

8-bit MCU Applications Manual

DL408/D REV 1



MOTOROLA



8-bit MCU Applications Manual

All products are sold on Motorola's Terms & Conditions of Supply. In ordering a product covered by this document the Customer agrees to be bound by those Terms & Conditions and nothing contained in this document constitutes or forms part of a contract (with the exception of the contents of this Notice). A copy of Motorola's Terms & Conditions of Supply is available on request.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, inc. is an Equal Opportunity/Affirmative Action Employer.

The Customer should ensure that it has the most up to date version of the document by contacting its local Motorola office. This document supersedes any earlier documentation relating to the products referred to herein. The information contained in this document is current at the date of publication. It may subsequently be updated, revised or withdrawn.

Includes literature available at July 1992
All trademarks recognized.

© MOTOROLA INC.
All Rights Reserved
First Edition DL408/D, 1990
DL408/D Rev. 1, 1992
Printed in Great Britain by Tavistock Press (Bedford) Ltd. 5000 8/92

Preface

This compilation of Application Notes, Engineering Bulletins, Design Concepts, etc. was originally published by the European Literature Centre of Motorola Ltd. in Milton Keynes, England, and has subsequently gained worldwide acceptance.

Because of the worldwide popularity of the Application Manuals Series it is important for the reader to take note of the following:

The various Application Notes, Engineering Bulletins, Design Concepts, etc. which are included were developed at Design Centres strategically located throughout the global community and many were originally written to support a local need. Whilst the basic concepts of each of the publications included may have broad global applicability, specific Motorola semiconductor parts may be referred to that are currently available for limited distribution in a specific region and may only be supported by the country of origin of the document in which it is referenced.

Also included in the series for completeness and historical significance are documents that may no longer be available individually because obsolete devices are referenced or perhaps, simply, the original document is out of print. Such items are marked in the Table of Contents, Cross Reference, Abstracts and on the first page of the document with the letters 'HI' to indicate that these documents are included for Historical Information only.

All the Application Notes, Engineering Bulletins, Design Concepts, etc. are included to enhance the user's knowledge and understanding of Motorola's products. However, before attempting to design-in a device referenced in this Series, the user should contact the local Motorola supplier or sales office to confirm product availability and if application support is available.

Thank you.

Other books in this series include:

DL409/D Rev. 1 16/32-bit Applications Manual

DL410/D Power Applications Manual

DL411/D Communications Application Manual

DL412/D Industrial Control Applications Manual

DL413/D Radio, RF and Video Applications Manual

DL414/D FET Applications Manual

Contents

Daviss Cra	ss Reference	page
	f Applications Documents	
	s Documents	10
Application AN427	MC68HC11 EEPROM Error Correction Algorithms in C	21
AN431	Temperature Measurement and Display Using the MC68HC05B4 and the MC14489	
AN432	128K byte Addressing with the M68HC11	
AN433	TV On-Screen Display Using the MC68HC05T1	
AN434	Serial Bootstrap for the RAM and EEPROM1 of the MC68HC05B6	
AN436	Error Detection and Correction Routines for M68HC05 Devices Containing EEPROM	
AN440	MC68HC805B6 and MC68HC705B5 Serial/Parallel Programming Module	
AN441	MC68HC05E0 EPROM Emulator	
AN442	Driving LCDs with M6805 Microprocessors	
AN446	MCM2814 Gang-Programmer Using an MC68HC805B6	
AN448	"FLOF" Teletext using M6805 Microcontrollers	
AN452	Using the MC68HC11K4 Memory Mapping Logic	
AN459	A Monitor for the MC68HC05E0	
AN890	Low Voltage Inhibit (LVI) Capability of the M6805 HMOS Microcomputer Family HI	
AN900	Using the M6805 Family On-Chip 8-Bit A/D Converter	
AN940	Telephone Dialling Techniques Using the MC6805	
AN974	MC68HC11 Floating-Point Package	
AN991	Using the Serial Peripheral Interface to Communicate Between Multiple Microcomputers	
AN1010	MC68HC11 EEPROM Programming from a Personal Computer	
AN1050	Designing for Electromagnetic Compatibility (EMC) with HCMOS Microcontrollers	
AN1055	M6805 16-bit Support Macros	
AN1057	Selecting the Right Microcontroller Unit	
AN1058	Reducing A/D Errors in Microcontroller Applications	
AN1060	MC68HC11 Bootstrap Mode	
AN1064	Use of Stack Simplifies M68HC11 Programming	
AN1065	Use of the MC68HC68T1 Real-Time Clock with Multiple Time Bases	
AN1066	Interfacing the MC68HC05C5 SIOP to an I2C Peripheral	
AN1067	Pulse Generation and Detection with Microcontroller Units	
AN1091	Low Skew Clock Drivers and their System Design Considerations	
AN1097	Calibration-Free Pressure Sensor System	
AN1102	Interfacing Power MOSFETs to Logic Devices	
AN1120	Basic Servo Loop Motor Control Using the MC68HC05B6 MCU	
AN1203	A Software Method for Decoding the Output from the MC14497/MC3373 Combination	643
ANE405	Bi-Directional Data Transfer Between MC68HC11 and MC6805L3 Using SPI MI	
ANE418	MC68HC805B6 Low-Cost EEPROM Microcomputer Programming Module **I	
ANE420	Monitor Program for the MC68HC05B6 Microcomputer Unit HI	
EB400	Secure Single Chip Microcomputer Manufacture	
EB401	SCAM Modules for Smart Cards	691
EB404	"Memories Are Made of This" a Look at Memory Considerations for Smart Card	
ED	Applications	
EB405	Smart Cards: How to Deal Yourself a Winning Hand,	
EB408	MC68HC705T3 Bootloader	
Additional I	nformation	723

Device Cross Reference

Device Cross Reference

This quick-reference list indicates where specific components are featured in applications documents reproduced in this Manual.

M68HC05	AN//31
	-
M68HC05E0	
M68HC11	
WIOOFICTT	
••••••	
MOOOF	
M6805	
,	
MC68HC05B4	
MC68HC05B6	_
MC68HC05C4	
	AN1067
MC68HC05C5	
MC68HC05E0	
MC68HC05J1	
MC68HC05L6	
MC68HC05SC11	· · · · · · · · · · · · · · · · · · ·
MC68HC05SC21	
MC68HC05T1	AN433
MC68HC05T7	AN448
MC68HC11	AN974
	AN1010
	ANE405 HI

MC68HC11A8	AN1067
MC68HC11A8P1	AN1065
MC68HC11G5	AN432
MC68HC11K4	AN452
MC68HC68T1	AN1065
MC68HC705B5	AN440
MC68HC705C8	AN1067
MC68HC705T3	EB408
MC68HC805B6	AN440
	AN446
MC74LS26	AN1102
MC3373	AN1203
MC6805L3	ANE405 H
MC6805SC01	EB401
MC6805SC03	EB401
MC14489	AN431
MC14497	AN1203
MC68705P3	AN940
MC68705R3	AN991
MC144115	AN441
MC144115P	AN442
MC145000	AN442
MC145003	AN442
MC145004	AN442
MCC68HC05SC11	EB400
MCC68HC05SC21	EB400
MCM60L256	AN441
MCM2814	AN446
MPM3004	AN1120
MPX2000	AN1097
MTP3055E	AN1102
MTP3055EL	AN1102
PCF8573	AN1066

Abstracts of Applications Documents

Abstracts

AN427 MC68HC11 EEPROM Error Correction Algorithms in C

A modified Hamming code is used to correct one-bit errors and detect two-bit errors in data blocks of up to 11 bits – avoiding the problem of erroneous correction of two-bit errors. The technique is implemented entirely in 'C', and additional functions are provided to program and read MC68HC11 EEPROM using the encoding/decoding algorithms.

AN431 Temperature Measurement and Display Using the MC68HC05B4 and the MC14489

Shows the basic building blocks of a temperature control system based on the M68HC05 B-series MCUs. Software routines provided include Look-Up Table Interpolation, Binary to BCD Conversion, Degrees C to Degrees F Conversion, and the basis of a real-time counter/clock. Uses a thermistor as the sensing element to allow easy interfacing to the A/D converter of the MC68HC05B4, but the software principles are easily adapted to other sensors.

AN432 128K byte Addressing with the M68HC11

The 64K byte direct addressing capability of the M68HC11 family is insufficient for some applications. This note describes two methods of memory paging – one software only, the other hardware plus software – that allow the MCU to address a 1Mbit EPROM (128K bytes) by manipulation of the address lines. The two methods illustrate the concept of paging and the inherent compromises; the technique may be expanded to other memory combinations. Includes full software listings.

AN433 TV On-Screen Display Using the MC68HC05T1

The T-series devices in the M68HC05 MCU Family provide a convenient and cost-effective means of adding On Screen Display capability (OSD) to TVs and VCRs. The MC68HC05T1 is atthe centre of the T-series price/performance range, and is used in this example. Full software listings are provided for a ROM-efficient implementation of an 8-row by 16-character display, including Programme Change, Channel Mode, Automatic Search, Analogues and Channel Name.

AN434 Serial Bootstrap for the RAM and EEPROM1 of the MC68HC05B6

The MC68HC05B6 has 256 bytes of on-chip EEPROM, called EEPROM1, which can be used for non-volatile data storage. In many applications EEPROM1 stores a look-up table or system set-up variables – in these cases it is necessary to initialise the memory during system manufacture. The RAM bootstrap program in the 'B6 mask ROM uses a simple protocol in order to save ROM space, and cannot accept the S-records that are the normal assembler output. This note explains how to convert assembler output to the 'B6 bootstrap format, and how to bootstrap data into EEPROM1.

AN436 Error Detection and Correction Routines for M68HC05 Devices Containing EEPROM

Applications based on M68HC05 MCUs increasingly require large amounts of critical data to be stored in the on-chip EEPROM. This note describes 'HC05 software routines which allow stored data to be encoded so that single bit errors in retreived data may be corrected, and two bit errors detected. The routines use a simple Linear Block Code (Hamming Code) for encoding the stored data. They were written originally for the MC68HC05-SC21 Smart Card MPU, but can be modified easily to run on any 'HC05 MCU with EEPROM.

AN440 MC68HC805B6 and MC68HC705B5 Serial/Parallel Programming Module

The MC68HC05B serial/parallel programmer module allows the user to program MC68HC805B6 and MC68HC705B5 MCUs. This note describes its various operating modes, and gives details of its construction and use. Includes circuit diagram and parts list.

AN441 MC68HC05E0 EPROM Emulator

Unlike other members of the M6805 family, the MC68HC05E0 has no on-chip ROM but can address a full 64K bytes of external memory; the external memory may be ROM, EPROM, RAM and/or additional hardware. This EPROM emulator illustrates a typical use of this type of MCU; it includes a keyboard, LCD, serial communication and 64K of paged RAM. It can replace with RAM the program ROM or EPROM in a target system through a cable connection to the system's EPROM socket, and can be used to debug and modify the target system software. Includes an assembled listing of the emulator control program.

AN442 Driving LCDs with M6805 Microprocessors

The MC68HC05L series of MCUs include circuitry for direct LCD drive. Other MCUs in the M6805 and M68HC05 families have a variety of I/O and display drive capabilities. This comprehensive note describes alternative LCD drive arrangements for applications with different numbers of backplanes and display drive capabilities, including software-based and display driver chip solutions. Circuits and software listings are provided. The techniques apply equally to other MCU families such as the M6801 and M68HC11.

AN446 MCM2814 Gang-Programmer Using an MC68HC805B6

Non-volatile memories (NVM) such as the MCM2814 are widely used in consumer equipment such as television receivers to store semi-permanent, user-defined information. They may also contain data such as optimum sound and picture settings. In a production environment, the initial loading of this data can be achieved quickly by copying an existing NVM. This note describes a programmer based on an MC68HC805B6 which in four

seconds can fully program eight MCM2814s in parallel and verify them individually.

AN448 "FLOF" Teletext using M6805 Microcontrollers

The "-T" members of Motorola's M68HC05 MCU family provide a cost-effective method of adding On Screen Display (OSD) to TVs and VCRs. This note describes an example of Full Level One Feature (FLOF) Teletext control software written for the MC68HC05T7 to control type 5243 Teletext chips. Around 3K bytes of ROM are used, allowing the code to fit with tuning, OSD and stereofunctions into the 7.9K bytes of the MC68HC05T7. The example software includes the Spanish implementation of Packet 26; Packet 26 allows for the substitution of specific characters for a particular country.

AN452 Using the MC68HC11K4 Memory Mapping Logic

The MC68HC11K4 includes memory expansion logic which allows the 64 KByte addressing range of the M68HC11 CPU to be extended to more than 1 MByte. This note discusses the operation of this logic and provides examples of memory maps and possible hardware configurations.

AN459 A Monitor for the MC68HC05E0

Development systems for single-chip MCUs can be complex and relatively expensive. This can dissuade potential users from designing them into new applications. This note describes a simple "entry level" development system suitable for debugging hardware and software for the M6805 family of microprocessors. Includes full descriptions, circuit diagram and a listing of the monitor software.

AN890 Low Voltage Inhibit (LVI) Capability of the M6805 HMOS Microcomputer (MCU) Family

The LVI option provides a cost effective means for the MCU to sense a drop in supply voltage and then shut itself down in well-defined manner. Because the option does not require any additional external parts it provides an overall product cost reduction. The LVI option is provided at the time of manufacture by on-chip circuitry contained in part of the user's ROM pattern. This application note includes an LVI schematic diagram as well as a listing of the monitor and self-check programs.

AN900 Using the M6805 Family On-Chip 8-Bit A/D Converter

Factors which should be considered when using on-chip analog-to-digital (A/D) converters are covered. The pertinent circuit elements and terminology are defined and a self-test hardware/software technique is illustrated. An example on how to manipulate the converted analog data from a temperature sensor is given. It is intended for the digital designer with little or no programming experience.

AN940 Telephone Dialling Techniques Using the MC6805

Intelligent telephones are increasing in popularity – MCUs from the versatile M6805 family make ideal controllers. This demonstration board, based on an MC68705P3 single-chip MCU, shows two cost-effective methods of DTMF and pulse-type dialling. Full hardware schematic and software listings included.

AN974 MC68HC11 Floating-Point Package

While most MC68HC11 applications can be implemented using 16-bit integer precision, certain algorithms may be difficult or impossible without floating-point. This application note details an efficient floating-point package that includes basic trig functions and square root in addition to add, subtract, multiply and divide. It requires just over 2k bytes of memory, with only 10 bytes of page zero RAM in addition to stack RAM.

AN991 Using the Serial Peripheral Interface to Communicate Between Multiple Microcomputers

Communication between multiple processors can be difficult when different types are used. One solution is the SPI, an interface intended for communication between ICs on the same board. It can be implemented in software, allowing communication between two MCUs where one has SPI hardware and the other does not. Costly expansion buses and UARTs are eliminated. The scheme is illustrated with a temperature/time display circuit using an MC68HC05C4 and an MC68705R3.

AN1010 MC68HC11 EEPROM Programming from a Personal Computer

Describes a simple and reliable method of programming the MC68HC11's internal EEPROM (or EEPROM connected to its external bus) by downloading data in Motorola S-record format from a standard personal computer (PC) fitted with a serial communications port. Includes BASIC program for the PC (to Program External EEPROM/RAM, Program Internal EEPROM, or Verify internal or External EEPROM/RAM) and the source listing of MC68HC11 code for downloading to RAM to receive S records.

AN1050 Designing for Electromagnetic Compatibility (EMC) with HCMOS Microcontrollers

As the operating speeds of the latest HCMOS devices increase, the MCU system designer must take more account of the electromagnetic compatibility (EMC) of the finished product. This discussion relates mainly to emission control, but most of the techniques also reduce electromagnetic susceptibility. Subjects include Legal Requirements, RFI Problems, types of radiation, Supply Decoupling, Grounding Techniques and PCB Layouts. Incorporates an article reprint from EMC Technology describing an EMI/RFI diagnostic probe.

AN1055 M6805 16-bit Support Macros

MCUs from the M6805 family are usually chosen for applications requiring small program memory and low computing power, where their low cost is an important benefit. However they may also be used in more advanced applications by employing the advanced software techniques described here. The examples are suitable for 'black box' operation (they may be used without knowing how they work) and consist of macros and subroutines that support pseudo registers on the '6805, simulating registers and addressing modes available on the M68HC11.

AN1057 Selecting the Right Microcontroller Unit

Selecting the proper MCU for an application is one of the critical decisions which can control the success or failure of the project. There are numerous criteria to consider; many of them are presented here along with the thought processes guiding their selection. The reader should attach an appropriate grading scale before evaluating the total and making the correct decision.

AN1058 Reducing A/D Errors in Microcontroller Applications

The MCU with integrated Analogue to Digital Converter provides a highly cost-effective solution for many mixed analogue/digital applications. However, combining a wide bandwidth ADC system on the same die as a high-speed CPU can lead to noise problems in the analogue measurements. This comprehensive note lays down basic system guidelines for the design phase of an MCU-based product, to avoid ADC problems. Includes an examination of a real-world system.

AN1060 MC68HC11 Bootstrap Mode

The M68HC11 Bootstrap Mode allows a user program to be loaded into internal RAM through the Serial Communications Interface (SCI). In addition to operating normally, this program can do anything a factory test program can do since the protected control bits become accessible; Expanded Mode resources are available because the control bits can be changed by the bootstrap program. Although the basic concepts are simple, some subtle implications of this mode need careful consideration, both to avoid problems and to find useful applications. Includes commented listings for selected M68HC11 bootstrap ROMs.

AN1064 Use of Stack Simplifies M68HC11 Programming

Architectural extensions to the M6800 family built in to the MC68HC11 allow easy manipulation of data on the stack. The CPU uses the stack for subroutine and interrupt return addresses. This note discusses two additional uses – the storage of local variables and subroutine parameter passing – that can simplify programming and debugging. It describes the basic operation of the MC68HC11 stack, the concept of local and

global variables, subroutine parameter passing, and the use of the instruction set to achieve the additional uses. Includes example listings illustrating the techniques.

AN1065 Use of the MC68HC68T1 Real-Time Clock with Multiple Time Bases

The MC68HC68T1 Real Time Clock plus RAM can use a crystal or the 50/60Hz line frequency as its timebase; a Serial Peripheral Interface is provided for communication with a microcomputer. Applications are often line powered during normal operation, using the line frequency as timebase, but must continue to maintain the correct time of day froma crystal source when mains power is lost. The MC68HC68T1 is not capable of switching between the two frequency sources directly, and additional support by the MCU is necessary. This note describes the necessary hardware and software, based on an MC68HC11A8P1 MCU.

AN1066 Interfacing the MC68HC05C5 SIOP to an I²C Peripheral

A standard MCU may not have all the peripherals required in a system on chip. The problem can be solved by interfacing the MCU to off-chip peripherals, ideally using a synchronous serial communication port. Unfortunately these peripherals may not have an interface that is compatible with Motorola's simple synchronous Serial I/O Port (SIOP). This note describes how the SIOP on the MC68HC05C5 can be interfaced to an I²C peripheral, in this case the PCF8573 Clock/Timer. Includes circuit and software listings for a timer/calendar application that can interface with a terminal.

AN1067 Pulse Generation and Detection with Microcontroller Units

MCUs are often required to generate timed output pulses, and to detect and measure input pulses. Output pulses might strobe a display latch, transmit a code or meter an action in a process control system. Input pulses can range from microseconds to hours, and include detecting pushbutton closures, receiving codes or measuring engine rotation. This note describes various methods of generation and detection using several families of Motorola MCUs with differing timer structures. Includes program listings.

AN1091 Low Skew Clock Drivers and their System Design Considerations

With microprocessor-based systems now running at 33MHz and beyond, low-skew clock drivers have become essential — Motorola produces several devices with less than 1ns skew between outputs. Unfortunately, simply plugging one of these high performance clock drivers into a board does not guarantee trouble-free operation. Careful board layout and system noise considerations must also be taken into account.

AN1097 Calibration-Free Pressure Sensor System

The MPX2000 Series of pressure transducers give an output signal proportional to applied pressure. They are available as both ported and unported assemblies for pressure, vacuum and differential measurement. By using the on-chip A/D converter of the MC68HC05B6 MCU, an accurate, reliable and versatile pressure measurement system can be designed which needs no external calibration.

AN1102 Interfacing Power MOSFETs to Logic Devices

Most popular power MOSFETs need 10 volts of gate drive to support their maximum drain current. This creates problems when attempting to drive from 5 volt logic. The new Logic Level power MOSFETs solve some but not all of the problems. This note discusses easy methods of directly interfacing both types of MOSFET to TTL and CMOS logic, and to microprocessors such as the M68HC11. Discusses a method of calculating switching times, to minimise switching losses, and stresses the significance of logic power supply variations.

AN1120 Basic Servo Loop Motor Control Using the MC68HC05B6 MCU

A Proportional Derivative (PD) closed-loop speed control for a brush motor can be created using four integrated circuits, two opto discretes and less than 200 bytes of code. The use of an MCU in feedback control systems is increasingly commonplace. It is justified when system flexibility is needed, for example to accommodate varying drive motors or to allow wear parameters to be stored in EEPROM. This design is based on an MC68HC05B6 MCU and an MPM3004 power MOSFET H-bridge.

AN1203 A Software Method for Decoding the Output from the MC14497/MC3373 Combination

Infrared communication is now widely used as a simple and effective means of remote control over short distances. A variety of encoding methods is used, including the biphase scheme implemented by the MC14497, a complete building block for IR data transmission. The MC3373 is a companion receiver chip to the MC14497, providing front-end processing to interface a photo detector to a TTL level. This note describes, with software listings for the MC68HC01 and the MC68HC05, the decoding of the data at the output of the MC3373.

ANE405 BI-Directional Data Transfer Between MC68HC11 and MC6805L3 Using SPI

The powerful Serial Peripheral Interface available on many Motorola MCUs is implemented in 2 forms (the HCMOS families support only Level 1, Level 2 is implemented only on HMOS processors). Both levels communicate easily with each other, but Level 2 has additional

capabilities including asynchronous communication. This note describes a method of achieving synchronous communication between levels 1 and 2, and explains the on-chip differences in SPI implementation.

ANE418 MC68HC805B6 Low-Cost EEPROM Microcomputer Programming Module H

The EEPROM feature of the MC68HC805B6 microcomputer enables the user to emulate the MC68HC05B6 and the MC68HC05B4. This note describes one programming technique for the MC68HC805B6 internal EEPROM, and describes the design of the simple programming module required.

ANE420 Monitor Program for the MC68HC05B6 Microcomputer Unit HI

A monitor program is available in the mask ROM of a 68HC05B6 MCU (XC68HC05B6FN MONITOR) which allows the user to write and debug small portions of 68HC05B6 code. It is used in conjuction with a monitor circuit module, +5V power supply and RS-232 terminal. This note includes a description of the facilities available from the software, a circuit diagram of the module and a listing of the monitor code.

EB400 Secure Single Chip Microcomputer Manufacture

Security is the fundamental requirement in designing and manufacturing Smart Card MCUs. This Bulletin summarises the purpose and history of Smart Cards, and explains some of the problems of testing devices after manufacture without prejudicing security. The manufacturing process is necessarily different to that of 'normal' MCUs.

EB401 SCAM Modules for Smart Cards

Motorola's SCAM range of assembly modules consists of the Smart Card product family packaged for insertion in ISO standard plastic cards. This Bulletin lists the planned devices and shows the IS7816/2 contact dimensions, locations and connections. All devices conform to all relevant ISO standards.

EB404 "Memories Are Made of This" ... a Look at Memory Considerations for Smart Card Applications

A Smart Card application typically uses many millions of units per year, so unit cost is crucial to its success. This paper discusses some of the issues concerning memory size and type – and their effect on the specification and cost of secure microcomputers – with particular reference to physical size. (11pp)

EB405 Smart Cards: How to Deal Yourself a Winning Hand

An overview of the current Smart Card market and the various types of product on offer. It looks at ways of determining what features must be provided by a suc-

cessful Smart Card implementation in a given application. Because of the high production volumes, it is essential to choose the optimum product, and to ask the right questions at the start.

EB408 MC68HC705T3 Bootloader

This bootloader for the MC68HC705T3 has four switch-selected modes of operation. In addition to programming and verifying the internal EPROM from an external EPROM, it is also possible to load and execute a program in RAM locations \$0100-\$01FF. A handshake facility is included to allow the external EPROM to be replaced by an intelligent data source and to provide a limited debug capability. Includes circuit diagram and software listing.

Applications Documents

AN427

MC68HC11 EEPROM Error Correction Algorithms in C

By Richard Soja Motorola Ltd East Kilbride Glasgow

INTRODUCTION

This application note describes a technique for correcting one bit errors, and detecting two bit errors, in a block of data ranging from 1 to 11 bits in length. The technique applied is a modified version of a Hamming code, and has been implemented entirely in C. Additional functions have been provided to program and read the EEPROM on an MC68HC11 microcontroller unit using the error encoding and decoding algorithms.

ENCODING AND DECODING ALGORITHMS

Some texts [1], [2] describe the use of simultaneous equations to calculate check bits in Hamming distance-3 error correcting codes. These codes are so named because there are at least 3 bit differences between each valid code in the set of available codes. The codes are relatively easy to generate and can be used to correct one bit errors. However, their main drawback is that if two bit errors occur, then the correction will be made erroneously. This is because the condition of two bit errors corresponds exactly with a one bit error from another valid code.

The technique described here is based on an algorithmic strategy which produces Hamming distance-4 codes over the range of 1 to 11 data bits. This type of code is capable of correcting single bit errors and detecting 2 bit errors.

Alternatively, if the errors are only to be detected, without correction, then up to 3 bit errors can be detected. The reason for this is that the condition of a 3 bit error in one code corresponds to a one bit error from an adjacent valid code. The implication of this is that, if the algorithms are used to correct errors, then a 3 bit error will be corrected erroneously, and flagged as a 1 bit error.

The C program is divided into 3 modules, plus one header file:

1. FECOR1.C

This is the main program segment, and serves only to illustrate the method of calling and checking the algorithms.

2. HAMMING.C

This module contains the functions which encode and decode the data

3. EEPROG.C

This module contains the EEPROM programming functions tailored for an MC68HC11 MCU.

4. HC11REG.H

This is the header file which contains the MC68HC11 I/O register names, defined as a C structure.

IMPLEMENTATION OF ERROR CORRECTION STRATEGY

The basic principle of decoding the error correcting codes is to use a Parity check matrix, H, to generate a syndrome word which identifies the error. The H matrix can be generated as follows:

- Identify how many data bits are needed. For example: 8
 data bits
- Use the standard equation to derive the number of check bits required: If k is the number of check bits, and m the number of data bits, then for the Hamming bound to be satisfied:

 $2^k \ge m + k + 1$

A simple way to understand why this equation holds true is as follows: If one can generate a check code which is able to identify where a single error occurs in a bit stream, then the check code must have at least the same number of unique combinations as there are bits in the bit stream, plus 1 extra combination to indicate that no error has occurred. e.g. if the total number of data plus check bits were 7, then the check code must consist of 3 bits, to cover the range 1 to 7 plus one extra (0) to indicate no error at all.

In this example, if m=8 then, by rearranging the above equation:

$$2^{k} - k - 1 >= 8$$

One way to solve for k is to just select values of k starting at say, 1 and evaluating until the bound is reached. This method is implemented algorithmically in function InitEncode() in module HAMMING.C

For m=8, the solution is k=4. Note that this value exceeds the Hamming bound, which means that additional data bits can be added to the bit stream, thus increasing the efficiency of the code. In fact, the maximum number of data bits is 11 in this case.

A Parity matrix, H is created from a 'horizontally orientated' binary table. The number of columns (b1 to b12) in the matrix correspond to the total number of data and check bits, and the number of rows (r1 to r4) to the number of check bits.

i.e.	b1	b2	b3	b4	b5	b6	ь7	b8	b9	b10	b11	b12
r1	1	0	1	0	1	0	1	0	1	0	1	0
r2	0	1	1	0	0	1	1	0	0	1	1	0
r3	0	0	0	1	1	1	1	0	0	0	0	1
r4	0	0	0	0	0	0	0	1	1	1	1	1

Because the H matrix in this form, is simply a truncated 4 bit binary table, it can easily be generated algorithmically.

 The position of all the check bits (C1 to C4) within the encoded word is the position of the single 1s in the columns of H. The remaining bits correspond to the data bits (D1 to D8).

5. Each check bit is generated by taking each row of H in turn, and modulo-2 adding all bits with a 1 in them except the check bit positions.

i.e. C1=D1+D2+D4+D5+D7 C2=D1+D3+D4+D6+D7 C3=D2+D3+D4+D8 C4=D5+D6+D7+D8

6. The syndrome, s, is the binary weighted value of all check bits

i.e.
$$s=1*C1+2*C2+4*C3+8*C4$$

7. The error position (i.e. column) is determined by the value of the syndrome word, provided it is not zero. A zero syndrome means no error has occurred. Note that this error correction technique can correct errors in either data or check bits - which is not necessarily the case with certain other error correction strategies.

The advantage of this method, where the check bits are interspersed in a binary manner throughout the code word, is that the error position can be calculated algorithmically.

An important point to note is that the parity check matrix described above generates Hamming distance-3 codes, which means that 2 errors will cause erroneous correction. This can be fixed by adding an extra parity check bit, C5, which is the modulo-2 addition of all data and check bits together.

i.e.C5=C1+C2+D1+C3+D2+D3+D4+C4+D5+D6+D7+D8

The code word then becomes:

C1 C2 D1 C3 D2 D3 D4 C4 D5 D6 D7 D8 C5

To determine if an uncorrectable error has occurred (i.e. 2 errors) in the received word, the extra parity bit is tested. If the syndrome is non-zero and the parity bit is wrong, then a correctable error has occurred. If the syndrome is non-zero and the parity bit is correct, then an uncorrectable error has occurred.

EFFICIENCY

The following table lists the relative efficiencies of this algorithm, against data size.

Data bits	Encoded bits	Efficiency %
-1	4	25
2	6	33
3	7	43
4	8	50
5	10	50
6	11	55
7	12	58
8	13	62
9.	14	64
10	15	67
11	16	69

The implementation of the above techniques are given in the module HAMMING.C.

In order to maintain orthogonality in the EEPROM algorithms, the encoded data used by the functions in module EEPROG.C are forced to either 1 byte or 2 byte (word) sizes. This also eliminates the complexities of packing and unpacking data in partially filled bytes.

CONCLUSIONS

In this application note, the encoding algorithm's generator matrix is the same as the parity check matrix.

The C functions <read> and <write> in the module HAMMING.C return a status value - 0, 1 or 2 - which indicates whether the data has no errors, 1 corrected error, or 2 erroneously corrected errors. This means that if the status value is 0 or 1, then the data can be assumed good. If the status value is 2, then the data will be bad.

Alternatively the functions can be used for error detection only, without correction. In this case, a status value of 1 corresponds to either 1 or 3 bit errors, while a status value of 2 indicates that 2 bit errors have occurred.

By using the C functions listed in this application note, the encoded data size can easily be changed dynamically. To do this, the function <InitEncode> must be called with

the required new data size. The global variables used by all the encoding, decoding and EEPROM programming and reading functions are automatically updated. This allows the encoding and error correction process to be virtually transparent to the user. In addition, the functions <write> and <read> will automatically increment the address pointer by the correct encoded data size set up by <InitEncode>. This simplifies the structure of loops to program and read back data. Example code is provided in module EECOR1.C.

The encoding and decoding algorithms listed here may be applied to other forms of data, such as that used in serial communications, or for parallel data transfers.

By incorporating the error correction or detection-only schemes described in this application note, the integrity of data storage and transfer can be greatly improved. The impact on EEPROM usage is to increase its effective reliability and extend its useful life beyond the manufacturers' guaranteed specifications.

REFERENCES

- Carlson, 'Communication Systems', Chapter 9, McGraw-Hill.
- [2] Harman, 'Principles of the Statistical Theory of Communication', Chapter 5, McGraw-Hill

MODULE EECOR1.C

Tests EEPROM error detection using a modified hamming encoding scheme.

```
typedef unsigned char byte;
typedef unsigned int word;
/* Global variables used by main() */
 byte *ee addr, *start addr, *end addr, i, Error;
 word data;
/************************
/* External global variables */
 extern byte CodeSize;
                                                 /* = number of bits in encoded data */
/* External Functions */
extern byte read(word *data,byte **addr);
extern byte write(word data,byte **addr);
                                                 /* Function returns error status */
                                                 /* "
/* Table of Status returned by read and write functions
            Returned Status
                                                 Condition
                                 No errors detected or corrected.
                  Ω
                                      One error detected and corrected.
                  1
                                      Two errors detected, but correction is erroneous.
                  2
Notes:
1/ When the returned value is 2, the function <read> will returned a bad value in variable
<data> due to the inability to correctly correct two errors. <read> also automatically increments
the address pointer passed to it, to the next memory space. The incremented value takes into
account the actual size of the encoded data. i.e. either 1 or 2 byte increment.
2/ Function <write> also performs a read to update and return an error status. This gives an
immediate indication of whether the write was successful. <write> also automatically increments
the address pointer passed to it, to the next free memory space. The incremented value takes into
account the actual size of the encoded data. i.e. either 1 or 2 byte increment.
/******************************
int main()
  CodeSize=InitEncode(11):
                                      /* Get code size (less 1) needed
                                      /* by 11 data bits
                                      /* Initialise EEPROM start address
  ee addr=(byte *)0xb600;
  for (i=1; i \le 0x10; i++)
                                     /* and 'erase' EEPROM
                                      /* Function successful if Error<>2
     Error=write(0x7ff, &ee addr);
  ee addr=(byte *)0xb600;
                                      /* Reset EEPROM address
  Error=write(0x5aa, &ee addr);
                                      /* Write 0x5aa & increment ee addr
                                      /* Write 0x255 at next available address
  Error=write(0x255,&ee addr);
  CodeSize=InitEncode(4);
                                      /* Change number of data bits to 4
  start_addr=ee_addr;
                                     /* Save start address for this data
  for(i=1;i<0x10;i<<=1)
                                      /* Program 'walking 1s'
     Error=write(i, &ee addr);
                                      /* Save end address
  end addr=ee addr;
  ee addr=start addr;
```

/* Read back all the 4 bit data

/* <data> good if Error=0 or 1

while (ee_addr<end addr)

} /* main */

Error=read(&data, &ee_addr);

MODULE HAMMING.C

/*Modules to Generate hamming codes of distance 4, for data sizes in the range 1 bit to 11 bits. The upper bound is limited by the encoded word type bit range (16 bits).

Corrects 1 bit error in any position (check or data), and detects 2 bit errors in any position.

After execution of the Cecode> function, the global variable <ErrFlag> is updated to indicate level of error correction.

```
ErrFlag
                       Condition
           0
                    No errors detected or corrected.
                    One error detected and corrected.
           1
                   Two errors detected, but correction is erroneous.
Note that when ErrFlag is 2, function < Decode> will return a bad value, due to its inability to
correctly correct two errors.
#define TRUE 1
#define FALSE 0
typedef unsigned char byte;
typedef unsigned int word;
 byte DataSize, CodeSize, EncodedWord, ErrFlag;
/* Function prototypes */
 byte OddParity(word Code);
 word Power2 (byte e);
 byte InitEncode (byte DataLength);
 word MakeCheck (word Data);
 word Encode (word Data);
 word Decode (word Code);
byte OddParity(Code)
word Code;
Returns TRUE if Code is odd parity, otherwise returns FALSE
  byte p;
  p=TRUE;
  while (Code!=0)
    if (Code & 1) p=!p;
    Code>>=1;
  return(p);
word Power2 (e)
byte e;
Returns 2^e
 word P2;
 signed char i;
P2=1;
 if ((signed char)(e)<0)
   return(0);
```

else

```
for (i=1;i \le (signed char)(e);i++)
        P2<<=1;
    return (P2);
 }
}
byte InitEncode (DataLength)
byte DataLength;
 Returns the minimum number of total bits needed to provide
Hamming distance 3 codes from a data size defined by passed
 variable <DataLength>. This value also updates global variable <DataSize>.
 i.e. finds the minimum solution of (k+m) for the inequality:
                  2^k \ge k + m + 1
 In addition, updates global variable < EncodedSize > to reflect number of bytes
per encoded data. < EncodedSize> will be either 0 or 1.
 byte CheckLength.i:
 DataSize=DataLength; /* DataSize used by other functions in this module */
  CheckLength=1;
  while ((Power2 (CheckLength)-CheckLength-1) < DataLength)
        CheckLength++;
  i=CheckLength+DataLength;
  EncodedWord=i / 8;
                                        /* =0 if byte sized, =1 if word sized
  return (CheckLength+DataLength);
word MakeCheck (Data)
word Data:
Returns a check word for Data, based on global variables <DataSize>
and <CheckSize>. The H parity matrix is generated by a simple for loop.
 byte i, H, CheckSize, CheckValue, Check, CheckMask;
 word DataMask:
 Check=0:
 CheckMask=1;
 CheckSize=CodeSize-DataSize;
  for (i=1;i<=CheckSize;i++)
      CheckValue=FALSE:
     DataMask=1;
      for (H=1; H<=CodeSize; H++)
                                        /* Column with single bit set
          if ((0x8000 % H)!=0)
          {
             if ((H & CheckMask)!=0)
                 CheckValue^=((DataMask & Data)!=0);
             DataMask<<=1;
      if (CheckValue) Check | = CheckMask;
      CheckMask<<=1;
  return (Check);
```

```
word Encode (Data)
word Data:
Returns an encoded word, consisting of the check bits
concatenated on to the most significant bit of <Data>.
A single odd parity bit is concatenated on to the Encoded word to
increase the hamming bound from 3 to 4, and provide 2 bit error
detection as well as 1 bit correction.
concatenating positions.
  word Code:
  Code=Data | (MakeCheck(Data) << DataSize);
  if (OddParity(Code))
    Code | = Power2 (CodeSize);
  return (Code);
word Decode (Code)
word Code:
Returns the error corrected data word, decoded from <Code>.
Uses global variable  DataSize> to determine position of the
check bits in <Code>.
Updates global variable <ErrFlag> to indicate error status i.e.:
       ErrFlag
                        Status
          Ω
                    No errors found
          1
                    Single error corrected
                    Double error - invalid correction
          2
*/
 word ParityBit, Data, Check, ErrorCheck, Syndrome, DataMask;
 byte DataPos, CheckSize, CheckPos, H, DataBit;
 ErrFlag=0;
 ParityBit=Code & Power2 (CodeSize);
                                                  /* Extract parity bit.
                                                                                               */
 DataMask=Power2 (DataSize) -1;
                                                  /* Make data mask */
 Data=Code & DataMask:
                                                  /* Extract data bits.
 CheckSize=CodeSize-DataSize;
                                                  /* Extract check bits,
 Check=(Code>>DataSize) & (Power2(CheckSize)-1); /* ignoring parity.
 ErrorCheck=MakeCheck (Data);
 Syndrome=Check ^ ErrorCheck;
                                                  /* Get bit position of error.
 if (Syndrome>0) ErrFlag++;
                                                  /* Increment flag if error exists.
 H=0;
 DataPos=0;
 CheckPos=DataSize.
 DataBit=TRUE;
 while ((H!=Syndrome) & (DataPos<DataSize))
                                                 /* Identify which data or
                                                                                               */
                                                  /* code bit is in error.
                                                                                               */
   H++:
   DataBit=(0x8000 % H);
   if (DataBit) DataPos++;
                CheckPos++;
 if (DataBit) Code^=Power2(DataPos-1);
              Code^=Power2 (CheckPos-1);
 Code|=ParityBit;
 if (OddParity(Code)) ErrFlag++;
 return (Code & DataMask);
```

MODULE EEPROG.C

```
/*Module to program MC68HC11 EEPROM.
 Contains <read> and <write> functions to encode and decode data
 formatted by modified hamming scheme.
#include <HC11REG.H>
#define regbase (*(struct HC11IO *) 0x1000)
#define eras 0x16
#define writ 0x02
typedef unsigned char byte;
typedef unsigned int word;
 union twobytes
  word w:
  byte b[2];
                                                     /* Word stored as MSB, LSB
                                                                                                    */
 ) udata;
 extern byte EncodedWord, ErrFlag;
/* Function prototypes */
 extern word Encode (word Data):
 extern word Decode (word Code);
 void delay (word count);
 void eeprog(byte val,byte byt,byte *addr,word count);
 void program(byte byt,byte *addr);
 byte read(word *data,byte **addr);
 byte write (word data, byte **addr);
void delay (count)
word count:
  regbase.TOC1=regbase.TCNT+count;
                                                     /* Set timeout period on OC1 and
  regbase.TFLG1=0x80;
                                                     /* clear any pending OC1 flag.
                                                     /* Wait for timeout flag.
  do; while ((regbase. TFLG1 & 0x80) == 0);
void eeprog (val, byt, addr, count)
byte val;
                                                     /* val determines Erase or Write operation
                                                                                                    */
byte byt;
                                                     /* byt is byte to be programmed
                                                     /* addr is address of encoded byte in EEPROM
byte *addr;
word count;
                                                     /* count is number of E clock delays
 regbase.PPROG=val;
                                                     /* Enable address/data latches
  *addr=bvt;
                                                     /* Write value to required eeprom location
  ++regbase.PPROG;
                                                     /* Enable voltage pump
                                                                                                    */
                                                     /* Allow for software overhead
                                                                                                    */
  if (count<100) count=100;
 delay (count);
                                                     /* wait a bit
                                                                                                    */
  -regbase.PPROG;
                                                     /* Disable pump, then addr/data latches
                                                                                                    */
  regbase.PPROG=0;
```

```
void program(byt,addr)
byte byt;
byte *addr;
{
  eeprog(eras, byt, addr, 20000);
                                                     /* First erase byte
  eeprog(writ, byt, addr, 20000);
                                                     /* Then write value
byte read(data,addr)
word *data:
byte **addr;
  udata.b[1] = * (*addr) ++;
                                                     /* Read back data LSB first, and inc address */
  if (EncodedWord)
                                                     /* If word stored then read MSB
     udata.b[0]=*(*addr)++;
                                                     /* Inc address for next call to this function */
                                                     /* else only byte stored, so clear MSB
     udata.b[0]=0;
  *data=Decode (udata.w);
                                                     /* Decode data, which updates <ErrFlag>,
  return (ErrFlag);
                                                     /* and return ErrFlag
                                                                                                    */
byte write(data,addr)
word data:
byte **addr;
 byte *oldaddr;
 'udata.w=Encode (data);
                                                     /* Encode data.
 oldaddr=*addr;
                                                     /* Save initial address for verification.
 program(udata.b[1], (*addr)++);
                                                     /* Program LSB first to allow for either
 if (EncodedWord)
                                                     /* 1 or 2 byte encoded data
                                                     /* MSB of word sized data, & inc address
     program(udata.b[0], (*addr)++);
 return (read (&udata.w, &oldaddr));
                                                     /* Return <ErrFlag> to calling segment
```

HC11REG.H

```
HC11 structure - I/O registers for MC68HC11 */
struct HC11IO {
unsigned char
                PORTA:
                                                   /* Port A - 3 input only, 5 output only
unsigned char
                 Reserved;
                PIOC:
unsigned char
                                                   /* Parallel I/O control
unsigned char
                PORTC:
                                                   /* Port C */
unsigned char
                PORTB;
                                                   /* Port B - Output only
unsigned char
                PORTCL:
                                                   /* Alternate port C latch
unsigned char
                 Reserved1;
unsigned char
                 DDRC:
                                                   /* Data direction for port C
unsigned char
                 PORTD:
                                                   /* Port D
                                                   /* Data direction for port D
unsigned char
                 DDRD;
unsigned char
                PORTE:
                                                   /* Port E
       Timer Section */
                 CFORC;
                                                   /* Compare force
unsigned char
unsigned char
                 OC1M;
                                                   /* Ocl mask
unsigned char
                 OCID;
                                                   /* Ocl data
int
                 TCNT;
                                                   /* Timer counter
int
                 TIC1:
                                                   /* Input capture 1
                                                   /* Input capture 2
int
                 TIC2;
                TIC3;
                                                   /* Input capture 3
int
                 TOC1;
                                                   /* Output compare 1
int
                 TOC2;
                                                   /* Output compare 2
int
                                                   /* Output compare 3
int
                 TOC3:
int
                 TOC4;
                                                   /* Output compare 4
                 TOC5;
                                                   /* Output compare 5
int
unsigned char
                 TCTL1;
                                                   /* Timer control register 1
                 TCTL2;
                                                   /* Timer control register 2
unsigned char
unsigned char
                                                   /* Main timer interrupt mask 1
                 TMSK1;
unsigned char
                 TFLG1;
                                                   /* Main timer interrupt flag 1
unsigned char
                 TMSK2:
                                                   /* Main timer interrupt mask 2
unsigned char
                 TFLG2;
                                                   /* Main timer interrupt flag 2
       Pulse Accumulator Timer Control */
unsigned char
                PACTL:
                                                   /* Pulse Acc control
unsigned char
                 PACNT;
                                                   /* Pulse Acc count
```

```
/*
        SPI registers */
 unsigned char
                 SPCR:
                                                     /* SPI control register
 unsigned char
                 SPSR:
                                                     /* SPI status register
 unsigned char
                 SPDR:
                                                     /* SPI data
                                                                    register
        SCI registers */
unsigned char
                 BAUD:
                                                    /* SCI baud rate control
unsigned char
                 SCCR1:
                                                    /* SCI control register 1
                                                    /* SCI control register 2
unsigned char
                 SCCR2:
unsigned char
                 SCSR;
                                                    /* SCI status register
                                                    /* SCI data
unsigned char
                 SCDR;
                                                                    register
        A to D registers */
unsigned char
                 ADCTL;
                                                     /* AD control register
unsigned char ADR[4];
                                                    /* Array of AD result registers
        Define each result register */
#define
                        ADR[0]
                adr1
#define
                adr2
                        ADR[1]
#define
                adr3
                        ADR[2]
#define
                adr4
                        ADR[3]
unsigned char Rsrv[4];
                                                    /* Reserved for A to D expansion
        System Configuration */
unsigned char
                 OPTION:
                                                    /* System configuration options
                                                     /* Arm/Reset COP timer circuitry
unsigned char
                 COPRST:
unsigned char
                                                    /* EEPROM programming control reg
                 PPROG:
unsigned char
                 HPRIO;
                                                    /* Highest priority i-bit int & misc
                                                    /* RAM - I/O mapping register
unsigned char
                 INIT;
                                                    /* Factory TEST control register
/* EEPROM cell - COP,ROM,& EEPROM en
unsigned char
                 TEST1:
unsigned char
                 CONFIG;
};
/*
        End of structure HC11 */
```

Temperature measurement and display using the MC68HC05B4 and the MC14489

By Jeff Wright, Motorola Ltd., East Kilbride

INTRODUCTION

This application note is intended to show the basic building blocks of a temperature control system based on the MC68HC05Bx family of MCUs. Software routines in the application include look-up table interpolation, binary to BCD conversion, DegC to DegF conversion and the basis of a real time counter/clock. For temperature display the Multi-character LED display driver MC14489 is used, driven from the B4's SCI, resulting in simple hardware with a low component count. The temperature sensing element used here is a thermistor to allow easy interfacing to the A/D converter of the HC05B4, but the software principles shown would be the same for many other types of sensors. A software listing is included at the end of this application note.

TEMPERATURE MEASUREMENT

A pre-calibrated thermistor was chosen as the temperature sensing element. Its characteristic curve over the temperature range of -40 to 80 °C is shown in Figure 1. To get the best accuracy from the HC05B4's on-board A/D, the input signal shbuld be scaled to use as much of the available VRH-VRL range as possible. Here VRH is connected to Vdd and VRL is tied to Vss. In this case, using the thermistor as potential divider with a 20k Ω resistor results in a signal range of approximately 0.3V to 4.7V over the -40 to 80 °C temperature range. The voltage across the thermistor (input to the A/D), plotted against temperature, is shown in Figure 2.




Figure 1. Thermistor resistance vs Temperature




Figure 2. A/D input voltage vs Temperature (inset: circuit used)

As can be seen from Figure 2, the response is non-linear and so a look-up table approach is the simplest way of obtaining the required accuracy. The thermistor characteristics are stored as a series of points in a table in ROM and a linear interpolation between adjacent points is used to obtain the temperature that corresponds to a given A/D reading. The number of points that must be stored depends on how non-linear the response is and the required accuracy of the result. In this case 16 points were chosen; in order to keep the software simple (and

therefore fast), they are spread at intervals of 16 through the A/D result range of 0-255. For each point (16, 32, 48 etc.), the voltage on the A/D input was calculated and the corresponding temperature was obtained from the graph of Figure 2. These points were then used to form the look-up table shown in Figure 3, resulting in a temperature range of -40 to 79 °C. Figure 4 shows the reconstructed response of the thermistor obtained by linear interpolation of the points in the look-up table.

			T
A/D RESULT	A/D (volts)	TEMP (°C)	TEMP (°C 2s Compl)
0	0	-	-
16	0.31	79	4F
32	0.63	56	38
48	0.94	43	2B
64	1.26	34	22
80	1.57	27	1B
96	1.88	21	15
112	2.20	15	0F
128	2.51	10	0A
144	2.82	5	05
160	3.14	-1	FF .
176	3.45	-6	FA
192	3.77	-11	F5
208	4.08	-18	EE
224	4.39	-26	E6
240	4.71	-40	D8
255	5.0	•	-

Figure 3. Interpolated A/D input voltage vs Temperature




Figure 4. Interpolated A/D input voltage vs Temperature

The temperature reading is updated every second; the software to accomplish this is relatively simple:

The timer is set to overflow every 125 mS with a 4.1934 MHz crystal. The timer overflow interrupt routine updates the real time counters TICKS, SECS, MINS & HRS and sets the flag bit SEC every time a second has elapsed.

The main program loop is executed every second (via the SEC flag bit) and after checking the metric/imperial selector switch the temperature is measured by the subroutine ADCONV. This routine starts by reading the thermistor selector switch and setting up the A/D control register accordingly. An A/D conversion is then carried out four times on the selected channel and the results accumulated in the accumulator and the temporary register TEMP. This result is then divided by 4 by rotating, to obtain the average A/D result. The averaging technique is employed to try and reduce the effect of noise on the A/D input. The number of conversions to average is determined by time constraints and the noise levels in the surrounding environment. The upper nibble of the result is then used to access the look-up table to obtain the 'base' temperature value. If the temperature limit is exceeded then the TLIMIT flag is set before exiting from the routine.

Temperature table entries are stored in 2's complement form so that the interpolation between positive and negative values will work successfully. The interpolation is carried out by obtaining the difference between the base value and the next in the table, multiplying this by the lower nibble of the A/D result and then dividing by 16. This result is then subtracted from the base value to obtain the real temperature in 2's complement °C which is stored in the register NEWTMP before exiting from the routine. The difference information is subtracted from the base value rather than added because the thermistor has a negative temperature co-efficient (NTC) so that an increase in the A/D result corresponds to a drop in temperature.

If the imperial mode is selected (°F) then the next stage before updating the display is to convert from °C to °F and this is carried out in the subroutine CTOF.

Converting from °C to °F is accomplished by multiplying by 1.8 and adding 32. First the sign of the temperature in °C is stored via the flag bit NEGNUM, then the maximum °F limit (53 °C) is checked before the magnitude is multiplied by 1.8 (multiply by 115 and divide by 64). Again, use is made of rotating to do the dividing, in order to increase execution speed. The sign of the result is then restored and 32 added to obtain the temperature in 2's complement °F.

TEMPERATURE DISPLAY

An MC14489 multi-character display driver was chosen for this purpose as it can be easily interfaced to a wide range of Motorola MCUs, requires almost no external components and has a character set that includes the degree symbol (°). The MC14489 can also be cascaded if the application was expanded to require a larger display. The MC14489 would normally be driven from an SPI on the MCU but here, since the the 68HC05B family does not have an SPI, use is made of the SCI clock output feature that is available on this family.

Before the temperature can be written to the display driver it has to be converted into the correct data format.

The first stage of this is to convert from 2's complement binary to BCD. This is carried out in the routine CONBCD which is called from SETDISP. The sign of the temperature is stored in the flag bit NEGNUM before SETDISP is called: then, after first checking if the TLIMIT flag is set, the temperature is converted to BCD in DEC0-2 by CONBCD. This is accomplished by rotating left the binary number followed immediately by a rotate left of the BCD result; this has the effect of multiplying the current BCD result by 2 and adding in the new binary bit at the same time. After each rotate the BCD registers are checked and adjusted for overflow (>\$09) before the bit counter contained in the index register is decremented. This process of rotate then adjust is continued until all the binary bits have been used; the BCD result will then be resident in the registers DEC0, 1 & 2.

The rest of the routine SETDISP is concerned with setting up the display registers DISP1, 2, 3 and the display control register DISPC. The MC14489 data format is msb first whereas the 68HC05B4 SCI transmits lsb first; this means that the bit order of the data stream has to be stored in reverse in the display registers. This can be confusing when trying to work out the codes that have to be stored in the B4 to generate a specific character.

Figures 5a and 5b show the 14489 data format and the corresponding bit positions in the B4 registers DISP1, 2, 3 & C. The sign of the temperature is restored and the numeric display registers are configured to display '-' if the temperature limit has been exceeded before exiting from the SETDISP routine.

The main program loop then calls the subroutine DISPL which actually transmits the contents of the display registers to the MC14489 via the SCI. The MC14489 contains special Bit Grabber circuitry that allows either the internal display registers or the configuration register to be updated without address or steering bits so that updating the display involves a simple transmission of either 3 bytes for the display registers or 1 byte for the configuration register. Even for cascaded 14489s there is no need for address bits – see the MC14489 data sheet for more details.

The MC14489 can be clocked at up to 4 MHz at 5 volts so here the maximum transmit baud rate of the SCI is used – 131.072 KHz with a 4.19304 MHz crystal. The transmission of the display data only takes place if there has been a change in the data since the last time. If there has been a change, the 3 data registers are transmitted in turn starting with DISP3 and the OLD registers are updated ready for the change check next time round. After the last byte has gone, the SCI and 14489 are disabled before returning to the main loop.

The last subroutine called from the main program is the 14489 configuration update routine DISCON. This routine operates in a similar manner to DISPL, checking to see if there has been a change to the config. data before transmitting it.

This completes the operation of the program which now jumps back to the start of the main loop and waits for the SEC bit to be set again before repeating the temperature measurement and display sequence.





Figure 5a. MC14489 to MC68HC05B4 display register mapping



Display registers on MC68HC05B4

Figure 5b. MC14489 to MC68HC05B4 display register mapping

HARDWARE

As already mentioned, the use of the MC14489 results in a very low component count for the application; the hardware schematic can be seen in Figure 6. The only I/O pins required are for reading the option switches and for controlling the enable of the MC14489. Pulldowns are required on the clock and data pins as these become high impedance when the SCI is disabled. The LED displays are common cathode; a single external resistor is all that is required to set the brightness level of the displays. In this case though, a light dependent resistor, R12 (ORP12), has been used to control the display brightness for a variety of background lighting conditions. The resistance of R12 decreases with increasing light and so R11 must be incorporated to ensure that the maximum source current spec, of the MC14489 is not exceeded in very bright lighting conditions. R13 ensures there is still enough drive current for the LEDs in dark conditions.

APPLICATION AREAS

As mentioned in the introduction, this application note is designed only to show some fundamental building blocks of a temperature control system based on the 68HC05Bx family of MCUs. Where possible, the software has been written in a modular fashion, so that the routines can easily be transported to another application and the binary to BCD routine could be expanded to handle larger numbers. The large number of I/O,

PWMs and timer functions unused show that the 68HC05B family has plenty of functionality left to perform other control functions. For example, in process control, fluid flow or speed sensors could be connected to the timer input capture pins, pressure sensors to the other A/D pins, a keypad to the I/O lines and the other I/O & PWMs used to perform output control functions.




Figure 6. Hardware schematic

```
************
 1
 2
                               3
                            * %
                                                                                           * *
 4
                            * %
                                                                                           8 *
                                   68HC05B4 TEMPERATURE MEASUREMENT & DISPLAY
 5
                            * %
                                                                                           <u>۾</u> *
 6
                            * %
                               Jeff Wright, Motorola East Kilbride.
 7
                                                                    Last Updated 22/02/90
                            * &
 9
                            *% This software was written by Motorola for demonstration
10
                            *% purposes only. Motorola does not assume any liability arising
                               out of the application or use of this software and does not
11
12
                            * %
                                                                                           2 *
                               quarantee its functionality
13
                            * %
14
                            15
16
17
18
                                        I/O and INTERNAL registers definition
19
20
21
                                   I/O registers
22
23 00000000
                                   EQU
                                           $00
                            PORTA
                                                   port A.
24 00000001
                                           $01
                            PORTB
                                   EOU
                                                   port B.
25 00000002
                                                   port C.
                            PORTC
                                   EOU
                                           $02
26 00000003
                            PORTD
                                   EOU
                                           $03
                                                   port D.
27 00000004
                            DDRA
                                   EOU
                                           504
                                                   port A DDR.
28 00000005
                                           $05
                                                   port B DDR.
                            DDRB
                                   EQU
29 00000006
                            DDRC
                                   EOU
                                           $06
                                                   port C DDR.
30
31
32
                                   A/D registers
33
34 00000008
                            ADDATA EQU
                                           $08
                                                   A/D data register.
35 00000009
                            ADSTC' EQU
                                           $09
                                                   A/D status and control register.
36 00000007
                            coco
                                   EQU
                                           7
                                                        Conversion complete flag.
37
38
39
40
41
                                  SCI registers
42
43 0000000d
                                           $0D
                            BAUD
                                   EQU
                                                   SCI baud register.
44 0000000e
                            SCCR1
                                   EQU
                                                   SCI control register 1.
45 0000000f
                            SCCR2
                                   EQU
                                           $0F
                                                   SCI control register 2.
46 00000010
                            SCSR
                                   EOU
                                           $10
                                                   SCI status register.
47 00000007
                            TDRE
                                   EQU
                                           7
48 00000006
                            TC
                                   EQU
                                           6
49 00000011
                            SCDAT
                                   EQU
                                           $11
                                                   SCI data register.
50
51
52
                                  TIMER registers
53
54 00000012
                            TCR
                                   EQU
                                           $12
                                                   Timer control register.
55 00000005
                            TOIE
                                   EQU
                                           5
                                                   Timer overflow interrupt enable.
56 00000006
                            OCTE
                                   EQU
                                                   Timer output compares interrupt enable.
57 00000007
                            ICIE
                                   EOU
                                           7
                                                   Timer input captures interrupt enable.
58
59 00000013
                            TSR
                                   EOU
                                           $13
                                                   Timer status register.
60 00000003
                            OCF2
                                   EOU
                                           3
                                                        Timer output compare 2 flag.
61 00000004
                            ICF2
                                   EQU
                                           4
                                                        Timer input capture 2 flag.
62 00000005
                            TOF
                                   EQU
                                           5
                                                        Timer overflow flag.
63 00000006
                            OCF1
                                                        Timer output compare 1 flag.
                                   EOU
                                           6
64 00000007
                                           7
                            ICF1
                                   EQU
                                                        Timer input capture 1 flag.
```

```
65
 66 00000014
                                TIC1HI EQU
                                                          Timer input capture register 1 (16-bit).
                                                $14
 67 00000015
                                TIC1LO EQU
                                                $15
 68 00000016
                                TOC1HI EQU
                                                $16
                                                          Timer output compare register 1 (16-bit).
 69 00000016
                                TOC1LO EQU
                                                $16
 70 00000018
                                TIMHI
                                        EOU
                                                $18
                                                          Timer free running counter (16-bit).
 71 00000019
                                TIMLO
                                        EOU
                                                519
 72 0000001a
                                TIMAHI EOU
                                                          Timer alternate counter register (16-bit).
                                                $1A
 73 0000001b
                                TIMALO
                                        EOU
                                                $1B
 74 0000001c
                                TIC2HI
                                                          Timer input capture register 2 (16-bit).
                                        FOU
                                                SIC
 75 0000001d
                                TIC2LO
                                        EOU
                                                $1D
 76 0000001e
                                TOC2HI
                                                          Timer output compare register 2 (16-bit).
                                        EOU
                                                SIE
 77 0000001f
                                TOC2LO
                                        EQU
                                                $1F
 78
 79
 80
 81
                                       MEMORY MAP DEFINITION
 82
 83
 84 00000020
                                TEST
                                        EQU
                                                $20
                                                                    TEST register
                                                          Start address of ROMO.
 85 00000020
                                ROM0
                                        EQU
                                                $0020
 86 00000050
                                RAM
                                        EQU
                                                $0050
                                                          Start address of RAM.
 87 00000f00
                                UROM
                                        EQU
                                                $0F00
                                                          Start address of main user ROM.
 88
 89
 90
 91
                                ***************** RAM ALLOCATION *****************
 92
 93
 94
                                                SECTION.S .RAM, ADDR=$50
 95
 96
 97 00000050
                                TICKS
                                        RMR
                                                1
 98 00000051
                                SECS
                                        RMB
                                                1
 99 00000052
                                MTNS
                                        RMR
                                                1
100 00000053
                                HRS
                                        RMR
                                                1
101
102 00000054
                                FLAG
                                        RMB
                                                1
103 00000000
                                OVERFL
                                                O
                                        EOU
104 00000001
                                NEGNUM
                                        EOU
                                                1
105 00000002
                                TLIMIT
                                        EOU
                                                2
106 00000003
                                SEC
                                        EOU
                                                3
107
108 00000055
                                MODE
                                        RMB
                                                1
109 00000000
                                IMP
                                        EOU
                                                0
110
111 00000056
                                BIN0
                                        RMB
                                                1
112 00000057
                                DEC2
                                        RMB
                                                1
113 00000058
                                DEC1
                                        RMB
                                                1
114 00000059
                                DEC0
                                        RMB
                                                1
115
116 0000005a
                                NEWTMP
                                        RMB
                                                1
117 0000005ь
                                TEMP
                                        RMB
                                                1
118 0000005c
                                TEMP1
                                        RMB
                                                1
119 0000005d
                                TEMP2
                                        RMB
                                                1
120
121 0000005e
                                DISP1
                                        RMB
                                                1
122 0000005f
                                DISP2
                                        RMB
                                                1
123 00000060
                                DISP3
                                        RMB
                                                1
124 00000061
                                DISPC
                                        RMB
                                                1
125 00000062
                                OLDD1
                                        RMB
                                                1
126 00000063
                                OLDD2
                                        RMB
                                                1
```

```
127 00000064
                             OLDD3
                                     RMB
128 00000065
                             OLDDC
                                     RMB
                                             1
129
130
131
                                                  SECTION .PAGEO, ADDR=$020
132
133 00000020 004f382b221b150f ADTAB
                                     FCB
                                             $00,$4F,$38,$2B,$22,$1B,$15,$0F
134 00000028 0a05fffaf5eee6d8
                                     FCB
                                             $0A,$05,$FF,$FA,$F5,$EE,$E6,$D8
135
                              *************
136
137
138
                                     START OF CODE
139
                              ***********
140
141
142
                                             SECTION .USROM.ADDR=$F00
143
144 00000f00
                             RESET
                                     EOU
145 00000f00 a600
                                     LDA
                                             #50
                                                     Initialise Ports.
146 00000f02 b700
                                             PORTA
                                     STA
147 00000f04 b701
                                     STA
                                             PORTB
148 00000f06 b704
                                     STA
                                             DDRA
149 00000f08 b705
                                     STA
                                             DDRB
150 00000f0a ae65
                                     LDX
                                             #OLDDC
151 00000f0c f7
                              INIRAM STA
                                             , X
                                                     Initialise all used RAM locations.
152 00000f0d 5a
                                     DECX
153 00000f0e a350
                                     CPX
                                             #RAM
154 00000f10 26fa
                                     BNE
                                             INIRAM
155
156 00000f12 a604
                                     LDA
                                             #$04
157 00000f14 b702
                                     STA
                                             PORTC
158 00000f16 a604
                                     LDA
                                             #$04
                                                    PC2 output high.
159 00000f18 b706
                                     STA
                                             DDRC
160
161 00000fla b613
                             TIMINT LDA
                                             TSR
                                                     clr any pending flags.
162 00000flc b619
                                     LDA
                                             TIMLO
163 00000fle a620
                                     LDA
                                             #$20
                                                     Enable timer overflow
164 00000f20 b712
                                     STA
                                             TCR
                                                            interrupt.
165 00000f22 9a
                                     CLI
166
167
                              *---- START OF MAIN PROGRAM LOOP
168
169 00000f23
                             MAINLUP EQU
170 00000f23 0754fd
                                     BRCLR
                                             SEC, FLAG, MAINLUP
171 00000f26 1754
                                     BCLR
                                             SEC, FLAG
172 00000f28 1155
                                     BCLR
                                             IMP, MODE
                                                            Check metric/imperial selector.
173 00000f2a 010202
                                     BRCLR
                                             0, PORTC, NOIMP
                                                            Check degC/degF switch.
174 00000f2d 1055
                                     BSET
                                             IMP, MODE
                                             NEGNUM, FLAG
175 00000f2f 1354
                             NOTMP
                                     BCLR
                                                            Clear sign indicator.
176 00000f31 cd0ffd
                                     JSR
                                             ADCONV
                                                            Go measure temperature
177 00000f34 015503
                                     BRCLR
                                             IMP, MODE, GOMETR
                                                                     (in degC - 2s compl)
178 00000f37 cd0f4e
                                             CTOF
                                     JSR
                                                            Convert to degF.
179 00000f3a b65a
                             GOMETR LDA
                                             NEWTMP
180 00000f3c 2a03
                                             GOMORE
                                     BPI.
181 00000f3e 40
                                     NEGA
                                                            Only use magnitude to do BCD conv.
182 00000f3f 1254
                                     BSET
                                             NEGNUM, FLAG
                                                            Remember the sign of the number.
                             GOMORE STA
                                                            Store temperature for conv to BCD.
183 00000f41 b756
                                             DINTA
184 00000f43 cd0f78
                             GODISP JSR
                                             SETDISP
                                                            Set-up display bytes.
185 00000f46 cd1085
                                             DISPL
                                                            Update display if neccessary.
                                     JSR
186 00000f49 cd10ca
                                                            Update 14489 config if neccessary.
                                     JSR
                                             DISCON
187 00000f4c 20d5
                                     BRA
                                             MAINLUP
188
```

189

```
190
                             191
192
                            *=
                                   CTOF
                                                  - Converts NEWTMP from degC to degF
                                                                                        --- ×
193
                            * -
194
195
196 00000f4e
                            CTOF
                                   EQU
197 00000f4e b65a
                                   LDA
                                           NEWTMP
198 00000f50 2a05
                                   BPI.
                                           NONEG
199 00000f52 1254
                                   BSET
                                           NEGNUM, FLAG
                                                         Remember if No is negative or not.
200 00000f54 40
                                   NEGA
201 00000f55 2007
                                   BRA
                                           MIII.1PR
202 00000f57 a135
                            NONEG
                                           #53
                                                         Check for max degF limit of 127F.
                                   CMP
203 00000f59 2503
                                           MIII.1PR
                                   RI.O
204 00000f5b 1454
                                                         Set limit and return if over range.
                                   BSET
                                           TLIMIT.FLAG
205 00000f5d 81
                                   RTS
206
207 00000f5e ae73
                            MUL1P8 LDX
                                           #115
208 00000f60 42
                                                         Multiply by 115 and divide by 64.
                                   MIII.
209 00000f61 56
                                   RORX
210 00000f62 46
                                   RORA
                                                         (same as multiplying by 1.8)
211 00000f63 56
                                   RORX
212 00000f64 46
                                   RORA
213 00000f65 56
                                   RORX
214 00000f66 46
                                   RORA
215 00000f67 56
                                   RORX
216 00000f68 46
                                   RORA
217 C0000f69 56
                                   RORX
218 00000f6a 46
                                   RORA
219 00000f6b 56
                                   RORX
220 00000f6c 46
                                   RORA
221
222 00000f6d 035401
                                   BRCLR
                                           NEGNUM, FLAG, NONEG1
223 00000f70 40
                                   NEGA
                                                         Return sign of number.
224 00000f71 1354
                            NONEG1 BCLR
                                           NEGNUM, FLAG
225 00000f73 ab20
                                   ADD
                                           #32
                                                         Add 32 to get degF.
226 00000f75 b75a
                                           NEWTMP
                                   STA
227 00000f77 81
                                   RTS
228
229
230
                          231
                          *X
232
                          *X
                                  SETDISP
                                               - Sets up display registers with BCD
                                                                                      X*
233
                          *X
                                                                                      x*
234
                          235
236 00000f78
                          SETDISP EQU
237 00000f78 04543e
                                 BRSET
                                         TLIMIT, FLAG, FORCE If temp out of range, force to -
238 00000f7b ae08
                                 LDX
                                         #$8
239 00000f7d cd1052
                                 JSR
                                         CONBCD
                                                      Convert 8 bit binary to 3 digit BCD.
240 00000f80 ae04
                                 LDX
                                         #4
241 00000f82 4f
                                 CLRA
242 00000f83 3458
                          LUPDIS1 LSR
                                         DEC1
                                                     Shuffle bit order of digits to allow
243 00000f85 49
                                 ROLA
                                                       for SCI lsb first and 14489 msb first
244 00000f86 5a
                                 DECX
                                                       incompatability.
245 00000f87 26fa
                                 BNE
                                         LUPDIS1
246 00000f89 be57
                                 LDX
                                         DEC2
247 00000f8b 2704
                                 BEQ
                                         TSTNEG
248 00000f8d aa80
                                 ORA
                                         #$80
                                                       If over 100deg, add the 100 digit.
249 00000f8f 2005
                                 BRA
                                         STD1
250 00000f91 035402
                          TSTNEG BRCLR
                                         NEGNUM, FLAG, STD1
251 00000f94 aab0
                                  ORA
                                         #$B0
                                                       Add code for a - if temp is negaive.
252 00000f96 b75e
                          STD1
                                 STA
                                         DISP1
                                                      Store in 1st display register.
```

```
253 00000f98 ae08
                             LDX
                                     #8
254 00000f9a 4f
                             CLRA
255 00000f9b 3459
                     LUPDIS2 LSR
                                     DEC0
256 00000f9d 49
                             ROLA
                                                    Shuffle bit order of digits as above.
257 00000f9e 5a
                             DECX
258 00000f9f 26fa
                             BNE
                                     LUPDIS2
259 00000fal aa0f
                             ORA
                                     #$0F
                                                    add code for the deg symbol.
                                                    Store in second display register.
260 00000fa3 b75f
                             STA
                                     DISP2
                                                    Big C, all d.ps off.
261 00000fa5 a631
                             LDA
                                     #$31
262 00000fa7 015502
                             BRCLR
                                     IMP, MODE, STDIS3
                                                    Big F, all d.ps off.
263 00000faa a6f1
                             LDA
                                     #$F1
264 00000fac b760
                      STDIS3 STA
                                     DISPR
                                     #SCB
265 00000fae a6cb
                             LDA
                                     DEC2
266 00000fb0 be57
                             LDX
267 00000fb2 2702
                             BEQ
                                     STRISC
                                     #$8B
268 00000fb4 a68b
                             LDA
269 00000fb6 b761
                     STDISC STA
                                     DISPC
270 00000fb8 81
                             RTS
                                                    FORCE DISPLAY TO -^C
271 00000fb9 a6bb
                     FORCE
                             LDA
                                     #$BB
272 00000fbb b75e,
                             STA
                                     DTSP1
273 00000fbd a6bf
                             LDA
                                     #SBF
                                                    or -^F
274 00000fbf b75f
                                     DISP2
                             STA
                             I.DA
                                     #$31
275 00000fcl a631
                                     IMP, MODE, STDI3
                             BRCLR
276 00000fc3 015502
277 00000fc6 a6f1
                             T.D.A
                                     #SF1
                     STDI3
                                     DISP3
278 00000fc8 b760
                             STA
279 00000fca a6fb
                             LDA
                                     #$FB
280 00000fcc b761
                             STA
                                     DISPC
                             RTS
281 00000fce 81
282
283
284
                      285
286
                      *0
                                                                                     0 *
                      *0
                                             - Timer Overflow IRQ routine
                                                                                     0 *
287
                             TOVINT
                                                                                     Λ*
                      *0
288
                      289
290
291 00000fcf 0b132a
                     TOVINT BRCLR
                                     TOF. TSR, NOOVF Check Tim overflow has really happened.
                                     TICKS
292 00000fd2 3c50
                             TNC
293 00000fd4 b650
                             LDA
                                     TICKS
                                                    UPDATE REAL TIME CLOCK COUNTERS
                                     #8
294 00000fd6 al08
                             CMP
295 00000fd8
             2520
                             BLO
                                     NOINC
296 00000fda 3f50
                             CLR
                                     TICKS
297 00000fdc 3c51
                             INC
                                     SECS
298 00000fde
                             BSET
                                     SEC, FLAG
            1654
299 00000fe0 b651
                             LDA
                                     SECS
                                     #60
300 00000fe2 al3c
                             CMP
                                     NOINC
301 00000fe4
             2514
                             BLO
302 00000fe6 3f51
                             CLR
                                     SECS
303 00000fe8 3c52
                             INC
                                     MINS
304 00000fea b652
                             LDA
                                     MINS
305 00000fec al3c
                             CMP
                                     #60
306 00000fee 250a
                             BLO
                                     NOINC
307 00000ff0 3f52
                             CLR
                                     MINS
308 00000ff2 b653
                             LDA
                                     HRS
309 00000ff4 alff
                             CMP
                                     #SFF
310 00000ff6 2702
                             BEQ
                                     NOINC
311 00000ff8 3c53
                             INC
                                     HRS
312
                                                    Clear TOF flag.
313 00000ffa b619
                     NOINC
                             LDA
                                     TIMLO
314 00000ffc 80
                     NOOVF
                             RTI
315
```

```
316
317
                             *^^^^^^^
318
                             * ^
319
320
                             *^ ADCONV - A/D Conversion & Temperature table interpolation.^*
321
                             322
323
324 00000ffd
                     ADCONV EQU
325 00000ffd 1554
                            BCLR
                                   TLIMIT, FLAG
326 00000fff 3f5b
                            CLR
                                    TEMP
327 00001001 020204
                            BRSET
                                    1, PORTC, CONT1 Check Thermistor selector switch.
328 00001004 a621
                            LDA
329 00001006 2002
                            BRA
                                   SETAD
330 00001008 a620
                     CONT1
                            LDA
                                    #$20
331 0000100a b709
                     SETAD STA
                                   ADSTCT
                                                  Start first conversion.
332 0000100c ae04
                            LDX
                                    #4
                                                  Init counter.
333 0000100e 4f
                            CLRA
334 0000100f 0f09fd
                    ADLUP1 BRCLR
                                   COCO, ADSTCT, ADLUP1
                                                         Wait for end of conversion.
335 00001012 bb08
                            ADD
                                   ADDATA
336 00001014 2402
                                                  Convert 4 times and accumulate to help
                            BCC
                                   DECCY
337 00001016 3c5b
                            INC
                                   TEMP
                                                  eliminate noise.
                     DECCX DECX
338 00001018 5a
339 00001019 26f4
                            BNF.
                                   ADIJUP 1
340 0000101b 365b
                            ROR
                                   TEMP
341 0000101d 46
                            RORA
                                                  Now divide by 4 to get average and
342 0000101e 365b
                            ROR
                                   TEMP
343 00001020 46
                            RORA
                                                  store in TEMP.
344 00001021 b75b
                            STA
                                   TEMP
345
346 00001023 44
                     TABL
                            LSRA
347 00001024 44
                            LSRA
                                                  Isolate upper 4 bits of result,
348 00001025 44
                            LSRA
349 00001026 44
                            LSRA
350 00001027 97
                            TAY
351 00001028 e620
                                   ADTAR. X
                                                  and use them to access the look-up table
                           I.D.A
352 0000102a 2723
                                   TRANGE
                            BEO
353 0000102c ald8
                            CMP
                                    #SD8
                                                  Check table entry limits.
354 0000102e 271f
                           BEO
                                   TRANGE
355 00001030 b75c
                                   TEMP1
                                                  Store "base" value.
                           STA
356 00001032 5c
                           INCX
357 00001033 e020
                           SUB
                                   ADTAR. X
                                                  Get the diff between the base and next entry.
358 00001035 b75d
                           STA
                                   TEMP 2
359 00001037 b65b
                                   TEMP
                           T.D.A
360 00001039 a40f
                            AND
                                   #SOF
                                                  Now get the lower 4 bits of the A/D result.
361 0000103b be5d
                           LDX
                                   TEMP2
362 0000103d 42
                           MUL
                                                  Multiply by the difference.
363 0000103e 49
                           ROLA
364 0000103f 59
                           ROLX
365 00001040 49
                            ROLA
                                                  Divide answer by 16 and leave in TEMP2.
366 00001041 59
                            ROLX
367 00001042 49
                            ROLA
368 00001043 59
                            ROLX
369 00001044 49
                            ROLA
370 00001045 59
                            ROLX
371 00001046 bf5d
                            STX
                                   TEMP 2
372 00001048 b65c
                            LDA
                                   TEMP1
                                                  Retrieve base value,
373 0000104a b05d
                            SUB
                                   TEMP 2
                                                  subtract the difference value
374 0000104c b75a
                            STA
                                   NEWTMP
                                                  and store answer in NEWTMP.
375 0000104e 81
                            RTS
376 0000104f 1454
                     TRANGE BSET
                                   TLIMIT, FLAG
377 00001051 81
                            RTS
378
```

```
379
                     380
381
                     * &
                            CONBCD - Converts Binary in BINO to BCD in DECO-2
                                                                                   * چ
382
                     * &
                                                                                   ٤×
383
                     384
385 00001052
                     CONBCD EQU
386 00001052 4f
                            CLRA
387 00001053 b759
                            STA
                                   DEC0
                                                 Clear BCD result bytes.
388 00001055 b758
                            STA
                                   DEC1
389 00001057 b757
                            STA
                                   DEC2
390
3 9 1
392 00001059 3956
                    LUPBCD ROL
                                   RINO
                                                 Put the next binary bit in carry.
393 0000105b 3959
                            ROI.
                                   DECO
                                                 Multiply current result by 2 and
                                                 add in new bit at same time.
394 0000105d 3958
                                   DEC1
                            ROI.
395 0000105f 3957
                            ROL.
                                   DEC2
396 00001061 b659
                            I.DA
                                   DECO
397 00001063
            a00a
                            SUB
                                   #SOA
398 00001065
            2b04
                            BMI
                                   TSTD1
                                                 Now check the BCD bytes
399 00001067
            h759
                            STA
                                   DEC0
                                                 for overflow.
400 00001069
                            INC
                                   DEC1
            3c58
401 0000106b
            b658
                    TSTD1
                            LDA
                                   DEC1
402 0000106d
            a00a
                            SUB
                                   #$0A
403 0000106f
            2504
                            RMT
                                   TSTD2
404 00001071
            b758
                            STA
                                   DEC1
405 00001073
                            INC
            3c57
                                   DEC<sub>2</sub>
406 00001075
            b657
                    TSTD2
                            LDA
                                   DEC2
407 00001077
            a00a
                            SUB
                                   #$0A
408 00001079
                            BMI
                                   NOOVR
            2b06
409 0000107b
            a609
                            LDA
410 0000107d
            b757
                            STA
                                   DEC2
                                                 BCD number has overflowed so set flag
411 0000107f
            1054
                            BSET
                                   OVERFL, FLAG
                                                 and set upper digit to 9.
412 00001081
                            NOOVR
                                   DECX
413 00001082
            26d5
                            BNE
                                   LUPBCD
                                                 Any more bits to do?
414 00001084 81
                            RTS
415
416
                     417
                    *@
418
                                                                                 @ *
                    * @
                                                                                 @ *
                            DISPL - Updates 14489 Display registers via SCI
419
420
                     * a
                                                                                 @ *
                    421
422
423 00001085
                    DISPI.
                           EOU
424 00001085 b65e
                            LDA
                                   DISP1
                                                 Only update display registers if any
425 00001087 b162
                            CMP
                                   OLDD1
                                                 of them have changed since the last
426 00001089 260d
                            BNE
                                   UPDATE
                                                 time.
427 0000108b b65f
                            LDA
                                   DISP2
428 0000108d b163
                            CMP
                                   OLDD2
429 0000108f 2607
                            BNE
                                   UPDATE
430 00001091 b660
                            LDA
                                   DISP3
431 00001093 b164
                            CMP
                                   OLDD3
432 00001095
            2601
                            BNE
                                   UPDATE
433 00001097
                            RTS
            81
434
435 00001098 a601
                    UPDATE LDA
                                   #S01
436 0000109a b70e
                                                 Clock idle low, edge in mid data, last clk.
                            STA
                                   SCCR1
437 0000109c
            4a
                            DECA
438 0000109d b70d
                                                 131.072KHz baud with 4.19etc XTAL.
                            STA
                                   BAUD
439 0000109f a608
                            LDA
                                   #$08
440 000010al b70f
                            STA
                                                 Transmit enabled.
441 000010a3 0d10fd
                                   TC, SCSR, PREAM
                                                 Wait for preamble to finish.
                    PREAM
                            BRCLR
442 000010a6 1502
                            BCLR
                                   2.PORTC
                                                 Enable transmission to 14489.
```

```
443 000010a8 b660
                          T.DA
                                   DISP3
444 000010aa b764
                            STA
                                   OLDD3
445 000010ac b711
                            STA
                                   SCDAT
                                                 Send first byte.
446 000010ae 0f10fd
                    DWAIT1 BRCLR TDRE.SCSR.DWAIT1 Wait until it has been transfered
447 000010b1 b65f
                            LDA
                                   DISP2
                                                  - then load second.
448 000010b3 b763
                            STA
                                   OLDD2
449 000010b5 b711
                            STA
                                   SCDAT
450 000010b7 0f10fd
                    DWAIT2 BRCLR TDRE, SCSR, DWAIT2
451 000010ba b65e
                            LDA
                                   DISP1
452 000010bc b762
                            STA
                                   OLDD1
453 000010be b711
                            STA
                                   SCDAT
454 000010c0 0d10fd
                    DWAIT3 BRCLR TC, SCSR, DWAIT3 Wait until 3rd byte has actually gone
455 000010c3 a600
                            LDA
                                   #500
456 000010c5 b70f
                            STA
                                   SCCR2
                                                 Dissable SCI transmissions,
457 000010c7 1402
                            RSET
                                   2, PORTC
                                                 then disable 14489.
458 000010c9 81
                            RTS
459
460
                    461
462
                     * 2
                                                                                  ?*
463
                     *?
                            DISCON - Updates 14489 Config register via SCI
                                                                                  ?*
                     *?
464
                                                                                  2*
465
                    466
467
468 000010ca
                    DISCON EOU
469 000010ca b661
                            LDA
                                   DISPC
                                                 Only update config register if it has
470 000010cc b165
                            CMP
                                   OLDDC
                                                 changed since last time.
471 000010ce 2601
                            BNE
                                   UPDCON
472 000010d0 81
                            RTS
473
474 000010d1 a601
                    UPDCON LDA
                                   #$01
475 000010d3 b70e
                                                 Clock idle low, edge in mid data, last clk.
                            STA
                                   SCCR1
476 000010d5 4a
                            DECA
477 000010d6 b70d
                            STA
                                   BAUD
                                                 131.072KHz baud with 4.19etc XTAL.
478 000010d8 a608
                            LDA
                                   #$08
479 000010da b70f
                            STA
                                   SCCR2
                                                 Transmit enabled.
480 000010dc 0d10fd
                    PREAM1 BRCLR
                                   TC, SCSR, PREAM1 Wait for preamble to finish.
481 000010df 1502
                    DOCONF BCLR
                                   2, PORTC
                                                 Enable transmission to 14489.
482 000010e1 b661
                            LDA
                                   DISPC
483 000010e3 b765
                            STA
                                   OLDDC
484 000010e5 b711
                            STA
                                   SCDAT
485 000010e7 Of10fd
                    DWAIT4 BRCLR
                                   TDRE, SCSR, DWAIT4 Wait until config byte has transfered.
486 000010ea a600
                            LDA
                                   #$00
487 000010ec b70f
                            STA
                                   SCCR2
                                                 Now disable SCI transmission.
488 000010ee 0d10fd
                                   TC, SCSR, DWAIT5 Wait until config byte has actually gone.
                    DWAIT5 BRCLR
489 000010f1 1402
                           BSET
                                   2, PORTC
                                                 Disable 14489 & return.
490 000010f3 81
                           RTS
491
492
493
494
495
                                   VECTOR ADDRESSES
496
497
                    ******************
498
                                   SECTION .VECT, ADDR=$1FF2
499
500 00001ff2 0f00
                    SCIINT FDB
                                   RESET
501 00001ff4 Ofcf
                    TOVFLW FDB
                                   TOVINT
502 00001ff6 0f00
                    TOCMP
                           FDB
                                   RESET
503 00001ff8 0f00
                    TICAP
                           FDB
                                   RESET
504 00001ffa 0f00
                    EXTINT FDB
                                   RESET
505 00001ffc 0f00
                    SOFTI
                           FDB
                                   RESET
506 00001ffe 0f00
                    POR
                           FDB
                                   RESET
```

Section synopsis

1 00000016	(22)	.RAM
2 00000010	(16)	.PAGE0
3 000001f4	(500)	.USROM
4 0000000e	(14)	.VECT

Symbol table

```
.PAGE0
       2 00000000 | DISPC
                             1 00000061 | LUPBCD
                                                    3 00001059 | OLDD3
                                                                         1 00000064 | TEMP
                                                                                               1 0000005ь
.RAM
        1 00000000 | DOCONF
                             3 000010df | LUPDIS1 3 00000f83 | OLDDC
                                                                         1 00000065 | TEMP1
                                                                                               1 0000005c
                             3 000010ae | LUPDIS2
                                                   3 00000f9b | POR
                                                                         4 00001ffe | TEMP2
.USROM
       3 00000000 | DWAIT1
                                                                                               1 0000005d
.VECT
        4 00000000 | DWAIT2
                             3 000010b7 | MINS
                                                    1 00000052 | PREAM
                                                                         3 000010a3 | TICAP
                             3 000010c0 | MODE
                                                                         3 000010dc | TICKS
ADLUP1
       3 0000100f | DWAIT3
                                                    1 00000055 | PREAM1
        2 00000020 | DWAIT4
                             3 000010e7 | MUL1P8
                                                    3 00000f5e | SCIINT
                                                                         4 00001ff2 | TIMINT
ADTAB
                                                                                               3 00000fla
BIN0
        1 00000056 | DWAIT5
                             3 000010ee | NEWTMP
                                                    1 0000005a | SECS
                                                                         1 00000051 | TOCMP
                                                                                               4 00001ff6
CONT1
        3 00001008 | EXTINT
                             4 00001ffa | NOIMP
                                                    3 00000f2f | SETAD
                                                                         3 0000100a | TOVFLW
                                                                                               4 00001ff4
DEC0
        1 00000059 | FLAG
                             1 00000054 | NOINC
                                                    3 00000ffa | SOFTI
                                                                         4 00001ffc | TOVINT
                                                                                              3 00000fcf
DEC1
        1 00000058 | FORCE
                             3 00000fb9 | NONEG
                                                    3 00000f57 | STD1
                                                                         3 00000f96 | TRANGE
                                                                                              3 0000104f
DEC2
        1 00000057 | GODISP
                             3 00000f43 | NONEG1
                                                   3 00000f71 | STDI3
                                                                         3 00000fc8 | TSTD1
                                                                                               3 0000106b
DECCX
        3 00001018 | GOMETR
                            3 00000f3a | NOOVF
                                                    3 00000ffc | STDIS3
                                                                         3 00000fac | TSTD2
                                                                                               3 00001075
        1 0000005e | GOMORE
                             3 00000f41 | NOOVR
                                                                         3 00000fb6 | TSTNEG 3 00000f91
DTSP1
                                                    3 00001081 | STDISC
        1 0000005f | HRS
                             1 00000053 | OLDD1
DTSP2
                                                   1 00000062 | TABL
                                                                         3 00001023 / UPDATE 3 00001098
DISP3
        1 00000060 | INIRAM 3 00000f0c | OLDD2
                                                   1 00000063 | TEMP
                                                                         1 0000005b
```

Symbol cross-reference

```
*131
- PAGE 0
          *94
.RAM
.USROM
          *142
VECT
          *498
ADLUP1
          *334
                  334
                          339
ADTAB
          *133
                  351
                          357
BIN0
          *111
                  183
                          392
CONT1
           327
                 *330
DEC0
          *114
                  255
                          387
                                 393
                                        396
                                               399
DEC1
          *113
                  242
                         388
                                394
                                        400
                                               401
                                                      404
DEC2
          *112
                  246
                         266
                                389
                                        395
                                               405
                                                      406
                                                             410
           336
DECCX
                 *338
DTSP1
          *121
                  252
                         272
                                424
                                        451
          *122
                  260
                          274
                                427
DISP2
                                        447
          *123
                         278
DTSP3
                  264
                                430
                                        443
DISPC
          *124
                  269
                         280
                                469
                                        482
          *481
DOCONE
DWAIT1
          *446
                  446
DWAIT2
          *450
                  450
DWAIT3
          *454
                  454
DWAIT4
          *485
                  485
DWAIT5
          *488
                  488
EXTINT
          *504
                                                                                         298
                                                                                                325
                                                                                                       376
FLAG
          *102
                  170
                         171
                                175
                                       182
                                               199
                                                      204
                                                             222
                                                                    224
                                                                           237
                                                                                  250
                                                                                                              411
FORCE
           237
                 *271
          *184
GODISP
GOMETR
           177
                 *179
                 *183
GOMORE
           180
          *100
HRS
                  308
                         311
INIRAM
          *151
                  154
LUPBCD
          *392
                  413
LUPDIS1
          *242
                  245
LUPDIS2
          *255
                  258
MINS
          *99
                  303
                          304
                                 307
MODE
                  172
                                177
                                               276
          *108
                         174
                                       262
```

```
MUL1P8
          201
               203
                     *207
NEWTMP
         *116
               179
                      197
                             226
                                   374
NOIMP
          173 *175
NOINC
          295
               301
                      306
                             310 *313
              *202
NONEG
          198
          222 *224
NONEG1
          291
               *314
NOOVE
NOOVR
          408
              *412
OLDD1
         *125
                425
                      452
         *126
OLDD2
                428
                      448
OLDD3
         *127
                431
                      444
OLDDC
         *128
                150
                      470
                             483
POR
         *506
PREAM
         *441
                441
PREAM1
         *480
                480
SCIINT
         *500
SECS
         *98
                297
                      299
                             302
SETAD
          329
               *331
SOFTI
         *505
STD1
          249
                250
                      *252
STDI3
          276
              *278
STDIS3
          262
               *264
STDISC
          267
               *269
TABL
         *346
          Symbol cross-reference
         *117
                326
                      337
                             340
                                   342
                                         344
                                               359
TEMP
TEMP 1
         *118
                355
                      372
                                   373
TEMP 2
         *119
                358
                      361
                             371
TICAP
         *503
TICKS
         *97
                292
                      293
                             296
TIMINT
         *161
TOCMP
         *502
TOVFLW
         *501
         *291
                501
TOVINT
                354
                     *376
TRANGE
          352
TSTD1
          398
              *401
               *406
TSTD2
          403
          247 *250
TSTNEG
          426
               429
                      432 *435
UPDATE
UPDCON
          471 *474
```

AN432

128K byte addressing with the M68HC11

By Ross Mitchell
MCU Applications Engineering
Motorola Ltd., East Kilbride, Scotland

OVERVIEW

The maximum direct addressing capability of the M68HC11 device is 64K bytes, but this can be insufficient for some applications. This application note describes two methods of memory paging that allow the MCU to fully address a single 1 megabit EPROM (128K bytes) by manipulation of the address lines.

The two methods illustrate the concept of paging and the inherent compromises. The technique may be expanded to allow addressing of several EPROM, RAM or EEPROM memories or several smaller memories by using both address lines and chip enables.

PAGING SCHEME

The M68HC11 8-bit MCU is capable of addressing up to 64K bytes of contiguous address space. Addressing greater than 64K bytes requires that a section of the memory be replaced with another block of memory at the same address range. This technique of swapping memory is known as paging and is simply a method of overlaying blocks of data over each other such that only one of the blocks or pages is visible to the CPU at a given time.

In a system requiring more than 64K bytes of user code and tables, it is possible to use the port lines to extend the memory addressing range of the M68HC11 device. This has certain restrictions but these can be minimised by careful consideration of the user code implementation.

There are two basic configurations; method A uses only software plus a single port line to control the high address bit A16; method B is a combination of a small amount of hardware and software controlling the top 3 address bits A14, A15 and A16.

In the examples below, the MC68HC11G5 device is used to demonstrate the paging techniques since this device has a non-multiplexed data and address bus; any M68HC11 device may be used in a similar way.

Method A has the advantage of no additional hardware and very few limitations in the software. The user code main loop can be up to 64K bytes long and remain in the same page but this is at the expense of longer interrupt latency. The vector table and a small amount of code must be present in both pages of memory to allow correct swapping of the pages.

Method B has the advantage of not affecting the interrupt latency and has just one copy of the vector table. The maximum length of the user code main loop in this example is 48K bytes with a further 5 paged areas of 16K bytes for subroutines and tables.

METHOD A - SOFTWARE TECHNIQUE

Address A16 of the EPROM is directly controlled by port D(5) of the M68HC11 as shown in figure 1. This port is automatically configured to be in the input state following reset. It is vital that the state of the port line controlling address A16 is known following reset and so there is a 10KQ pull-up resistor on this port line to force the A16 address bit to a logic high state following reset. This port bit is then made an output during the set-up code execution but care must be taken in ensuring that the data register is written to a logic one before the data direction register is written with a one to make the port line output a high state.

This port bit allows the M68HC11 to access the 128K byte EPROM as two memories of 64K bytes each which are paged by changing the state of the address A16 line on the EPROM. It important to make sure that the port timing enables the port line to change state at least the setup and hold time before the address strobe (E clock rising edge on the MC68HC11G5), otherwise there could be problems with address timing.

Figure 2 shows a schematic representation of the paging technique for this method where there are two separate 64K byte pages of memory which may only be addressed individually.

This paging scheme means that code cannot directly jump from one 64K page to another without running some common area of code during the page switch. This may be accomplished in 2 basic ways. The user code could build a routine in RAM (which is common to both pages since it is internal and therefore unaffected by the port D(5) line) or have the same location in both pages devoted to a page change routine. The example software listing in appendix A uses the latter approach.

Interrupt routines

The change of page routine stores the current page before setting or clearing the port D(5) line and then has a jump command which must be at exactly the same address in both pages of memory. This is because the setting or clearing of the port D(5) line will immediately change the page of memory but the program counter will increment normally. Thus a change from page 0 to page 1 will result in the BSET PORTD command from page 0 followed by the JMP 0,X instruction from page 1 (the new page). To enable a jump to work, the X index register has been loaded with the address of the routine to be run in the new page. Figure 3 shows the execution of code to perform a change of page from page 1 to page 0.

Returning from the interrupt routine requires the RTI command to be replaced with a return from interrupt routine that checks the RAM location containing the memory page number prior to the interrupt routine execution. The routine then either performs an RTI command immediately if it is to remain in the same page or otherwise changes the state of the port D(5) line and then performs an RTI command in the correct page. Note that as with the JMP 0,X command, the RTI must be at the same address in both pages. It is important that the

I-bit in the CCR (interrupt inhibit) is set during this time for the example code to run correctly, otherwise the return page may be altered. This limitation can be overcome by using the stack to maintain a copy of the last page prior to the current interrupt.

The latency for an interrupt routine in a different page from the currently running user code is increased by 21 cycles on entering the interrupt routine and 18 cycles on leaving the interrupt routine. Any interrupt code that could not tolerate any such latency could be repeated in both pages of memory.

Other routines

Jumping from one page to another may be done at any time by using the same change of page routine but there is no need to store the current page in RAM and so these two lines of code become redundant. In the example, the change page routine could be started at the BCLR or BSET command and save 4 cycles. This would therefore reduce the page change delay to 17 cycles. Note that it is not possible to perform a JSR command to move into the other page with the method shown in the example since the RTS would not return to the original page, however, a modification to the return from interrupt routine would allow an equivalent function for a return from subroutine. In this case the stack should be used to maintain the correct return page or the I-bit in the CCR should be set to prevent interrupts.

Important conditions

The state of the port line controlling address A16 after reset is very important. In the example, port D(5) is used which is an input after reset and has a pull-up resistor to force a logic high on A16. If an output only port line was used then it could be reset such that A16 is a logic zero (no pull-up resistor required) which has an important consequence. The initialisation routine which sets up the ports must be in the default page dictated by the state of address A16 following reset otherwise the user code may not be able to correctly configure the ports and hence be unable to manipulate address A16. Similarly, a bidirectional port line could have a pull-down resistor to determine the address A16 line after reset with the same implications.

The assembler generates two blocks of code with identical address ranges used by the user code. This could not be programmed directly into an EPROM since the second page would simply attempt to overwrite the first page. The code must therefore be split into two blocks and programmed into the correct half of the EPROM. Some linkers may be capable of performing this function automatically. Figure 2 illustrates the expansion of the pages into the 128K byte EPROM memory.

The RAM and registers, and internal EEPROM if available and enabled, will all appear in the memory map in preference to external memory so care must be taken to avoid these addresses or move the RAM or registers away to different addresses by writing to the INIT register.




Figure 1. Software Paging Schematic Diagram





Figure 2. Software Paging Representation



^{2 -} Page changes to page 0

Figure 3. Flow of program changing from Page 1 to Page 0

^{3 -} Jump to address in X register (in page 0)




Figure 4. Hardware and Software Paging Schematic Diagram

METHOD B - COMBINED HARDWARE AND SOFTWARE TECHNIQUE

The basic approach to this method is the same as above except that hardware replaces some of the software. A port line together with M68HC11 addresses A14 and A15 are NOR'd to control the address A16 line of the EPROM. This signalis also used to select between the port line and address line for A14 and A15 (see figure 4). The hardware between the port lines controlling the A14 and A15 addresses enables 64K bytes of user code to be addressed at all times with 48K bytes common to all the pages and then selecting one of five 16K byte pages of EPROM memory.

In the example, port D(3) and address A14 are connected to the input of a 2 channel multiplexer such that port D(5). address A14 and address A15 control which of these two signals reaches the A14 pin of the EPROM. If addresses A14 or A15 are logic 1, the NOR gate outputs a logic 0 state. ensuring the A16 pin of the EPROM is a logic 0. In this case address A14 controls the A14 pin of the EPROM and similarly A15 and port D(4) are selected such that address A15 controls the A15 pin of the EPROM. Thus the main 48K byte portion of the EPROM memory may be addressed at all times at addresses \$4000 up to \$FFFF. With Port D(5) and address A14 and A15 all at logic 0 (address range \$0000 to \$3FFF). the port lines Port D(3) and Port D(4) are selected in place of address lines A14 and A15. Page 0 is always selected whenever Port D(5) is a logic 1. This makes it possible to have one of the five pages of 16 K bytes paged into the 64K addressing range of the HC11 while always maintaining the main 48K bytes of user code in the memory map.

There are few restrictions on the user code since the hardware provides the switching logic. Code can be made to run from one paged area to another by jumping to an intermediate routine in the main page. Port D is configured to be in the input state following reset which results in the main page plus page 0 of the paged memory in the 64K byte address map since the port D lines each have a pull-up resistor to maintain a logic high state after reset. A simple change memory map routine can then bring in the desired page at any time. Appendix B shows the assembly code for a program that toggles different port pins in each of the 5 pages controlled from a main routine in the main page. Figure 5 shows the 5 overlaid pages expanded to a 128K map with the flow of the program demonstrating a change from page 0 to page 1 by running the change page subroutine shown in bold type.

Implementation in 'C' language

The demonstration code was originally written in assembly language but it may also be implemented in 'C' as shown in appendix C. The change of page routines were written in 'C'

with the first part an example of using in-line code and the second part calling a function. The short example shows the assembly code on the left, generated by the 'C' code on the right. This is very similar to the assembly code example in appendix B and so it is possible to extend the memory addressing beyond 64K bytes with the 'C' language just as with assembly language.

Interrupt conditions

The interrupt routines have normal latency when they reside in the main 48K bytes page since this is always visible to the CPU. The 25 cycle delay for changing pages may cause problems for interrupt routines in a paged area of memory.

Important conditions

There are few special conditions for this method. The vectors must point to the main page of memory where the page changing routine must also reside. Routines in a paged area can only move to another page via the main 48K page unless the technique in method A is utilised (i.e. page change routine duplicated at identical addresses in both pages).


As with method A, the RAM and registers, and internal EEPROM if available and enabled, will all appear in the memory map in preference to external memory so care must be taken to avoid these addresses or move the RAM or registers away to different addresses.

The assembler generates 5 blocks of code with identical address ranges used by the user code plus the main 48K byte section. This could not be programmed directly into an EPROM since the second and subsequent pages would simply attempt to overwrite the first page. The code must therefore be split into blocks and programmed into the correct part of the EPROM. Some linkers may be capable of performing this function automatically.

Figure 6 illustrates the expansion of the pages into a single 128K byte EPROM memory.

Customisation

Clearly the size of the paged areas may be made to suit the application with for example a 32K byte main page and three 32K bytes of paged memory simply by not implementing control over the A14 address of the EPROM and not including Port D(3) control. Similarly by adding another port line to control address A13, the main program can be 56K bytes with 9 pages of 8K bytes each.



- 1 Return from page 0
- 2 Jump to page 1 routine
- 3 Return from page 1 to main page

Figure 5. Illustration of changing from Page 0 to Page 1




Figure 6. Hardware and software paging representation




Figure 7. Comparison of paging schemes

IN GENERAL

In both methods, the registers may be moved to more appropriate addresses. If the usage of RAM is not critical the registers may be moved to address \$0000 by writing \$00 to the INIT register immediately after reset. For the MC68HC11G5 this means losing 128 bytes of RAM but results in a clean memory map above \$1FF. In the examples, the registers and RAM remain at the default addresses and so care must be taken not to have user code from address \$0000 to \$01FF and \$1000 to \$10FF for the MC68HC11G5. Note that the MC68HC11E9 and MC68HC11A8 have slightly different RAM and register address ranges plus the internal EEPROM which should be disabled if not used.

Figure 7 demonstrates the differences between the paging techniques by showing the overlap of the pages. The number and size of the pages can easily be modified by small changes to the page change routines and hardware.

Beyond 128K bytes

Both techniques may be scaled up with several port lines controlling address lines beyond address A15 with the addition of further change page routines and enhancing the return from interrupt routine to allow a return to a specific page in method A or the addition of further multiplexing logic in method B.

IN CONCLUSION

The two methods described in detail are the basis for many other ways of controlling paging on a single large EPROM memory device or several smaller EPROMs. It is a simple matter to scale up or modify the techniques to suit a particular application or EPROM. The software approach is the cheapest and allows for a main program of up to the full size of the EPROM while the combined hardware and software approach has a maximum main program size of 48K bytes (in this example) and no additional interrupt latency.

APPENDIX A - SOFTWARE PAGING SCHEME

```
1
3
                       TESTS EXTENDED MEMORY CONTROL
 5
                      For a single 1M bit (128K byte) EPROM split into 2 x 64K byte pages.
 6
                       Al6 is connected to Port D(5) which then selects which half of
 7
                       the EPROM is being accessed. PD5 = 1 after reset since it is in
                       the input state with a pull-up resistor to Vdd.
 8
 9
10
                       This code is written for the 68HC11G5 MCU but can be easily modified
11
                       to run on any 68HC11 device. The 68HC11G5 has a non-multiplexed
                       address and data bus in expanded mode.
12
13
14
15
16
17
18
19 00000000
                   PORTA
                         EQU
20 00000001
                   DDRA
                         EQU
                                 $01
21 00000004
                   PORTB EQU
                                 $04
22 00000006
                                 s06
                   PORTC
                         EQU
23 00000007
                   DDRC
                         EQU
                                 $07
24 00000008
                   PORTD EQU
                                 SOR
25 00000009
                   DDRD
                         EQU
                                 $09
26 00000024
                   TMSK2 EQU
                                 524
27 00000025
                   TFLG2 EQU
                                 $25
28 00000040
                   RTII
                         EQU
                                 $40
29 00000040
                                 $40
                   RTIF
                         EOU
30 00000026
                   PACTL EQU
                                 $26
31 00000080
                   DDRA7 EQU
                                S80
32 00001000
                   REGS
                                 $1000
                         FOU
33
34
35
36
                         RAM definitions (from $0000 to $01FF)
37
38
                   39
                            ORG
                                  $0000
                                           page number prior to interrupt
40 00000000
                   PAGE
                            RMB
                                   . 1
41 00000001
                   TIME
                         RMB
                                  2
                                           counter value for real time interrupt routine
42
43 00000020
                   NPAGE
                            EQU
                                   $20
                                           PORT D-5 page control line
44 00000200
                   ROMBASE
                            EQU
                                   $0200
                                           Avoid RAM (from $0 to $1FF)
45 0000f800
                                   $F800
                   CHANGE
                            EQU
                   VECTORS
46 0000ffcc
                          EQU
                                    $FFCC
47
48
49
50
                          START OF MAIN PROGRAM
51
                   52
52
                         page 0 (1st half of EPROM)
54
55
56
                    ROMBASE
                        org
                   ************************
58
59
60
                         Redirect reset vector to page 1
61
62
```

```
63 00000200 ce0200
64 00000203 7ef800
                         RESETO LOX
                                          #RESET
                                JMP
                                          CHGPAGE0
 65
 66
 67
 68
                                 2nd half of page 0 loop running in page 1
 69
 70
 71 00000206 181c0010
                         LOOPPO BSET
                                         PORTA, Y. #$10
                                                           Toggle bit 4
 72 0000020a 181d0010
                               BCI.R
                                          PORTA, Y, #$10
 73 0000020e ce0216
                                T.DX
                                          #T.OOPP1
                                                            get return address in page 1
 74 00000211 7ef800
                                JMP
                                          CHGPAGE0
                                                            jump to change page routine
 75
 76
 77
 78
                                 Real time interrupt service routine
 80
 81 00000214 181e254001 RTISRV BRSET TFLG2, Y, #RTIF, RTISERV
 82 00000219 3b
                               RTI
                                                            return if not correct interrupt source
 RЗ
                                                            This is an RTI because interrupt vector
 84
                                                            only points here when in page 1
 85
 86 0000021a
                         RTISERV
 87 0000021a 8640
                               LDAA
                                          #%01000000
                                                           page 0 interrupt starts here
 88 0000021c 18a725
                                STAA
                                          TFLG2, Y
                                                           clear RTI flag
 89 0000021f 9602
90 00000221 4c
                                          TIME+1
                                                           get the time counter
                                I.DAA
                                INCA
                                                            increment counter
 91 00000222 b71004
                               STAA
                                           PORTR+REGS
                                                            store time in port B
 92 00000225 de01
                               LDX
                                           TIME
 93 00000227 08
                               INX
                                                           and copy back into RAM
 94 00000228 df01
                                STX
                                          TIME
 95 0000022a 7ef80a
                                JMP
                                           RETRTIO
                                                            jump to RTI routine
 96
 97
 98
                            ********************
 99
100
                             CHANGE PAGE ROUTINE
101
                             This code must be executed with the I-bit set to prevent interrupts
102
103
                             during the change if it is a jump for an interrupt routine.
104
                             Otherwise PAGE could be updated and then another interrupt could
105
                             occur before the PAGE was changed causing the first interrupt
106
                             routine to return to the wrong page.
107
                             The PAGE variable is not required for a normal jump and so it does
108
                             not require the I-bit to be set (only the BSET is important).
109
110
                             This code is repeated for the same position in both pages
111
1.12
                                jump routine
113
                                ORG CHANGE
                                                             Address for this routine is fixed
114
                                                    cycles
115 0000f800
                         CHGPAGE0
116 0000f800 8600
                                LDAA
                                       #0
                                                       2
                                                           set current page number = 0
                                      PAGE
                                                     2
                                                          store page page number
117 0000f802 9700
                                STAA
118 0000f804 181c0820
                                       PORTD, Y, #NPAGE 8 change page by setting PD-5
                                BSET
                                                       3 This code is the same in both pages
119 0000f808 6e00
                                JMP
120
121
122
                                 return from interrupt routine running in page 0
123
124
125
                                 check if interrupt occurred while code was running in page 1
126
                                 and return to page 1 before the RTI command is performed
127
128
```

```
129
                                                cycles
130 0000f80a
                      RETRTIO
                        LDAA
131 0000f80a 9600
                                  PAGE
                                                2
                                                     get page the interrupt occured in
132 0000f80c 8101
                          CMPA
                                 #1
                                                2
                                                     is it page 1
133 0000f80e 2701
                                                    if yes then change page
                                  RTIPAGEO
                         BEO
                                                3
134 0000f810 3b
                         RTI
                                               12
                                                    otherwise, return from interrupt
135 0000f811
                      RTIPAGE0
                                  PORTD,Y,#NPAGE 8 change page and return from interrupt 12 This codes is the same in both pages
                          BSET
136 0000f811 181c0820
137 0000f815 3b
                          RTI
138
139
140
                       **********************
141
                            VECTORS
142
                       *******************************
143
144
                            ORG
                                     VECTORS
145 0000ffcc 0200
                            FDB
                                     RESETO
                                                     EVENT 2
                          FDB
146 0000ffce 0200
                                     RESETO
                                                    EVENT 1
147 0000ffd0 0200
                            FDB
                                     RESETO
                                                     TIMER OVERFLOW 2
                                                     INPUT CAPTURE 6 / OUTPUT COMPARE 7
148 0000ffd2 0200
                            FDB
                                     RESETO
149 0000ffd4 0200
                          FDB
                                                    INPUT CAPTURE 5 / OUTPUT COMPARE 6
                                     RESETO
150 0000ffd6 0200
                           FDB
                                     RESETO
                                                    SCT
                           FDB
151 0000ffd8 0200
                                     RESETO
                                                    SPT
152 0000ffda 0200
                            FDB
                                     RESETO
                                                    PULSE ACC INPUT
153 0000ffdc 0200
                            FDB
                                     RESETO
                                                    PULSE ACC OVERFLOW
154 0000ffde 0200
                           FDB
                                                    TIMER OVERFLOW 1
                                    RESETO
                        FDB
155 0000ffe0 0200
                                                   INPUT CAPTURE 4 / OUTPUT COMPARE 5
                                   RESETO
156 0000ffe2 0200
                                   RESET0
                           FDB
                                                   OUTPUT COMPARE 4
157 0000ffe4 0200
                            FDB
                                     RESETO
                                                    OUTPUT COMPARE 3
158 0000ffe6 0200
                            FDB
                                     RESETO
                                                    OUTPUT COMPARE 2
159 0000ffe8 0200
                                                    OUTPUT COMPARE 1
                            FDB
                                     RESETO
160 0000ffea 0200
                        FDB
                                   RESETO
                                                    INPUT CAPTURE 3
161 0000ffec 0200
                          FDB
                                   RESETO
                                                   INPUT CAPTURE 2
162 0000ffee 0200
                            FDB
                                     RESETO
                                                    INPUT CAPTURE 1
163 0000fff0 0214
                            FDB
                                     RTISRV
                                                     REAL TIME INTRRUPT
                                   RESETO
164 0000fff2 0200
                           FDB
                                                    IRO
165 0000fff4 0200
                           FDB
                                    RESETO
                                                    XTRO
                           FDB
166 0000fff6 0200
                                     RESETO
                                                    SWIT
167 0000fff8 0200
                            FDB
                                     RESETO
                                                    ILLEGAL OPCODE
168 0000fffa 0200
                            FDB
                                     RESETO
                                                     COP
169 0000fffc 0200
                            FDB
                                     RESETO
                                                    CLOCK MONITOR
170 0000fffe 0200
                            FDB
                                     RESETO
                                                    ŔESET
171
172
173
                       174
175
                             page 1 (2nd half of EPROM)
176
177
178
                       179
180
                             MAIN ROUTINE NOT UNDER INTERRUPT CONTROL
182
183
184
185
                                   ROMBASE
                           ORG
186 00000200 8e01ff
                      RESET LDS
                                   #$01FF
187 00000203 bd021b
                           JSR
                                   SETUP
                                                   initialise RTI interrupt and DDRs
188 00000206 86ff
                      LOOP1 LDAA
                                   #$FF
189 00000208 181c0008
                      LOOP BSET
                                    PORTA, Y, #$08
                                                  Toggle bit 3
190 0000020c 181d0008
                           BCLR
                                   PORTA, Y, #$08
191 00000210 ce0206
                           LDX
                                   #LOOPP0
                                                   set up jump to other page
                                    CHGP AGE 1
192 00000213 7ef800
                           JMP
                                                   go to other page
                      LOOPP1
193 00000216
194 00000216 4a
                       DECA
                                                   return point from other page
195 00000217 26ef
                           BNE
                                    LOOP
                                                    toggle port A
196 00000219 20eb
                           BRA
                                   LOOP 1
                                                   start loop again
197
```

```
198
199
                              INITIALISATION ROUTINE
                            **********
200
201
202 0000021b Of
                       SETUP SEI
203 0000021c 18ce1000
                             LDY
                                       #$1000
                                                     Register address offset
204 00000220 86ff
                             LDAA
                                      #SFF
205 00000222 b71001
                             STAA
                                      DDRA+REGS
                                                     make port A all outputs
206 00000225 Ъ71008
                                       PORTD+REGS
                             STAA
                                                     make sure port D-5 is written a 1
207 00000228 b71009
                             STAA
                                       DDRD+REGS
                                                     and only then make all outputs
208 0000022b 8640
                             LDAA
                                        #%01000000
209 0000022d b71025
                                       TFLG2+REGS
                             STAA
                                                      clear RTI flag
210 00000230 Ь71024
                             STAA
                                       TMSK2+REGS
                                                      enable RTI interrupt
211 00000233 0e
                             CLI
212 00000234 39
                             RTS
213
                       214
215
                              Redirect to the Real time interrupt service routine
216
                              Page 1 routine for service routine located in page 0
217
                             *************
218
219 00000235 181e254001 INTRTI BRSET TFLG2, Y, #RTIF, GOODINT
220 0000023a 3b
                                                    return if not correct interrupt source
221
                                                    This is an RTI because interrupt vector
222
                                                    only points here when in page 1
223
224 0000023b
                       COODINT
                                              cycles
225 0000023b ce021a
                            LDX
                                    #RTISERV
                                              3 get the interrupt entry point in page 0
226 0000023e 7ef800
                             JMP
                                    CHGPAGE1
                                               3
                                                  jump to change page routine
227
228
229
230
231
                           CHANGE PAGE ROUTINE
232
233
                           This code must be executed with the I-bit set to prevent interrupts
234
                           during the change if it is a jump for an interrupt routine.
235
                           Otherwise PAGE could be updated and then another interrupt could
236
                           occur before the PAGE was changed causing the first interrupt
237
                          routine to return to the wrong page.
238
                           The PAGE variable is not required for a normal jump and so it does
239
                           not require the I-bit to be set (only the BCLR is important).
240
241
                           This code is repeated for the same position in both pages
242
243
                           jump routine
244
                           ORG
                               CHANGE
                                                     Address for this routine is fixed
245
                                               cycles
246 0000f800
                       CHGPAGE1
247 0000f800 8601
                          LDAA
                                  #51
                                                 2
                                                     set current page number = 1
248 0000f802 9700
                           STAA
                                  PAGE
                                                 2
                                                     store page page number
249 0000f804 181d0820
                           BCLR
                                  PORTD, Y, #NPAGE
                                                 8
                                                     change page by clearing PD-5
250 0000f808 6e00
                          .TMP
                                  0, X
                                                 3
                                                     This code is the same in both pages
251
252
                       **********************
253
                              return from interrupt routine running in page 0
254
255
256
                              check if interrupt occurred while code was running in page 1
257
                              and return to page 0 before the RTI command is performed
258
259
```


61

260			★ 2 1 1 1 1 1		cycle	S - 4 4 4 7 1 1 1 4 4 1
261	0000f80a		RETRTI1		. -	
262	0000f80a	9600	LDAA	PAGE	2	get page the interrupt occured in
263	0000f80c	8100	CMPA	#0	2	is it page 0
264	0000f80e	2701	BEQ	RTIPAGE1	3	if yes then change page
265	0000f810	3b	RTI		12	otherwise, return from interrupt
266	0000f811		RTIPAGE1			
267	0000f811	181d0820	BCLR	PORTD, Y, #NPAGE	. 8	change page and return from interrupt
268	0000f815	3b	RTI		12	This codes is the same in both pages
269			*			
270						
271			*******	*******	*****	**********
272			* VEC	TORS		
273			*******	*********	*****	*********
274			*			
275			ORG	VECTORS		
276	0000ffcc	0200	FDB	RESET		EVENT 2
277	0000ffce	0200	FDB	RESET		EVENT 1
278	0000ffd0	0200	FDB	RESET		TIMER OVERFLOW 2
279	0000ffd2	0200	FDB	RESET		INPUT CAPTURE 6 / OUTPUT COMPARE 7
280	0000ffd4	0200	FDB	RESET		INPUT CAPTURE 5 / OUTPUT COMPARE 6
281	0000ffd6	0200	FDB	RESET		SCI
282	0000ffd8	0200	FDB	RESET		SPI
283	0000ffda	0200	FDB	RESET		PULSE ACC INPUT
	0000ffdc	0200	FDB	RESET		PULSE ACC OVERFLOW
285	0000ffde	0200	FDB	RESET		TIMER OVERFLOW 1
286	0000ffe0	0200	FDB	RESET		INPUT CAPTURE 4 / OUTPUT COMPARE 5
	0000ffe2	0200	FDB	RESET		OUTPUT COMPARE 4
288	0000ffe4	0200	FDB	RESET		OUTPUT COMPARE 3
289	0000ffe6	0200	FDB	RESET		OUTPUT COMPARE 2
290	0000ffe8	0200	FDB	RESET		OUTPUT COMPARE 1
291	0000ffea	0200	FDB	RESET		INPUT CAPTURE 3
292	0000ffec	0200	FDB	RESET		INPUT CAPTURE 2
293	0000ffee	0200	FDB	RESET		INPUT CAPTURE 1
294	0000fff0	0235	FDB	INTRTI		REAL TIME INTRRUPT
295	0000fff2	0200	FDB	RESET		IRQ
296	0000fff4	0200	FDB	RESET		XIRQ
297	0000fff6	0200	FDB	RESET		SWI
298	0000fff8	0200	FDB	RESET		ILLEGAL OPCODE
299	0000fffa	0200	FDB	RESET		COP
300	0000ffc	0200	FDB	RESET		CLOCK MONITOR
301	0000fffe	0200	FDB	RESET		RESET
302			*******	*****	*****	*********
303			END			

APPENDIX B - HARDWARE AND SOFTWARE PAGING SCHEME

```
2
3
                      TESTS EXTENDED MEMORY CONTROL
                    * for a single 1M bit (128K byte) EEPROM split into 48KB + 5 x 16KB
6
                      $4000 - $FFFF 48K COMMON PAGE
                       $0200 - $3FFF
                                          PAGES 0,1,2,3,4
                                     16K
8
9
                      A multiplexer is used to switch between address and port D lines
10
                       controlled by PD5 and A16 is controlled by /(PD5+A14+A15)
11
                       This ensures that Address Al6 is a logic 1 whenever Al4 or Al5 are
12
                       high and that all three lines must be low for the paged memory between
13
                       addresses $00000 and $0FFFF.
14
15
                           SOURCE CODE
16
                                                        EPROM
17
                           ADDRESS
                                                        ADDRESS
                           0000
18
                                            -----+ 00000
19
                                        PAGE 0
20
                           4000
21
22
                                           MAIN PAGE
23
24
25
                          0000
26
                                          PAGE 1
27
                          0000
                                          -----
                                                       -+ 14000
28
                                         PAGE 2
29
                          0000
                                          ----+ 18000
30
                                                    ı
                                          PAGE 3
31
                           0000
                                         _____
                                                        -+ 1C000
32
                                          PAGE 4
33
                           3FFF
34
```

(Continued overleaf)



```
81
82 00000000
                        PORTA
                                 EQU
                                        $00
                                       $01
83 00000001
                        DDRA
                                EQU
                                                       68HC11G5 only
84 00000004
                        PORTB
                                EOU
                                       $04
85 00000006
                        PORTC
                                  EQU
                                        $06
86 00000007
                        DDRC
                                 EOU
                                        507
87 00000008
                        PORTD
                                  EQU
                                        $08
88 00000009
                        DDRD
                                 EOU
                                        $09
89 00000024
                       TMSK2
                                 EOU
                                        $24
 90 00000025
                        TFLG2
                                EQU
                                       $25
91 00000040
                                EQU
                                       $40
                       RTIT
 92 00000040
                                 EQU
                       RTIF
                                        $40
 93 00000026
                        PACTL
                                  EQU
                                        $26
94 00000080
                        DDRA7
                                 EOU
                                        580
                                                       68HC11E9 only
 95 00001000
                        REGS
                                 EQU
                                        $1000
96
97
                        **************
98
99
                               RAM definitions
100
                        *****************
101
102
                              ORG $0000
103 00000000
                        TIME
                                 RMB
                                                          Real time intersupt routine counter
104
105 00000200
                        ROMBASEO EQU $0200
                                                          Avoid RAM (from $5 to $1FF)
106 00004000
                        ROMBASE1 EQU
                                      $4000
107 0000ffcc
                        VECTORS EQU
                                      $FFCC
108
109
                             PAGE 0 = $00000 - $03FFF (A16=0, A15=0, A14=0) => PAGEC=%00100000
110
111
                             MAIN = $04000 - $0FFFF (A16=0) => START=%001XX000
                              PAGE 1 = $10000 - $13FFF (A16=1,A15=0,A14=0) => PAGE1=$00000000

PAGE 2 = $14000 - $17FFF (A16=1,A15=0,A14=1) => PAGE2=$00001000

PAGE 3 = $18000 - $1BFFF (A16=1,A15=1,A14=0) => PAGE3=$00010000
112
113
114
                              PAGE 4 = $10000 - $1FFFF (A16=1.A15=1.A14=1) => PAGE4=%00011000
115
116
117
                              PAGEn is added to %xx000xxx to give the state of port
118
                              D(3), D(4) and D(5).
119
120 00000000
                       START EOU
                                      S00
121 00000020
                       PAGEO EQU
                                      $20
122 00000000
                                      500
                       PAGE1 EQU
123 00000008
                       PAGE2
                               EQU
                                      $08
124 00000010
                       PAGE3
                               EQU
                                      $10
125 00000018
                       PAGE 4
                              EOU
                                      $18
126
                        **********************
127
```

```
128
                     129
130
                           page 0 (1st half of EPROM)
131
132
133
                     134
                                  ROMBASEO
                          org
135 00000200 181c0008
                     LOOPPO BSET
                                  PORTA, Y, #$08
136 00000204 181d0008
                     BCLR
                                   PORTA, Y, #$08
                                                  Toggle Port A-3
137 00000208 7e4014
                          JMP
                                  MAINO
                                                  return to main page
138
139
                     140
                     * START OF MAIN PROGRAM
141
142
                           MAIN ROUTINE NOT UNDER INTERRUPT CONTROL
143
144
145
146
147
                          ORG
                                  ROMBASE1
148 00004000 8e01ff
                     RESET LDS
                                 #$01FF
149 00004003 bd402e
                     JSR
LOOP BSET
                                  SETUP
                                                   initialise RTI interrupt and DDRs
150 00004006 181c0840
                                  PORTD, Y, #$40
151 0000400a 181d0840
                          BCLR
                                  PORTD, Y, #$40
                                                   main routine toggles port D-2
152 0000400e bd4062
                          JSR
                                  CHGP AGE 0
                                                   select page 0
153 00004011 7e0200
                          JMP
                                 LOOPP0
                                                   Toggle Port A-3
154 00004014 bd406d
                   MAINO JSR
                                 CHGP AGE 1
                                                   select page 1
155 00004017 bd0200
                          JSR
                                  LOOPP1
                                                   Toggle Port A-4
156 0000401a bd4078
                          TSR.
                                 CHGPAGE2
                                                   select page 2
157 0000401d bd0200
                          JSR
                                 LOOPP2
                                                  Toggle Port A-5
158 00004020 bd4083
                         JSR
                                CHGPAGE3
                                                  select page 3
                              LOOPP3
                          JMP
                                                   Toggle Port A-6
159 00004023 7e0200
160 00004026 bd408e
                    MAIN3 JSR
                                 CHGPAGE 4
                                                   select page 4
                                                  Toggle Port A-7
                                 LOOPP4
161 00004029 7e0200
                          JMP
162 0000402c 20d8
                     MAIN4 BRA
                                 LOOP
                                                   start loop again
163
164
165
                          INITIALISATION ROUTINE
166
                        *******************
                     *
167
168 0000402e Of
                     SETUP SEI
169 0000402f 18ce1000
                     LDY
                                 #$1000
                                                    Register address offset
170 00004033 86ff
                          LDAA
                                 #$FF
171 00004035 b71001
                          STAA
                                 DDRA+REGS
                                                    make port A all outputs (68HC11G5)
172 00004038 b71009
                         STAA
                                 DDRD+REGS
                                                   make port D all outputs
173 0000403b 7f0000
                         CLR
                                 TIME
174 0000403e 7f0001
                         CLR
                                 TIME+1
175 00004041 4f
                          CLRA
176 00004042 b71000
                          STAA
                                 PORTA+REGS
                         STAA
177 00004045 b71008
                                 PORTD+REGS
178 00004048 8640
                         LDAA
                                 #%01000000
                         STAA
179 0000404a b71025
                                 TFLG2+REGS
                                                   clear the RTI flag
180 0000404d b71024
                                 TMSK2+REGS
                          AATZ
                                                   enable RTI interrupt
181 00004050 Oe
                          CLT
182 00004051 39
                          RTS
183
```

```
184
185
186
                               Real time interrupt service routine
187
188
                        189 00004052 8640
                        RTISRV LDAA
                                      #%01000000
190 00004054 b71025
                                      TFLG2+REGS
                                                          clear RTI flag
                              AATS
191 00004057 9601
                              LDAA
                                      TIME+1
192 00004059 b71004
                              STAA
                                      PORTB+REGS
                                                          store counter in port B
193 0000405c de00
                              LDX
                                      TIME
                                                           get time counter
194 0000405e 08
                              INX
                                                           increment counter
195 0000405f df00
                              STX
                                       TIME
                                                           save counter value in RAM
196 00004061 3b
                              RTI
                                                           Return from interrupt
197
198
199
                          CHANGE PAGE
200
                          acc B (bits 3-5) contains the 1's complement of new page number address
201
202
                          SOURCE CODE
                                                        EPROM
                                                           ADDRESS
203
                          ADDRESS
204
                          0000
                                                           + 00000
205
                                            PAGE 0
206
                           4000
                                        ----+ 04000
207
208
                                            MAIN PAGE
209
210
211
                          0000
                                             -----+ 10000
212
                                            PAGE 1
213
                          0000
                                            -----+ 14000
                                            PAGE 2
214
215
                          0000
                                                           -+ 18000
216
                                            PAGE 3
217
                          0000
                                           _____
                                                          -+ 1C000
218
                                            PAGE 4
219
                          3FFF
                                                         ---+ 1FFFF
220
221
                          PAGE 0 = $00000 - $03FFF (A16=0,A15=0,A14=0) => PAGE0=$00100000
222
                          MAIN
                                = $04000 - $0FFFF
                                                  (A16=0)
                                                                    => START=%001XX000
223
                          PAGE 1 = $10000 - $13FFF (A16=1, A15=0, A14=0) => PAGE1=%00000000
224
                          PAGE 2 = $14000 - $17FFF (A16=1, A15=0, A14=1) => PAGE2=%00001000
225
                          PAGE 3 = $18000 - $1BFFF (A16=1, A15=1, A14=0) => PAGE3=%00010000
226
                          PAGE 4 = $1C000 - $1FFFF (A16=1, A15=1, A14=1) => PAGE4=%00011000
227
228
```

229		*		
230 00004062		CHGPAGE0		
231 00004062	b61008	LDAA	PORTD+REGS	get port D data
232 00004065	84c7	ANDA	#%11000111	make middle 3 bits low state
232 00004063	8b20	ADDA	#PAGE0	
234 00004069	b71008			add PAGE descriptor to this
235 00004069 235 0000406c	39	STAA RTS	PORTD+REGS	write back to port D (only bits 3, 4 and 5 are changed)
236	39	* 4		(only bics 3, 4 and 3 are changed)
237 0000406d		CHGPAGE1		
238 0000406d	ъ61008	LDAA	PORTD+REGS	get port D data
239 00004070	84c7	ANDA		
240 00004072	8b00	ADDA	#%11000111 #PAGE1	make middle 3 bits low state add PAGE descriptor to this
240 00004072	b71008	STAA	PORTD+REGS	write back to port D
242 00004077	39	RTS	PURIDTREGS	
242 00004077	39	* K12		(only bits 3, 4 and 5 are changed)
244 00004078		CHGP AGE 2		
244 00004078	ь61008	LDAA	DODED DECC	get port D data
245 00004078 246 0000407b	84c7		PORTD+REGS	· · · · · · · · · · · · · · · · · · ·
247 0000407b		ANDA	#%11000111	make middle 3 bits low state add PAGE descriptor to this
248 0000407£	8b08	ADDA	#PAGE2	
	b71008 39	STAA	PORTD+REGS	write back to port D
249 00004082 250	39	RTS		(only bits 3, 4 and 5 are changed)
251 00004083		CHGP AGE 3		
252 00004083	L61000		DODMD - DECC	
253 00004083	b61008 84с7	LDAA ANDA	PORTD+REGS	get port D data make middle 3 bits low state
			#%11000111	
254 00004088	8b10	ADDA	#PAGE3	add PAGE descriptor to this
255 0000408a 256 0000408d	b71008	STAA	PORTD+REGS	write back to port D
	39	RTS		(only bits 3, 4 and 5 are changed)
257				
258 0000408e 259 0000408e	h (1000	CHGPAGE4	20202 - 2200	and the same of th
	b61008	LDAA	PORTD+REGS	get port D data
260 00004091	84c7	ANDA	#%11000111	make middle 3 bits low state
261 00004093	8b18	ADDA	#PAGE4	add PAGE descriptor to this
262 00004095	b71008	STAA	PORTD+REGS	write back to port D
263 00004098	39	STAA RTS	PORID+REGS	(only bits 3, 4 and 5 are changed)
263 00004098 264			PORID+REGS	(only bits 3, 4 and 5 are changed)
263 00004098 264 265		RTS * *******	*******	
263 00004098 264 265 266		RTS * ************* * VECTOR	:*************************************	(only bits 3, 4 and 5 are changed)
263 00004098 264 265 266 267		RTS * ************* * VECTOR	:*************************************	(only bits 3, 4 and 5 are changed)
263 00004098 264 265 266 267 268		RTS * *********** * VECTOF *************	**************************************	(only bits 3, 4 and 5 are changed)
263 00004098 264 265 266 267 268 269	39	RTS * ************** * VECTOF ************************************	RS:	(only bits 3, 4 and 5 are changed)
263 00004098 264 265 266 267 268 269 270 0000ffcc	39 4000	RTS * ************* * VECTOF ************ ORG FDB	VECTORS RESET	(only bits 3, 4 and 5 are changed) ***********************************
263 00004098 264 265 266 267 268 269 270 0000ffcc 271 0000ffcc	4000 4000	RTS ************ * VECTOF ************** * ORG FDB FDB FDB	VECTORS RESET RESET	(only bits 3, 4 and 5 are changed) ***********************************
263 00004098 264 265 266 267 268 269 270 0000ffcc 271 0000ffcd	4000 4000 4000	RTS ************* * VECTOR **************** * ORG FDB FDB FDB FDB	VECTORS RESET RESET RESET RESET	(only bits 3, 4 and 5 are changed) ***********************************
263 00004098 264 265 266 267 268 269 270 0000ffcc 271 0000ffcd 272 0000ffdd 273 0000ffdd	4000 4000 4000 4000	RTS * **************** * VECTOF **************** ORG FDB FDB FDB FDB FDB FDB	VECTORS RESET RESET RESET RESET RESET	(only bits 3, 4 and 5 are changed) ***********************************
263 00004098 264 265 266 267 268 269 270 0000ffcc 271 0000ffcd 272 0000ffdd 273 0000ffdd 274 0000ffdd	4000 4000 4000 4000 4000	RTS * ***************** * VECTOF ****************** ORG FDB	VECTORS RESET RESET RESET RESET RESET RESET RESET RESET RESET	(only bits 3, 4 and 5 are changed) ***********************************
263 00004098 264 265 266 267 268 270 0000ffcc 271 0000ffcc 272 0000ffdd 273 0000ffdd 274 0000ffdd 275 0000ffdd	4000 4000 4000 4000 4000 4000 4000	RTS * *********** * VECTOF ************** * ORG FDB	VECTORS RESET	(only bits 3, 4 and 5 are changed) ***********************************
263 00004098 264 265 266 267 268 269 270 0000ffcc 271 0000ffcd 272 0000ffdd 273 0000ffdd 274 0000ffdd 275 0000ffdd 276 0000ffdd	4000 4000 4000 4000 4000 4000 4000	RTS ************* * VECTOR ************** ORG FDB	VECTORS RESET	(only bits 3, 4 and 5 are changed) ***********************************
263 00004098 264 265 266 267 268 270 0000ffcc 271 0000ffcd 273 0000ffdd 274 0000ffdd 275 0000ffdd 276 0000ffdd 277 0000ffdd	4000 4000 4000 4000 4000 4000 4000 400	RTS VECTOR VECTOR ORG FDB	VECTORS RESET	(only bits 3, 4 and 5 are changed) ***********************************
263 00004098 264 265 266 267 268 270 0000ffce 271 0000ffcd 273 0000ffdd 274 0000ffdd 275 0000ffdd 276 0000ffdd 277 0000ffdd 278 0000ffdd	4000 4000 4000 4000 4000 4000 4000 400	RTS * *************** * ORG FDB	VECTORS RESET	(only bits 3, 4 and 5 are changed) ***********************************
263 00004098 264 265 266 267 268 270 0000ffcc 271 0000ffcd 273 0000ffdd 274 0000ffdd 275 0000ffdd 276 0000ffdd 277 0000ffdd 277 0000ffdd	4000 4000 4000 4000 4000 4000 4000 400	************** * VECTOF************ * ORG FDB	VECTORS RESET	(only bits 3, 4 and 5 are changed) ***********************************
263 00004098 264 265 266 267 268 269 270 0000ffcc 271 0000ffdc 272 0000ffdd 273 0000ffdd 274 0000ffdd 275 0000ffdd 277 0000ffdd 278 0000ffdd 278 0000ffdd 279 0000ffdd 280 0000ffde	4000 4000 4000 4000 4000 4000 4000 400	RTS ************ * VECTOR *********** * ORG FDB FDB FDB FDB FDB FDB FDB FD	VECTORS RESET	(only bits 3, 4 and 5 are changed) ***********************************
263 00004098 264 265 266 267 268 270 0000ffcc 271 0000ffcd 273 0000ffdd 274 0000ffdd 275 0000ffdd 276 0000ffdd 277 0000ffdd 278 0000ffdd 279 0000ffdd 279 0000ffde 280 0000ffde 281 0000ffed	4000 4000 4000 4000 4000 4000 4000 400	**************************************	VECTORS RESET	(only bits 3, 4 and 5 are changed) ***********************************
263 00004098 264 265 266 267 268 269 270 0000ffcc 271 0000ffdc 272 0000ffdd 273 0000ffdd 274 0000ffdd 275 0000ffdd 277 0000ffdd 278 0000ffdd 278 0000ffdd 279 0000ffdd 280 0000ffde	4000 4000 4000 4000 4000 4000 4000 400	RTS ************ * VECTOR *********** * ORG FDB FDB FDB FDB FDB FDB FDB FD	VECTORS RESET	(only bits 3, 4 and 5 are changed) ***********************************

```
284 0000ffe8 4000
                            RESET
                                           OUTPUT COMPARE 1
                      FDR
285 0000ffea 4000
                      FDB
                            RESET
                                           INPUT CAPTURE 3
                                          INPUT CAPTURE 2
286 0000ffec 4000
                      FDB
                            RESET
287 0000ffee 4000
                                           INPUT CAPTURE 1
                      FDR
                            RESET
288 0000fff0 4052
                      FDB
                            RTISRV
                                           REAL TIME INTRRUPT
289 0000fff2 4000
                      FDR
                                           TRO
                            RESET
290 0000fff4 4000
                      FDB
                            RESET
                                           XIRQ
291 0000fff6 4000
                      FDB
                            RESET
                                           SWI
292 0000fff8 4000
                                           ILLEGAL OPCODE
                      FDB
                            RESET
293 0000fffa 4000
                      FDB
                            RESET
                                           COP
294 0000fffc 4000
                      FDB
                            RESET
                                           CLOCK MONITOR
295 0000fffe 4000
                      FDB
                            RESET
                                           RESET
296
297
298
                  299
300
                      page 1 (2nd half of EPROM)
301
302
303
                  304
                            ROMBASE0
                      org
305 00000200 181c0010
                 LOOPP1 BSET
                           PORTA, Y, #$10
306 00000204 181d0010
                      BCLR
                            PORTA, Y, #$10
                                           Toggle Port A-4
307 00000208 39
                      RTS
                  309
310
                       page 2 (2nd half of EPROM)
311
312
                  313
                           ROMBASE0
314
                      org
                 LOOPP2 BSET
315 00000200 181c0020
                           PORTA, Y, #$20
316 00000204 181d0020
317 00000208 39
                      BCLR
                           PORTA, Y, #$20
                                           Toggle Port A-5
                      RTS
318
                  319
320
                       page 3 (2nd half of EPROM)
321
322
323
                  ROMBASE0
                      ora
325 00000200 181c0040
                 LOOPP3 BSET
                            PORTA, Y, #$40
326 00000204 181d0040
                     BC LR
                            PORTA, Y, #$40
                                           Toggle Port A-6
327 00000208 7e4026
                      JMP
                            MAIN3
                                           return to main page
328
                 329
330
                      page 4 (2nd half of EPROM)
331
332
333
                 334
                           ROMBASEO
                     org
335 00000200 181c0080
                 LOOPP4 BSET
                            PORTA, Y, #$80
336 00000204 181d0080
                     BCLR
                           PORTA, Y, #$80
                                          Toggle Port A-7
337 00000208 7e402c
                      JMP
                            MAIN4
                                           return to main page
338
                 *********
339
                      END
```

APPENDIX C - 'C' LANGUAGE ROUTINES FOR METHOD B

```
/* CHGPAGE.C
               C coded extended memory control for 68HC11
          HC11 structure - I/O registers for MC68HC11 */
struct HC11IO {
 unsigned char PORTA;
                                       /* Port A - 3 input only, 5 output only */
unsigned char Reserved; /* Motorola's unknown register */
unsigned char PIOC; /* Parallel I/O control */
unsigned char PORTC; /* Port C */
unsigned char PORTB; /* Port B - Output only */
unsigned char PORTCL; /* Alternate port C latch */
unsigned char Reservedl; /* Motorola's unknown register 2 */
unsigned char DDRC; /* Data direction for port C */
unsigned char PORTD; /* Port D */
                                         /* Port D */
 unsigned char DDRD;
                                         /* Data direction for port D */
unsigned char PORTE;
                                        /* Port E */
 };
/*
         End of structure HC11IO */
           #define regbase (*(struct HC11IO *) 0x1000)
          typedef unsigned char byte;
          /* Some arbitrary user defined values */
           #define page0 0x20
           #define pagel 0x00
           #define page2 0x08
           #define pagemask 0xc7
           /* Macro to generate in line code */
           #define chgpage(a) regbase.PORTD = (regbase.PORTD & pagemask) + a
           /* Function prototype */
          void func_chgpage(byte p);
          /* Externally defined functions in separate pages */
          extern void func_in_page0();  /* Dummy function in page 0 */
extern void func_in_page2();  /* Dummy function in page 2 */
```

```
* ----- C source code ------- C
                                                 main()
  6 0000
                 main: fbegin
                                                 {
                                                 chqpage (page2);
                                                 /* Change page using inline code */
 8 0000 f61008
                         ldab
                                 $1008
 9 0003 c4c7
                         andb
                                 #199
10 0005 cb08
                         addb
                                 #8
11 0007 f71008
                         stab
                                 $1008
                                                 func in page2();
                                                 /* Call function in page 2 */
13 000a >bd0000
                         jsr
                                 func in page2
                                                 func chgpage (page0);
                                                 /* Change page using function call */
15 000d cc0020
                         ldd
                                 #32
16 0010 8d04
                          bsr
                                 func_chgpage
                                                 func_in_page0();
                                                 /* Call function in page 0 */
18 0012 >bd0000
                         jsr
                                 func_in_page0
20 0015 39
                         rts
21 0016
                          fend
                                                 void func_chgpage(p)
                                                 byte p;
                 func_chgpage:
24 0016
                                fbegin
25 0016 37
                                                 chgpage (p);
27 0017 f61008
                         ldab
                                 $1008
28 001a c4c7
                         andb
                                 #199
29 001c 30
                         tsx
30 001d eb00
                         addb
                                 0,x
31 001f f71008
                                 $1008
                         stab
                                                 }
33 0022 31
                         ins
34 0023 39
                          rts
35 0024
                          fend
36
                 import
                          func_in_page2
37
                 import
                          func_in_page0
38
                 end
```

TV on-screen display using the MC68HC05T1

By Peter Topping
Motorola Ltd., East Kilbride, Scotland

INTRODUCTION

The "T" members of the MC68HC05 family of MCUs provide a convenient and cost effective method of adding on-screendisplay (OSD) to TVs and VCRs. As well as the OSD capability, they include 8 Kbytes of ROM (adequate for Teletext, frequency-synthesis, stereo and OSD), 320 bytes of RAM, a 16-bit timer and 8 pulse-width-modulated D/A converters. The MC68HC(7)05T7/8 also includes IIC hardware and, by using a 56/64 pin package, 4 ports of I/O independent of the OSD, serial and D/A outputs. It is thus suitable for large full-

feature chassis. The MC68HC05T1 is in the middle of the price/performance range and includes most of the features of the MC68HC05T8 but in a 40-pin package. This is achieved by sharing I/O with the other pin functions (SPI, OSD, D/A). Even if all these features are used there is sufficient I/O for most applications. The low cost MC68HC05T4 has 5 Kbytes of ROM and 96 bytes of RAM making it suitable for simpler (mono, non-Teletext) applications.

68HC05T1 OSD FEATURES

- Programmable display of 10 rows of 18 characters
- 24 byte (18 data + 6 control) single row architecture
- Settable in software to any one of four standards
- · Zero inter-row and inter-column spacing
- 64 user-defined mask-programmable 8 x 13 characters
- Programmable horizontal position

- Character colour selectable from 4 colours/row
- Software programmable (start, stop and colour) window
- 4 character sizes (normal, double height and/or width)
- Half-dot character rounding
- Selectable half-dot black outline.

OSD CHARACTERISTICS

The HC05TX series have an OSD capability of 10 rows of 18 characters. Each row can contain characters of four colours selected from the eight available colours (black, blue, green, cyan, red, magenta, yellow and white). The rows can independently select double height and/or double width and the start and stop positions of a background window of any colour. The signals sent to the TV are Red, Green, Blue, fast-blanking and half-tone. Separate horizontal and vertical synchronisation inputs are required.

The OSD architecture employed includes only a single line of display RAM. This makes the software more complicated but reduces the silicon area required to implement the OSD function. The software is required to update the display RAM on a regular basis. When operating in the 625-line PAL standard the updates must occur at 1.66 ms (26 lines) intervals in order to display adjacent lines. The OSD hardware can generate an interrupt when an update is required. There

are 18 data registers (one for each character) and 6 control registers arranged as shown below. The table is for the T1, some of the control bits are different in the T4/7/8.

- \$20-\$31 OSD Data registers.
 - \$32 CAS Read: status, Write: colours 1 & 2 and outline enable.
 - \$33 C34 Colours 3 & 4.
 - \$34 RAD Row address, character size, int. enable, RGB invert.
 - \$35 WCR OSD & PLL enable, Window enable and start column.
 - \$36 CCP Window colour and end column.
 - \$37 HPD Horizontal position, standard selection.

The OSD display is timed from an on-chip 14 MHz oscillator which is phase locked to the TV's line synchronisation pulses. The vertical synchronisation depends on the standard in use. Four standards are available (15.75 kHz/60 Hz, 31.5 kHz/120 Hz, 15.625 kHz/50 Hz and 31.25 kHz/100 Hz). The standard is selected by control bits in the T1/2 but is automatic in the T4 and the T7/8.

64 OSD characters are mask programmed along with the user ROM. The spacing and full size of the characters is the same at

8 x 13 (for 625-line standard). This allows continuous graphics. Half-dot interpolation hardware doubles the apparent resolution to produce smoother characters. A software selectable black outline (a half-dot wide) is also implemented in the hardware. Because the half-dot circuitry has to know the information for the next line of pixels, a 14th line is available in the character generator ROM to facilitate look ahead. The vertical height of a character is 26 lines (52 including interlace) and the horizontal width is 22/7 us (1/7 us per half pixel).

SOFTWARE

There are several approaches to writing OSD software to operate with the single line architecture. The choice will affect the amount of ROM and RAM used. One principle is to have a separate interrupt routine for each type of row to be displayed. This method will use little RAM but will be inefficient in its use of ROM. The other approach is to write a single interrupt routine which transfers display information from a block of normal RAM to the display RAM as it is required for each new line. This method will be more ROM efficient but requires a RAM location for every display character. The amount of RAM used depends on the maximum amount of data which has to be displayed at any one time. The choice between these two methods will depend on the type of data to be displayed. The first method may be better if much of the displayed data is fixed. This could be, for example, a series of menus. The second method will however be more appropriate if the data is mostly variable. This will usually be the case in conventional TV applications.

This application note describes an implementation of the second of the above approaches. A block of RAM is used to contain a copy of all the data to be displayed. The size of this block can be changed to reflect the number of rows and the number of characters per row. The choice made in the example described here is 8 rows of 16 characters. This is slightly less

than the maximum available and was chosen because the total number of characters (128) corresponds to the available page 1 RAM in the MC68HC05T1. The choice of 16 characters per row also slightly simplifies the software. The software allows any eight of the ten available rows to be used but only the first 16 of the 18 available characters. This choice does not prevent access to the right-hand-side of the screen as the display can be moved to the right under software control. The use of page 1 for the RAM does not incur any significant compromise in execution time. It also leaves free the page 0 RAM for the rest of the TV control software, which would be made less efficient if it had to use page 1 RAM, where direct addressing and bit manipulation instructions cannot be used. This choice slightly increases the ROM used by the OSD code, as 3-byte extended store instructions sometimes need to be used to write data to the RAM used for OSD characters.

The 1-byte indexed addressing mode can however be used in page 1. This addressing mode can access up to address \$1FE and is made use of in the example software. For example the OSDCLR routine used to initialise RAM locations used for OSD employs a CLR DRAM-1,X instruction. DRAM is the start of page 1 RAM at \$100 so DRAM-1 evaluates as \$FF a 1-byte offset.

INTERRUPT ROUTINE

The OSD update interrupt routine (NLINE) shown in the program listing transfers data from page 1 RAM to display RAM each time an interrupt occurs. The first operation is to increment the pointer which selects the next row number. This pointer (OSDL) is subsequently used to transfer the appropriate data from page 1 RAM to the OSD RAM. So that any row number can be used the pointer selects the number from a table unique to each type of display. The appropriate table is determined by the value of LIND. The pointer is incremented until the corresponding row number is zero when the pointer is reset to zero. This allows any sub-set of up to 8 of the 10 available rows to be used. The next row number (ORed with the character size information contained in RAM) is written into the appropriate register (\$34). The row number in this register is compared by the OSD hardware with the current position of the raster. When they match, an interrupt is generated and the next interrupt routine is performed. The other control registers are then updated from the page 0 RAM locations, which are used for this purpose.

To save RAM only three (RAD, CAS & CCR) of the six control registers are loaded in this way. The pointer OSDL is multiplied by 3 using the table M3, as this is quicker than shifting and adding. In this example the other registers are loaded by the main program and therefore have fixed values for each display. The fixed registers are Colour 3/4 (\$33), Window enable/start column (\$35) and Horizontal position delay (\$37). As this choice would not allow windows to be enabled on individual rows. window enable is controlled by the un-used bit (6) in the RAM byte used to update the Colour 1/2 register (CAS). This choice of fixed registers limits the flexibility of the display but clearly all registers can be updated on a line-by-line basis if more RAM is used. The limitations imposed by this choice are that colours 3 & 4, the window start column and the horizontal position apply to a whole display rather than to individual lines. In practice these constraints were not found to be significant restrictions for the displays required for TV use.

The interrupt routine then transfers the relevant OSD data from page 1 RAM into the OSD data registers. This is done using linear, repetitive code in order to minimise the time taken by the interrupt routine. The code used uses 8 cycles (4 μs) for each byte transferred. Less ROM space would be utilised if a loop was employed but this would use 28 cycles per byte. The best choice depends on whether time or ROM use is more critical. The example code includes a cycle count to calculate the length of the interrupt routine. The time taken is $121\pm 4~\mu s$. This includes the time taken by the interrupt itself. An alternative method of OSD data transfer (TOSD2) using a loop is

included as comments in the listing. It would take an additional $165\,\mu s$.

The last task performed by the interrupt routine is to control any character or window flashing. The software allows one or two characters (on a selected row) and one window (on the same or a different row) to be flashed at a rate determined by the MCU's timer. This function could be performed outwith the interrupt routine in the main program and the time taken to perform it is not included in the figure given above.

MAIN OSD PROGRAM

The remainder of the OSD control program does not write directly to most of the display registers. It simply puts the required display and control information into the blocks of RAM allocated for this purpose, together with supplying the coordinates of any required flashing characters or windows. It must, however, write to the display control registers not updated by the interrupt routine; in this example these are \$33, \$35 and \$37. The program has 4 main parts. These are the idle, channel name table, program/channel number and analogue displays. The idle display applies when no transient display (eg program number and channel number or name) is on. The OSD idle condition is selectable between blank and a small program number at the bottom right hand corner of the screen.

The OSD example program (assembler listing included) is just part of the code required to control a TV set. This program was incorporated in HC05T1 software along with four other modules. These were the base module (idle loop, transient control, local keyboard, IR, IIC and reset), the tuning module (PLL, analogue and NVM control), the stereo module (stereoton and Nicam) and the Teletext module (FLOF level 1.5).

The microprocessor in a TV application will usually need to handle the reception of IR commands. Polled methods of IR reception are most effective if the time made unavailable to them by interrupts is minimised. It is for this reason that the illustrated OSD interrupt routine was written to execute as fast as possible. This is, however, not so much of a problem if the TCAP facility is used for IR reception. When a falling edge occurs, the timer value is saved and it does not matter if the interrupt which processes this information is not serviced until several hundred microseconds later. The allowable size of this delay will of course depend on the IR protocol in use. The biphase protocol used with the example OSD software (transmitter chip: MC144105) has a minimum spacing of 1 ms between consecutive edges.

The next section describes the OSD features of this software. Some of the data used in the OSD is passed from other modules (particularly the tuning module). The same RAM allocation file was used in all modules so this part of the listing shows the locations used to pass data between them.

OSD FEATURES PROVIDED IN THE EXAMPLE PROGRAM

Program change

When keys 0-9, PC- or PC+ are pressed, the new program number appears (in cyan) at the bottom-right-hand corner of the screen in double height/double width characters and stays for 5 seconds after the last change. Above this display either the channel name (if one has been defined) or the channel number is shown (normal size). After 5 seconds this display times out and there is either no display or a permanent normal size program number display. This is selectable using the Teletext MIX key.

For program numbers of 10 and over, three keys are required. They are selected by first pressing "—". Two flashing dashes are displayed, the first 0-9 key (only 0-4 valid) will be taken as the tens digit and the second as the units digit. If a new program number has not been selected within 30 seconds, the TV returns to the previous display (nothing or the old program number).

Channel mode

When the P/C key is pressed, the program number and channel name (or number) is displayed for 5 seconds as an indication of the current status. If it is pressed again during this period, the TV changes to channel mode. This will remain for 30 seconds after the last key-press. The display (in yellow) shows the program number as in program mode along with the channel number. The channel number flashes to show that it will be changed if a number or PC- or PC+ key is pressed. New channels can be selected. If the STORE key is pressed then the current channel is stored against the current program number. If no key is pressed for 30 seconds, the TV returns to program mode. If the channel has been changed but STORE not pressed then the TV will returne back to the channel stored against the current program number.

Automatic search

When SEARCH is pressed the TV goes into the channel mode and the on screen display is as described above. The channel number is incremented at a rate of 2 per second until a signal is found. The search then stops. A press of STORE returns the TV to program mode, storing the new channel against the current program number.

Analogues

When any of the analogues are selected the appropriate logo is displayed along with a horizontal bar indicating the current value in the D/A convertor (full-scale 63). Display returns to default (nothing or program number) 5 seconds after the last change. If no analogue is selected the volume is shown (and adjusted) when the ANALOGUE +/-keys are used.

Channel name table

Up to 24 channels can have a 4 character name and standard bit associated with them. If the channel number and standard of one of these entries in the table correspond to those selected by the current program number then the name is displayed along with the program number when the program is selected or when P/C is pressed. Entry of names is done using the Teletext INDEX key When it is pressed a table of six

lines is displayed. Each line (identified by a "station" number in the leftmost column) contains a channel number, standard and the associated name. All of this data is user definable.

One character on the screen flashes to indicate the current position of the cursor. The character at the cursor position can be changed through 0-9, A-Z and space by pressing PC+ or PC- (0-9 for channel number digits and PAL/SECAM for standard). When a character (or the standard) is changed, its colour changes from yellow to red. The cursor is moved to the left and right by the Teletext RED and GREEN keys and up and down by the BLUE and YELLOW keys. The current line appears in a light blue (cyan) window as opposed to the dark blue window used for the other lines. The whole table scrolls when the cursor is required to go beyond the bottom (or top) of the current display.

To save a name the STORE key is pressed. This will save the name and standard on the current line against its channel number. This is indicated by the colour of any changed characters returning to yellow. Any changes which have been made to lines other than the one being stored are lost. Channel 00 cannot have a name. The procedure for removing a name from the table is to set the channel number to zero and then to save the line. Any name left on the line will not be used. The table display is exited by pressing the Teletext INDEX key. The function of each key is shown at the bottom of the display.

EXAMPLE PROGRAM

```
**********
                                                                 TV/Teletext/OSD/Stereo program (MC68HC05T1/8).
                                                                             On-Screen-Display module
                                               * This software was developed by Motorola Ltd. for demonstration purposes.

* No liability can be accepted for its use in any specific application.

* Original software copyright Motorola - all rights reserved.
 Я
11
12
                                                                  P. Topping
                                                                                                            25th May '90
14
                                               15
 17
18
                                                         IMPORT CHEX, CBCD, READ, WRITE, CDISP2
19
20
                                                         EXPORT NLINE, PCOSD, DRAM, ANOSD, PRDSP, CHST
EXPORT CUP, CDWN, CLFT, CRGT, PLUS, MINUS, SAVE, OSDLE, OSDEF
22
                                                         T.TR
                                                                   RAMT1 SO5
23
23
                                                         SECTION.S .RAM, COMM
23
23
                                                         Teletext RAM allocation.
23
23
23 00000000
23 00000001
                                              R1
                                                         RMB
                                                                              mode register
23
    00000002
                                                                              page request address register
page req. data reg. col. 0 : mag.
                                              R2
                                                         RMR
                                                                    1
23 00000003
                                              R3
                                                         RMB
                                              C1
C2
C3
23 00000004
                                                         RMB
                                                                                                                  : pgt.
                                                         RMB
                                                                    1
                                                                                                               2 : pgu.
3 : ht.
23 00000006
                                                         RMB
23 00000007
                                              C4
                                                                                                               4 : hu.
23 00000008
                                              C5
                                                         RMB
23 00000009
                                              C.6
                                                         RMB
                                                                    1
                                                                                                               6 : mu.
23 0000000a
                                              SUB2
                                                         RMB
23 0000000b
                                              R4
                                                         RMB
                                                                              display chapter register
23 00000000
23 00000000c
                                                                              display control register (normal)
display control register (news/sub)
                                              R5
                                                         RMB
23
    9000000q
                                                         RMB
                                              R6
23 0000000e
                                              R7
                                                         RMB
                                                                              display mode register
23 0000000f
                                               SUB3
                                                         RMB
23 00000010
                                              R8
                                                         RMB
                                                                              active chapter register
23
   00000011
                                              R9
                                                         RMB
                                                                              active row register
23 00000012
                                              R10
                                                         RMB
                                                                              active column register
                                                                              active data register
23 00000013
                                                         RMB
23 00000014
                                              PH
                                                         RMR
                                                                              2nd
23 00000015
                                              PT
                                                         RMB
                                                                              3rd
23 00000016
                                              PŪ
                                                         RMB
                                                                              4th
                                              LIFO
                                                         RMB
                                                                              LINKED PAGE No. LIFO BUFFER
23 00000020
                                              PAGE
                                                         DMB
                                                                    7
                                                                              PAGE No. INPUT BUFFER ACO PAGE No.
23 00000027
                                              PAGO
                                                         RMB
                                                                    3
23 0000002a
                                              PAG1
                                                                              AC1 PAGE No.
23 0000002d
                                              PAG2
                                                         RMB
                                                                              AC2 PAGE No.
23 00000030
                                              PAG3
                                                         RMR
                                                                    3
                                                                              AC3 PAGE No.
CYAN PAGE No.
23 00000033
23 00000036
                                                                              INDEX PAGE NO.
PAGE DIGIT POINTER
DISP, RED, GREEN, YELLOW AC. CIR.
WORKING ACC NO.
                                              PAGT
                                                         RMB
   00000039
                                              PDP
                                                         RMR
                                                                    1
23 0000003a
                                              ACC
                                                         RMB
23
   0000003e
                                              WACC
                                                         RMB
   0000003£
23
                                                                              IIC ADDRESS
IIC DATA POINTER FOR WRITE
IIC SUB-ADDRESS
                                              ADDR
                                                         RMR
                                                                    1
23
   00000040
                                              DPNT
                                                         RMB
23
   00000041
                                              SUBADR
                                                         RMB
   00000042
                                                                              IIC BUFFER, +2 & +3 RSRVD FOR PLL
0: ROW24 FETCH FLAG
1: REMOTE REPEATING
                                              TORUE
                                                         RMB
23
   00000046
                                              STAT2
                                                         RMB
23
23
                                                                              2: SEARCH/STANDBY IIC LOCK
23
                                                                              3: STANDBY STATUS
4: UPDATE PENDING
5: DIFFERENCE FOUND
6: NO TELETEXT TRANSMISSION
23
23
23
                                                                              7: MIXED
   00000047
                                              LINKC
                                                         RMB
                                                                              LINK OPTIONS
   00000048
                                                                              0: CYAN LINK ON
1: YELLOW LINK ON
                                              STAT3
                                                         RMB
                                                                              2: GREEN LINK ON
3: LINKS/ROW24 ON
```

```
23
23
                                                         General RAM allocation.
23
23
23
    00000049
                                                                               PLL DIVIDE RATIO MSB
23
   0000004a
                                               PLLOW
                                                          RMB
                                                                               PLL DIVIDE RATIO LSB
23
   00000046
                                               W1
                                                          RMR
                                                                    1
                                                                               WORKING
   0000004c
                                                          RMR
                                               W2
    0000004d
                                               W3
                                                          RMB
                                                                               LOOP COUNTER LOCAL KEYBOARD COUNTER
23 0000004e
                                               COUNT
                                                          RMB
23 0000004f
                                               KOUNT
                                                          RMB
                                                                    1
                                                                               LOCAL KEYBOARD COUNTER
12.8ms (inc, free running)
12.8ms (inc, reset every 1s during transient)
3.25 s (inc, store timeout)
3.25 s (dec, automatic standby timeout)
12.8ms (cleared for row24 delay when page arrives)
23 00000050
                                               CNT
                                                          RMB
23 00000051
                                               CNT1
                                                          RMB
23
                                               *CNT2
                                                          RMR
23 00000052
                                               CNT3
                                                          RMR
23 00000053
                                               CNT4
                                                          RMB
                                                                               12.8ms (inc, transient mute)
TRANSIENT DISPLAY SECONDS COUNTER
0: TV/TELETEXT
23 00000054
                                               CNT5
                                                          RMB
23 00000055
                                               TMP
                                                          DMR
23 000000056
                                               STAT
                                                          RMB
                                                                               1: IIC R/W
23
23
                                                                               2: HOLD
                                                                               3: IR REPEAT INHIBIT
4: TRANSIENT DISPLAY ON
23
23
                                                                               5: TIME HOLD
23
23
                                                                               6: SUB-PAGE MODE
7: IR TASK PENDING
23 00000057
                                               STAT4
                                                          RMB
                                                                               0: KEY FUNCTION PERFORMED
                                                                               1: LOCAL REPEATING
2: P/C PROG : 0, CHAN : 1
3: MUTE (TRANSIENT)
23
23
                                                                               4: OSD STATUS TRANSIENT
5: MUTE (BUTTON)
6: COINCIDENCE MUTE
23
23
                                                                                  SEARCH
                                                                               555 AT RESET, $AA NORMALLY
CURRENT PROGRAM NUMBER
CURRENT CHANNEL NUMBER
23 00000058
23 00000059
                                               PWR
                                                          RMB
                                               PROG
                                                          RMB
    0000005a
                                               CHAN
                                                          RMB
                                                                               CURRENT DISPLAY NUMBER
23 0000005ь
                                                          RMB
                                               DISP
                                                                     ī
23 0000005c
                                               FTUNE
                                                          RMR
                                                                               FINE TUNING REGISTER
23 0000005d
                                                                               VOLUME LEVEL
                                               AVOL
                                                          RMB
23 0000005e
                                                                               CODE OF PRESSED KEY (LOCAL)
                                               KEY
                                                          RMB
23 0000005f
                                               NUMO
                                                          RMB
                                                                               LED DISPLAY RAM
IR INTERRUPT TEMP.
23 00000063
                                                          RMB
                                               IRRA1
23 00000064
                                               IRRA2
                                                          RMB
                                                                                        .
23 00000065
                                               IRRA3
                                                          RMB
23 00000066
                                               IRRA4
                                                          RMR
                                                                               IR TIME DIFFERENCE
23 00000067
                                                          RMB
                                               DIFFH
                                                                     1
    00000068
                                               DIFFL
                                                          RMB
    00000069
                                               IRH
                                                          RMB
                                                                               IR CODE BIT
23 0000006a
                                               TRT.
                                                          RMR
                                                                     1
                                                                               COLLECTION
23 0000006b
                                               TROODE
                                                          RMR
                                               IRCNT
                                                          RMB
                                               TROMOT
23 00000064
23 0000006e
                                               OT.D.TR
                                                          RMR
                                                                    1
23
                                               *****
23
                                                          RAM allocation for Stereoton.
23
23
23
                                               POLLTM
                                                          RMB
                                                                               Poll timer
23 0000006f
                                                                               Tone (unadjusted for loudness)
23
    00000070
                                               TONEA
                                                          RMB
                                                                               Loudspeaker balance variable
Loudspeaker left volume
    00000071
                                               LBAL
                                                          DMB
                                                                     1
                                               I.VI.
                                                          RMB
                                                                                                                                    (req 1)
23 00000072
23 00000073
                                               LVR
                                                                               Loudspeaker right volume
                                                                                                                                    (reg 2)
                                                          RMB
    00000074
                                               HVL
                                                          RMB
                                                                               Headphone volume left
Headphone volume right
Tone variable (Bass/Treble)
                                                                                                                                    (reg 3)
23
                                                                                                                                    (reg 4)
23 00000075
                                               HVR
                                                          RMB
                                                                                                                                    (reg 5)
                                                          RMB
23 00000076
                                               TONE
23 00000077
                                               MATRIX
                                                          RMB
                                                                               Current matrix
                                                                               Workspace 2 for these please..)
                                               MATNO
                                                          RMB
23 00000078
23 00000079
                                               WS1
                                                          RMB
                                                                     1
                                               WS2
                                                          RMB
23 0000007a
                                                                     1
23 0000007ь
                                               VAV
                                                          RMR
23 0000007c
                                               MONCNT
                                                                               Mono ident count
                                                                                                                    Ident detection
                                                          RMB
23 0000007d
                                               STECNT
                                                          RMB
                                                                                Stereo ident count
                                                                                                                    variables
                                                                                Dual lang ident count
                                                          RMB
23 0000007e
                                               DULCNT
                                                          RMB
                                                                                Error ident count
    0000007£
                                                ERRCNT
23
    00000080
                                                RCOUNT
                                                          RMR
                                                                               Ident countdown
Total ident poll number
23 00000081
                                                RANGE
                                                          RMB
23 00000082
                                               TEMP
                                                          RMB
                                                                     1
```

```
00000083
                                              STAT5
                                                        RMB
                                                                  1
                                                                             0: LOUDNESS
23
23
23
                                                                             1:
                                                                                 VCR
                                                                                 OSD NAME TABLE
                                                                                 OSD DEFAULT P/C NUMBER
                                                                             4: ANALOGUE OSD ON
5: NAME-TABLE STANDARD
6: STANDARD CHANGED
23
23
23
23
                                                                                 RE-INITIALISE TELETEXT
23
23 00000084
                                                        RMR
                                                                             0: 2-DIGIT PROGRAM ENTRY
                                              STAT6
                                                                  1
23
   00000085
                                              TMPRG
                                                                             TEMPORARY PROGRAM NUMBER
                                                        RMB
23
23
23
                                                        OSD RAM allocation.
23
23
                                              ****************
23
   00000086
                                              CAS1
                                                                             ROW 1, colour 1/2 & outline enable
                                                        RMB
    00000087
                                              RAD1
                                                                             Row address & character size
23
                                                                             Window colour & end column
ROW 2, colour 1/2 & outline enable
   00000088
                                              CCR1
                                                        RMR
    00000089
                                              CAS2
                                                        RMR
23
    0000008a
                                                                             Row address & character size
                                              RAD2
                                                        RMB
23
                                                                             Window colour & end column
ROW 3, colour 1/2 & outline enable
Row address & character size
   0000008ь
                                              CCR2
                                                        DMB
   00000086
                                              CASS
                                                        DMD
   98000009
23
                                              RAD3
                                                        RMB
                                                                             Row address & character size
Window colour & end column
ROW 4, colour 1/2 & outline enable
Row address & character size
Window colour & end column
ROW 5, colour 1/2 & outline enable
    0000008e
                                              CCR3
23
   0000008f
                                              CAS4
                                                        RMR
23
                                              RAD4
                                                        RMB
    00000091
                                              CCR4
                                                        RMB
23
   00000092
                                              CAS5
23
   00000093
                                              RAD5
                                                        DMB
                                                                             Row address & character size
23
   00000094
                                                                             Window colour & end column
ROW 6, colour 1/2 & outline enable
                                              CCR5
                                                        RMB
    00000095
                                              CAS6
23
   00000096
                                              RAD6
                                                        RMB
                                                                             Row address & character size
                                                                             Window colour & end column
ROW 7, colour 1/2 & outline enable
                                              CCR6
                                                        RMB
   00000098
                                              CAS7
                                                        RMB
23
   00000099
                                              RAD7
                                                                             Row address & character size
                                                        RMB
                                                                             Window colour & end column
ROW 8, colour 1/2 & outline enable
Row address & character size
23
   0000009a
                                              CCR7
                                                        RMB
   0000009b
                                              CAS8
                                                        RMB
    0000009c
                                              RAD8
                                                        RMB
   0000009d
                                              CCR8
                                                                             Window colour & end column
                                                        RMB
23
23
   0000009e
                                              OSDL
                                                                   1
                                                                             CURRENT OSD ROW POINTER
                                                        RMR
   0000009f
                                                                             ROW TABLE INDEX
                                              LIND
                                                        RMB
23
   000000a0
                                              BROW
                                                        RMB
                                                                             CHARACTER FLASH ROW
23
   000000a1
                                              BCOL.
                                                        RMB
                                                                             CHATACTER FLASH COLUMNS WINDOW FLASH ROW
23
   000000a2
                                              WROW
                                                        RMB
23
                                              *ROW1
                                                                             FIRST ROW No. (NAME TABLE)
                                                        RMB
23
23
   000000a3
                                              ANAT
                                                        RMR
                                                                  1
   000000a4
                                              ANAF
                                                        RMB
                                                                   1
23
23 000000a5
                                              TEMP?
                                                        PMR
                                                                  1
23
23 000000a6
                                                        RMB
                                                                   3
                                                                             UNUSED
23
23
   000000a9
                                              STACK
                                                        RMB
                                                                   22
                                                                             23 BYTES USED FOR STACK
   000000bf
                                                                             (1 INTERRUPT AND 9 NESTED SUBS)
                                                        RMB
23
23
   00000000
                                              KEYI
                                                        EOU
                                                                   $00
                                                                   $00
23 00000000 23 00000000
                                              KEYO
                                                        EQU
                                                                   $00
                                              KEYIO
                                                        EQU
23
   00000003
                                              SERO
                                                        EQU
                                                                   $03
                                                                                        JP08 IN EVB
23 0000000a
                                              VOLU
                                                        EQU
                                                                   $0A
                                                                             D/A 2
                                                                             D/A 3
D/A 4
D/A 5
23
                                              CONT
                                                                   $0B
                                                                                        JP09 IN EVB
   0000000b
                                                        EQU
                                                                                        JP10 IN EVB
   000000c
                                              BRIT.
                                                        EQU
                                                                   SOC
                                                                                        JP11 IN EVB
                                                                   SOD
23
   0000000d
                                              SATU
                                                        EQU
23
                                                                             Lang. 1 indicator bit
Lang. 2 indicator bit
Wide matrix bit
                                                                                                                 (LEDOUT)
23
    00000005
                                                        EQU
                                                                   $05
                                                                                                                 (LEDOUT)
23
    00000006
                                              L2
                                                        EQU
                                                                   $06
                                                                                                                 (MATRIX+LEDOUT)
                                              WIDE
                                                                   $04
23
    00000004
                                                                             Pseudo-stereo matrix bit
                                                                   $05
23
   00000005
                                              PST
                                                         EQU
                                                                                                                 (STAT3+LEDOUT)
                                                                             VCR active bit
LOUDness effect active bit
    00000006
                                              VCR
                                                        EQU
                                                                   $06
                                                                                                                (STAT3)
23
    00000005
                                              T.OIID
                                                        FOU
                                                                   $05
                                                                             Mute indicator bit
                                                                                                                 (MATRIX+LEDOUT)
                                                                   $03
                                              MUT
23
   0000003
                                                        EOU
23
    00000080
                                              STADE
                                                        FOU
                                                                   $80
                                                                             Stereoton address (IIC)
                                                                             normal volume (mid balance)
                                              NORMVOL EQU
                                                                   €25
    00000019
```

```
23
23
23
23
23
23
                                                        Equates.
   00000000
                                              PORTA
                                                                   $00
23
   00000001
                                              PORTB
                                                        EQU
                                                                  $01
                                                                             Port B
                                                                  $02
   00000002
                                              PORTC
                                                        FOU
                                                                             Port C
23
   00000003
                                              PORTD
                                                        EQU
                                                                  $03
                                                                             Port D
23
   00000004
                                              DDRA
                                                        EQU
                                                                   $04
                                                                                      data direction reg.
                                                                             Port A
23 00000005
23 00000006
                                              חחת
                                                        EQU
                                                                   ร์กร
                                                                             Port B
                                                                   $06
                                                                             Port C
                                              DDRC
                                                        EOU
                                                                             Port D
23 00000007
                                                        EQU
                                                                   $07
23
23 00000012
                                              TCR
                                                        EOU
                                                                  $12
                                                                             Timer control register.
Timer status register.
23
   00000013
                                              TSR
                                                        EQU
                                                                  $13
23
   00000014
                                              ICRH
                                                        EQU
                                                                   $14
                                                                             Input capture register, high.
Input capture register, low.
23
                                                        EQU
   00000015
                                              ICRL
                                                                   s15
                                                                             Input capture register, low.
Output compare register, high.
Output compare register, low.
Timer data register, high.
Timer data register, low.
Misc. register
   00000016
                                              OCRH
                                                                   $16
                                              OCRL
                                                        EQU
   00000017
                                                                   $17
23
   00000018
                                              TORH
                                                        EQU
                                                                   $18
23
   00000019
                                              TORI.
                                                        FOU
                                                                   $19
                                              MISC
   0000001c
                                                        EQU
25 00000020
26 00000032
                                                        EQU
                                                                             18 OSD data registers
                                              OSD
                                                                  $20
                                                        EQU
                                                                             Color & status register
Color 3/4 register
                                              CAS
                                                                   $32
    00000033
                                              C34
                                                        EQU
                                                                   $33
                                                        EQU
                                                                  $34
$35
28
    00000034
                                              RAD
                                                                             Row address & character size
                                                                             Window/Column register
Column/color register
29
    00000035
                                              WCR
30
                                                        EQU
    00000036
                                              CCR
    00000037
                                              HPD
                                                        EQU
                                                                   $37
                                                                             Horizontal position delay
32
33
    00000039
                                              MAD
                                                        EQU
                                                                  $39
                                                                             M-bus address register M-bus frequency divider
    0000003a
                                              MFD
                                                        EQU
                                                                   $3A
35
    00000035
                                              MCR
                                                        EQU
                                                                   $3B
                                                                             M-bus control register
    0000003c
                                              MSR
                                                        EOU
                                                                   $3C
                                                                             M-bus status register
36
                                                                             M-bus data register
Test 1, OSD/Timer/PLM
Test 2, EPROM
    0000003d
                                                        EQU
                                                                   $3D
                                              MDR
38
    0000003e
                                              TR1
                                                        EQU
                                                                   $3E
30
    0000003£
                                              TP2
                                                        EQU
                                                                   $3F
40
                                                        SECTION .RAM2
42
43 00000000
                                              DRAM
                                                        RMB
                                                                   128
                                                        SECTION . ROM2
47
48
49
                                                        OSD update routine - row number & data.
50
51
52
   00000000 >b600
                                             NLINE
                                                        LDA
                                                                  OSDL
                                                                                         3
                                                                                                            TNCPEMENT
                                                                                                            LINE POINTER
54
55
   00000002 4c
00000003 >b700
                                                                                         3
                                                        TNCA
                                             STAG
                                                                  OSDL
                                                                                            10
                                                                                                      27
                                                        STA
    00000005 >bb00
                                                        ADD
                                                                                            13
                                                                                                      30
                                                                                        2
57
   00000007
                97
                                                        TAX
                                                                                            15
                                                                                                      32
   00000008 >460000
                                                                  LTABO, X
58
                                                        LDA
                                                                                            20
    0000000ь
               27f6
                                                        BEQ
                                                                  STAG
                                                                                            23
                                                                                                 OR
                                                                                                               32 +/- 8
   0000000d >be00
                                                        LDX
                                                                  OSDL
                                                                                                            LINE POINTER
                                                                                             8
                                                                                                            MULTIPLY BY 3
CHARACTER SIZE INFO.
                                                                  M3,X
RAD1,X
61
   0000000f >de0000
                                                        T.DX
   00000012 >ea00
                                                                                         4
                                                                                            12
62
                                                        ORA
63
   00000014
                                                                  RAD
                                                                                            16
                                                        STA
   00000016 >e600
                                                        LDA
                                                                  CAS1.X
                                                                                         4
                                                                                            20
65
   00000018 Ъ732
                                                        STA
                                                                  CAS
                                                                                            24
                1f35
                                                                  7, WCR
                                                                                            29
   0000001a
66
                                                        BCLR
                                                                                             32
                                                                                                            GET BIT 6
    0000001c
                                                        ROLA
    0000001d
                 49
                                                        ROLA
                                                                                         3
                                                                                            35
                                                                                                            OF CASX
69
70
                2402
                                                                  SKIPW
                                                                                         3
   00000016
                                                        BCC
                                                                                            38
   00000020
                1e35
                                                        BSET
                                                                   7, WCR
                                                                                             43
                                                                                                            USE IT TO ENABLE WINDOW
    00000022 >e600
                                              SKIPW
                                                        LDA
                                                                  CCR1, X
                                                                                             47
72
73
   00000024 b736
00000026 >be00
                                                        STA
                                                                  CCB
                                                                                            51
7
                                                                                                            83 +/- 8
                                                                  OSDL
                                                                                                            LINE POINTER
                                              LLOK
                                                        LDX
   00000028 >de0000
                                                        LDX
                                                                  M16, X
                                                                                                            MULTIPLY BY 16
76 0000002b >e6f0
                                              TOSD1
                                                        LDA
                                                                 <DRAM-16.X
                                                                                                            GET DATA AND WRITE
IT TO OSD REGISTER
    0000002d b720
                                                        STA
                                                                 <DRAM-15, X
78 0000002f >e6f1
                                                        LDA
79
   00000031 b721
                                                                  OSD+1
    00000033 >e6f2
                                                        LDA
                                                                 <DRAM-14, X
                                                                                                            FAST OSD DATA TRANSFER
81 00000035 b722
                                                        STA
                                                                  OSD+2
                                                                                                            TAKES ONLY 128 (8x16)
82 00000037 >e6f3
                                                        T.DA
                                                                 <DRAM-13.X
                                                                                                            CYCLES.
```

```
83 00000039 6723
                                                      STA
                                                                OSD+3
 84 0000003b >e6f4
85 0000003d b724
                                                               <DRAM-12,X
                                                      LDA
                                                      STA
                                                                OSD+4
                                                               <DRAM-11, X
 86 0000003f >e6f5
                                                      T.DA
                                                                OSD+5
 87 00000041 b725
88 00000043 >e6f6
89 00000045 b726
                                                       STA
                                                               <DRAM-10.X
                                                      LDA
                                                       STA
                                                                050+6
                                                               <DRAM-9.X
 90 00000047 >e6f7
                                                      T.DA
                                                                OSD+7
 91 00000049 b727
                                                       STA
                                                               <DRAM-8, X
 92 0000004b >e6f8
                                                      LDA
    0000004d b728
                                                       STA
                                                                050+8
 93
                                                               <DRAM-7.X
    0000004f >e6f9
                                                      T.DA
                                                                OSD+9
 95 00000051 b729
96 00000053 >e6fa
                                                       STA
                                                               <DRAM-6, X
                                                       LDA
 97
    00000055
                                                       STA
                                                                OSD+10
 98 00000057 >e6fb
                                                      T.DA
                                                               <DRAM-5.X
                                                       STA
                                                                OSD+11
 99 00000059
                b72b
100 0000005b >e6fc
                                                       LDA
                                                               <DRAM-4,X
101 0000005d b72c
                                                       STA
                                                                OSD+12
                                                       LDA
                                                               <DRAM-3, X
102 0000005f >e6fd
                                                       STA
                                                                OSD+13
103 00000061 b72d
    00000063 >e6fe
                                                               CDDAM-2 Y
                                                       T.DA
104
                                                                OSD+14
105
106
    00000065 b72e
00000067 >e6ff
                                                       STA
                                                               <DRAM-1,X
                                                                                              140 223 +/- 8
WITH INT 242 (121 +/- 4 US)
                                                       T.DA
107 00000069 b72f
                                                       STA
                                                                OSD+15
108
                                                                                                        ALTERNATIVE OSD DATA
109
                                             *TOSD2
                                                      STX
                                                                TMP1
                                                                                                       ALTERNATIVE OSD DATA
TRANSFER USING A LOOP.
THIS HAS THE ADVANTAGE
OF USING 44 BYTES LESS
ROM BUT IT USES TWO MORE
TEMPORARY RAM LOCATIONS
AND TAKES 330 CYCLES
110
                                                      LDX
                                                                #16
TMP2
                                                                                     2
4
                                                                                          6
                                                                                        10
111
112
                                                      STX
                                             *OSDOOP
                                                      LDX
                                                                TMP1
                                                                                          7
                                                      LDA
                                                               <DRAM-1,X
                                                                                     4
                                                                TMP1
                                                                                     5 3 5
                                                                                        12
114
                                                      DEC
                                                                                         15
                                                      LDX
                                                                TMP2
115
                                                                                                        (165uS) LONGER.
                                                       STA
                                                               <OSD-1, X
                                                                                         20
                                                                                         25
117
                                                      DEC
                                                                TIMP 2
                                                                                     5
                                                                OSDOOP
                                                                                                        28x16+10=458=128+330
118
                                                      BNE
119
120
121
                                                      Character and window flash.
122
123
124
125
126 0000006b >09001f
                                                      BRCLR
                                                                4, CNT, WBLK
                                                                                     5
127 0000006e >b600
                                            CHBLK
                                                                BROW
                                                                                                        CHARACTER BLINK
                                                      LDA
                                                      BEQ
                                                                NCHBK
                                                                                     š
128 00000070 2719
                                                                                         31
129 00000072 b634
                                                                RAD
                                                                                     3
                                                                                         34
130 00000074
                                                      AND
                                                                #$0F
                 a40f
131 00000076 >b100
                                                       CMP
                                                                BROW
                                                                                     3
                                                                                         39
                2611
                                                                                         42
45
132 00000078
                                                      BNE
                                                                NCHRK
                                                                                     3
133 0000007a >b600
                                                      T.DA
                                                                BCOT.
134 0000007c
                a40f
                                                       AND
                                                                 #$0F
                                                                                         48
                                                                                    2
34
135 0000007e
                 97
                                                       TAX
                                                                                         50
                                                                                                        1st CHARACTER (LS NIBBLE)
136 0000007f
                 ad1b
                                                      RSP
                                                                 SPET.
                                                                                         84
87
137
    000000071 ad15
                                                                                     3
                                                       LDX
                                                                BCOL
138 00000083
                                                       LSRX
                                                                                         90
139 00000084
                 54
                                                      T.SRX
                                                                                         93
140 00000085
                 54
                                                                                         96
                                                      T.SRX
                                                                                     3
141 00000086
                 54
                                                                                         99
                                                      LSRX
142 00000087
                 2702
                                                       BEQ
                                                                NCHBK
                                                                                                        IF MS NIBBLE ZERO THEN NO
                 ad11
200e
                                                                SPFL
NOBLK
                                                                                                        2nd CHARACTER
143 00000089
                                                       BSR
                                                                                    34 136
144 0000008b
                                            NCHBK
                                                       BRA
                                                                                     3 139
145 0000008d >b600
                                             WBLK
                                                       LDA
                                                                 WROW
                                                                                                        WINDOW BLINK
146 0000008f
                 270a
                                                       BEQ
                                                                NOBT.K
147 00000091
                 b634
                                                      LDA
                                                                RAD
148 00000093
                 a40f
                                                       AND
                                                                 #$OF
149 00000095 >b100
                                                       CMP
                                                                 WROW
150 00000097
                2602
                                                       BNE
                                                                NOBLK
                                                                                                        371 +/- 8
                                                                                                        with INT 381 +/- 8 cycles ie 190.5 +/- 4 us
151 00000099
152 0000009b
                 1 f 3 5
                                                       BCLR
                                                                 7,$35
                                                                                     9 148
                                            NOBLK
                 80
                                                      RTI
154 0000009c
                                                      T.DA
                                                                                6 + 4 10
                 e620
                                            SPFT.
                                                                OSD, X
155 0000009e
                a43f
2609
                                                       AND
                                                                 #S3F
                                                                                        12
156
    000000a0
                                                                NTSP
                                                       BNE
157 000000a2
158 000000a4
                 e620
                                                       LDA
                                                                 osd, x
                                                                                         19
                                                                 #$C0
                                                                                         21
23
                 a4c0
                                                       AND
    000000a6
159
                                                       ADD
                                                                 #$0E
                 ab0e
160 000000a8
                 e720
                                                       STA
161 000000aa
162 000000ab
                 81
6f20
                                                      RTS
                                                                                         34
                                                                OSD, X
                                            NTSP
                                                       CLR
163 000000ad
```

```
165
166
167
                                                    OSD idle condition.
169
170
171 000000ae >060004
                                          OSDEF
                                                    BRSET
                                                             3, STAT5, DOFF
172 000000b1 >1600
                                                    BSET
                                                             3.STAT5
173 000000b3 2002
174
175 000000b5 >1700
                                                    BBA
                                                             OSDLE
                                          DOFF
                                                    BCLR
                                                             3,STAT5
176
177 000000b7 9b
                                          OSDLE
                                                    SET
178 000000b8 >1900
                                                             4.STAT5
                                                    BCLR
                                                                                NOT ANALOGS
179 000000ba >1500
                                                    BCLR
                                                             2,STAT5
                                                                                NOT NAME TABLE
180
181 000000bc
                ae1d
                                                    LDX
                                                             #29
                                                                                CLEAR PAGE 0
182 000000be >6fff
                                          DOOP
                                                    CLR
                                                             CAS1-1, X
                                                                                OSD CONTROL
183 000000c0
                                                    DECX
                                                                                BYTES
                26fb
                                                             DOOP
184 000000c1
                                                    BNE
185
186 000000c3 >cd0000
                                                    JSR
                                                             CDISP2
               3f30
3f31
187 000000c6
                                                    CLR
                                                             $30
188 000000c8 3f31
189 000000ca >06000a
                                                    CLR
                                                             $31
                                                             3, STAT5, SKPDEF
                                                    BRSET
190 000000cd
               >c6000c
                                                    LDA
                                                             DRAM+12
                                                                                PROGRAM NUMBER
191 000000d0 b730
192 000000d2 >c6000e
                                                    STA
                                                             $30
                                                    LDA
                                                             DRAM+14
193 000000d5
                b731
                                                    STA
                5f
a67f
194 000000d7-
                                          SKPDEF
                                                    CLRX
195 00000048
                                                    LDA
                                                             $127
196 000000da
                                                             OSDCLR
               ad1b
                                                    BSR
                a620
b737
                                                             #%00100000
                                                                                HORIZONTAL POSITION : ZERO
198 000000dc
                                                    T.DA
199 000000de
                                                    STA
                                                             HPD
200 000000e0
                a6a3
                                                    LDA
                                                             #%10100011
                                                                                COLOR 1,0 = RED, CYAN, EDGE ON
                                                             2,STAT4,PMD
#%10100110
201 000000e2 >050002
                                                    BRCLR
                                                                                PROGRAM MODE ?
202 000000e5 a6a6
203 000000e7 >b700
                                                    LDA
                                                                                NO, COLOR 0 = YELLOW
                                          PMD
                                                    STA
                                                             CAS1
204 000000e9
               a610
                                                    LDA
                                                              #%00010000
                                                                                SINGLE WIDTH/HIGHT
205 000000eb >b700
                                                    STA
                                                             RAD1
206
207 000000ed
                                                    LDA
                                                             #SOC
                                                                                DEFAULT TO VOLUME
208 000000ef >b700
                                                    STA
                                                              ANAL
209 000000f1 >a600
210 000000f3 >b700
                                                    LDA
                                                             #AVOL
                                                             ANAF
                                                    STA
211 000000f5
                                                    CLI
212 000000f6 81
                                                    RTS
213
214 000000f7
                4c
                                          OSDCLR
                                                    INCA
215 000000f8 >b700
                                                    STA
                                                             W1
216 000000fa 5c
217 000000fb >6fff
                                          DCLR
                                                    INCX
                                                    CLR
                                                             DRAM-1,X
218 000000fd >b300
                                                    CPX
219 000000ff 26f9
220 00000101 81
                                                    BNE
                                                             DCLR
                                                    RTS
```

```
**********
222
224
                                                   Program/Channel/Name display.
226
227
                                                            $33,$34,0,$23,$28,0,$33,$34
$24,$0E,0,0,$2E,$21,$2D,$25,$C0
0,$5C,0,$9E,0,$3C,0,$FE
                                                                                                           ST CH ST
228 00000102 3334002328003334
                                          RNTAR
                                                   FCB
               240e00002e212d25
                                                                                                          D. NAME
229 0000010a
                                                   FCB
230 00000113
               005c009e003c00fe
                                          MTAB
                                                   FCB
231 0000011b
               008b008d006d00a9
                                                   FCB
                                                             0,58B,0,58D,0,56D,0,5A9,$C0
                                                                                                           + - M I
232
233 00000124 >040090
234 00000127 >1400
                                                   BRSET
                                                            2,STAT5,OSDLE
2,STAT5
                                          PRDSP
                                                   BSET
                                                             #%00011010
                                                                               COLOR 2 = GREEN
COLOR 3 = CYAN
235 00000129
               a61a
                                                   LDA
236 0000012b
               b733
                                                   STA
                                                             C34
237 0000012d
                                                             #%11100001
                                                                               OSD & PLL ON.
                a6e1
                                                   LDA
238 0000012f
                                                                               WINDOW ON (COLUMN 1)
                                                   STA
239 00000131
                a621
                                                   LDA
                                                             #%00100001
                                                                               HORIZONTAL POSITION : ONE
240 00000133
                b737
                                                   STA
                                                             HPD
241 00000135
                3£30
                                                             $30
                                                                               PUT A SPACE AT 17th AND 18th
                                                   CLR
242 00000137
                3f31
                                                   CLR
                                                             $31
                                                                               CHARACTERS
243
244 00000139
                                                   LDA
                                                             #%11100101
                                                                               COLOR 1.0 - RED, MAGENTA, EDGE ON
245 0000013b >b700
                                                    STA
                                                             #%11100110
246 0000013d a6e6
247 0000013f >b700
                                                                               AND WINDOW ON (USING BIT 6)
                                                   LDA
                                                   STA
                                                             CAS8
249 00000141
250 00000143
                a610
                                                    T.DA
                                                             #%00010000
                                                                               SINGLE WIDTH/HIGHT, INTERRUPTS ON
                ae18
                                                   LDX
251 00000145 >e7fd
                                                             RAD1-3, X
                                          STLP
                                                    STA
                                                   DECX
252 00000147
               5a
253 00000148
254 00000149
                5a
                                                   DECX
                                                   DECX
                                                    BNE
                                                             STT.P
256
257 00000146
                a6e6
                                                    TDA
                                                             #%11100110
                                                                               COLOR 1,0 = RED, YELLOW, EDGE ON
258 0000014e
                ae12
                                                    T'DX
                                                             $18
259 00000150 >e7fd
                                          STLP2
                                                             CAS2-3, X
                                                    STA
260 00000152
                5a
                                                    DECX
261 00000153
                5a
                                                   DECY
262 00000154
                                                   DECX
263 00000155
                                                    BNE
                                                             STLP2
270
271 00000157 >3f00
272 00000159 a609
                                                   CLR
                                                            OSDL
                                                             #LTAB3-LTAB0
                                                   LDA
273 0000015b >b700
                                                             LIND
                                                                               THIRD TABLE
                                                   STA
274
275 0000015d
                                                   T.DA
                                                                               START AT ROW 3
276 0000015f >b700
                                                            BROW
                                                   STA
277 00000161 a603
                                                   LDA
                                                             #$03
                                                                               START AT COLUMN 3
278 00000163 >b700
                                                   STA
                                                            BCOL
279 00000165
                a600
                                                   T.DA
                                                             ŧ٥
280 00000167 >b700
                                                             WROW
                                                   STA
281 00000169 a601
282 0000016b >b700
                                                            COUNT
                                                   STA
283
284 0000016d
                                                             ‡128
                                                   LDX
                                                                               CLEAR 1st THRU 8th ROWS
284 0000016d ae80
285 0000016f >6fff
286 00000171 5a
287 00000172 26fb
                                          ACT.R
                                                   CLR
                                                            DRAM-1, X
                                                   DECX
                                                   BNE
                                                            ACLR
288
289 00000174
                                                   CLRX
290 00000175 >d60000
                                          BNPL
                                                   LDA
CMP
                                                            BNTAB. X
291 00000178 alc0
292 0000017a 2706
                                                            #$C0
                                                   BEQ
                                                            FINBN
293 0000017c >d70000
                                                   STA
                                                            DRAM, X
294 0000017f 5c
295 00000180 20f3
                                                   INCX
                                                   BRA
                                                            BNPL
296
297 00000182
                                          FINBN
                                                   LDX
                                                            #16
298 00000184 >1d00
                                                   BCLR
                                                             6,STAT5
                                                                               CLEAR STANDARD CHANGE FLAG
299 00000186 >b600
                                                   LDA
                                                            COUNT
300 00000188 >b700
                                                   STA
                                                            W2
```

```
302
303
304
                                                        Program/Channel/Name main loop.
305
306
307
308 0000018a >b600
309 0000018c >bf00
                                                                                        STATION NO.
                                              BNT.P
                                                         T.DA
                                                                   W2
                                                                   w3
                                                         STX
310 0000018e >cd0000
                                                                   CBCD
                                                         JSR
311 00000191 >b700
312 00000193 a40f
                                                         STA
                                                                   W1
                                                                   #$0F
                                                         AND
313 00000195
                  ab10
                                                         ADD
                                                                   #$10
314 00000197 >be00
315 00000199 >d70001
316 0000019c >b600
                                                         LDX
                                                                   w3
                                                         STA
                                                                   DRAM+1, X
                                                         T.DA
                                                                   W١
317 0000019e
                  44
                                                         LSRA
318 0000019f
                  44
                                                         LSRA
319 00000131
                  44
                                                         T.CDA
320 000001a1
                  44
                                                         LSRA
321 000001a2
                  2602
                                                         BNE
                                                                   NOTZR
322 000001a4
                  a6f0
                                                         LDA
                                                                   #$F0
                                                                                        LEADING ZERO BLANK
323 000001a6
                                              NOTZR
                  ab10
                                                         ADD
                                                                   #$10
324 000001a8 >d70000
                                              STLSN
                                                         STA
                                                                   DRAM, X
325 000001ab >b600
                                                         LDA
                                                                                        STATION No.
                                                                   W2
326 000001ad abdf
327 000001af >b700
                                                         ADD
                                                                   #$DF
                                                                   SUBADR
                                                         STA
328 000001b1
                  a6a0
                                                         LDA
                                                                   #SA0
329 000001b3 >b700
                                                         STA
                                                                   ADDR
330 000001b5 >cd0000
331 000001b8 >b601
                                                         JSR
                                                                   READ
                                                                   IOBUF+1
                                                         LDA
                                                                                        CHANNEL No.
332 000001ba
                a47f
                                                         AND
                                                                   #$7F
333 000001bc >cd0000
                                                         JSR
                                                                   CBCD
334 000001bf >b700
                                                                   W1
#$0F
                                                         STA
335 000001b1
                a40f
                                                         AND
336 000001c3
                                                         ADD
                                                                   #$10
337 000001c5 >be00
                                                         LDX
338 000001c7 >d70004
                                                                   DRAM+4, X
                                                         STA
                                                                                        MSD
339 000001ca >b600
                                                         LDA
340 000001cc
341 000001cd
                 44
                                                         LSRA
                                                         LSRA
342 000001ce
                                                         LSRA
344 000001d0 ab
                  ab10
                                                         ADD
                                                                   #$10
345 000001d2 >d70003
                                                         STA
                                                                   DRAM+3 X
                                                                                        T.SD
347
349
                                                         Standard and bottom line.
350
351
353 000001d5 >la00
354 000001d7 >0e0102
                                                                   5,STAT5
7,IOBUF+1,PALS
                                                         BSET
                                                         BRSET
355 000001da >1b00
                                                         BCLR
                                                                   5, STAT5
356
357 000001dc >cd0000
                                                                   CHGST
                                              PALS
                                                         JSR
358
359 000001df >b600
                                                         LDA
360 000001el >cd0000
                                                         JSR
                                                                   GNAME2
361 000001e4 9f
362 000001e5 ab10
363 000001e7 97
                                                         TXA
                                                                   #16
                                                         ADD
                                                         TAX
364 000001e7 97
364 000001e8 >3c00
365 000001ea a360
366 000001ec 2203
                                                         TNC
                                                                   W2
                                                                   #96
                                                         CPX
                                                         BHI
                                                                   NOJMP
367 000001ee >cc0000
                                                                   BNLP
                                                         JMP
368
369 000001f1
                  5f
                                              NOJMP
                                                         CLRX
370 000001f2 >d60000
                                                         LDA
                                              MTL
                                                                   MTAB, X
371 000001f5
372 000001f7
                a1c0
2706
                                                         CMP
                                                                   #$C0
                                                                   ANETH
                                                         BEO
373 000001£9 >d70070
                                                         STA
                                                                   DRAM+112, X
374 000001fc 5c
375 000001fd 20f3
                                                         INCX
                                                         BRA
                                                                   MTL.
376
377 000001ff >cd0000
                                               ANFIN
                                                         JSR
                                                                   WIND
378 00000202 >1800
379 00000204 a61e
380 00000206 >b700
                                               SEC30
                                                         BSET
                                                                   4,STAT
                                                         LDA
                                                         STA
                                                                   TMR
381 00000208
```

```
383
384
                                                    Look for channel name.
386
                                           *************
387
388
389 00000209 >04002f
                                           FNAME
                                                    BRSET
                                                              2, STAT4, NONAME
                                                                                          CHANNEL MODE
390 0000020c a6a0
391 0000020e >b700
                                                    LDA
                                                              #$A0
                                                              ADDR
                                                    STA
    00000210
               a6e0
                                                    LDA
                                                              #$E0
393 00000212 >b700
                                                              SUBADR
                                                     STA
394
395 00000214 >b600
                                                    LDA
                                                              CHAN
396 00000216 >cd0000
                                                     JSR
                                                              CHEX
397 00000219 >b700
                                                     STA
                                                              COUNT
398 0000021b 030205
399 0000021e 0b0202
                                                              1, PORTC, OLOOP
                                                                                           38.9 MHz ?
                                                     BRCLR
                                                    BRCLR
                                                              5, PORTC, OLOOP
                                                                                           NO, SECAM ?
400 00000221 >le00
                                                    BSET
                                                              7, COUNT
                                                                                           NO, PAL
401
402 00000223 >cd0000
                                          OLOOP
                                                     JSR
                                                              READ
403 00000226 >b601
                                                     LDA
                                                              IOBUF+1
404 00000228 020202
                                                              1, PORTC, IF38
                                                                                          38.9 MHz ?
YES, SO IGNORE STANDARD
                                                     BRSET
405 0000022b
               a47f
2704
                                                     AND
406 0000022d
                                           IF38
                                                     BEQ
                                                              CH0
407 0000022f >b100
                                                     CMP
                                                              COUNT
                                                                                           CHAN
408 00000231 274d
                                                     BEQ
                                                              NOTNO
409 00000233 >3c00
                                          CH0
                                                              SUBADR
                                                     INC
410 00000235 >b600
                                                     LDA
                                                              SUBADR
411 00000237
412 00000239
               alf7
                                                     CMP
                                                              #SF7
                23e8
                                                              OT OOP
                                                     BT.S
413 0000023b >be00
                                           NONAME
                                                     LDX
414 0000023d a623
415 0000023f >d70008
                                                     LDA
                                                              #523
                                                                                          NO NAME SO DISPLAY Ch. No.
                                                     STA
                                                              DRAM+8.X
416 00000242
                                                     LDA
               a628
                                                              #$28
417 00000244 >d70009
                                                     STA
                                                              DRAM+9, X
418 00000247 >b600
                                                     LDA
LSRA
                                                              CHAN
419 00000249
               44
420 0000024a
                                                     LSRA
421 0000024b
                                                     LSRA
422 00000240
                44
                                                     LSRA
423 0000024d ab10
                                                     ADD
                                                              #$10
424 0000024f >d7000a
                                                     STA
                                                              DRAM+10,X
                                                                                          3rd CHAR (NAME)
425 00000252 >b600
                                                     LDA
                                                              CHAN
426 00000254 a40f
427 00000256 ab10
                                                     AND
                                                              #SOF
                                                     ADD
                                                              #$10
428 00000258 >d7000b
                                                     STA
                                                              DRAM+11, X
                                                                                          4th CHAR (NAME)
429
430 0000025b a630
431 0000025d >d7000d
                                                    LDA
                                                              #$30
                                                                                 P
                                                              DRAM+13,X
                                                     STA
432 00000260 a621
                                                     LDA
                                                              #$21
433 00000262 >d7000e
                                                     STA
                                                              DRAM+14,X
434 00000265 a62c
435 00000267 >d7000f
                                                     LDA
                                                              #$2C
                                                              DRAM+15,X
1,PORTC,SPAL
                                                     STA
436 0000026a 030212
437 0000026d 0a020f
                                                                                           38.9 MHz ?
                                                    BRSET
                                                              5, PORTC, SPAL
                                                                                           NO, PAL ?
NO, SECAM
438 00000270
               a633
                                                              #$33
                                                                                 s
439 00000272 >d7000d
                                                     STA
                                                              DRAM+13, X
440 00000275 a625
441 00000277 >d7000e
                                                     LDA
                                                              #$25
                                                                                 E
                                                     STA
                                                              DRAM+14.X
442 0000027a a623
443 0000027c >d7000f
                                                    LDA
                                                              #$23
                                                                                 c
                                                              DRAM+15,X
444 0000027f 81
                                           SPAL
                                                    RTS
445
446 00000280 >b600
                                           NOFND
                                                    LDA
                                                              SUBADR
    00000282 a0df
                                                     SUB
                                                              #$DF
447
448 00000284
                                           GNAME 2
                                                    LSLA
                                                                                 x2
                                                     LSLA
449 00000285
                48
                                                                                 ×4
450 00000286
                ab7c
                                                     ADD
                                                              #$7C
451 00000288 >b700
                                                     STA
                                                              SUBADR
452 0000028a >cd0000
453 0000028d >be00
                                                     JSR
                                                              READ
                                                     LDX
                                                              w3
454 0000028f >b601
                                                     LDA
                                                              IOBUF+1
455 00000291 >d7000c
456 00000294 >b600
457 00000296 >d7000d
                                                     STA
                                                              DRAM+12, X
                                                                                          1st CHAR (NAME)
                                                              TOBUE
                                                     T.DA
                                                              DRAM+13, X
                                                     STA
                                                                                           2nd CHAR (NAME)
458 00000299 >3c00
                                                     INC
                                                              SUBADR
459 0000029b >3c00
                                                     INC
                                                              SUBADE
460 0000029d >cd0000
                                                     .TSR
                                                              READ
461 000002a0 >be00
                                                     LDX
                                                              W3
462 000002a2 >b601
                                                     LDA
                                                              IOBUF+1
463 000002a4 >d7000e
464 000002a7 >b600
465 000002a9 >d7000f
                                                     STA
                                                              DRAM+14,X
                                                                                          3rd CHAR (NAME)
                                                     LDA
                                                              IOBUF
                                                     STA
                                                              DRAM+15, X
                                                                                          4th CHAR (NAME)
466 000002ac 81
467
```

```
468
469
                                                  Cursor control (left & right).
472
473
474 000002ad 03040c0d0e0f
                                         CURTAB
                                                 FCB
                                                            3.4.12.13.14.15
475
476 000002b3
               ad19
                                         CLFT
                                                  BSR
                                                            FCUR
477 000002b5
               a305
                                                  CPX
478 000002b7
               2502
                                                  BLO
                                                            NRAP1
479 000002b9
               aeff
5c
                                                  T.DY
                                                            #SFF
480 000002bb
                                         NRAP1
                                                  TNCX
481 000002bc >d60000
                                                            CURTAB, X
                                         NEWC
                                                  LDA
482 000002bf >b700
483 000002cl >cc0000
                                                   STA
                                                            BCOL
                                         SEC32
                                                  лмр
                                                            SEC30
484
485 000002c4
486 000002c6
                ad08
                                         CRGT
                                                  BSR
                                                            FCUR
                5d
                                                  TSTX
487 000002c7
               2602
                                                            NRAP2
                                                  BNE
488 000002c9
               ae06
5a
                                                  LDX
                                                            #6
489 000002cb
490 000002cc
                                         NRAP2
                                                  DECX
               2000
                                                  BRA
                                                            NEWC
491
492 000002ce >b600
                                         FCUR
                                                  LDA
                                                            BCOL
493 000002d0 >b700
                                                  STA
494 000002d2
               aeff
5c
                                                  LDX
                                                            #$FF
495 000002d4
                                         CRNF
                                                  INCX
496 000002d5 >d60000
                                                  LDA
                                                            CURTAB, X
497 000002d8 >b100
                                                  CMP
                                                            W1
CRNF
498 000002da
               26f8
                                                  BNE
499 000002dc
                                                  RTS
500
501 000002dd
               a631
                                         WIND
                                                  LDA
                                                            #%00110001
                                                                              WINDOW BLUE, OFF AT 17
502
503 000002df
               ae12
                                                  LDX
                                                            #18
504 000002e1 >e7fd
                                         STLP3
                                                  STA
                                                            CCR2-3,X
505 000002e3
               5a
                                                  DECX
506 000002e4
               5a
                                                  DECX
507 000002e5
                                                  DECX
508 000002e6
                                                  BNE
                                                            STLP3
509
510 000002e8
               a611
                                                  LDA
                                                            #%00010001
                                                                              WINDOW BLACK, OFF AT 17
511 000002ea >b700
                                                  STA
                                                            CCR1
512 000002ec >b700
                                                            CCR8
                                                  STA
513 000002ee >be00
                                                  LDX
                                                            BROW
514 000002f0
               5a
                                                  DECX
515 000002f1
               5a
                                                  DECX
516 000002f2 >de0000
                                                  LDX
                                                            м3,х
517 000002f5 >e600
                                                  LDA
                                                            CCR1, X
518 000002f7 >b700
                                                  STA
                                                            W2
519 000002f9 >1c00
                                                            6, W2
                                                  BSET
520 000002fb >b600
                                                  LDA
                                                            w2
521 000002fd >e700
                                                  STA
                                                            CCR1, X
522 000002ff
               81
                                                  RTS
523
524
525
526
                                                  Cursor control (up & down).
527
528
529
530 00000300 >b600
                                                            BROW
531 00000302
532 00000304
              a103
                                                  CMP
                                                            #3
                                                            TOOSM
               2304
                                                  BLS
    00000306 >3a00
533
                                                  DEC
                                                            BROW
534 00000308
               20d3
                                                  BRA
                                                            WIND
535 0000030a >b600
                                         TOOSM
                                                  LDA
                                                            COUNT
536 0000030c
              a101
27b1
                                                  CMP
                                                            #1
537 0000030e
                                         SEC31
                                                            SEC32
                                                  BEQ
538 00000310 >3a00
                                                            COUNT
539 00000312 2012
                                                  BRA
                                                            FIN30
540
541 00000314 >b600
                                         CDWN
                                                  LDA
                                                            BROW
542 00000316 a108
                                                  CMP
                                                            #8
                                                            TOOBG
543 00000318 2404
                                                  BHS
544 0000031a >3c00
545 0000031c 20bf
                                                  TNC
                                                            BROW
                                                            WIND
                                                  BRA
546 0000031e >b600
                                         TOOBG
                                                  LDA
                                                            COUNT
547 00000320
548 00000322
              a113
27ea
                                                   CMP
                                                            #19
                                                            SEC31
                                                  BEO
549 00000324 >3c00
                                                   INC
                                                            COUNT
550 00000326 >cd0000
551 00000329 >cc0000
                                         FIN30
                                                   JSR
                                                            SEC30
                                                   JMP
                                                            FINBN
```

```
553
554
                                                      Standard change.
556
557
558
                                                                5,STAT5
                                                                                   DEPAULT TO SECAM
559 0000032c >1b00
                                            CHST
                                                      BCLR
560 0000032e >be00
561 00000330 5a
                                                      LDX
                                                                BROW
                                                      DECX
562 00000331
                                                      DECX
563 00000332
                                                      DECX
                                                                M16.X
564 00000333 >de0000
                                                      LDX
565 00000336 >d60006
566 00000339 a43f
                                                      LDA
                                                                DRAM+6, X
                                                      AND
                                                                #$3F
               a130
2702
567 0000033b
                                                      CMP
                                                                #$30
                                                                                   PAT. ?
568 0000033d
                                                      BEO
                                                                SZER
569 0000033f >la00
                                                                5,STAT5
                                                                                    NO, MAKE IT PAL
                                                      BSET
570 00000341 >1c00
                                            SZER
                                                      BSET
                                                                6.STAT5
                                                                                    STANDARD CHANGED
571 00000343 >cd0000
                                                      TSR.
                                                                SEC30
572
573 00000346 a630
                                            CHGST
                                                      LDA
                                                                #$30
574 00000348 >d70006
575 0000034b a621
                                                      STA
                                                                DRAM+6, X
                                                                #$21
                                                                DRAM+7, X
576 0000034d >d70007
                                                      STA
577 00000350 a62c
578 00000352 >d70008
579 00000355 a600
580 00000357 >d70009
                                                                #$2C
DRAM+8,X
                                                      LDA
                                                      STA
                                                      LDA
                                                                #0
                                                      STA
                                                                DRAM+9, X
                                                                DRAM+10,X
1,PORTC,PAL
581 0000035a >d7000a
582 0000035d 03021c
                                                      STA
BRCLR
                                                                                             38.9MHz ?
583 00000360 >0a0019
                                                      BRSET
                                                                 5, STAT5, PAL
                                                                                             NO, PAL ?
NO, SECAM
584 00000363 a633
585 00000365 >d70006
                                            SECAM
                                                      LDA
                                                                 #533
                                                                DRAM+6.X
                                                      STA
586 00000368 a625
                                                      LDA
                                                                #$25
                                                                DRAM+7, X
587 0000036a >d70007
                                                      STA
588 0000036d a623
589 0000036f >d70008
590 00000372 a621
                                                      LDA
                                                                 #$23
                                                      STA
                                                                DRAM+8, X
                                                      LDA
                                                                #$21
591 00000374 >d70009
                                                      STA
                                                                DRAM+9, X
592 00000377 a62d
593 00000379 >d7000a
                                                      LDA
                                                                 #$2D
                                                                DRAM+10.X
                                                      STA
594 0000037c >0d0012
                                            PAL
                                                      BRCLR
                                                                 6, STAT5, NSTCH
596 0000037f 9f
597 00000380 ab05
598 00000382 >b700
                                                      TXA
                                                                #5
                                                      ADD
                                                       STA
                                                                COUNT
599 00000384 >d60006
                                            XLP
                                                      LDA
                                                                DRAM+6, X
599 0000384 >ab0006
600 00000387 ab40
601 00000389 >d70006
602 0000038c 5c
603 0000038d >b300
604 0000038f 26f3
                                                      ADD
                                                                 $$40
                                                      STA
                                                                DRAM+6, X
                                                       INCX
                                                                COUNT
                                                       CPX
                                                      BNE
                                                                XT.P
605
606 00000391 81
                                            NSTCH
                                                      RTS
608
                                             ***************
609
610
                                                      Character change.
                                             ******
612
613
614 00000392 ad40
                                            PLUS
                                                      BSR
                                                                GETIT
615 00000394
                                                      INCA
616 00000395
                 a43f
                                                      AND
                                                                #$3F
617
618 00000397
                                                      CMP
                                                                #$19
                                                                                    9
619 00000399
                 2208
                                                      BHI
620 0000039Ь
                 a110
                                            LTE9
                                                                #$10
                                                      CMP
                                                                                    0
621 0000039d
                 2410
                                                      BHS
                                                                NI.TO
622 0000039f
                 a610
                                                      LDA
                                                                #$10
                                                                                    0
623 000003a1
                 200c
                                                      BRA
                                                                NLTO
624 000003a3
                 a121
                                            мт9
                                                      CMP
                                                                #$21
MTA
                                                                                    A
625 000003a5
                 2202
                                                      BHI
626 000003a7
                 a621
                                                      LDA
                                                                #$21
627 000003a9
                 a13a
                                            MTA
                                                      CMP
                                                                #$3A
628 000003ab
                 2302
                                                      BLS
                                                                NT.TO
629 000003ad
                 a600
                                            SPACE
                                                      LDA
                                                                #$00
                                                                                    SPACE
630
631 000003af aa40
                                            NT.TO
                                                      ORA
                                                                $$40
632 000003b1 >d70000
                                                      STA
                                                                DRAM, X
633 000003b4 >cc0000
                                                      JMP
                                                                SEC30
634
635 000003Ъ7
                 ad1b
                                            MINUS
                                                      BSR
                                                                GETIT
636 000003b9
                                                      DECA
637 000003ba a43f
                                                      AND
                                                                #$3F
638
```

```
639 000003bc
                                                        CMP
                                                                   #$21
                                                                                       A
640 000003be
                  2508
                                                        BLO
                                                                  LTA
641 000003c0
642 000003c2
                  a13a
23eb
                                              GTEA
                                                                  #$3A
NLTO
                                                        CMP
                                                                                       z
                                                        BLS
643 000003c4
                                                                   #$3A
                                                        LDA
644 000003c6
                  20e7
                                                         BRA
                                                                  NLTO
645 000003c8
                                                                                       9
                  a119
                                              LTA
                                                        CMP
                                                                  #$19
LT9
646 000003ca
                  2302
                                                        BLS
647 000003cc
                  a619
                                                         LDA
                                                                   #$19
648 000003ce
                  a110
24dd
                                                                  #$10
NLTO
                                                                                       O
                                              T.T9
                                                         CMP
649 000003d0
                                                         BHS
650 000003d2
                  20d9
                                                        BRA
                                                                   SPACE
651
652 000003d4 >b600
                                              GETIT
                                                                  BROW
                                                        T.DA
653 000003d6
                  a002
                                                         SUB
654 000003d8
655 000003d9
                  48
                                                        LSLA
                                                                                       x2
                                                                                       x4
x8
                  48
                                                        LSLA
656
    000003da
                  48
                                                         LSLA
657 000003db
                  48
                                                         LSLA
                                                                                       x16
658 000003dc >bb00
                                                         ADD
                                                                  BCOL.
659 000003de
                  97
                                                         TAX
660 000003df >d60000
                                                                  DRAM, X
661 000003e2 81
                                                        PTS
663
664
665
666
                                                        Name store.
667
668
669 000003e3
                                              SAVE
                                                        LDA
                                                                  #$A0
                 a6a0
670
    000003e5 >b700
                                                        STA
                                                                  ADDR
    000003e7 >b600
                                                        LDA
                                                                  COUNT
672 000003e9, >bb00
673 000003eb 48
                                                        ADD
                                                                  BROW
                                                        LSLA
674 000003ec
                  48
                                                        LSLA
675 000003ed
                 ab70
                                                        ADD
                                                                  #$70
676 000003ef >b700
677 000003f1 a603
                                                        STA
                                                                  SUBADR
                                                        LDA
                                                                  #3
678
    000003f3 >b700
                                                        STA
679 000003f5 >b700
680 000003f7 >be00
                                                        STA
                                                                  w2
                                                        LDX
                                                                  BROW
681 000003f9
                                                        DECX
682 000003fa
                                                        DECX
683 000003fb
                  58
                                                        LSLX
684 000003fc
                                                         LSLX
685 000003fd
                  58
                                                        LSLX
686 000003fe 58
687 000003ff >bf00
                                                        T.ST.Y
                                                         STX
688 00000401 >d6000c
689 00000404 a43f
                                                        LDA
                                                                  DRAM+12, X
                                                        AND
                                                                   #$3F
690 00000406 >b700
                                                                   TOBUE
                                                         STA
691 00000408 >d6000d
692 0000040b a43f
                                                        LDA
                                                                  DRAM+13, X
                                                         AND
                                                                   #$3F
693 0000040d >b701
                                                                   TOBUF+1
                                                        STA
694 0000040f >ae00
695 00000411 >cd0000
                                                                   #SUBADR
                                                        LDX
                                                         JSR
                                                                   WRITE
696
697 00000414 >3c00
698 00000416 >3c00
                                                         INC
                                                                  SUBADR
                                                         INC
                                                                   SUBADR
699 00000418 >be00
                                                        LDX
                                                                  W3
700 0000041a a603
701 0000041c >b700
                                                        LDA
                                                                   #3
                                                         STA
                                                                   W1
702 0000041e >b700
                                                         STA
                                                                   W2
703 00000420 >d6000e
                                                         LDA
                                                                  DRAM+14, X
704 00000423 a43f
705 00000425 >b700
                                                         AND
                                                                   #$3F
                                                                   IOBUF
                                                         STA
706 00000427 >d6000f
                                                         LDA
                                                                   DRAM+15, X
707 0000042a a43f
708 0000042c >b701
                                                                   #$3F
IOBUF+1
                                                         AND
                                                         STA
709 0000042e >ae00
                                                         LDX
                                                                   #SUBADR
710 00000430 >cd0000
                                                                   WRITE
```

```
712
713
714
                                                             Name store (continued).
715
716
717
718 00000433 >be00
719 00000435 >d60003
                                                              T.D.X
                                                              LDA
                                                                         DRAM+3, X
720 00000438
                  48
                                                              LSLA
                   48
                                                              LSLA
721 00000439
722 0000043a
723 0000043b
                   48
                   48
                                                              LSLA
     0000043c >b700
                                                              STA
725 0000043e >d60004
726 00000441 a40f
                                                              LDA
                                                                         DRAM+4, X
                                                              AND
                                                                         #$OF
727 00000443 >bb00
                                                              ADD
                                                                         wi
728 00000445 >cd0000
729 00000448 >b700
                                                                         CHEX
                                                              TCP.
                                                                         IOBUF
                                                              STA
730
731 0000044a >be00
                                                              LDX
                                                                         DRAM+6, X
732 0000044c >d60006
733 0000044f a43f
                                                              T.DA
                                                              AND
                                                                         #$3F
734 00000451 a133
735 00000453 2702
                                                              CMP
                                                              BEO
                                                                         STSEC
736 00000455 >le00
                                                              BSET
                                                                         7, IOBUF
737
738 00000457 >b600
                                                   STSEC
                                                              LDA
                                                                         COUNT
739 00000459 >bb00
740 0000045b abdc
                                                              ADD
                                                                         BROW
                                                              ADD
                                                                         #SDC
741 0000045d >b700
                                                              STA
                                                                         SUBADR
742
     0000045f
                  a602
                                                              LDA
                                                                         #2
743 00000461 >b700
744 00000463 >b700
                                                              STA
                                                                         W1
                                                              STA
                                                                         W2 -
745 00000465 >ae00
746 00000467 >cd0000
                                                              LDX
                                                                         #SUBADR
                                                              JSR
                                                                         WRITE
747
748 0000046a >cd0000
749 0000046d >cc0000
                                                              JSR
                                                                         SEC30
                                                              JMP
                                                                         FINBN
750
751
752
753
                                                              OSD line number tables.
754
755
                                                                         10,0
9,8,0
7,8,10,0
2,3,4,5,6,7,8,9,0
757 00000470
                   0a00
                                                   LTAB0
                                                              FCB
                                                                                                           IDLE DISPLAY
758 00000472
759 00000475
                   090800
07080a00
                                                   LTAB1
                                                              FCB
FCB
                                                                                                           PR/CH DISPLAY
ANALOGUE DISPLAY
                                                   T.TAR2
760 00000479
                    0203040506070809
                                                   LTAB3
                                                              FCB
                                                                                                           PR/CH/STD/NAME TABLE
761
762 00000482 1020304050607080
763 0000048a 000306090c0f1215
                                                                         $10,$20,$30,$40,$50,$60,$70,$80
0,3,6,9,12,15,18,21
                                                   M16
                                                              FCB
                                                                                                                                 MULT x 16
MULT x 3
                                                   мз
                                                              FCB
```

```
765
766
767
                                                       Bottom corner Program/Channel no. display.
768
769
770
771 00000492 a60c
772 00000494 >b700
773 00000496 >a600
                                             PCOSD
                                                       T.DA
                                                                  #$0C
                                                                  ANAL
                                                       STA
                                                       LDA
                                                                  #AVOL
774 00000498 >b700
775 0000049a >1900
                                                       STA
                                                                  ANAF
                                                                  4,STAT5
#%00001010
                                                                                      NOT ANALOGS
                                                       BCT.R
                                                                                      COLOR 2 = GREEN
COLOR 3 = BLUE
OSD & PLL ON,
776 0000049c
                                                       LDA
777 0000049e
                 ь733
                                                        STA
                                                                  C34
778 000004a0
                 a670
b735
                                                       TDA
                                                                  #%01110000
779 000004a2
                                                                                      WINDOW OFF (COLUMN 16)
                                                       STA
                                                                  WCR
                                                                                      HORIZONTAL POSITION : TWO
780 000004a4
                 a622
                                                       LDA
                                                                  #%00100010
781 000004a6
                 b737
                                                       STA
                                                                  HPD
782 000004a8
                                                                                      PUT A SPACE AT 17th AND 18th
                 3£30
                                                       CT.R
                                                                  $30
                 3f31
                                                                                      CHARACTERS
783 000004aa
                                                       CLR
                                                                  $31
784 000004ac
                                                        CLRX
785 000004ad a609
786 000004af >cd0000
787 000004b2 ae10
                 a609
                                                       LDA
                                                                  #9
                                                                  OSDCLR
                                                                                      CLEAR UNUSED CHARACTERS
                                                       JSR
                                                        LDX
                                                                  #16
788 000004b4
                 a61f
                                                        LDA
789 000004b6 >cd0000
                                                                                      CLEAR UNUSED CHARACTERS
                                                        TCD.
                                                                  OSDCLR
790 000004b9
                                             PNAME
                 a610
                                                       LDA
                                                                  #16
791 000004bb >b700
                                                        STA
                                                                  w3
792 000004bd >b600
                                                        LDA
                                                                  PROG
793 000004bf 2703
794 000004c1 >cd0000
                                                       BEO
                                                                  SKPGN
                                                        JSR
                                                                  FNAME
795 000004c4
                 a601
                                             SKPGN
                                                        LDA
                                                                                      START AT 1 TO PREVENT
                                                                  #1
796 000004c6 >b700
797 000004c8 a602
                                                        STA
                                                                  OSDI.
                                                                                      DOUBLE-HIGHT-LINE-SHIFT FLASH
                                                       LDA
                                                                  #LTAB1-LTAB0
798 000004ca >b700
                                                        STA
                                                                                      FIRST TABLE
                                                                  LIND
799 000004cc
                                                        LDA
                                                                  #%10100011
                                                                                      COLOR 1,0 = RED, CYAN, EDGE ON
800 000004ce >050002
801 000004dl a6a6
                                                                  2,STAT4,PMD2
#%10100110
                                                                                      PROGRAM MODE ?
NO, COLOR 0 = YELLOW
                                                       BRCLR
                                                       LDA
802 000004d3 >b700
                                             PMD2
                                                        STA
803 000004d5 >b700
                                                        STA
                                                                  CAS2
804 000004d7
                                                        LDA
                                                                  #%11010000
                                                                                      DOUBLE WIDTH/RIGHT
                 a6d0
805 000004d9 >b700
                                                        STA
                                                                  RAD1
806 000004db a610
                                                        LDA
                                                                  #%00010000
                                                                                      SINGLE WIDTH/HIGHT
807 000004dd >b700
                                                        STA
                                                                  RAD2
                                                        LDA
                                                                  #%00010010
808 000004df a612
                                                                                      WINDOW CYAN
809 000004e1 >b700
                                                        STA
                                                                  CCR1
810 000004e3 >b700
                                                        STA
                                                                  CCR2
811
812 000004e5 >1800
                                                        BSET
                                             SEC5
                                                                  4, STAT
813 000004e7 a61e
814 000004e9 >040005
815 000004ec >000002
                                                        LDA
                                                                  #30
                                                        BRSET
                                                                  2, STAT4, S30
                                                                                      CHANNEL MODE ?
                                                                                      NO, 2-DIGIT PROG No. ENTRY ?
                                                        BRSET
                                                                  0, STAT6, S30
816 000004ef a606
817 000004f1 >b700
818 000004f3 81
                                                        LDA
                                             S30
                                                        STA
                                                                  TMR
                                                       RTS
```

```
820
821
822
                                                    Bottom row analogue bar.
823
824
825
826 000004f4 0e121113
                                          CHAR
                                                    FCB
                                                             SOE. $12. $11. $13
                                                                                         BARGRAPH CHARACTERS
827
828 000004f8 636f6e74a2b2a9ac
                                                             $63,$6F,$6E,$74,$A2,$B2,$A9,$AC
$63,$B3,$21,$F4,$F6,$EF,$EC,$F5
                                          ANCH
                                                    FCB
                                                                                                            ANALOG
829 00000500 63b321f4f6efecf5
                                                    FCB
                                                                                                            LOGOS
830
831 00000508 >b700
                                          ANOSD
                                                    STA
832
    0000050a >080041
                                                    BRSET
                                                             4, STAT5, LOGO
                                                                                ANALOGS
    0000050d >1800
                                                    BSET
                                                             4,STAT5
                                                                                SET-UP SKIP FLAG
834
    0.000050 f
                5 f
                                                    CLRY
                a67f
    00000510
                                                    LDA
                                                             #127
835
    00000512 >cd0000
                                                    JSR
                                                                                CLEAR ALL CHARACTERS
                                                             OSDCLR
837
    00000515
                                                    LDX
                                                             #29
838 00000517 >6fff
                                                             CAS1-1, X
                                          COOP
                                                    CI.R
    00000517
                                                    DECX
839
840
    0000051a
                26fb
                                                             COOP
                                                    BNE
841
                                                                                COLOR 2 - GREEN
842 0000051c
                a60a
                                                    LDA
                                                             #%00001010
                                                                                COLOR 3 = BLUE
843 0000051e
               b733
                                                    STA
                                                             C34
                                                                                OSD & PLL ON,
WINDOW ON (COLUMN 1)
HORIZONTAL POSITION : TWO
844 00000520
                a6el
                                                    LDA
                                                             #%11100001
845
    00000522
                b735
                                                    STA
                                                             WCR
    00000524
                a622
                                                             #%00100010
846
                                                    T.D.A
     00000526
                b737
                                                    STA
                                                             HPD
848 00000528
                3 f 3 0
                                                    CLR
                                                             s30
                                                                                PUT A SPACE AT 17th AND 18th
                                                                                CHARACTERS
849
    .0000052a
                3 £ 3 1
                                                    CT.R
                                                             $31
     0000052c
                                                    LDA
                                                                                COLOR 1,0 = RED, YELLOW, EDGE ON
                                                             #%11100110
                                                             CAS1
851 0000052e >b700
                                                    STA
                                                                                AND WINDOW ON (USING BIT 6)
852
    00000530 >b700
                                                    STA
                                                             CAS2
    00000532
                                                    LDA
853
                a6a6
                                                             #%10100110
                                                                                COLOR 1,0 = RED, YELLOW, WINDOW OFF
854
    00000534 >b700
                                                    STA
                                                             #%00010000
                                                                                SINGLE WIDTH/HIGHT, INTERRUPTS ON
855
    00000536
                a610
                                                    LDA
    00000538 >b700
856
                                                    STA
                                                             RAD1
    0000053a >b700
                                                    STA
                                                             RAD2
858 0000053c >b700
                                                    STA
                                                             RAD3
859
    0000053e
               a6e3
                                                    T.DA
                                                             #%11100011
                                                                                WINDOW WHITE. OFF AT 3
    00000540 >b700
860
                                                    STA
                                                             CCR1
861 00000542 >b700
                                                    STA
                                                             CCR2
862 00000544 a611
863 00000546 >b700
                                                    LDA
                                                             #%00010001
                                                                                WINDOW BLACK, OFF AT 17
                                                    STA
                                                             CCR3
865 00000548 >3f00
                                                    CLR
                                                             OSDL
866 0000054a a605
867 0000054c >b700
                                                    LDA
                                                             #LTAB2-LTAB0
                                                                                SECOND TABLE
                                                    STA
                                                             LIND
869
870
871
                                                    Analogue logos.
872
873
874
875
    0000054e >be00
                                          LOGO
                                                    T.DX
                                                             ANAL.
                                                             ANCH. X
    00000550 >d60000
                                                    LDA
                                                    STA
877
    00000553 >c70000
    00000556 5c
                                                    INCX
878
    00000557 >d60000
                                                    LDA
                                                             ANCH. X
                                                    STA
                                                             DRAM+1
880 0000055a >c70001
881 0000055d 5c
                                                    INCX
    0000055e >d60000
                                                    LDA
                                                             ANCH. X
882
                                                    STA
                                                             DRAM+16
883 00000561 >c70010
884 00000564 5c
885 00000565 >d60000
886 00000568 >c70011
                                                    INCX
                                                             ANCH, X
                                                    STA
                                                             DRAM+17
887
```

```
888
888
889
890
891
892
893
                                                                                            Analogue bar.
LDA
CLR
LSRA
                                                                                                             W3
W2
                                                                                            ROL
LSRA
                                                                                                             W2
                                                                                            ROL
                                                                                                             W2
                                                                                            STA
                                                                                            LDX
                                                                                                             #16
                                                                           LRAN
                                                                                            DECX
                                                                                            CPX
                                                                                            BEQ
BHI
LDA
                                                                                                             STAR
                                                                                                             DOT
#$14
SKST
                                                                                                                                              4
                                                                                            BRA
908 00000584 a60e
909 00000586 2009
910 00000588 >bf00
                                                                                                             #$OE
SKST
W1
                                                                           DOT
                                                                                            LDA
                                                                                            BRA
STX
                                                                           STAR
910 0000588 >bf00
911 0000058a >be00
912 0000058c >d60000
913 0000058f >be00
914 00000591 >d70020
915 00000594 5d
916 00000595 26e2
917
918 00000597 >cc0000
919
920
                                                                                            LDX
                                                                                                             W2
                                                                                            LDA
LDX
STA
TSTX
                                                                                                             CHAR, X
                                                                                                                                               ., 1, 2 OR 3
                                                                                                             W1
                                                                           SKST
                                                                                                             DRAM+32, X
                                                                                                             LRAN
                                                                                            BNE
                                                                                            JMP
                                                                                                             SEC5
                                                                                            END
```

AN434

Serial bootstrap for the RAM and EEPROM1 of the MC68HC05B6

By Jeff Wright, Motorola Ltd., East Kilbride

INTRODUCTION

The MC68HC05B6 has 256 bytes of on chip EEPROM, called EEPROM1, which can be used to store variable data in a non-volatile manner. In many applications this EEPROM1 will be used to hold a look-up table or system set up variables. In these cases it is usually a requirement that the EEPROM1 be initialised during

the manufacture of the application. In addition, loading small programs into RAM and executing them is an easy way of trying out new software routines. This application note describes one method for serially loading (bootstrapping) the EEPROM1 via a program executing in the RAM of the MC68HC05B6.

BUILT IN BOOTSTRAP

The MC68HC05B6 has a built in RAM serial bootstrap program contained in the mask ROM of the device that uses the SCI. It would therefore seem a simple task to load programs into RAM; however, as ROM space on the device is obviously critical, a very simple protocol has been implemented. This means that the bootloader on the 'B6' does not accept S-records which are the normal output from an assembler; instead, the protocol expects pure binary data preceded by a count byte that holds the size of the program to be downloaded. No address information is contained in the download; instead, the bootloader always starts the program load at address \$50 in RAM. The first byte (the count byte) is stored here and then as the subsequent bytes are received via the SCI they are stored at incrementing RAM locations and the count byte is

decremented for each byte received. When the count byte reaches zero the bootstrap program jumps to address \$51 and starts to execute the program that has just been loaded. No built in bootstrap routine is provided for the EEPROM1 array.

These restrictions present two problems:

- i) How to convert assembler output to the format accepted by the 68HC05B6 RAM bootstrap routine?
- ii) How to bootstrap the EEPROM1 of the 68HC05B6?

This application note provides a solution for each of these problems.

1) CONVERTING S-RECORDS FOR RAM BOOTSTRAP

To use the built in RAM bootstrap program on the MC68HC05B6 the device must be configured as shown in Figure 1. If these conditions aré met when the reset pin is released, then the serial bootstrap program described above will start to execute and a program can be downloaded via a 9600 baud RS-232 source. Personal computers usually have one or more RS-232 ports referred to as COM ports. To overcome the format difference between S-records and that accepted by the bootloader, a conversion program is required. There is also an additional problem when using a PC - when a file is copied to a COM port to transfer it, it is the ascii characters that are transmitted, not the binary data. This means for example that if a file containing the typed data byte \$A5 was copied via the COM port to the B6, the B6 would in fact receive two bytes: \$41 and \$35, which represent the ascii characters A and 5 respectively.

This means that the conversion program has to strip out the S-record format and convert the resultant data to binary format for transfer to the HC05B6. It must also insert the count byte at the beginning of the output file.

The pascal program BINCONV performs these three tasks; a listing of the source code is given at the end of this application note. A flow diagram of BINCONV can be seen in Figure 2. The inclusion of the count byte has been left as an option to increase the flexibility of the program, but it could easily be standardised to include the count byte for the B6 RAM bootloader. When BINCONV is invoked it prompts for the name of the S-record input file and the name required for the binary

output file. After this each S-record in the input file is read and converted to binary data and stored in a temporary file. As each S-record is read it is echoed to the screen; when they have all been processed a message prompts the user and asks if a count byte is required. When used with the 68HC05B6 RAM bootloader the answer will always be yes, in which case the count value is written to the output file before the rest of the data is copied from the temporary file to the output file. Finally the value of the count byte is displayed for user confirmation - remember that the count byte is equal to the number of bytes in the program being converted plus 1 for the count byte itself. The program will only accept standard S-record format and will trap and abort if any non-valid character or format is detected.

With the PC COM port set for 9600 baud and the 68HC05B6 configured as in Figure 1 the binary file can be transferred and executed as follows:

- i) Release Reset on the HC05B6
- ii) Enter the command "COPY XXXX.YYY COM1\B" on the PC.

The program will then be transferred to the B6 and execution started automatically. Note that the \B option is used to denote a binary file transfer so that the copy procedure does not abort if it finds an end of file (EOF) character in the middle of the file.




Figure 1. RAM bootstrap schematic

2) BOOTSTRAPPING THE EEPROM1

To bootstrap the EEPROM1 on the MC68HC05B6 in the absence of a built in loader program, use must be made of the RAM bootloader described above. The idea is that an EEPROM1 loader can be written to the users exact requirements then assembled and downloaded into the RAM of the HC05B6 where it will execute and in turn download data and program it into the EEPROM1.

The 6K EEPROM emulation part, the MC68HC805B6, does have a built in EEPROM bootloader in place of the RAM bootloader and there is an accompanying PC program available from Motorola called E2B6 that downloads S-records to the device for programming.

The following is an explanation of an example EEPROM1 bootstrap program for the B6 that has been written to be compatible with the 805B6 PC program E2B6 thus eliminating the need to develop another PC program.

A listing of this program (EE1BOOT) is given at the end of this application note. The MC68HC05B6 has 176 bytes of RAM that can be used for the EEPROM1 bootstrap program, so the protocol must be kept simple and the code written efficiently. The format of the E2B6 program is a transfer of 2 address bytes followed by the data byte that is to be programmed at that location. At the same time the B6 returns the data from the previously programmed location for verification by E2B6. The program EE1BOOT has 4 main sections: a main loop, an erase routine, a program routine and an SCI service routine. The core of both the erase and program subroutines is the extended addressing subroutine EXTSUB which is used to access the EEPROM1 array. This subroutine is built in RAM by the main loop as the address information for the next byte to be programmed is received from the SCI. E2B6 always sends a null character during initialisation which could throw the EE1BOOT program out of synchronisation, as it is already executing before E2B6 is invoked. For this reason EE1BOOT ignores the first character received and treats the second as the first address byte.

The EXTSUB routine is first called as an "LDA \$aaaa" to retrieve the last byte programmed for verification.

Then the address in the routine is modified as the next address to be programmed is received. When the data byte is received the opcode of EXTSUB is incremented so that it becomes "STA bbbb" before the erase and program routines are called. After programming the opcode is decremented back to LDA before the main loop is repeated.

Note that the EEPROM1 location is always erased before programming. The timer output compare function is used to provide a 10ms delay for erasing and programming and the programming step is skipped to save time if the data presented to that location is \$FF. The sequence of events to bootstrap the EEPROM1 of the 68HC05B6 is therefore as follows:

- 1) Configure the 68HC05B6 as in Figure 1.
- Assemble the program EE1BOOT and convert it to binary using BINCONV as described in section 1.
- 3) Set up PC COM port to 9600 baud then release Reset on the HC05B6.
- 4) Use the command "COPY EE1BOOT.BIN COM1/ B" to download EE1BOOT into the RAM of the HC05B6. EE1BOOT will now start to execute.
- Start the program E2B6 on the PC and follow the instructions to download the desired S-records to the FEPROM1 of the 68HC05B6.

Note:

i) Only the download procedure of E2B6 will work in conjunction with EE1BOOT.

ii) Once the EEPROM1 security bit has been set, the RAM bootloader on the 68HC05B6 will no longer operate. This means that after the device has been reset it will be impossible to download any more data into the EEPROM1 until selfcheck has been executed – selfcheck performs an erase of the entire EEPROM1 array. This means that if the EEPROM1 is to be programmed in several steps, the one that will set the security bit should be done last.

FURTHER POSSIBILITIES

This application note has shown a method for initialising the EEPROM1 on the 68HC05B6 by using the RAM bootloader. It would of course be much simpler to incorporate a EEPROM1 bootloader in the ROM space of the user program, but often there is not

enough space. If enough space is available (117 bytes), then EE1BOOT could be incorporated in the application software, thus saving steps 2, 3 &4 in the procedure above.




Figure 2. Flow diagram of BINCONV

```
0001
0002
0003
0004
                            * %
                                   EE1BOOT - 68HC05B6 EEPROM1 Serial bootloader
                                                                                                    * *
0005
                            * %
0006
                            * %
                                   - This prog. is loaded into the RAM of the HC05B6 via the RAM
0007
                                   bootloader. The program will then start to execute. The format
8000
                            * %
                                   has been selected to be the same as that on the 805B6 so that
0009
                            * %
                                    the program E2B6 can be used to program the EEPROM1.
0010
                            *% Note: E2B6 sends a null character during initialisaton so this prog
0011
                            * %
                                    ignores the first character received on the SCI.
                                                                                                    8 *
0012
                            * %
                                                                                                    * *
0013
                            * %
                                                                                                    *
0014
                            * %
                                    Jeff Wright
                                                               Last Updated 10/5/90
                                                                                                    **
0015
                            * %
                                                                                                    . .
0016
0017
0018
0019
0020
                            0021
0022
0023
                                  I/O registers
0024
0025 0000
                            PORTA
                                          EQU
                                                 $00
                                                          port A.
0026 0001
                            PORTB
                                          EQU
                                                 S01
                                                          port B.
0027 0002
                            PORTC
                                          EQU
                                                 $02
                                                          port C.
0028 0003
                            PORTD
                                          EQU
                                                 $03
                                                          port D.
0029 0004
                            DDRA
                                          EQU
                                                 $04
                                                          port A DDR.
0030 0005
                            DDRB
                                          EQU
                                                 $05
                                                          port B DDR.
0031 0006
                            DDRC
                                          EQU
                                                 $06
                                                          port C DDR.
0032
0033 0007
                            EECONT
                                          EQU
                                                 507
0034 0002
                            E1ERA
                                          EOU
                                                 2
0035 0001
                            ELLAT
                                          EQU
                                                 1
0036 0000
                            E1PGM
                                          F.OU
                                                 ۵
0037
0038 000d
                            BAUD
                                          EQU
                                                 SOD
0039 000e
                            SCCR1
                                          FOU
                                                 SOF
0040 0004
                            MBIT
                                          EQU
                                                 4
0041 000f
                            SCCR2
                                          EQU
                                                 SOF
0042 0010
                            SCSR
                                          EQU
                                                 $10
0043 0005
                            RDRF
                                          EOU
                                                 5 -
0044 0011
                            SCDAT
                                          FOU
                                                 511
0045
0046
                                  TIMER registers
0047
0048 0012
                            TCR
                                          EQU
                                                 $12
                                                         Timer control register.
0049 0005
                            TOIE
                                          E.OU
                                                 5
                                                         Timer overflow interrupt enable.
0050 0006
                            OCIE
                                          FOU
                                                 6
                                                         Timer output compares interrupt enable.
0051 0007
                            TOTE
                                          FOU
                                                         Timer input captures interrupt enable.
```

0052

98

```
$13
0053 0013
                            TCD
                                          EOU
                                                         Timer status register.
0054 0003
                            OCE 2
                                          EOU
                                                              Timer output compare 2 flag.
                                                 3
0055 0004
                            ICF2
                                          EOU
                                                 4
                                                               Timer input capture 2 flag.
0056 0005
                                          FOII
                            TOF
                                                 5
                                                               Timer overflow flag.
0057 0006
                            OCF1
                                          EOU
                                                               Timer output compare 1 flag.
                                                 6
0058 0007
                            TCF1
                                                               Timer input capture 1 flag.
                                          F.OU
                                                 7
0059
0060 0016
                            TOC1HI
                                          F.OU
                                                 $16
                                                         Timer output compare register 1 (16-bit).
0061 0017
                            TOC1 LO
                                          FOU
                                                 517
0062 0018
                            TIMHI
                                          F.OU
                                                 S18
                                                         Timer free running counter (16-bit).
0063 0019
                            TIMIO
                                          FOU
                                                 519
0064
0065
                            **** MISC DEFINITIONS ---
0066
0067 00c6
                                          EOU
                            LDAEXT
                                                 SC6
                                                               OP-Code for LDA extended.
0068 0014
                            MS10
                                          EQU
                                                 S14
                                                               10mS delay constant.
0069
0070
0071
0072
0073
0074
                                   START OF CODE
0075
0076
                         ************
0077
                                          ORG
                                                 $51
0078 0051
0080 0051 a6 00
                            RESET
                                          LDA
                                                 #S00
0081 0053 b7 04
                                                 DDRA
                                          STA
                                                               All Ports inputs.
0082 0055 b7 05
                                          STA
                                                 DDRB
0083 0057 b7 06
                                                 DDRC
                                          STA
0084
0085 0059 19 0e
                            SCIINT
                                                 MBIT, SCCR1
                                                               Initialise SCI - 8 data bits.
                                          BCLR
0086 005b a6 c0
                                                 #$C0
                                          LDA
0087 005d b7 0d
                                                 BAUD
                                                              9600 baud at 4MHz.
                                          STA
0088 005f a6 0c
                                                 #$0C
                                                              Enable transmit and receive.
                                          LDA
0089 0061 b7 0f
                                          STA
                                                 SCCR2
0090 0063 b7 10
                                                 SCSR
                                                              Clear pending flags.
                                          STA
0091 0065 a6 c6
                                          LDA
                                                 #LDAEXT
                                                              Init extended addressing subroutine to LDA.
0092 0067 c7 00 8f
                                          STA
                                                 OPCDE
0093 006a ad 1d
                                          BSR
                                                 SCREAD
                                                               Wait here and ignore 1st char (E2B6 init).
0094
0095 006c ad 21
                            LOOP
                                          BSR
                                                 EXTSUB
                                                               Load Acc with data from last programmed addr
0096 006e b7 11
                                          STA
                                                 SCDAT
                                                               Send it back for host to verify.
0097 0070 ad 17
                                          BSR
                                                 SCREAD
                                                               Get high address
0098 0072 c7 00 90
                                          STA
                                                 ADDHI
                                                               - and store it.
0099 0075 ad 12
                                          BSR
                                                 SCREAD
                                                               Get low address
0100 0077 c7 00 91
                                                 ADDLO
                                                               - and store it.
                                          STA
0101 007a ad 0d
                                          BSR
                                                 SCREAD
                                                               Get the data to be programmed
0102 007c c7 00 93
                                          STA
                                                 DATA
                                                               Store it temporarily.
0103 007f 3c 8f
                                          INC
                                                 OPCDE
                                                               Change the ext addr subroutine to STA aaaa.
0104 0081 ad 11
                                          BSR
                                                 ERASEE
                                                               Erase the selected address for 10ms.
0105 0083 ad 27
                                          BSR
                                                 PROGEE
                                                               Now prog the data for 10mS.
0106 0085 3a 8f
                                          DEC
                                                 OPCDE
                                                               Restote ext addr subroutine to LDA aaaa.
0107 0087 20 e3
                                          BRA
                                                 LOOP
0108
```

0110 089 0b 10 fd	0109	***********	***** SUBROUTINE	TO SERVICE SCI
DIA2 008c b6 11 DA3 SCDAT SCDA	0110			
NOTE	0111 0089 0b 10 fd	SCREAD BRCLE	R RDRF, SCSR, *	
0114 0115 0116 0116 0117 0118 008f	0112 008c b6 11	LDA	SCDAT	
O115	0113 008e 81	RTS		
O116	0114			
0117 0118 008f	0115			
O118 008f	0116	******** EXTEN	DED ADDRESSING SUB	ROUTINE TO ACCESS FULL MEMORY MAP *********
Delia	0117			
O120 0090 00	0118 008f	EXTSUB EQU	*	
O121 0091 00	0119 008f 00	OPCDE FCB	0	
O122 0092 81	0120 0090 00	ADDHI FCB	0	
DATA FCB DATA DA	0121 0091 00	ADDLO FCB	0	
DATA FCB 0 Reserved Byte for data during erasing. 125 126 126 127 128 129	0122 0092 81	RTS		
0125 0126 0127 0128 0094 12 07	0123			
O126	0124 0093 00	DATA FCB	0	Reserved Byte for data during erasing.
0127 0128 0094 12 07	0125			
D128 0094 12 07	0126	******	****** EE1 ERASI	NG SUBROUTINE ******************
D129 0096 14 07	0127			
D130 0098 ad f5	0128 0094 12 07	ERASEE BSET	Ellat, EECONT	
DA	0129 0096 14 07	BSET	E1ERA, EECONT	
DELI BSET EIPGM, EECONT	0130 0098 ad f5	BSR	EXTSUB	
0133 009e b7 19	0131 009a a6 14	LDA	#MS10	
0134 00a0 b7 16	0132 009c 10 07	DE1.1 BSET	E1PGM, EECONT	
STA	0133 009e b7 19	STA	TIMLO	Set up timer for a 10ms count
0136 00a4 b7 17 STA TOCILO 0137 00a6 0d 13 fd BRCLR OCF1,TSR,* Wait here for end of erase time 0138 00a9 3f 07 CLR EECONT - erase finsished. 0139 00ab 81 RTS 0140 0141 EE1 PROGRAMMING SUBROUTINE ************************************	0134 00a0 b7 16	STA	TOC1HI	
0137 00a6 0d 13 fd	0135 00a2 b7 13	STA	TSR	 using output compare 1 function.
0138 00a9 3f 07 CLR EECONT - erase finsished. 0139 00ab 81 RTS 0140 0141 EE1 PROGRAMMING SUBROUTINE **** 0142 0143 00ac 12 07 PROGEE BSET EILAT, EECONT 0144 00ae b6 93 LDA DATA 0145 00b0 ad dd BSR EXTSUB 0146 00b2 4c INCA	0136 00a4 b7 17	STA	TOC1 LO	
0139 00ab 81 RTS 0140 0141 EE1 PROGRAMMING SUBROUTINE 0142 0143 00ac 12 07 PROGEE BSET E1LAT, EECONT 0144 00ae b6 93 0145 00b0 ad dd BSR EXTSUB 0146 00b2 4c INCA	0137 00a6 0d 13 fd	BRCLE	C OCF1, TSR, *	Wait here for end of erase time
0140 0141 EE1 PROGRAMMING SUBROUTINE *** 0142 0143 00ac 12 07 PROGEE BSET EILAT, EECONT 0144 00ae b6 93 LDA DATA 0145 00b0 ad dd BSR EXTSUB 0146 00b2 4c INCA	0138 00a9 3f 07	CLR	EECONT	- erase finsished.
0141 EE1 PROGRAMMING SUBROUTINE *** 0142 0143 00ac 12 07 PROGEE BSET EILAT, EECONT 0144 00ae b6 93 LDA DATA 0145 00b0 ad dd BSR EXTSUB 0146 00b2 4c INCA	0139 00ab 81	RTS		
0142 0143 00ac 12 07 PROGEE BSET EILAT, EECONT 0144 00ae b6 93 LDA DATA 0145 00b0 ad dd BSR EXTSUB 0146 00b2 4c INCA	0140			
0143 00ac 12 07 PROGEE BSET E1LAT, EECONT 0144 00ae b6 93 LDA DATA 0145 00b0 ad dd BSR EXTSUB 0146 00b2 4c INCA	0141	***********	** EE1 PROGRAMMING	SUBROUTINE ******************
0144 00ae b6 93 LDA DATA 0145 00b0 ad dd BSR EXTSUB 0146 00b2 4c INCA	0142			
0145 00b0 ad dd BSR EXTSUB	0143 00ac 12 07	PROGEE BSET	Ellat, EECONT	
0146 00b2 4c INCA	0144 00ae b6 93	LDA	DATA	
	0145 00b0 ad dd	BSR	EXTSUB	
	0146 00b2 4c	INCA		,
0147 00b3 27 0f BEQ SKIP Skip programming if data = \$FF	0147 00b3 27 Of	BEQ	SKIP	Skip programming if data = \$FF
0148 00b5 a6 14 LDA #MS10	0148 00b5 a6 14	LDA	#MS10	
0149 00b7 10 07 DEL BSET ELPGM, EECONT	0149 0067 10 07	DEL BSET	Elpgm, EECONT	
0150 00b9 b7 19 STA TIMLO Set-up timer for 10mS count	0150 00b9 b7 19	STA	TIMLO	Set-up timer for 10mS count
0151 00bb b7 16 STA TOC1HI	0151 00bb b7 16	STA	TOC1HI	
0152 00bd b7 13 STA TSR - using output compare 1 function.	0152 00bd b7 13	STA	TSR	- using output compare 1 function.
0153 00bf b7 17 STA TOCILO	0153 00bf b7 17	STA	TOC1LO	
0154 00cl 0d 13 fd BRCLR OCF1,TSR,* Wait here for programming to finish.	0154 00cl 0d 13 fd	BRCLE	OCF1, TSR, *	Wait here for programming to finish.
0155 00c4 3f 07 SKIP CLR EECONT	0155 00c4 3f 07	SKIP CLR	EECONT	
0156 00c6 81 RTS	0156 00c6 81	RTS		

```
program BINCONV; { Program to convert Motorola S-record files to
            binary format. Optional inclusion of a count byte for
            HC05B6 RAM bootloader etc}
            { Programmer - Jeff Wright, MCU applications
                          Motorola
                          East Kilbride}
                         Last Updated 10/5/90}
SrecFile : text;
 BinFile : file;
  Tempf : file;
  srec : string[100];
 Transfer: array[1..20000] of char;
 numread, numwritten : word;
  answer : char:
 fnamei : string[15];
 fnameo : string[15];
 bytout : char;
 countbyt : integer;
 datcnt : integer;
 datval : integer;
 point : integer;
  cnt1 : integer;
  cnt2 : integer;
  quit : boolean;
  Count : boolean;
 Procedure Calc_hex(chr1,chr2:integer);
 {Combines 2 characters into a single byte value i.e A5->165, error
 signaled if non hex character detected}
  Begin
  Case chrl of
  48..57 : chr1 := chr1 - 48;
  65..70 : chr1 := chr1 - 55; { Is this a valid hex character?}
  else
        writeln ('invalid data - conversion aborted');
         quit := true
     end
  end;
  Case chr2 of
  48..57 : chr2 := chr2 - 48;
  65..70 : chr2 := chr2 - 55;
  else
     begin
        writeln ('invalid data - conversion aborted');
         quit := true
     end
```

```
end:
  datval := chr1*16 + chr2;
                                 {Convert to single byte}
  end;
  Procedure Binwrite (length, dpoint : integer);
{Converts an S-record line to hex and stores it in a temporary file}
  begin
  length := length-3;
                           (Allow for address and checksum bytes)
  countbyt := countbyt+length; {Update running byte total}
  length := length*2;
                            {Twice as many characters as bytes}
  while length > 0 do
  begin
       cnt1 := Ord(srec[dpoint]);
                                    {Get the next two characters}
       cnt2 := Ord(srec[dpoint+1]);
       dpoint := dpoint+2;
                                      (Update pointer and length)
       length := length-2;
                               {Convert two characters into single byte}
       Calc hex(cnt1,cnt2);
       bytout := Chr(datval); {- now convert that single byte into a }
       blockwrite (tempf,bytout,1) {character and save it in temporary file}
   end
   end:
{***************** MAIN PROGRAM STARTS BELOW ****************************
begin
    writeln ('S-record to Binary conversion utility');
    writeln;
    writeln;
    write('Input S-record file name? -> ');
    readln(fnamei);
    assign (SrecFile, fnamei);
    write(' Binary output file name? -> ');
    readln(fnameo);
    assign(BinFile, fnameo);
    assign(tempf, 'temp.tmp');
    quit := false;
    countbyt := 1;
    Reset(SrecFile);
                             {open the two }
                           { -selected files}
    Rewrite (BinFile, 1);
    Rewrite(tempf, 1);
                          { + a temporary file}
```

```
while not Eof(SrecFile) and not quit do
     begin
          readln(SrecFile, srec);
                                     {read S-rec into char string srec}
          writeln(srec);
          If srec[1]='S'then
                                     {If string does not start with S then quit}
             begin
                  CASE srec[2] of
                  `1':
                                     {If not S1 record then loop back}
                      begin
                                                    {get the 2 record length}
                           cnt1 := Ord(srec[3]);
                           cnt2 := Ord(srec[4]);
                                                     {characters}
                           calc_hex(cnt1,cnt2); (func to produce hex in
                                                   datcnt from cnt1 & 2}
                           datcnt := datval;
                           point := 9;
                                                    {point to first data character}
                           binwrite(datcnt,point) { convert the data in this s-rec
                                             line to binary and store in temp file}
                      end;
                 '0' : writeln ('Conversion started');
                 '9' : writeln ('last S-record done');
                 else
                     begin
                             {If not SO, SlorS9 record then abort}
                           quit := true;
                           writeln ('Non standard S-record detected - Conversion aborted')
                     end
                 end
              end
              else
                  begin
                              {If 1st char not an S then abort}
                       quit := true;
                       writeln ('Non standard S-record detected - Conversion aborted')
                  end
     end;
     If quit = false then
{If no errors then copy the temporary file to the output file and add in
 a count byte if required}
     begin
          Reset (tempf, 1);
          writeln;
          write ('Do you want a count byte added to start of output file? -> ');
          readln (answer);
          If upcase (answer) = 'Y' then
             Begin
                  writeln ('Total size including count byte = ',countbyt);
                  bytout := chr(countbyt);
                  blockwrite (binfile, bytout, 1)
             end:
           repeat
                 blockread (tempf, transfer, sizeof (transfer), numread);
                 blockwrite (binfile, transfer, numread, numwritten);
           until (numread=0) or (numwritten <> numread)
     end;
     close(tempf);
                      {Finished with temporary file so erase it}
     erase(tempf);
     close(SrecFile);
     close'(BinFile)
                      {Close files before quiting}
end.
```

AN436

Error Detection and Correction Routines for M68HC05 devices containing EEPROM

By Ken Terry MCU Applications Group Motorola Ltd East Kilbride

INTRODUCTION

An increasing number of applications involving MC68HC05 MCUs require large amounts of critical data to be stored in EEPROM memory. This application note describes software routines, generated for the HC05, which allow stored data to be encoded so that single bit errors existing in retrieved data may be corrected and two bit errors detected. The routines use a simple Linear Block Code for the encoding of stored data.

SINGLE BIT ERROR CORRECTION

All methods of error detection/correction involve the use of extra check bits added to the data bits to produce some form of codeword. To allow the detection of a single bit error in a specific codeword it is necessary that each word differs from any other word by at least two digits. A one bit error will then produce an invalid word. The number of digits by which two words, of the same length, differ is defined as the Hamming Distance. For the correction of up to t errors a minimum Hamming Distance of 2t + 1 is required between each codeword. Single bit error correction and double bit error detection requires a minimum distance of 3. The problem is to decide what an original codeword was if an invalid codeword has been detected. One means of doing this is to use a Linear Block Code, as described below, Linear Block Codes for the correction of single bit errors are referred to as Hamming Codes. The following describes a systematic method for single bit error correction.

A codeword consists of k data digits to which are added r check digits to produce an n digit codeword (n = k + r). The r data digits are redundant, in that they carry no additional data, and the code efficiency is defined as k/n. This is an indication of the amount of information transferred, relative to the total number of bits.

For a linear block code the general codeword can be written in the form:

$$a_1a_2a_3.....a_kc_1c_2....c_r$$

where a_1 to a_k are the k data digits and c_1 to c_r are the r check digits.

The check digits are chosen to satisfy the r linear equations:

$$\begin{split} 0 &= h_{11} a_1 \oplus h_{12} a_2 \oplus \dots \oplus h_{1k} a_k \oplus c_1 \\ 0 &= h_{21} a_1 \oplus h_{22} a_2 \oplus \dots \oplus h_{2k} a_k \oplus c_2 \\ &\cdot \\ \cdot \\ \end{split}$$

$$0 = h_{r1}a_1 \oplus h_{r2}a_2 \oplus \dots \oplus h_{rk}a_k \oplus c_r$$

Each element in the above equations is either a one or a zero and all addition is modulo 2.

These equations can be more conveniently expressed in terms of the matrix equation:

$$[H][T] = 0$$

where [T] is an $n \times 1$ column vector representing the stored codeword:

$$|T| = \begin{vmatrix} a_1 \\ a_2 \\ a_3 \\ \vdots \\ a_k \\ c_1 \\ c_2 \\ \vdots \\ c_r \end{vmatrix}$$

and [H] is an $r \times n$ matrix, referred to as the parity check matrix.

[H] =
$$\begin{bmatrix} h_{11}h_{12} & \dots & h_{1k} & 1 & 0 & \dots & 0 \\ h_{21}h_{22} & \dots & \dots & h_{2k} & 0 & 1 & \dots & 0 \\ \vdots & \vdots \\ h_{r1}h_{r2} & \dots & \dots & h_{rk} & 0 & 0 & \dots & \dots & 1 \end{bmatrix}$$

A second column vector [R], with same dimensions as [T], is used to represent the retrieved codeword. This may or may not be equal to the original stored codeword [T], depending on whether or not an error exists. If [H] [R] = 0, then [R] is most likely to be the original stored codeword. If [H] [R] gives a non zero value then at least one error has occurred. If an $n \times 1$ error matrix [E] is introduced, then the retrieved codeword [R] can be written as:

$$[R] = [T] + [E]$$

If [E] consists totally of zeros then no error has occurred. For any error that does occur in [R], [E] will contain a '1' in the corresponding position. The problem is then to determine where in [E] the non zero elements are, once the codeword [R] has been retrieved. A matrix [S], referred to as the syndrome, is defined such that:

$$[S] = [H] [R]$$

This can be expanded to

$$[S] = [H][T] + [H][E]$$

giving

$$[S] = [H][E]$$

[S] is an rx1 column matrix and can consists of any one of 2^r sequences. [E] is an nx1 matrix and can consist of any one of 2^n sequences. As n>r there is no unique solution to the above equation. However, in this case it is assumed that only one error has occurred and therefore [E] contains only one non zero element. Multiplying [E] by [H] yields a syndrome which will be equal to one column within [H]. The position of this column will indicate where the non zero element exists in [E] and hence the position of the single bit error in [R]. In the case of two or more non-zero elements in [E] error correction is not possible.

HAMMING BOUND AND CODE EFFICIENCY

The Hamming Bound is defined as: $2^r \ge k + r + 1$

where k is the number of data bits and r is the number of check bits.

This must be satisfied for single bit error correction. To allow double bit error detection a further check bit must be added. Table 1 shows the number of check bits required, along with the corresponding code rate, for single bit error correction and double bit error detection in different numbers of data bits.

It can be seen from the table that, in general, the greater the number of data bits the greater the code efficiency. However as the size of the codeword increases the calculations involved in detecting an error become increasingly more cumbersome. It can also be seen that for both 8 and 11 data bits, the number of check bits required is 5. By using 11 data bits and 5 check bits the Hamming bound can be satisfied exactly. There is no exact solution when 8 data bits are used. However, this is a more convenient data size for an 8-bit MCU and is therefore used in this application, despite the lower code efficiency.

No. of Data Bits (k)	No. of Check Bits	Code Efficiency
4	4	50%
8	5	61.5%
11	5	68.7%
26	6	83.9%

Table 1. Check Bit Requirements and Code Efficiency for Single Error Correction

CODEWORD GENERATION AND STORAGE

For one byte of data, 4 check bits are required for single bit error correction. The parity check matrix will consist of 12 columns of 4 bits and can be simply generated by taking the binary values \$1 to \$C (represented as binary column vectors) to generate 12 columns as shown. The check bits, c1 to c4, are assigned to the columns containing a single non zero entry and the data bits, b7 to b0, are assigned to the remaining columns. The order of assignment is completely arbitrary.

The following equations can then be derived from the parity check matrix and used to calculate c1 to c4.

 $c1 = b7 \oplus b6 \oplus b4 \oplus b3 \oplus b1$

 $c2 = b7 \oplus b5 \oplus b4 \oplus b2 \oplus b1$

 $c3 = b6 \oplus b5 \oplus b4 \oplus b0$

 $c4 = b3 \oplus b2 \oplus b1 \oplus b0$

At no time is the application software required to carry out any matrix multiplication. This is done implicitly by the use of the above equations. A fifth check digit, c5, is used to detect the occurence of a double bit error and is a simple parity check (even parity) for the 12 bit codeword formed by concatenating b7–b0 and c1–c4.

Figure 1 shows the data organisation in memory. The data bytes (b0–b7) and the corresponding check bits (c1–c5) are stored separately in adjoining blocks of EEPROM. This allows executable code to be stored in the EEPROM and protected using error checking. The data EEPROM block is 256 bytes long. It is immediately followed by the check EEPROM block. The minimum size possible for the check EEPROM is 160 bytes (256 x 5 bits). In order that all check bits can be accommodated within this, software routines are required for the 'packing' and 'unpacking' of check bits.




Figure 1. Data Organisation in Memory

DATA RETRIEVAL AND CORRECTION

To allow a retrieved codeword to be checked it is necessary to generate the syndrome [S]. To do this the retrieved data byte is used to generate a new set of check bits, c1/-c4/, using the same set of equations as above. The syndrome is then generated by exclusive ORing c1/ to c4/ with c1 to c4. An non zero result will indicate the presence of an error. The parity check c5/ is calculated from the retrieved data and check bits and compared with c5. If they are the same, and the syndrome indicates the presence of an error, then it is assumed that a double error has occurred and can therefore not be corrected. If the error is correctable then the syndrome can be compared with values corresponding to the columns of [H] (in this case, a simple lookup table in ROM) to determine the error position.

SOFTWARE

An assembled listing of the software is included at the end of this application note.

The software has been written to run on the MC68HC05SC21 but can be easily modified to run on any HC05 MCU with EEPROM. It comprises 2 main routines. The first routine is CHECKPROG and this generates the codeword from the data and programs the data and the appropriate check bits into EEPROM.

The second routine, GETCHECK, retrieves the data and check bits from the EEPROM, calculates the syndrome and, if any error is detected, returns with the error position indicated in the accumulator. The detection of a double bit error by GETCHECK is indicated by the carry bit being set on return from the routine. The data and check EEPROM blocks can be placed anywhere within the device EEPROM memory, the start address of the data EEPROM being determined by an address held in RAM registers EPSTHI and EPSTLO.

Four further subroutines are called by the the main routines. PAKCHK and UNPAKCHK are used for the packing and unpacking of the check bits in the check EEPROM block. CHECKBIT is used to calculate the check bits c1 to c4 and c1/ to c4/. CALC5 calculates the parity checks c5 and c5/.

The total ROM requirement for the routines is 301 bytes with a further 56 bytes required for the EEPROM write/erase routines. Execution time for the routine GETCHECK is approximately 0.6 ms (with 2 MHz internal bus frequency). The execution time for CHECKPROG is dependant on the EEPROM programming time. The time required for the calculation and packing of the check bits amounts to approximately 0.6 ms.

REFERENCES

Carlson, 'Communication Systems', McGraw Hill.

```
0001
0002
                         *********************
0003
                                 MC68HC05SC21 - EEPROM ERROR CHECK CODING ROUTINES
0004
0005
                                 This software was developed by Motorola Ltd. for demonstration
0007
                                 purposes only. Motorola does not assume liability arising out of
0008
                                 the application or use of this software and does not guarantee
0009
                                 its functionality.
0010
                                 Original software copyright Motorola - all rights reserved.
0011
0012
0013
                                 16/10/90
0014
0015
0016
                                 These routines use a modified (12,8) Hamming code to provide
0017
                                 single bit error correction and double bit error detection for
0018
                                 data stored in EEPROM. The data is segemented into blocks of 256
0019
                                 bytes. Each 256 block of 'data' EEPROM is immediately followed
0020
                                 by 160 bytes of 'check' EEPROM which contains the parity check
0021
                                 bits.
0022
                               ****************
0023
                                  BYTE EQUATES
                         ********************
0024
0025
                                      $04
0026 0004
                         DDRA
                                  EQU
                                      $00
0027 0000
                         PORTA
                                 EOU
0028 0001
                         PORTB
                                        $01
                                                         PORTB
                                  EOU
0029 0005
                                                        PORT B DATA DIRECTION REGISTER
                         DDRR
                                  EOU
                                       $05
0030 0008
                         MISC
                                  EQU
                                      $08
                                                MISC register
0031 0009
                                  EQU
                                      $09
                                                 Program Control Register
0032
0033
                                 USER EQUATES
                         ********************
0034
0035
0036 0080
                         ADSTA
                                EQU
                                        $80
                                                   Start add. of RAM subroutine area for STA inst.
0037
                                                   or LDA inst.
0038 0081
                         EPRADH
                                  EQU
                                        $81
                                                   Adr. EEPROM high for EEPROM write routine
0039 0082
                         EPRADL
                                                   Adr. EEPROM low for EERPOM write routine
                                       $82
                                 EOU
0040 0090
                         SAVA
                                  EQU
                                      $90
                                                   General purpose RAM reg. to store acc.
0041 0091
                         SAVX
                                  EOU
                                      $91
                                                   General purpose RAM reg. to store x-reg.
0042
0043 0092
                         DATA
                                  EQU
                                        $92
                                                   Data reg. contains data word to be encoded
0044 0093
                         INDEX
                                  EOU
                                       $93
0045 0094
                                                   Holds check bits c1 to c5 for byte in DATA
                         CHECK0
                                  EQU
                                        $94
0046 0095
                         CHECK 1
                                  EQU
                                        $95
                                                   Used to generate check bits
0047 0096
                         CHECK3
                                        596
                                  EOU
0048 0097
                         CHECK 4
                                        $97
                                  EOU
0049 0098
                                        $98
                         REM
                                  EOU
0050 0099
                         EPSTHI
                                  EQU
                                        599
0051 009a
                         EPSTLO
                                  EQU
                                        $9A
0052 009b
                         SYNDROME EQU
                                       $ 9 B
0053
0054 1100
                         ERRCOR
                                  EQU
                                      $1100
                         ********************
0056
0057
                                  BIT EQUATES
                         ****************
0058
0059
0060
                                  PORT A SERIAL I/O PORT
0061 0000
                         SERIO
                                      0
                                                   Serial i/o port - port A bit 0
0062
0063
                                  MISC Register
0064 0007
                         ROMPG
                                  EOU
                                      7
0065 0006
                         INTFF
                                  EQU
0066 0004
                         DCTST
                                  EQU
0067
```

```
0060
                                        Program Control Register
0069 0007
                              WE
                                        EQU
0070 0002
                              VPON
                                        EOU
                                                2
0071 0001
                              PGE
                                        EOU
                                                1
0072 0000
                              PLE
                                        EOU
                                                ٥
0073
0074
0075
0076
0077
0078 1100
                                        ORG
                                                  ERRCOR
0079
0080
0081
0082
                                        CHKPROG - This routine programs a byte of data held in acc. into a
0083
                                        block of data EEPROM. Data EEPROM is 256 bytes long and starts from
0084
                                        an address held in EPSTHI and EPSTLO. Location of data byte within
0085
                                        data EEPROM is determined by X-reg value. Check bits C1 to C4 are
                                        calculated for the data byte, using a (12,8) block code, to allow
0086
0087
                                        the correction of a single bit error by the routine GETCHECK. A
                                        further simple parity check bit, C5, is generated to allow the
0088
0089
                                        detection of double bit errors. The check bits are programmed as a
0090
                                        5 bit block into the check EEPROM, which is 160 byte long and starts
0091
                                        from location EPSTHI, EPSTLO + $100.
0092
0093
                                        Enter with data to be programmed in acc., start add. of data EEPROM
0094
                                        in EPSTHI and EPSTLO and index value for data address in X-reg.
0095
0096
                                        Returns with X-reg, value saved.
0097
nnaa
0099 1100 b7 92
                              CHKPROG
                                        STA
                                                  DATA
                                                                 Store data byte
0100 1102 bf 93
                                        STX
                                                  INDEX
                                                                 Save data address index value
0101
0102 1104 b6 99
                                        LDA
                                                  EPSTHI
                                                                 Set up address offset for EPRWRT
                                                                 - (EEPROM write routine)
0103 1106 b7 81
                                        STA
                                                  EPRADH
0104 1108 b6 9a
                                        LDA
                                                  EPSTLO
0105 110a b7 82
                                        STA
                                                  EPRADI.
0106 110c b6 92
                                        LDA
                                                  DATA
                                                                 Restore data byte into acc.
0107
0108 110e cd 12 33
                                                                 Store data byte in EEPROM at address
                                        JSR
                                                  EPRWRT
0109
                                                                 specified by EPSTHI, EPSTLO + x req.
0110
0111 1111 cd 11 c1
                                        JSR
                                                  CHECKBIT
                                                                 Calculate check bits C1 to C4.
0112
                                                                 Returns C1 to C4 in CHECKO (bits 0 - 3)
0113
0114 1114 cd 11 e4
                                        JSR
                                                  CALC5
                                                                 Calculate C5 and return with C5 in CHECKO(4)
0115
0116 1117 cd 12 09
                                        JSR
                                                  PAKCHK
                                                                 Calculate offset reg'd to give byte location
0117
                                                                 for C1 to C5 and store in X-reg. and rotate
0118
                                                                 CHECKO and CHECK1 so that C1 to C5 will be
0119
                                                                 programmed into appropriate part of check
0120
                                                                 EEPROM
0121
0122 111a 3c 81
                                        TNC
                                                 EPRADH
                                                                 Increment start add. of data EEPROM by $100
0123
                                                                 to get start add. of check EEPROM
0124
0125 111c b6 94
                                        T.DA
                                                 CHECKO
0126 111e cd 12 33
                                        JSR
                                                  EPRWRT
                                                                 Program CHECKO into Check EEPROM
0127 1121 b6 95
                                        LDA
                                                 CHECK 1
0128 1123 5c -
                                        INCX
                                                                 INC X-reg. to get add. for CHECK1
0129 1124 cd 12 33
                                        JSR
                                                  EPRWRT
                                                                 Program CHECK1 into EEPROM
0130
0131 1127 be 93
                                        LDX
                                                  INDEX
                                                                 Restore X-req. value
0132 1129 81
                                        RTS
0133
0134
0135
```

```
0136
                                        GETCHECK - Retrieves a data byte from location EPSTHI, EPSTLO + x
                                        along with corresponding check bits C1 to C5. The data, and C1 to C4,
0137
0138
                                        are used to calculate the SYNDROME value which is used to indicate
0139
                                        the position of a single bit error. The SYNDROME value is generated
0140
                                        by calculating new check bit values C1' to C4' from the retrieved
0141
                                        data and adding these (modulo 2) to the original check bit values
                                        retrieved from the Check EEPROM. C5 and C5' are simple parity check
0142
0143
                                        bits used to indicate the occurance of a 2 bit error.
0144
0145
                                        Enter with start address of data block in EPSTHI and EPSTLO and index
0146
                                        value for data byte in X-reg.
0147
0148
                                        Returns with the uncorrected data byte in RAM location DATA. Error
0149
                                        status is indicated by the following:
0150
0151
                                        No errors - carry = 0, acc. = 0.
0152
0153
                                        Single bit error in data byte - carry = 0, acc. has one bit set to
0154
                                        indicate the position of the error in the data byte.
0155
0156
                                        Single bit error in check bits - carry = 0, acc has upper nybble = $F
0157
                                        and one bit set in lower nybble to indicate check bit error position.
0158
                                        (b0 indicates error in C1, b3 indicates error in C4).
0159
0160
                                        Double bit error - carry = 1.
0161
0162
                                        X-reg. contents are saved.
0163
0164
0165 112a
                              GETCHECK EOU
0166
0167 112a bf 93
                                        STX
                                                  INDEX
                                                                 Store data address offset
0168
0169 112c b6 99
                                        LDA
                                                  EPSTHI
                                                                 Set up address offset for GETBYTE
0170 112e b7 81
                                        STA
                                                  FPRANH
0171 1130 b6 9a
                                        T.DA
                                                  EPSTLO
0172 1132 ъ7 82
                                        STA
                                                  EPRADL
0173
0174 1134 cd 11 71
                                        JSR
                                                  GETBYTE
                                                                 Get data byte from loc'n EPSTHI, EPSTLO + X
0175 1137 b7 92
                                        STA
                                                  DATA
                                                                 Store retrieved data byte
0176
0177 1139 cd 11 88
                                        JSR
                                                  UNPAKCHK
                                                                  let check bits and return with C1 to C5
0178
                                                                 in CHECK3 (0 to 4)
0179 113c b7 96
                                        STA
                                                  CHECK3
0180
0181 113e cd 11 cl
                                        JSR
                                                  CHECKBIT
                                                                 Calculate new check bits (C1' to C4') from
0182
                                                                 retrieved data byte and return with them in 1
0183
                                                                 CHECK0 (0:3)
0184
0185 1141 b6 94
                                                  CHECK0
                                        T.DA
0186 1143 b7 97
                                        STA
                                                  CHECK 4
                                                                 Store C1' to C4'
0187
0188
0189 1145 b6 96
                                        LDA
                                                  CHECK3
0190 1147 b7 94
                                                  CHECK 0
                                        STA
0191
0192
0193
0194 1149 cd 11 e4
                                        JSR
                                                  CALC5
                                                                 Calculate new parity check bit C5' from
0195
                                                                 retrieved data and check bits (C1 to C4)
0196
                                                                 and return with C1 to C4 in CHECKO(0 to 3)
                                                                 and C5' in CHECKO (bit 4)
0197
0198
0199 114c b6 96
                                        LDA
                                                 CHECK3
                                                                 Load C1 to C5
0200 114e b8 97
                                                 CHECK 4
                                        EOR
                                                                 Generate Syndrome
                                                                 Mask out C5 from syndrome
0201 1150 a4 Of
                                        AND
                                                  #$0F
0202 1152 27 15
                                        BEO
                                                                 If syndrome = 0 then no error
                                                  NOERR
0203 1154 b7 9b
                                        STA
                                                 SYNDROME
                                                                 Store syndrome
```

```
0204
0205
0206 1156 b6 94
                                                                Load C1 to C4 and C5' into acc.
                                       LDA
                                                CHECK0
0207 1158 a4 10
                                       AND
                                                 #$10
                                                                Mask out C1 to C4 - leave C5'
0208 115a 26 05
                                       BNE
                                                CORR1
                                                                Branch if C5' = 1
0209 115c 09 96 0e
                                       BRCLR
                                                 4, CHECK3, DOUBLERR If C5 = C5' = 0 then 2 bit error exists
0210 115f 20 03
                                                                If C5 = 1 and C5' then correctable
                                       BRA
                                                FNDERR
0211
                                                                1 bit error exists
0212 1161 08 96 09
                             CORR1
                                                 4, CHECK3, DOUBLERR If C5 = C5' = 1 then 2 bit error exists
                                       BRSET
                                                                If C5 = 0 and C5' = 1 then correctable
0213
0214
                                                                1 bit error exists
0215
0216
0217 1164 be 9b
                             FNDERR
                                       T.DX
                                                 SYNDROME
0218 1166 d6 11 7b
                                       LDA
                                                 BITPNT-1,X
                                                                Set bit in acc. to indicate pos. of error
0219 1169 98
                             NOERR
                                       CLC
                                                                Clear carry to indicate that double bit
                                                                error did not occur
0221 116a be 93
                                       LDX
                                                 INDEX
                                                                Restore X-reg. value
0222 116c 81
                                       RTS
0223
0224 116d 99
                             DOUBLERR
                                       SEC
                                                                Set carry to indicate double error
0225
                                                                occurred
0226 116e be 93
                                       LDX
                                                 INDEX
                                                                Restore X-reg. value
0227 1170 81
                                       RTS
0228
0229
0230 1171
                             GETBYTE
                                       EQU
                                                                RAM Subroutine to load acc. with byte held
0231
                                                                in EPRADH, EPRADL + x
0232 1171 a6 d6
                                                 #$D6
                                                                Indexed 2 byte offset LDA inst.
                                       LDA
0233 1173 b7 80
                                                 ADSTA
                                        STA
0234 1175 a6 81
                                                 #$81
                                                                RTS inst.
                                       LDA
0235 1177 b7 83
                                       STA
                                                 ADSTA+3
0236 1179 bd 80
                                       JSR
                                                 ADSTA
0237 117b 81
                                       RTS
0238
0239 117c f1
                                                               Error in C1
                             BITPNT
                                                SF1
                                       FCB
0240 117d f2
                                       FCB
                                                $F2
                                                                Error in C2
0241 117e 80
                                       FCB
                                                 $80
                                                                Error in b7
0242 117f f4
                                       FCB
                                                SF4
                                                                Error in C3
0243 1180 40
                                       FCB
                                                 $40
                                                                Error in b6
0244 1181 20
                                                                Error in b5
                                       FCB
                                                $20
0245 1182 10
                                       FCB
                                                $10
                                                               Error in b4
0246 1183 f8
                                       FCB
                                                $F8
                                                                Error in C4
0247 1184 08
                                       FCB
                                                $08
                                                               Error in b3
0248 1185 04
                                                 $04
                                       FCB
                                                                Error in b2
0249 1186 02
                                       FCB
                                                $02
                                                                Error in bl
0250 1187 01
                                       FCB
                                                $01
                                                                Error in b0
0251
0252
0253
0254
                                       *******************
                                       UNPAKCHK - Calculates the address of the the 1st byte location
0255
0256
                                       for the check data C1 to C5, for the data byte held in location
0257
                                       EPSTHI, EPSTLO + INDEX, and then fetches the two bytes containing C1
0258
                                       to C5 and stores them in CHECK1 and CHECK0. These locations are then
0259
                                       rotated left until C1 is located in the lsb position of CHECKO.
0260
0261
                                       Enter with start address of DATA EEPROM in EPSTHI and EPSTLO and
0262
                                       address index in RAM reg. INDEX.
                                       Returns with C1 to C5 in CHECKO (0 - 4). Acc. and X-reg. contents
0263
0264
                                       not saved.
0265
0266
0267 1188 be 93
                             UNPAKCHK LDX
                                                INDEX
0268 118a a6 05
                                       LDA
                                                 #$05
0269 118c 42
                                       MUL
                                                                 Multiply DATA offset by 5 and store
0270
                                                                 result in acc. and x-reg.
0271
```

```
0272 118d 3f 98
                                        CLR
                                                 REM
                                                                 Initialise remainder RAM reg.
0273
0274
                                        Divide result in X-req. and acc. by 8 and store remainder in
0275
                                        RAM byte REM
0276
0277 118f 56
                                        RORX
0278 1190 46
                                        RORA
0279 1191 24 02
                                                 UPCHKAD1
                                        BCC
0280 1193 10 98
                                        BSET
                                                 0, REM
0281 1195 56
                             UPCHKAD1 RORX
0282 1196 46
                                        RORA
0283 1197 24 02
                                        BCC
                                                 UPCHKAD2
0284 1199 12 98
                                        BSET
                                                 1, REM
0285 119b 56
                              UPCHKAD2 RORX
0286 119c 46
                                        RORA
0287 119d 24 02
                                        BCC
                                                 UPCHKAD3
0288 119f 14 98
                                        BSET
                                                 2.REM
0289
0290 11a1 97
                              UPCHKAD3 TAX
                                                                 Store index for checkbits in X-reg.
0291 11a2 3c 81
                                        INC
                                                 EPRADH
                                                                 Inc. GETBYTE address offset by $100
0292 11a4 cd 11 71
                                        JSR
                                                 GETBYTE
                                                                 Get 1st byte of C1 to C5 string
0293 11a7 b7 94
                                        STA
                                                 CHECKO
0294 11a9 5c
                                        INCX
                                                                 Inc Index by 1
                                                                 Get 2nd byte of C1 to C5 string
0295 11aa cd 11 71
                                        JSR
                                                 GETRYTE
0296 11ad b7 95
                                        STA
                                                 CHECK1
0297
0298
0299 11af 3d 98
                                        TST
                                                 REM
0300 11b1 27 09
                                        BEO
                                                 UPNOREM
0301 11b3 98
                              UPCHKAD4 CLC
0302 11b4 36 95
                                        ROR
                                                 CHECK1
                                                                 Rotate CHECKO and CHECK1 left
                                                                 - the no. of left shifts is equal
0303
0304
                                                                 to the value held in REM
0305 11b6 36 94
                                        ROR
                                                 CHECKO
                                                                 - msb of CHECKO is shifted into 1sb
0306 11b8 3a 98
                                                                 of CHECK1.
                                        DEC
                                                 REM
0307 11ba 26 f7
                                        BNE
                                                 UPCHKAD4
0308
0309 11bc b6 94
                              UPNOREM
                                       LDA
                                                 CHECK0
0310 11be a4 1f
                                                                 Mask out non valid check bits
                                        AND
                                                 #$1F
0311 11c0 81
0312
0313
                                        CHECKBIT - Calculates the checkbits C1 to C4
0314
0315
                                        Enter with data in RAM reg. DATA
0316
0317
                                        Returns with C1 to C4 in CHECKO (0 - 3).
0318
                                        Acc., X-reg. contents not saved.
0319
0320
0321
0322
0323 11c1 3f 94
                              CHECKBIT CLR
                                                 CHECK0
                                                                Clear CHECKO req.
0324
0325 11c3 b6 92
                                        LDA
                                                 DATA
                                                                 Load data byte into acc.
0326 11c5 a4 0f
                                        AND
                                                 #%00001111
                                                                 c4 = b3 + b2 + b1 + b0 \pmod{2}
0327
                                                                 (mask out other bits)
0328 11c7 ad 31
                                        BSR
                                                 CALCHK
                                                                 Calculate c4 (result returned in carry)
0329 11c9 39 94
                                        ROL
                                                 CHECKO
                                                                 rotate c4 into CHECKO
0330
0331
0332 11cb b6 92
                                        T.D.A
                                                                 Load data byte
                                                 DATA
0333 11cd a4 71
                                                 #%01110001
                                                                 c3 = b6 + b5 + b4 + b0 \pmod{2}
                                        AND
0334
                                                                 (mask out other bits)
0335 11cf ad 29
                                                 CALCHK
                                                                 Calculate c3 (result returned in carry)
                                        BSR
0336 11d1 39 94
                                                 CHECK0
                                                                 rotate c3 into CHECKO
                                        ROL.
0337
0338
0339 11d3 b6 92
                                                                 Load data byte
                                        LDA
                                                 DATA
```

```
0340 11d5 a4 b6
                                    AND
                                             #%10110110
                                                            c2 = b7 + b5 + b4 + b2 + b1 \pmod{2}
0341
                                                            (mask out other bits)
0342 11d7 ad 21
                                    BSR
                                             CALCHK
                                                            Calculate c2 (result returned in carry)
0343 11d9 39 94
                                    ROI.
                                             CHECKO
                                                            rotate c2 into CHECKO
0345
0346 11db b6 92
                                    T.DA
                                                            Load data byte
                                             DATA
0347 11dd a4 da
                                     AND
                                             #%11011010
                                                            c1 = b7 + b6 + b4 + b3 + b1 \pmod{2}
0348
                                                            (mask out other bits)
0349 11df ad 19
                                     BSR
                                                            Calculate cl (result returned in carry)
                                             CALCHK
0350 11e1 39 94
                                             CHECKO
                                                            rotate cl into CHECKO
                                     ROL
0351 11e3 81
                                    RTS
0352
                           ****************
0353
0354
                                    CALC5 - Calculates the parity checkbit C5
0355
0356
                                     Enter with data in acc. and C1 to C4 in CHECKO (0 to 3)
0357
                                     Returns with C5 in CHECKO (bit 4).
0358
                                     Acc., X-reg. contents not saved.
0359
                           ************************
0360
0361
0362 11e4 b6 92
                           CALC5
                                             4, CHECKO
0363 11e6 19 94
                                                            Clear C5
                                     BCLR
0364 11e8 ad 10
                                     BSR
                                             CALCHK
                                                            Calc. C' = b7+b6+b5+b4+b3+b2+b1+b1+b0 \pmod{2}
0365 11ea 24 02
                                     BCC
                                             NOSETC5
0366 llec 18 94
                                             4. CHECKO
                                                            Set C5 if C = 1
                                    BSET
0367 llee b6 94
                           NOSETC5
                                     LDA
                                             CHECK 0
                                                            Calc. c5 = C' + c1 + c2 + c3 + c4
0368 11f0 ad 08
                                     BSR
                                             CALCHK
0369 11f2 25 03
                                     BCS
                                             SETC5
0370 11f4 19 94
                                     BCLR
                                             4. CHECKO
                                                            Clear C5 if total no. of 1s in DATA and
0371
                                                            cl to c4 is even ((DATA, cl to c4) parity
0372
                                                            is even)
0373
0374 11f6 81
                                    RTS
0375
0376 11f7 18 94
                                    BSET
                                            4. CHECKO
                                                            Set C5 if (DATA, c1 to c4) parity is odd.
                           SETC5
0377 11f9 81
0378
0379 11fa
                           CALCHK
                                     EOU
                                                            Calculates the modulo 2 sum of all bits
0380
                                                            in acc. (b7 + b6 +... + b0) and returns
0381
                                                            with result in carry.
0382 11fa 3f 95
                                     CLR
                                             CHECK1
0383 11fc ae 08
                                     T.DX
                                             #508
0384 11fe 46
                           CALCHK1
                                     RORA
0385 11ff 24 02
                                     BCC
                                             CALCHK2
0386 1201 3c 95
                                     INC
                                             CHECK1
0387 1203 5a
                           CALCHK2
                                     DECX
0388 1204 26 f8
                                     BNE
                                             CALCHK1
0389 1206 36 95
                                     ROR
                                             CHECK1
0390 1208 81
                                     RTS
0391
0392
                           *************************
0393
                                     PAKCHK - Calculates the address of the the 1st byte location
0394
                                     for the check data C1 to C5 and then rotates the RAM registers
0395
                                     CHECKO and CHECK1 so that C1 to C5 are in the correct bit positions
0396
                                     for programming into the Check EEPROM.
0397
                                     Enter with C1 to C5 precalculated and stored CHECKO (0-4), Start
0398
0399
                                     address of DATA EEPROM in EPSTHI and EPSTLO and address offset
0400
                                     for data byte in RAM reg. INDEX.
0401
0402
                                     Returns with C1 to C5 rotated into correct position within CHECKO
0403
                                     and CHECK1 (all other bit positions = 0) and address offset for
0404
                                     Cl to C5 in X-reg.
0405
                                         *****************
0406
```

0407

```
0408 1209 be 93
                             PAKCHK
                                       LDX
                                                 INDEX
0409 120b a6 05
                                       T.DA
                                                 #$05
0410 120d 42
                                       MUL
                                                                 Multiply DATA offset by 5
0411
0412
0413 120e 3f 98
                                        CLR
                                                                 Initialise remainder RAM reg.
0414
0415
                                       Divide result in X-reg. and acc. by 8 and store remainder in
                                       RAM byte REM
0416
0417
0418 1210 56
                                       RORX
0419 1211 46
                                       RORA
0420 1212 24 02
                                       BCC
                                                 CHKAD1
0421 1214 10 98
                                       BSET
                                                 0, REM
0422 1216 56
                             CHK AD 1
                                       RORY
0423 1217 46
                                       RORA
0424 1218 24 02
                                       RCC
                                                 CHKAD2
0425 121a 12 98
                                       BSET
                                                 1, REM
0426 121c 56
                             CHKAD2
                                       RORX
0427 121d 46
                                       RORA
0428 121e 24 02
                                       BCC
                                                 CHKAD3
0429 1220 14 98
                                       BSET
                                                 2.REM
0430
0431
0432
0433 1222 3f 95
                             CHKAD3
                                       CLR
                                                 CHECK 1
0434 1224 3d 98
                                       TST
                                                REM
0435 1226 27 09
                                                 NOREM
                                       BEO
0436 1228 98
                             CHKAD4
                                       CLC
0437 1229 39 94
                                                 CHECKO
                                                                 Rotate CHECKO and CHECK1 left
                                       ROT.
                                                                  the no. of left shifts is equal
0438
0439
                                                                 to the value held in REM
0440 122b 39 95
                                       ROL
                                                 CHECK1
                                                                 - msb of CHECKO is shifted into lsb
0441 122d 3a 98
                                       DEC
                                                 REM
                                                                 of CHECK1.
0442 122f 26 f7
                                       BNE
                                                CHKAD4
0443
0444 1231 97
                             NOREM
                                       TAX
                                                                 Store CHECK EEPROM offset for C1 to C5
0445
                                                                 in X reg.
0446 1232 81
                                       RTS
                              *******************
0447
0448
                                       Subroutine EPRWRT/EPRERA - Writes one byte of data to EEPROM.
0449
                                       or erases 4 byte block within which, specified address is located.
0450
                                       The address to be written to is determined by EPRADH and EPRADL
0451
                                       added to the contents of the index register.
0452
0453
                                       Subroutines used: EXSTAI
0454
0455
0456
0457 1233 cd 12 4f
                             EPRWRT
                                       JSR
                                                EXSTAI
                                                                 Load ext sta inst subroutine in RAM
0458 1236 le 09
                                       BSET
                                                 WE.PCR
                                                                 Select write mode
0459 1238 20 05
                                       BRA
                                                 EWRT1
0460
0461 123a cd 12 4f
                             EPRERA
                                       JSR
                                                 EXSTAI
                                                                 Load ext sta inst subroutine into RAM
0462 123d 1f 09
                                       BCLR
                                                 WE, PCR
                                                                 Select erase mode
0463 123f 11 09
                             EWRT1
                                                 PLE.PCR
                                                                 Latch address
                                       BCLR
0464 1241 bd 80
                                       JSR
                                                 ADSTA
                                                                 write to EEPROM
0465 1243 13 09
                                       BCLR
                                                PGE.PCR
                                                                 Activate charge pump
0466 1245 cd 12 60
                                       JSR
                                                 EPRDEL
                                                                 Delay 10 ms at 2.5 MHz internal bus speed
0467 1248 10 09
                                       BSET
                                                 PLE, PCR
0468 124a be 91
                                       LDX
                                                 SAVX
                                                                 Restore X reg contents
0469 124c b6 90
                                       LDA
                                                 SAVA
                                                                 Restore acc. contents
0470 124e 81
                                       RTS
0471
0472 124f b7 90
                             EXSTAI
                                       STA
                                                 SAVA
                                                                 Save acc
0473 1251 bf 91
                                       STX
                                                 SAVX
                                                                 Save X reg
0474 1253 a6 d7
                                       T.DA
                                                 #SD7
                                                                 Indexed 2 byte offset STA inst
0475 1255 b7 80
                                       STA
                                                ADSTA
```

0476 1	.257 a6	81		LDA	#\$81								
0477 1	.259 b7	83		STA	ADSTA+3								
0478 1	.25b b6	90		LDA	SAVA								
0479 1	.25d be	91		LDX	SAVX								
0480 1	25f 81			RTS									
0481			* ,										
0482 1	260 a6	d8	EPRDEL	LDA	#\$D8	10 ms	delay	at	2.5 N	MHz inte	rnal bu	s freq.	
0483 1	262 ae	10	EDEL1	LDX	#\$10								
0484 1	264 cd	l 12 6b		JSR	EDEL2								
0485 1	1267 4a	L		DECA									
0486 1	268 26	f8		BNE	EDEL1								
0487 1	26a 81			RTS									
0488			*										
0489 1	.26b 5a	ı	EDEL2	DECX									
0490 1	26c 26	i fd		BNE	EDEL2								
0491 1	.26e 81			RTS									
0492			*										
0493				END									
0494			*										

Ø

AN440

MC68HC805B6 and MC68HC705B5 Serial/Parallel Programming Module

By Ross A Mitchell and Mark Maiolani Motorola Ltd, East Kilbride

INTRODUCTION

The MC68HC05B serial/parallel programmer module (Figure 1) enables the user to program MC68HC805B6 and MC68HC705B5 MCU devices. This application note describes the various operating modes of the module and gives details of its use and construction.

PROGRAMMING MODES

Two programming modes are available via jumper selection: parallel mode and serial mode.

In parallel programming mode, the user program contained in an external EPROM is copied into the internal EEPROM or EPROM of the MCU device, whereas in the serial programming mode the MCU EEPROM or EPROM can be programmed or read via the serial port on the programmer module.

Note: If the security bit is active on the 68HC705B5 device, no programming operations are possible. On the 68HC805B6 device, the device will be initially erased if programming is attempted with the security bit active.

Table 1 describes the 4 modes of operation for the 68HC805B6 and 68HC705B5 devices. The markings for jumpers J2 and J3 are on the programmer board.

PARALLEL PROGRAMMING MODE

This mode enables programming of the MCU EEPROM (68HC805B6) or EPROM (68HC705B5) directly from an external 27C64 EPROM device, with the programming module operating as a stand-alone unit. The main functions of erasure (68HC805B6 only), programming, and verification are all implemented in this mode.

In this mode, all the internal EEPROM of the 68HC805B6 is automatically erased before being programmed. Any failure of the EEPROM to erase results in illumination of the red LED and a re-attempt of erasure. EEPROM erasure is normally complete within 500 mS. The erased state of the 68HC805B6 is \$FF and \$00 for the 68HC705B5.

The 27C64 EPROM should contain the data to be programmed with the same addresses as the 6 Kbyte EEPROM of the 68HC805B6 and so the EPROM should only have data between addresses \$800 and \$1FFF inclusive. Note: The smaller 256 byte EEPROM array of the 68HC805B6 is not programmable from external EPROM.

When programming 68HC805B6 devices, locations of the external EPROM not in the internal EEPROM address range are omitted, as are locations containing the data \$FF, thus speeding up the programming operation. With 68HC705B5 devices, a similar technique is used, with the exception that areas with the data \$00 are omitted.

Jumper J2	Jumper J3	Device 68HC805B6	Device 68HC705B5
SERIAL	BOOT ONLY	SERIAL LOAD (NO ERASE)	RAM/EPROM SERIAL BOOT
SERIAL	ERASE + BOOT	SERIAL LOAD WITH ERASE	EPROM ERASE CHECK
PARALLEL	BOOT ONLY	PARALLEL RAM BOOT	PARALLEL RAM BOOT
PARALLEL	ERASE + BOOT	PARALLEL EEPROM BOOT	PARALLEL EPROM BOOT

Table 1. Programming modes for 68HC805B6 and 68HC705B5 devices




Figure 1. MC68HC805B6 and MC68HC705B5 Serial/Parallel Bootstrap Programmer

PARTS LIST

RESISTOR	s	CAPACITO	RS	INTEGRAT	ED CIRCUITS A	ND SOCKETS
R1	3K	C1-C4	22μF	IC1	68HC805B6	52 Pin PLCC ZIF
R2	3K	C5	0.01μF	IC2	INT27C64	28 Pin DIL ZIF
R3-R5	100K	C6	1.0μF	IC3	MAX232CPE	16 Pin DIL LIF
R6	1K	C7,C8	22pF			
R7,R8	470	C9	100μF	CONNECT	ORS	
R9	10M	C10,C11	47μF			
R10	4K7	C12	1.OnF	J1	25 Way AMP	Female
R11	10K	C13	0.1μF	J2,J3,J4	3 Way Jumpe	r
R12,R13	1K		•	P1	4 Way Termin	al Connector
R14	4K7	DIODES			•	
R15-R37	100K			SWITCHES	;	
R39	10K	D1,D2	1N914			
R40	. 1K	D3	LR3160	S1,S2,S3	2 Way, Toggle	Switch (SPDT)
R41	12K	D4	LG3160			
R42	4K7	D5,D6	1N5822	MISC		
		D7	1N914			
		D8	1N5818	CR1	MK04000A	4MHz Crystal Package HC-18U

TRANSISTORS (All in T092 Package)

Q1,Q2	BC337-25
Q3	BC239C
Q4	BC309C

During the programming operation the green LED should flash with a period of approximately 1 second to indicate normal programming mode.

After the programming operation has been completed, the programmed contents of the MCU are verified against the external EPROM. Any failure to verify will result in illumination of the red LED. Successful verification will result in illumination of the green LED.

The 68HC705B5 device can be checked for the EPROM in the erased state by placing the jumpers in the SERIAL and ERASE+BOOT positions with +5 volts on the Vpp supply for 68HC705B5. In this case follow the instructions below for parallel programming ignoring steps 4 and 5, but there is no need for a 27C64 EPROM in socket IC2. The green LED turned on indicates success, the red LED indicates that the EPROM is not in the erased state.

PARALLEL PROGRAMMING OPERATION

To program the MCU from an EPROM using parallel mode, perform the following steps:

- With power to the module removed install MCU and EPROM devices into the programming module.
- With the power switches S1 and S2 both off, and switch S3 in the RESET position, connect both the +5V supply and appropriate Vpp supply (68HC705B5 or 68HC805B6) to the module.
- Set jumper J4 to the appropriate setting for the MCU being programmed (705B5 or 805B6).
- 4. Set jumper J3 to the 'ERASE + BOOT' position.
- 5. Set jumper J2 to the 'PARALLEL' position.
- 6. Turn the +5V power supply switch, S1, ON.
- 7. Turn the Vpp power supply switch, S2, ON.
- 8. Place switch S3 in the RUN position.
- Once the green LED has stopped flashing, and remains continuously illuminated, place switch S3 to the RESET position.
- 10. Place the Vpp power supply switch, S2, in the OFF position.
- Place the +5V power supply switch, S1, in the OFF position.

Note: To avoid possible damage to the MCU it is essential that power to the programming module is applied and removed in the sequence specified above.

SERIAL PROGRAMMING MODE

This mode allows the user to program and read the MCU EEPROM or EPROM via the serial port on the programmer module. By using a host computer and a control program such as E2B6, data can be downloaded and programmed onto the MCU, or uploaded from the MCU back to the host computer.

Programming in serial mode consists of the MCU reading a byte of data from the serial port, programming it into the internal 6 Kbyte EEPROM or EPROM array, reading the data back from programmed location and sending it to the serial port. The host computer should verify programming by checking the data returned from the programming module for differences from the programmed data, which would indicate incorrect programming or erasure.

As in parallel mode, bytes to be programmed with \$FF for EEPROM devices and \$00 for EPROM devices are skipped, reducing the overall programming time and allowing the memory upload feature to be implemented. This involves the host computer reading the data programmed in the MCU by attempting to program these values and examining the returned verification data.

MC68HC805B6

A program called E2B6 is available for the IBM PC and similar machines that communicate via RS-232 with the programmer board serial connector. This program allows upload (data transfer from 68HC805B6 to IBM PC) to read the EEPROM and can also program the EEPROM by downloading S1 record files to the 68HC805B6 device.

As in the parallel programming mode, the internal EEPROM areas can be automatically erased before programming. In serial mode, however, this operation is optional, and is selected by setting jumper J3 to the ERASE + BOOT position. An exception is if the EEPROM security bit is active, in which case the erase will be carried out regardless of the setting on J3. A 'read' or 'upload' of the EEPROM will also cause the EEPROM to be erased if J3 is set to 'ERASE + BOOT' or if the security bit is active.

MC68HC05B6

The 68HC05B6 (ROM device) 256 byte EEPROM may also be programmed using this board as described in

application note AN434. In this case the jumpers should be set as for the 68HC805B6, ERASE+BOOT and SERIAL but the Vpp supply for the 805B6 power socket should be connected to +5 volts.

MC68HC705B5

A program called EPB5 for the IBM PC communicates via RS-232 with the programmer board serial connector. This program allows upload (data transfer from 68HC705B5 to IBM PC) to read the EPROM and can also program the EPROM by downloading S1 record files to the 68HC705B5 device.

The 68HC705B5 EPROM means that the jumpers J2 and J3 have slightly different meaning. See table 1 for details of operating modes.

SERIAL PROGRAMMING OPERATION

- Run the program E2B6 (68HC805B6) or EPB5 (68HC705B5) on an IBM PC to communicate with the device to be programmed.
- With power to the module removed install the MCU and connect the serial line between the host computer and the serial port on the module.
- 3. With the power switches S1 and S2 both off and switch S3 in the RESET position, connect both the +5V supply and appropriate Vpp supply (705B5 or 805B6) to the module.

- 4. Set jumper J4 to the appropriate setting for the MCU being programmed (705B5 or 805B6).
- Jumper J3 should be set to the desired setting, e.g., BOOT ONLY if reading data from the MCU or ERASE + BOOT if re-programming a device (68HC805B6 only).
- 6. Set jumper J2 to the 'SERIAL' position.
- 7. Turn the +5V power supply switch, S1, ON.
- 8. Turn the Vpp power supply switch, S2, ON.
- 9. Place switch S3 in the RUN position when prompted by the host computer control program.
- 10. Follow the instructions of the upload/download program to initiate the data transfer.
- 11. When the operation has been completed, place switch S3 to the RESET position.
- Place the Vpp power supply switch, S2, in the OFF position.
- Place the +5V power supply switch, S1, in the OFF position.

For programming several devices, leave the IBM PC program running and repeat instructions 2 to 13 inclusive.

Note: The documentation of the host computer control program being used should be consulted for further details on the use of serial programming mode.

MC68HC05E0 EPROM Emulator

By Peter Topping MCU Applications Group Motorola Ltd, East Kilbride

INTRODUCTION

The MC68HC05E0 is a versatile member of the M6805 family of microprocessors. Unlike most other versions it has no on-chip ROM but instead can address a full 64K of external memory. This memory could simply be a ROM or EPROM containing the required program but can also include RAM and/or additional hardware. In addition to the external busses required to support this capability, the MC68HC05E0 has the usual I/O, timers etc. found on single-chip microprocessors.

The EPROM emulator described here illustrates a typical application of this type of microprocessor. In addition to the program EPROM it employs a keyboard, LCD, serial communication and 64K of paged RAM. The emulator can replace with RAM the program EPROM or ROM (up to 64K x 8) in a microprocessor based target system. This is done by connecting the emulator to the target system via a cable to its EPROM socket.

The object code, which can be loaded serially or from an EPROM, can be inspected and modified with the use of a local keyboard and LCD display. The new or modified code can then be used by the target system without having to go through the procedure of erasing and re-programming an EPROM after each software change. A selectable offset in \$0100 steps is available in order to position the code correctly in the target system's memory map.

The emulator facilitates the debugging of hardware and software for any system whose control program is to be contained in a 27(C)16/32/64/128/256/512 type EPROM. The control software includes branch offset calculation for 6805 code and is thus particularly suitable for debugging systems using one of the microprocessors from the M68(HC)05/01/11 ranges.

Two basic methods of loading a program are available. The first is applicable when the code is available in an existing EPROM. The contents of this EPROM can be transferred by the microprocessor into the RAM. This method requires an existing EPROM but will prove useful in applications where a small change to an existing program has to be checked before committing to an updated EPROM. This can be done without access to the source or object code. An EPROM can be read from the target system interface (through the emulator's buffers) or from a separate socket wired directly to the microprocessor. The former method allows one socket to be used for both EPROM reading and the target cable. The second method saves having to remove the target cable to read an EPROM but requires an additional socket.

Alternatively, data can be serially loaded in the form of Motorola S-records via an RS232 link. This code can come from a "COM" port of a PC (using the COPY command) or by tapping into the link between a computer and its terminal on a system using an RS232 connection between terminal and host. In this case a TYPE or LIST to the terminal should be used. A verify facility which compares the contents of RAM with serial S-records is also available, as is a routine to dump the current contents of the emulation RAM out on the RS232 interface.

PRINCIPLE OF OPERATION

Figure 1 shows a block diagram of the emulator in each of its three main modes of operation. The data/address flow is controlled by MC74HC245 bidirectional tri-statable 8-bit buffers. They constitute two 18-bit buffers for address and control signals and two 8-bit buffers for data. The enabling and direction control signals are supplied by the MC68HC05E0 microprocessor.




Figure 1a. Mode A: direct access to the target system's interface




Figure 1b. Mode B: access to the emulator's RAM




Figure 1c. Mode C: gives the target system access to the RAM

There are three modes of operation:

- a) Mode A allows the microprocessor to read the contents of an EPROM on the target system interface (this is most easily arranged by connecting the cable to the target system via a zero or low insertion force socket) by enabling buffers B1 and B2 to drive from left to right to supply addresses to the socket (the RAM also receives these addresses but its data outputs are disabled). Buffers B3 and B4 are enabled from right to left to return the data from the EPROM to the MC68HC05E0. The RAM is disabled via its chip-enable pin and so does not affect the data bus between buffers B3 and B4.
- b) Mode B enables the buffers in such a way that the microprocessor can read from and write to the RAM. B1 is enabled to supply addresses to the RAM from the microprocessor (MC74HC245s were used throughout although a bidirectional buffer is not strictly necessary in this position as B1, if enabled, always drives from left to right). B3 is enabled to allow data to be written to or read from the RAM. The direction control for B3 is by the R/ W signal from the MC68HC05E0 (gated with the RAM's chip enable). This mode is used during use of the memory modify facilities. Buffer B4 is disabled so that there is not a bus contention on either of its busses even if the target system is still connected. Buffer B2 is also disabled. The routine (L1) which loads RAM from an EPROM on the target system interface switches between modes A and B for each byte transferred.
- c) In the emulation mode (C) the target system plugged into the socket is required to have access to the RAM so buffers B2 and B4 are enabled. B2 passes the addresses from right to left and B4 the data from left to right (as the emulation is for an EPROM, the target system is not allowed to write to the RAM). Buffers B1 and B3 are disabled.

	MODE						
Control line	Α	В	С				
4,PortB	1	1	0				
5,PortB	0	0	1				
6,PortB	0	1	0				
7,PortB	1	0	0				

CIRCUIT

Figure 2 shows the main circuit. An MC74HC138 is used to provide the chip enables. The emulator hardware is enabled in the address range \$4000 – \$7FFF and the EM64K program EPROM (27(C)64) at \$C000 – \$FFFF. If the EM64K program is contained in a 27(C)16 its pin 21 (Vpp) should be held high.

An additional socket is shown at address \$8000 – \$BFFF. This is for the optional LOAD2 facility which allows code to be loaded from EPROM without having to disconnect the cable to the target system. The emulation RAM occupies the address range \$4000 – \$7FFF. As this is only a 16K address space the RAM is paged. The four pages are selected by I/O lines (port B, bits 0 and 1) from the microprocessor. The memory map of the emulator is shown in figure 7.

The control lines (port B, bits 4–7) are biased by resistors. This holds the system in mode B if the MC68HC05E0 is held in reset and prevents bus contention resulting from an illegal combination of control signals. During hardware debug of the emulator it is advisable to use a current limited power supply (in the range 50–100 mA) as a bus contention can cause sufficiently high currents to damage the buffers.

The display is a 6-digit 4-backplane LCD (eg Hamlin type 4200 or the 8-digit GE type LXD69D3F09KG) which is driven by an MC145000 display driver. The driver is controlled by a 2-line serial link from the microprocessor. A single-backplane (or "static") display can be used as an alternative as shown in Figure 3. Three MC144115 driver chips are used. This circuit requires many more connections to the LCD but allows the use of a more readily available display. A third line (port B bit 3) from the microprocessor is used to supply the enable pins of the MC144115s. The single-backplane display drivers can be supplied directly from the main 5 volt supply but the multiplexed display requires a lower voltage. Figure 2 shows the MC145000 supplied via a 20k potentiometer which serves as a contrast control.


The keyboard uses an MC14028 decoder to minimise the number of I/O pins used. Note that port A bit 6 is used for both the keyboard and the display driver. The LOAD1 and LOAD2 keys overwrite the contents of emulation RAM and should thus not be pressed accidentally. It may therefore be useful for only those LOAD keys actually required to be fitted (usually LOAD1 and LOAD2 will not both be required) and for

any parallel LOAD keys fitted to be placed away from the front panel or protected by requiring two keys, connected in series, to be pressed. An accidental press of the serial LOAD key can be aborted by pressing RESET.

As the circuit, except for the RS232 interface, is all CMOS the supply current is very low when the microprocessor is in STOP mode. This is a low power mode in which all processing, even the clock, is stopped. In the emulation mode (C) the MC68HC05E0 is in stop mode. In this mode and with no bus activity from the target system (or its interface open circuit) the supply current should be less than 1 µA (this does not include the current taken by the RS232 interface which, if present, can be switched off when not in use, or the 70–80 µA taken by the LCD driver).

It is worth checking that a low supply current is achieved as any excess can be a useful pointer to a wiring fault, particularly open circuit pins. The supply current may be affected by the choice of RAM but the MCM60L256 selected has a specified standby ICC of 2 µA and is typically well below this figure. In many applications the full 64K of RAM will not be required. If this is the case, only the required RAM need be included. 6116 2K RAMs could be used for 2-4K applications and MCM60L64s or equivalents for 8-16K. If using 6064s, their second chip enable pin (E2) should be held high. One MCM60L256 provides 32K. The serial load routine includes a read-back check on each byte sent to RAM so an attempt to write to non-existent RAM will generate an error message indicating the first faulty address. If 16K or less is required then the two 74HC245s handling addresses, A14 and A15, can also be omitted. These buffers have unused pins. The simplest way to ensure that no pins are left open circuit is to wire up the buffers in a manner similar to those actually used. Pins 2-7 of the left-hand buffers are held high while pins 13-18 are connected to the right-hand buffers whose other pins have pull-ups. This arrangement means that there will be no open circuits or bus contentions regardless of the levels of the control lines. If only one memory chip is used, the 74HC00 can be omitted (connect pin 3 of the 74HC32 directly to the RAM's chip enable).

The optional RS232 interface can most easily be implemented using the single-supply MC145407 driver-receiver chip. If outputting of S-records is not required then a simple transistor inverter with a pull-up resistor and a reverse polarity protection diode can be used. This interface is shown in Figure 4.






Figure 3. Alternative static LCD display




Figure 4. Simple input-only RS232 interface

IDD Monitor

It is often useful with CMOS circuits to provide a simple IDD monitor which shows via an LED whether or not the IDD is above or below a set value. In this application it shows whether or not the microprocessor is in the STOP mode. The required circuit is shown in Figure 5. The current threshold can be chosen by selecting the value of R1. A value of $1k\Omega$ sets the limit at about 500 µA which means the LED should be off in the emulation mode but on otherwise. The 500 µA limit allows the LCD and perhaps an emulator-supplied CMOS target system to be supplied without switching on the LED. When the microprocessor is not in STOP (emulator not in mode C), its IDD is several milliamps and the LED should be lit. In a battery application this circuit would also serve as a useful reminder that the RS232 interface has been left on. If a multiplexed LCD is used it may be preferable not to supply it via this type of monitor circuit as a significant change in contrast may occur when the microprocessor goes into its STOP mode (see Figure 5). The monitor drops about 600mV when the microprocessor is running so the supply voltage should be chosen accordingly; four zinc-carbon or five Ni-Cad cells were found to be satisfactory.

Address trap

The emulator allows memory locations to be examined and changed, but does not provide the breakpoint and trace features normally found in development systems. A limited capability can be made available if address comparators of the type shown in Figure 6 are added. This circuit gives an LED indication if the address selected on the bank of switches is encountered by the program running in the target system. An address coincidence is latched by the 74HC74. To indicate the occurrence of a repetitive event, a one-shot chip could be added.

SERIAL LOAD

To load external Motorola S-records the serial load key (LOAD) should be pressed. The LCD will display "LOAd". S-records should then be supplied at 9600 baud (8-bit, no parity) on the RS232 interface. When an S9 termination record is received, the prompt returns. If an error is detected during a serial load, the load routine stops and displays the address at which the error occurred and the error type.




Figure 5. Simple IDD monitor

The following error types are possible:

- 1: Checksum error, transmitted data or interface faulty.
- 2: RAM read-back error, RAM faulty or non-existent.
- 3: ASCII character less than \$30 (0) received.
- 4: ASCII character between \$39 (9) and \$41 (A) received.
- 5: ASCII character more than \$46 (F) received.
- 7: Verify error when comparing S-records with emulation RAM.

If, when using the emulator, the target system ceases to function properly, then the verify function can be used to check that the emulation RAM has not been corrupted. The VERIFY function is used exactly like LOAD except that RAM is compared with, rather than loaded by, the S-records.

The address at the start of each S1-record determines the address at which the code will reside in the target system. This address will sometimes be different from that at which the code is required to be loaded into the emulation RAM so an offset may need to be used. The offset byte is entered using the appropriate key and allows an offset of any multiple of \$0100. The offset is subtracted from the MSB of the S-record address and this modified address is the physical address at which the data is loaded into the emulation RAM. The S-record output routine adds the offset before transmitting the records. At reset or power-up the offset is initialised to zero.

All addresses entered while using the MEMORY-MODIFY, BRAOFF and DUMP routine use the actual address in the target system. These addresses will only be the same as the physical RAM address if the offset is zero.




Figure 6. Address Trap

PARALLEL LOAD

When the parallel load functions (LOAD1 and LOAD2) are used, OFFSET has no effect on the transfer of code into RAM. It can, however, still be used to offset the RAM addresses to correspond with the actual address in the target system program when using the memory-modify facilities.

27(C)64/128/256 EMULATION

When emulating a 27(C)512 EPROM, all the RAM is used. For emulation of smaller EPROMS, less RAM is required. The memory used will be at the beginning of RAM (starting at address zero) only if the unused high-order address lines are held low. It may, however, be more convenient to allow one or more of these addresses to be high. The pull-ups included in Figure 2 will hold any uncommitted lines high. For example, a 27(C)64 can be emulated with no hardware change as long as the code is loaded between \$E000 and \$FFFF. This will often be appropriate as it allows the vectors at the top of the target system's memory to be included. It makes little difference if the target microprocessor has an address space smaller than 64K as the high order addresses will not be present and will be held high. Clearly, the code must still be assembled at the appropriate addresses and the emulator's offset feature used to load the S-records between \$E000 and \$FFFF. Alternatively, the S-records can be loaded lower in the emulator's address space and the relevant high-order addresses held low. When loading from a smaller EPROM, with a VPP or PRG pin, these pins should be configured correctly for reading (high) and not driven by the emulator. See Figure 9 for the industry-standard EPROM pinouts. As the software does not behave differently for smaller EPROMs, a full 64K transfer will still be made, copying the EPROM several times into the 64K RAM. The actual copy used depends on the levels of the high order addresses as outlined above.

TARGET SYSTEM INTERFACE

Vdd can be connected to the interface by the link shown. The simplest method of use is to make this connection and to use a common supply for the emulator and the target system. If, however, separate supplies are used, then pin 28 should not be connected. If separate supplies are used, care should be taken that they do not differ by more than 0.5V. A delta greater than this may cause a malfunction as a result of the logic level on an input pin being in excess of the chip's Vdd.

In emulation mode the target system has total control of the RAM except for its R/W line. It can thus use the RAM exactly as if it were a ROM or EPROM. Before IRQ (or RESET) is pressed to exit from the emulation mode the target system should be stopped so that it no longer expects the "EPROM" to be there. This will normally be done by holding the target system in reset. If the target system is an M68(HC)05 (eg MC68HC05E0 or MC146805E2) or M68HC11, then it can alternatively be put into its STOP mode. If this is its normal idle condition, then nothing need be done prior to exiting emulation.

EM64K PROGRAM

The EM64K control program is less than 2K bytes long and can thus reside in a 27C64 or 27C16. The circuit is shown for a 27C64 and assumes that the program starts at the beginning of the EPROM. This EPROM is enabled at \$C000 (and \$E000 as A13 is not used). An assembled listing of the control program is included at the end of this application note.

EM64K KEY FUNCTIONS

Function	KEY	Description of function
LOAD1	L1	Load RAM from target system interface (\$4000–\$7FFF).
LOAD2	L2	Load RAM from secondary socket (\$8000–\$BFFF).
SERIAL LOAD	LOAD	Load emulation RAM with S-records via the RS232 interface, during loading LCD shows "LOAd".
VERIFY	Verf	Compare emulation RAM with S-records via the RS232 interface, LCD displays "UErIFy".
EMULATE	EM	Emulator mode. Prompts: "EP?" for the removal of an EPROM (if present) and connection of the target system (press again if OK) and put micro into EMULATE mode.
MEMORY MODIFY	М	Display/change a RAM location. When pressed the last address is displayed. Press ENTER to display the contents of this address or input a new address followed by ENTER. To change, input new data followed by ENTER. ENTER moves to next address, M moves to previous address, ESCAPE exits.
ENTER	Ent	Enter keyed-in address or data (and move to next address in MEMORY MODIFY).
ESCAPE	Esc	Exit from current function (OFFSET, BRAOFF, DUMP or MEMORY MODIFY).
BRAOFF	Α	Calculate branch offset. The address of the branch instruction and of the destination are requested. If a valid branch is calculated it is written into memory and displayed. If not valid then "or" for out of range is displayed. A branch of -128 through +127 relative to the start address of the next instruction is allowed. Esc returns to the normal prompt.
OFFSET	В	Allows entry of an offset to the emulation RAM address. It is subtracted from the most significant byte of the address specified by the incoming S-records. The offset is added to the address by the DUMP function.
DUMP	С	Output emulation RAM contents as S-records via RS232 interface. RAM start and finish addresses are requested. They should be entered followed by ENTER. After the second ENTER, the S-record output starts.
IRQ	IRQ	Abort emulation and return to emulator monitor.
RESET	RESET	Resets emulator, displays prompt (□). Should be used after power-up or if the emulator malfunctions. Can be used instead of IRQ, with the difference that the OFFSET is reset to zero. RESET provides the only exit from a LOAD or VERIFY which has not been terminated correctly by the reception of an S9 record.




Figure 7. Memory Map

SOFTWARE

A listing of the control program used in the emulator is included in this application note. Some points specific to the MC68HC05E0 are discussed below.

Port D on the MC68HC05E0 can be used as a normal I/O port or can selectively supply special signals. In this application five of the special function are used. These function are selected using the register at address \$12. The function used are P02, R/W, A13, A14 and A15. By default only addresses A0 through A12 are available as this will be sufficient in many applications. In this application, however, all the addresses are required. The clock (P02) is used to qualify the chip selects generated by the MC74HC138 and R/W for control of the emulation RAM. The other three pins are left as I/O pins but are not used in this application. The initialisation of \$12 can be seen on lines 93 and 94 of the software listing.

The only other register used (apart from the I/O data and DDR registers) is the interrupt control register (\$0E). It is written to \$01 on lines 82 and 83 of the listing. This operation clears the interrupt flag (bit 3) but keeps the INTMX bit set. This bit enables external interrupts. The registers associated with unused onchip resources are left at their reset conditions. An important bit in the MC68HC05E0 is the XROM bit (2,\$0C). It defaults to a 1 which is appropriate in this application. When it is cleared it constrains the data bus to be input only thus preventing any unnecessary activity in sensitive applications when writing to external memory is not required.

The MC68HC05E0 has the 8-bit index register common to all M6805 microprocessors. It is thus not able to contain a 16-bit extended address. For this reason, loading and storing in the emulator's RAM is carried out using a small program in the micro's RAM. This program consists of an extended LDA or STA instruction followed by a two byte address which can be built in software and an RTS instruction. The four-byte program resides in RAM at locations W2, ADDEH, ADDRL and W3. It allows the full 64K map to be accessed using addresses generated within the program. Address generation is further complicated by the requirement that the emulation RAM is in four 16K pages. The two most significant addresses thus have to be transferred to port lines PB0 and PB1.

SERIAL INTERFACE

Figure 8 shows a suggested method of wiring up the RS232 sockets in an emulator with both loading and dumping capabilities. This arrangement facilitates use of the serial LOAD and DUMP routines of the emulator either via a PC COM port or between a host and terminal connected by an RS232 link. When using a PC the "host" socket should be used. As only one pin on the MC68HC05E0 is used, switching is required to make the required connections. S2 can be eliminated (or left at "L") if only loading is required, as will often be the case. To save power in battery applications, the RS232 interface chip can be switched off using S1. The following table shows possible methods of use.

Set-up	Function	S1	S2	Comments
Host & terminal	Load	On	L	Terminal and host connected. Micro looks at data sent from host to terminal (pins 3).
	Dump	On	D	Connection between terminal and host broken. S-records sent to both host (2) and terminal (3).
PC "COM" port	Load	On	L	S-records loaded from pin 3.
	Dump	On	D	S-records sent to pin 2 on "host" socket (and pin 3 on "terminal" socket).




Figure 8. RS232 circuit with LOAD/DUMP switching

Pin	27512	27256	27128	2764
1	A15	Vpp	Vpp	Vpp
2	A12	•	•	•
3	A7	•		•
4	A6	•	•	•
5	A5	•	•	•
6	A4		•	
7	A3			•
8	A2			•
9	A1			•
10	Α0	•	•	•
11	D0	•	•	•
12	D1		•	•
13	D2	•	.•	· .
14	Vss	•	• .	•
15	D3		•	
16	D4	•		•
17	D 5		•	•
18	D6			•
19	D7	•		. ,
20	Chip enable	•	•	•
21	A10	•	•	•
22	Output enable	•		•
23	A11	•		•
24	A9	•		•
25	A8	•		•
26	A13	A13	A13	NC
27	A14	A14	PGM	PGM
28	Vcc			

Figure 9. 27(C) 512, 256, 128 and 64 pin-outs (Table shows the standard 28-pin EPROMs.
Blank entries indicate that the pin is the same as for the 27(C) 512.)

ASSEMBLED LISTING OF THE EM64K CONTROL PROGRAM

```
MC68HC05E0 EPROM Emulator.
                                      A 68HC05E0 is used to emulate an EPROM
                                      of up to 64K (27(C)512) with SRAM which
                                      can be loaded from an EPROM or serially
                                      by S-records via an RS232 interface and
                                     changed if required for de-bug etc.
 9
10
                                      P. Topping
                                                                11-Jan-91
11
12
                               **********
13
14
                                                            PORT A ADDRESS
                                              $00
15 00000000
                               PORTA
                                      EQU
                               PORTB EQU
                                              $01
                                                              - B -
16 00000001
                                                             - c
17 00000002
                               PORTC EQU
                                             $02
                                                             - D
18 00000003
                               PORTO EQU
PORTE EQU
                                              $03
                                                            • E
19 00000004
                                              $04
                               PORTAD FOU
                                              $05
                                                            PORT A DATA DIRECTION REG.
20 00000005
                               PORTBD EQU
                                                            - 8 -
- C -
21 00000006
                                              $06
                                              $07
22 00000007
                               PORTCD EQU
                                                             - D -
23 00000008
                               PORTOD EOU
                                              $08
                                                             - E -
24 00000009
                               PORTED EQU
                                              $09
                                                            INTERRUPT CONTROL REGISTER
25 0000000e
                               ICR
                                      EQU
                                              $0F
26 00000012
                               PORTDSF EQU
                                              $12
                                                            PORTD ALTERNATIVE FUNCTION REGISTER
27
28
                                       ORG
                                              $0020
                                                            RAM ALLOCATION
29
30 00000020
                               DTARL
                                       RMR
                                                            LCD BUFFER
31 00000026
                               TEMP
                                       RMB
32 00000028
                               W1
                                       RMR
                                              1
33 00000029
                               W2
                                       RMB
                                                            RAM SUBROUTINE LDA or STA
                                              1
                                                             - - ADDRESS MSB
34 0000002a
                               ADDEH
                                      RMB
                               ADDRL
                                                                           - LSB
                                       RMR
35 0000002b
                                              1
                                       RMB
                                                                          RTS
36 0000002c
                               W3
                                       RMR
37 0000002d
                               W4
                               W5
                                       RMB
38 0000002e
                                              1
39 0000002f
                               W6
                                       RMB
                               ADDRH RMR
40 00000030
                                              1
                                                            STATUS BYTE :-
41 00000031
                               STAT
                                            1
                                                            2: REAL ADDRESS (OFFSET)
42
                                                            4: INVALID ADDRESS (BLDRNG)
43
                                                            5: VERYFING (TLOAD)
44
                                                            6: INDIVIDUAL REG. (MEMEX)
45
                                                            7: PUNCH END
46
                                                            CHECKSUM
47 00000032
                               CHKSUM RMB
                                              1
48 00000033
                               COUNT
                                       RMB
                                                            BIT COUNTER
                                              1
49 00000034
                               TMP1
                                       RMB
                               TMP2
                                       RMR
50 00000035
                                              1
                                                            S-RECORD BYTE COUNT
51 00000036
                               BCNT
                               ERTYP
                                      RMB
                                                            ERROR TYPE
52 00000037
                                                            ERROR DATA
53 00000038
                               ERDAT
                                      RMB
                                              1
54 00000039
                               0FF
                                       RMB
                                              1
                                                            S-RECORD OFFSET
55 0000003a
                                                            UNUSED
                                       RMR
                                              185
56 000000f3
                               STACK RMB
                                           12
                                                            13 BYTES USED (1 INTERRUPT
                                                            AND 4 NESTED SUBROUTINES)
57 000000ff
                               SP
                                       RMB 1
```

```
59
    60
     61
                                               Idle loop and routine to decide which
    62
                                              key has been pressed.
    63
                                       **************
    64
    65
                                              ORG
                                                      $E000
    67
     68 0000e000 cde05f
                                       SCAN
                                              JSR
                                                      KEYSCN
                                                                      KEY FOUND ?
     69 0000e003 24fb
                                              BCC
                                                                      NO. TRY AGAIN
                                                      SCAN
    70 0000e005 5f
                                              CLRX
                                                                      CODE OF PRESSED KEY
    71 0000e006 b728
                                               STA
                                                      W1
    72 0000e008 d6e09f
                                       RJ
                                              t DA
                                                      CTAB.X
                                                                      FETCH KEYCODE
    73 0000e00b b128
                                              CMP
                                                      W1
                                                                      THIS ONE ?
    74 0000e00d 270b
                                              BEQ
                                                      PJ
                                                                      YES
    75 0000e00f cle0bf
                                               CMP
                                                      LAST
                                                                      NO. LAST CHANCE ?
    76 0000e012 273a
                                              BEQ
                                                      GETCMD
                                                                      YES, ABORT
    77 0000e014 5c
                                              TNCX
                                                                      NO
    78 0000e015 5c
                                               INCX
                                                                      TRY
                                              INCX
                                                                      THE
    79 0000e016 5c
    80 0000e017 5c
                                               INCX
                                                                      NEXT
    81 0000e018 20ee
                                               BRA
                                                      RJ
                                                                      KEY
                                       РJ
    82 0000e01a a601
                                              LDA
                                                      #1
                                                      ICR
                                                                      CLEAR IROX FLAG
    83 0000e01c b70e
                                               STA
    84 0000e01e 5c
                                              INCX
    85 0000e01f dce09f
                                              JMP
                                                      CTAB.X
em64k.as5
    87
    88
    89
                                               Reset routine.
    90
    92
                                                                      ENABLE PORTO SPECIAL FUNCTIONS
    93 0000e022 a6e3
                                       START
                                              I DA
                                                      #$F3
    94 0000e024 b712
                                              STA
                                                      PORTDSF
                                                                      P02. R/W. A13. A14 & A15
    95
                                                      PORTA
    96 0000e026 3f00
                                              CLR
    97 0000e028 a6f0
                                              LDA
                                                      #$F0
                                                                      DISPLAY/KEYBOARD
                                                      PORTAD
    98 0000e02a b705
                                              STA
                                                                      1/0
    99
   100 0000e02c a658
                                              LDA
                                                      #$58
                                                                      MODE 2, ENABLE (144115) HIGH
   101 0000e02e b701
                                              STA
                                                      PORTB
   102 0000e030 a6fb
                                              LDA
                                                      #$FB
                                                                      BITS O. 1. 3-7 OUTPUTS
                                                                      BIT 2 INPUT
   103 0000e032 b706
                                              STA.
                                                      PORTBO
   104
   105 0000e034 3f02
                                              CLR
                                                      PORTC
   106 0000e036 a6ff
                                              LDA
                                                      #$FF
                                                                      ALL OUT, NOT USED
   107 0000e038 b707
                                              STA
                                                      PORTCD
   108
   109 0000e03a 3f03
                                              CLR
                                                      PORTD
   110 0000e03c a61c
                                              LDA
                                                      #$1C
                                                                      BITS 2. 3 & 4 OUT. NOT USED
   111 0000e03e b708
                                              STA
                                                      PORTDD
   112
   113 0000e040 3f04
                                              CLR
                                                      PORTE
   114 0000e042 a60f
                                              LDA
                                                      #$0F
                                                                      BITS 0 - 3 OUT, NOT USED
   115 0000e044 b709
                                                      PORTED
                                              STA
   116
   117 0000e046 3f31
                                              CLR
                                                      STAT
   118 0000e048 3f2b
                                              CLR
                                                      ADDRL
                                                                      INITIALISE
   119 0000e04a 3f30
                                              CLR
                                                      ADDRH
                                                                      ADDRESS
   120 0000e04c 3f39
                                              CLR
                                                      OFF
   121
   122 0000e04e a658
                                      GETCMD LDA
                                                      #$58
                                                                      MODE 2. ENABLE (144115) HIGH
```

```
123 0000e050 b701
                                              STA
                                                      PORTB
   124 0000e052 cde235
                                              JSR
                                                      CLRTAB
   125 0000e055 a633
                                              LDA
                                                      #$33
                                                                      PRINT
   126 0000e057 b720
                                                      DTABL
                                                                      PROMPT
                                              STA
   127 0000e059 cdelec
                                       DSCN
                                              JSR
                                                      DISTAB
   128 0000e05c 9c
                                              RSP
   129 0000e05d 20a1
                                              BRA
                                                      SCAN
em64k.as5
   131
   132
   133
                                              The keyboard routine returns the code
                                              of the pressed key in the accumulator.
   134
   135
                                       ***********
   136
   137
   138 0000e05f 4f
                                       KEYSON CLRA
                                                                      SETUP
   139 0000e060 ae06
                                                      #6
                                              LDX
   140 0000e062 ab10
                                       KEY1
                                              ADD
                                                      #$10
                                                                      ROW
   141 0000e064 b700
                                              STA
                                                      PORTA
   142 0000e066 b600
                                       COLUMN LDA
                                                      PORTA
                                                                      READ KEYBOARD
   143 0000e068 b72c
                                              STA
                                                      W3
                                                                      STORE IT
                                                      #$0F
                                                                      KEY CLOSED ?
   144 0000e06a
                 a50f
                                              BIT
   145 0000e06c 2719
                                              REO
                                                      COLRET
                                                                      NO GET OUT
   146 0000e06e adld
                                              BSR
                                                      DBOUNC
                                                                      ELSE DEBOUNCE
                                              LDA
                                                      PORTA
                                                                      RE-READ KEYPAD
   147 0000e070
                 b600
                                              CMP
                                                                      SAME KEY CLOSED ?
   148 0000e072
                 b12c
                                                      W3
                                                                      NO. GET OUT
   149 0000e074
                 2611
                                              BNE
                                                      COLRET
                                              SEC
   150 0000e076 99
   151 0000e077 b600
                                       COL1
                                                      PORTA
                                                                      KEY
                                              LDA
                                                      #$0F
                                                                      RELEASED ?
   152 0000e079
                 a50f
                                              BIT
                                                                      NO TRY AGAIN
   153 0000e07b 26fa
                                              BNE
                                                      COL1
   154 0000e07d
                 ad0e
                                              BSR
                                                      DBOUNC
                                                                      YES DEBOUNCE
   155 0000e07f
                 b600
                                              LDA
                                                      PORTA
                                                                      STILL
   156 0000e081
                                              BIT
                                                      #$0F
                                                                      RELEASED ?
                                                      COL1
                                                                      NO TRY AGAIN
   157 0000e083 26f2
                                              RNF
   158 0000e085. b62c
                                              LDA
                                                                      RETURN CHAR IN A-REG
                                                      W3
                                                                      IF VALID GET OUT
   159 0000e087
                 2503
                                       COLRET
                                              BCS
                                                      KEY2
                                                                      ELSE TRY
   160 0000e089
                                              DECX
                 5a
   161 0000e08a 26d6
                                                      KEY1
                                                                      NEXT ROW
                                              BNE
   162 0000e08c 81
                                       KEY2
                                              RTS
   163
                                       DBOUNC
                                                                      40mS
   164 0000e08d
                                              LDA
                                                      #10
                                              STA
   165 0000e08f b72f
                                                      W6
   166 0000e091 a6ff
                                       DLP
                                              LDA
                                                      #$FF
                                                                      PAUSE
                                       DLOOP
                                              BRN
                                                                      256X12
   167 0000e093 21fe
   168 0000e095 21fe
                                              BRN
                                                                      CYCLES
   169 0000e097 4a
                                              DECA
                                              BNE
                                                      DLOOP
   170 0000e098 26f9
   171 0000e09a 3a2f
                                              DEC
                                                      W6
                                                      DLP
   172 0000e09c 26f3
                                              RNF
                                              RTS
   173 0000e09e 81
```

175		*****	*****	******	*****	******
176		*				*
177		*	Keybo	ard tables.		<u>.</u>
178		*****	*****		*****	******
179 180						
181 0000e09f	51	CTAB	FCB	\$51	Р	LOAD FROM EPROM (\$4000)
182 0000e0a0	cce27b	CIAB	JMP	DUMP1	r	EGAD TROTT EFRON (\$4000)
183 0000e0a3	68		FCB	\$68	s	LOAD FROM EPROM (\$8000)
184 0000e0a4	cce2db		JMP	DUMP9	,	EURO FROM EFROM (40000)
185 0000e0a7	28		FCB	\$28	С	S-RECORD OUTPUT
186 0000e0a8	cce3f8		JMP	PUNCH	٠	S REGULA GOTT GT
187 0000e0ab	52		FCB	\$52	L	LOAD S-RECORD
188 0000e0ac	cce321		JMP	TLOAD	-	
189 0000e0af	54		FCB	\$54	٧	VERIFY (S-RECORD)
190 0000e0b0	cce31b		JMP	VERIFY		12.12.
191 0000e0b3	62		FCB	\$62	G	GO INTO EMULATOR MODE
192 0000e0b4	cce23d		JMP	MODE3		
193 0000e0b7	64		FCB	\$64	М	READ/CHANGE MEMORY
194 0000e0b8	cce4fd		JMP	MEMEX		
195 0000e0bb	38		FCB	\$38	В	ADDRESS OFFSET
196 0000e0bc	cce2c0		JMP	OFFSET		
197 0000e0bf	48	LAST	FCB	\$48	Α	BRANCH OFFSET CALC.
198 0000e0c0	cce13e		JMP	BRAOFF		
199	000.00		•			
200 0000e0c3	11	STABL	FCB	\$11	0	
201 0000e0c4	21		FCB	\$21	1	
202 0000e0c5	22		FCB	\$22	2	
203 0000e0c6	24		FCB	\$24	3	
204 0000e0c7	31		FCB	\$31	4	
205 0000e0c8	32		FCB	\$32	5	
206 0000e0c9	34		FCB	\$34	6	
207 0000e0ca	41		FCB	\$41	7	
208 0000e0cb	42		FCB	\$42	8	
209 0000e0cc	44		FCB	\$44	9	
210 0000e0cd	48		FCB	\$48	*	BRANCH OFFSET
211 0000e0ce	38		FCB	\$38	В	LOAD OFFSET
212 0000e0cf	28		FCB	\$28	С	OUTPUT S-RECORDS
213 0000e0d0	18		FCB	\$18	D	
214 0000e0d1	14		FCB	\$14	Ε	
215 0000e0d2	12		FCB	\$12	F	
216 0000e0d3	61		FCB	\$61	10	Esc CANCEL COMMAND
217 0000e0d4	58		FCB	\$58	11	E ENTER COMMAND
218 0000e0d5	68		FCB	\$68	12	S LOAD FROM \$8000
219 0000e0d6	64		FCB	\$64	13	M MEMORY EXAMINE/CHAN
220 0000e0d7	62		FCB	\$62	14	G EMULATE
221 0000e0d8	54		FCB	\$54	15	V VERIFY RAM
222 0000e0d9	52		FCB	\$52	16	L LOAD RAM
223 0000e0da	51		FCB	\$51	17	P LOAD FROM \$4000

```
225
226
227
                                          Build a beginning and ending address
                                          in TEMP.TEMP+1 & ADDRH.ADDRL resp.
228
229
230
231
232 0000e0db 1931
                                   BLDRNG BCLR
                                                  4,STAT
233 0000e0dd 1531
                                          BCLR
                                                  2.STAT
                                                                  EMULATION ADDRESS
234 0000e0df cde235
                                          JSR
                                                  CLRTAB
                                                                  PRINT
235 0000e0e2 a6f4
                                                  #$F4
                                          LDA
236 0000e0e4 b724
                                          STA
                                                  DTABL+4
237 0000e0e6 a677
                                          LDA
                                                   #$77
238 0000e0e8 b725
                                                  DTARL+5
                                          STA
239 0000e0ea cdelec
                                          JSR
                                                   DISTAB
                                                                  GET SOURCE ADDR.
240 0000e0ed cde5be
                                          JSR
                                                  BLDADR
241 0000e0f0 2423
                                          BCC
                                                  BLDRN1
                                                                  VALID?
242 0000e0f2 b630
                                          LDA
                                                   ADDRH
                                                                  YES
243 0000e0f4 b726
                                                                  SAVE IT
                                          STA
                                                  TEMP
244 0000e0f6 b62b
                                          LDA
                                                  ADDRL
245 0000e0f8 b727
                                          STA
                                                  TEMP+1
246 0000e0fa cde570
                                          JSR
                                                  LOAD
                                                                  FETCH OPCODE OF INSTR.
247 0000e0fd b72f
                                           STA
                                                  W6
                                                                  SAVE IT
248 0000e0ff cde235
                                                  CLRTAB
                                          JSR
249 0000e102 a6f1
                                                                  PRINT 'EA'
                                          LDA
                                                   #$F1
250 0000e104 b724
                                           STA
                                                   DTABL+4
                                                   #$77
251 0000e106 a677
                                          LDA
                                          STA
                                                   DTABL+5
252 0000e108 b725
                                                  DISTAB
253 0000e10a cdelec
                                          JSR
254 0000e10d cde5be
                                          JSR
                                                   BLDADR
                                                                  GET DESTINATION ADDR
255 0000e110 2403
                                          BÇC
                                                   BLDRN1
                                                                  VALID?
256 0000e112 b630
                                          IÑA
                                                  ADDRH
                                                                  YES
257 0000e114 81
                                           RTS
258 0000e115 1831
                                   BLDRN1 BSET
                                                                INVALID
                                                  4.STAT
259 0000e117 81
260
261
262
263
                                          Display message.
264
265
266
267 0000e118 bf2f
                                   DISP
                                           STX
268 0000ella 3f33
                                           CLR
                                                  COUNT
269 0000ellc be2f
                                   DISLP
                                         LDX
                                                   W6
270 0000elle d6el32
                                          LDA
                                                   DLOAD.X
271 0000e121 be33
                                          LDX
                                                  COUNT
272 0000e123 e720
                                           STA
                                                   DTABL.X
273 0000e125 3c2f
                                           INC
                                                  W6
274 0000e127 3c33
                                          INC
                                                  COUNT
275 0000e129 b633
                                          LDA
                                                   COUNT
276 0000e12b a106
                                          CMP
                                                   #6
277 0000e12d 25ed
                                                  DISLP
                                          BLO
278 0000e12f ccelec
                                           JMP
                                                  DISTAB
279
280 0000e132 0000d0d777e6
                                   DLOAD FCB
                                                  0.0.$D0.$D7.$77.$E6
281 0000e138 d6f1600671b6
                                   VERF
                                          FCB
                                                  $D6.$F1.$60.$06.$71.$B6
```

```
283
   284
   285
                                               Calculate branch offset.
   286
   287
   288
                                       BRAOFF BSR
                                                       BLDRNG
   289 0000e13e ad9b
                                                       4.STAT.ORET
   290 0000e140 08313e
                                               BRSET
   291 0000e143 b62b
                                                                       NO FIND APPARENT
                                               LDA
                                                       ADDRL
   292 0000e145 a002
                                               SUB
                                                       #2
                                               STA
                                                       ADDRL
   293 0000e147 b72b
   294 0000e149 b630
                                               LDA
                                                       ADDRH
   295 0000e14b a200
                                               SBC
                                                       #0
   296 0000e14d b730
                                               STA
                                                       ADDRH
   297 0000e14f b62b
                                               LDA
                                                       ADDRL
                                                                       OFFSET
   298 0000e151 b027
                                               SUB
                                                       TEMP+1
   299 0000e153 b72b
                                               STA
                                                       ADDRL
   300 0000e155 b630
                                               LDA
                                                       ADDRH
                                               SBC
   301 0000e157 b226
                                                       TEMP
   302 0000e159 b730
                                               STA
                                                       ADDRH
                                                                       CHECK OPCODE
   303 0000e15b b62f
                                               LDA
                                                       W6
                                                       #$1F
                                                                       FOR BIT BRANCH
   304 0000e15d allf
                                               CMP
   305 0000e15f 234e
                                               BLS
                                                       OFFST1
   306 0000e161 b630
                                               I DA
                                                       ADDRH
   307 0000e163 alff
                                               CMP
                                                       #$FF
                                                                       + OR - OFFSET?
                                                       OFFST2
   308 0000e165 270b
                                               BEQ
   309 0000e167 4d
                                               TSTA
                                                                       CHECK OFFSET
                                                                       FOR +/- 0
   310 0000e168 2674
                                               BNE
                                                       OVRERR
   311 0000e16a b62b
                                               I DA
                                                       ADDRI
   312 0000e16c a17f
                                               CMP
                                                       #$7F
                                                       OVRERR
   313 0000e16e 226e
                                               BHI
   314 0000e170 200a
                                               BRA
                                                       OK1
   315
                                       OFFST2 LDA
                                                       ADDRL
   316 000ve172 b62b
   317
   318 0000e174 alff
                                               CMP
                                                       #$FF
   319 0000e176 2766
                                               BEO
                                                       OVRERR
   320
   321 0000e178 a180
                                               CMP
                                                       #$80
                                                       OVRERR
   322 0000e17a 2562
                                               BLO
                                                                       PRINT IT IF VALID
   323 0000e17c ad06
                                       OK1
                                               BSR
                                                       USE
   324 0000e17e cce000
                                               JMP
                                                       SCAN
   325
   326 0000e181 cce04e
                                       ORET
                                               JMP
                                                       GETCMD
em64k.as5
   328
   329 0000e184 cde235
                                       USE
                                               JSR
                                                       CLRTAB
                                               LDA
                                                       #$D6
                                                                       PRINT 'USED'
   330 0000e187 a6d6
   331 0000e189 b720
                                               STA
                                                       DTABL
   332 0000e18b a6b5
                                               LDA
                                                       #$B5
   333 0000e18d b721
                                               STA
                                                       DTABL+1
   334 0000e18f a6f1
                                               LDA
                                                       #$F1
   335 0000e191 b722
                                               STA
                                                       DTABL+2
   336 0000e193
                                               LDA
                                                       #$E6
                 a6e6
   337 0000e195 b723
                                                       DTABL+3
                                               STA
                                                       ADDRL
                                                                       PRINT OFFSET
   338 0000e197 b62b
                                               LDA
                                               JSR
                                                       PRTDAT
   339 0000e199 cde5f2
   340 0000e19c 97
                                               TAX
   341 0000e19d b627
                                               LDA
                                                       TEMP+1
   342 0000e19f ab01
                                               ADD
                                                       #1
                                                       ADDRL
   343 0000e1a1 b72b
                                               STA
   344 0000ela3 b626
                                               LDA
                                                       TEMP
                                                                       PUT INTO
   345 0000e1a5 a900
                                               ADC
                                                       #0
   346 0000e1a7 b730
                                               STA
                                                       ADDRH
                                                                       INSTRUCTION
   347 0000ela9 9f
                                               TXA
   348 0000elaa 1531
                                               BCLR
                                                       2.STAT
```

```
349 0000elac cce562
                                               JMP
                                                      STORE
   350
                                      OFFST1 LDA
                                                      ADDRL
                                                                      ADJUST FOR
   351 0000elaf b62b
                                                      #1
                                                                      BIT BRANCH
   352 0000e1b1 a001
                                               SUB
                                                      ADDRL
   353 0000e1b3 b72b
                                               AT2
                                                      ADDRH
   354 0000e1b5 b630
                                               LDA
   355 0000e1b7
                 a200
                                               SBC
                                                      #0
                                                      ADDRH
   356 0000e1b9 b730
                                               STA
                                                      #$FF
                                               CMP
                                                                      NEG OFFSET?
   357 0000e1bb alff
   358 0000e1bd 270b
                                               BEQ
                                                      OFFST3
                                                                      YES
   359 0000e1bf 4d
                                               TSTA
                                                      CHECK FOR
   360 0000e1c0 261c
                                               BNE
                                                      OVRERR
                                                                      +/- 0 AND -1
                                                      ADDRL
   361 0000e1c2 b62b
                                              I DA
                                                      #$7F
   362 0000elc4 a17f
                                               CMP
                                                      OVRERR
   363 0000e1c6 2216
                                               BHI
                                               BRA
                                                      OK2
   364 0000e1c8 200a
   365
                                                      ADDRL
   366 0000elca b62b
                                      OFFST3 LDA
   367 0000elcc alfe
                                              CMP
                                                      #$FE
   368 0000e1ce 240e
                                               RHS
                                                      OVRERR
   369 0000eld0 al80
                                              CMP
                                                      #$80
   370 0000e1d2 250a
                                               BLO
                                                      OVRERR
   371
   372 0000e1d4 3c27
                                       0K2
                                               INC
                                                      TEMP+1
   373 0000eld6 2602
                                               RNF
                                                      OFFITS
   374 0000e1d8 3c26
                                               INC
                                                      TEMP
                                                                      PRINT IF VALID
   375 0000elda ada8
                                       OFFITS
                                              BSR
                                                      USE
                                                      SCJMP
   376 0000eldc 200b
                                               BRA
   377
                                                                      PRINT "OR"
                                                      #$D7
   378 0000elde a6d7
                                       OVRERR LDA
   379 0000e1e0 b724
                                               STA
                                                       DTABL+4
   380 0000e1e2 a660
                                               LDA
                                                       #$60
                                                      DTABL+5
   381 0000e1e4 b725
                                               STA
                                                       PRTADR
   382 0000ele6 cde616
                                               JSR
   383 0000ele9 cce000
                                       SCJMP
                                              JMP
                                                       SCAN
em64k.as5
   385
   386
   387
                                              Display table contents.
   388
   389
   390
   391 0000elec 1701
                                       DISTAB BCLR
                                                      3.PORTB
                                                                      ENABLE (144115) LOW
   392 0000elee ae05
                                              LDX
                                                      #5
   393 0000e1f0 e620
                                       DISCHR LDA
                                                      DTABL.X
                                                                      LOAD DISPLAY
   394
   395 0000e1f2 bf28
                                       NT1
                                               STX
                                                      W1
                                                                      SAVE INDEX
   396 0000e1f4 1d00
                                               BCLR
                                                       6.PORTA
                                                                      CLEAR DATA
   397 0000e1f6 ae08
                                               LDX
                                                       #8
   398 0000e1f8 48
                                       DISI
                                                                      SET UP
                                               LSLA
                                                                      BIT OF
                                                       DIS2
   399 0000e1f9 2402
                                               BCC
                                               BSET
                                                       6.PORTA
                                                                      ACCUMULATOR
   400 0000e1fb 1c00
   401 0000elfd le00
                                       DIS2
                                                       7.PORTA
                                                                      CLOCK
                                               BSET
                                                       7.PORTA
   402 0000e1ff 1f00
                                               BCLR
                                                                      IT
                                                       6.PORTA
                                                                      CLEAR DATA
   403 0000e201 1d00
                                               BCLR
                                                                      COMPLETE?
   404 0000e203
                                               DECX
   405 0000e204 26f2
                                               BNE
                                                       DIS1
                                                                      NO
                                                                      RESTORE INDEX
   406 0000e206 be28
                                               LDX
                                               DECX
   407 0000e208 5a
   408 0000e209 2ae5
                                               BPL
                                                       DISCHR
                                                                      ENABLE (144115) HIGH
   409 0000e20b 1601
                                               BSET
                                                       3.PORTB
                                               RTS
   410 0000e20d 81
   411
```

```
412
   413
                                             S-record input RAM accessing.
   414
   415
   416
   417
   418 0000e20e 1201
                                      RAMACC BSET
                                                    1.PORTB
                                                                    5
                                                                        5 XFER A14 & A15 TO PORTB
   419 0000e210 0e3002
                                              BRSET
                                                    7.ADDRH.A15H
                                                                   5
                                                                        10
                                                                             A15 HIGH ?
   420 0000e213 1301
                                              BCLR
                                                     1.PORTB
                                                                    5
                                                                       15
                                                                             NO
                                                                    5 20
                                                     O.PORTB
                                                                             YES
   421 0000e215 1001
                                      A15H
                                             RSFT
                                                     6.ADDRH.A14H
                                                                             A14 HIGH ?
   422 0000e217 0c3002
                                              BRSET
                                                                       25
   423 0000e21a 1101
                                              BCLR
                                                     O.PORTB
                                                                    5
                                                                        30
                                                                             NO
   424 0000e21c be30
                                      A14H
                                             LDX
                                                     ADDRH
                                                                    3
                                                                        33
                                                                             YES
   425 0000e21e bf2a
                                              STX
                                                     ADDEH
                                                                    4
                                                                        37
   426 0000e220 1c2a
                                              BSFT
                                                     6.ADDEH
                                                                    5 42 A14 HIGH
   427 0000e222 1f2a
                                             BCLR
                                                     7.ADDEH
                                                                    4 47 A15 LOW
   428
   429 0000e224 0a3108
                                              BRSET
                                                     5.STAT.L3
                                                                    5
                                                                        52
                                                                             READING ?
   430 0000e227 aec7
                                             LDX
                                                     #$C.7
                                                                    2
                                                                        54
                                                                             NO, WRITING (STA)
   431 0000e229 bf29
                                             STX
                                                     W2
                                                                    4 58
                                                                             STA IN
                                              JSR
                                                     W2
                                                                   16 74
                                                                             RAM SUBROUTINE
   432 0000e22b bd29
                                                                        78
                                                                             SAVE FOR READBACK CHECK
                                                                    4
   433 0000e22d b72d
                                             STA
                                                     WA.
                                              LDX
                                                     #$C6
                                                                    2
                                                                        80
                                                                             READING (LDA)
   434 0000e22f aec6
                                      L3
                                                                   13
                                                                        93
                                                                             LDA IN RAM
   435 0000e231 bf29
                                             STX
                                                     W2
   436
                                                                             121 (89 FOR READ) WITH JSR
   437 0000e233 bc29
                                              JMP
                                                     W2
                                                                   14 107
em64k.as5
   439
    440
   441
                                             Clear display table.
   442
   443
   444
   445 0000e235 ae05
                                      CLRTAB LDX
   446 0000e237 6f20
                                      CLRLOC CLR
                                                     DTABL.X
                                                                   CLEAR SIX
                                                                    LOCATIONS IN
   447 0000e239 5a
                                             DECX
   448 0000e23a 2afb
                                             BPL
                                                     CLRLOC
                                                                    DISPLAY TABLE
   449 0000e23c 81
                                             RTS
   450
   451
   452
   453
                                              Emulator mode.
   454
   455
   456
   457 0000e23d cde235
                                      MODE3
                                             JSR
                                                     ELRTAB
   458 0000e240 a6f1
                                              LDA
                                                     #$F1
   459 0000e242 b720
                                                     DTARI
                                             STA
   460 0000e244 a673
                                              LDA
                                                     #$73
   461 0000e246 b721
                                              STA
                                                     DTABL+1
   462 0000e248 a663
                                              LDA
                                                     #$63
   463 0000e24a b723
                                              STA
                                                     DTABL+3
   464 0000e24c cdelec
                                              JSR
                                                     DISTAB
   465 0000e24f cde05f
                                      KSC
                                              JSR
                                                     KEYSCN
                                                                    WAIT UNTIL EPROM REMOVED
                                              BCC
   466 0000e252 24fb
                                                     KSC
   467 0000e254 a162
                                              CMP
                                                     #$62
                                                                    EMULATION CONFIRMED ?
   468 0000e256
                2703
                                              BEQ
                                                     CONF
   469 0000e258 cce04e
                                                     GETCMD
                                              JMP
   470
                                      CONF
                                                                    MODE 3, ENABLE (144115) HIGH
   471 0000e25b a628
                                              LDA
                                                     #$28
   472 0000e25d b701
                                              STA
                                                     PORTB
   473 0000e25f
                                              LDA
                                                     #$F1
                 a6f1
   474 0000e261 b720
                                              STA
                                                     DTABL
   475 0000e263 a6d6
                                              LDA
                                                     #$D6
   476 0000e265 b721
                                              STA
                                                     DTABL+1
   477 0000e267 a6d0
                                              LDA
                                                     #$D0
                                                                     L
```

```
DTABL+2
   478 0000e269 b722
                                           STA
   479 0000e26b a677
                                           LDA
                                                   #$77
   480 0000e26d b723
                                           STA
                                                   DTABL+3
   481 0000e26f a6f0
                                                   #$F0
                                                                 т
                                           I DA
   482 0000e271 b724
                                           STA
                                                   DTABL+4
   483 0000e273 a6f1
                                                   #$F1
                                                                 F
                                           L DA
                                                   DTABL+5
   484 0000e275 b725
                                           STA
   485 0000e277 cdelec
                                           JSR
                                                   DISTAB
   486
   487 0000e27a 8e
                                  STP
                                         STOP
em64k.as5
   489
   490
                                           Xfer EPROM contents to RAM from emulation *
   491
   492
                                           socket ($4000).
   493
   494
   495
   496 0000e27b cde235
                                   DUMP1 JSR
                                                  CLRTAB
   497 0000e27e cdelec
                                           JSR
                                                   DISTAB
   498 0000e281 a658
                                           LDA
                                                   #$58
                                                                 MODE 2. ENABLE (144115) HIGH
                                                   PORTB
   499 0000e283 b701
                                           STA
                                                                 REAL ADDRESS (NO OFFSET)
   500 0000e285 1431
                                           BSET
                                                   2.STAT
   501 0000e287 3f2b
                                           CLR
                                                   ADDRL
   502 0000e289 3f30
                                                   ADDRH
                                           CLR
                                                   1.PORTB
                                   LLP1
                                                                 5 5 XFER A14 & A15 TO PORTB
   503 0000e28b 1201
                                           BSET
                                           BRSET 7,ADDRH.AD15H 5 10 A15 HIGH ?
   504 0000e28d 0e3002
                                                  1.PORTB 5 15 NO
   505 0000e290 1301
                                           BCLR
                                    AD15H
                                                   O.PORTB
   506 0000e292 1001
                                           BSET
                                                                5 20 YES
   507 0000e294 0c3002
                                           BRSET
                                                  6.ADDRH.AD14H 5 25 A14 HIGH ?
                                                   O.PORTB
   508 0000e297 1101
                                           BCLR
                                                                 5 30
                                                                        NO
   509 0000e299 be30
                                    AD14H LDX
                                                   ADDRH
                                                                 3 33
                                                                        YFS
   510 0000e29b bf2a
                                           STX
                                                   ADDEH
                                                                 4 37
                                                   7.ADDEH
   511 0000e29d 1f2a
                                            BCLR
                                                                 5 42 A15 LOW
                                                   6.ADDEH
                                                                5 47 A14 HIGH
   512 0000e29f 1c2a
                                           BSET
   513 0000e2a1 1d01
                                                   6.PORTB
                                           BCLR
                                                                 READ FROM EMULATOR SOCKET
   514 0000e2a3 1e01
                                           BSET
                                                   7.PORTB
   515 0000e2a5 cde570
                                                   LOAD
                                                                 LOAD BYTE
                                           JSR
   516 0000e2a8 1c01
                                           BSET
                                                   6.PORTB
                                                   7.PORTB
                                                                 WRITE TO RAM
   517 0000e2aa 1f01
                                           BCLR
   518 0000e2ac cde562
519 0000e2af 3c2b
                                                   STORE
                                                                 STORE BYTE
                                           JSR
                                           INC
                                                   ADDRI
   520 0000e2b1 2602
                                           BNE
                                                   SKPH
   521 0000e2b3 3c30
                                           INC
                                                   ADD'RH
                                    SKPH LDA
   522 0000e2b5 b630
                                                   ADDRH
   523 0000e2b7 26d2
                                           BNE
                                                   LLP1
                                                                 MSB ZERO ?
                                                                 YES, LSB ZERO ?
   524 0000e2b9 b62b
                                           LDA
                                                   ADDRL
                                                                 IF SO. FINISHED
   525 0000e2bb 26ce
                                           BNE
                                                   LLP1
   526 0000e2bd cce04e
                                           JMP
                                                   GETCMD
   527
```

```
528
                                    _____
   529
                                           Offset for S-record load/send.
   530
   531
                                     **********
   532
   533
                                                                 NO ADDRESS INC/DEC
   534 0000e2c0 1c31
                                    OFFSET BSET
                                                   6.STAT
   535 0000e2c2 1431
                                            BSET
                                                   2.STAT
                                                                 REAL ADDRESS
   536 0000e2c4 a6d7
                                            LDA
                                                   #$D7
                                                                 0
   537 0000e2c6 b720
                                                   DTABL
                                            STA
                                                   #$71
   538 0000e2c8 a671
                                            LDA
   539 0000e2ca b721
                                            STA
                                                   DTABL+1
   540 0000e2cc b722
                                            STA
                                                   DTABL+2
   541 0000e2ce 3f23
                                            CLR
                                                   DTABL+3
   542 0000e2d0 3f2a
                                           CIR
                                                   ADDEH
                                                   ADDRH
   543 0000e2d2 3f30
                                           CLR
   544 0000e2d4 a639
                                           LDA
                                                   #OFF
                                            STA
                                                   ADDRL
   545 0000e2d6 b72b
   546 0000e2d8 cce506
                                            JMP
                                                   MEMEX3
em64k.as5
                                     ***********
   548
   549
                                            Xfer EPROM contents to RAM from auxiliary *
   550
                                            socket ($8000).
   551
   552
   553
   554
   555 0000e2db cde235
                                    DUMP9
                                           JSR
                                                   CLRTAB
   556 0000e2de cdelec
                                            JSR
                                                   DISTAB
   557 0000e2e1 a658
                                            LDA
                                                   #$58
                                                                  MODE 2. ENABLE (144115) HIGH
                                            STA
                                                   PORTB
   558 0000e2e3 b701
                                            BSET
                                                   2.STAT
                                                                  REAL ADDRESS (NO OFFSET)
   559 0000e2e5 1431
   560
   561 0000e2e7 ad0f
                                    TLOP
                                            BSR
                                                   T19
   562 0000e2e9 3c01
                                            INC
                                                   PORTB
                                                                  NEXT PAGE
                                                   PORTB
                                            LDA
   563 0000e2eb b601
                                            AND
                                                   #3
   564 0000e2ed a403
   565 0000e2ef a103
                                            CMP
                                                   #3
                                                                  LAST PAGE ?
   566 0000e2f1 25f4
                                            BLO
                                                   TLOP
   567 0000e2f3 ad03
                                            BSR
                                                   T19
                                                                  YES
                                                   GETCMD
   568 0000e2f5 cce04e
                                            JMP
   569
   570 0000e2f8 3f2b
                                    T19
                                            CLR
                                                   ADDRL
   571 0000e2fa 3f30
                                                   ADDRH
                                            CLR
   573 0000e2fc be30
                                    LLP9
                                                   ADDRH
                                            LDX
                                                                  YES
   574 0000e2fe bf2a
                                                   ADDEH
                                            STX
   575 0000e300 1e2a
                                            BSET
                                                   7.ADDEH
                                                                  A15 HIGH
   576 0000e302 1d2a
                                                                  A14 LOW
                                            BCLR
                                                   6.ADDEH
                                                                  READ FROM AUXILIARY SOCKET
   577 0000e304 cde570
                                            JSR
                                                   LOAD
   578 0000e307 1f2a
                                                   7.ADDEH
                                            BCLR
                                                                  A15 LOW
   579 0000e309 1c2a
                                            BSET
                                                   6.ADDEH
                                                                  A14 HIGH
                                                                  WRITE TO EMULATION RAM
   580 0000e30b cde562
                                            JSR
                                                   STORE
                                                   ADDRL
   581 0000e30e 3c2b
                                            INC
   582 0000e310 2602
                                            BNE
                                                   SKPH9
   583 0000e312 3c30
                                            INC
                                                   ADDRH
   584 0000e314 b630
                                    SKPH9
                                           LDA
                                                   ADDRH
   585 0000e316 a140
                                                                  LAST ADDRESS $3FFF
                                            CMP
                                                   #$40
                                                                  FINISHED ?
   586 0000e318 26e2
                                            BNE
                                                   LLP9
   587
                                            RTS
   588 0000e31a 81
```

590		*****	*****	*****	***	****	*****	***
591		*						*
592		*	PS232	(9600) S-Record	rece	iver	(4MHz).	*
593		*	NJEJE .	(3000) 3 1100014				*
594		*****	*****	*****	***	****	******	***
595								
596 0000e31b	1 2 2 1	VERIFY	DCET	5.STAT	S E	DIAL	VERIFY	
597 0000e31d		ACKILI	FDX	#6	J	NIAL	·CKIII	
598 0000e31d			BRA	L4				
		TIOAD		5.STAT	c c	RIAL	0.40	
599 0000e321	1b31	TLOAD	BCLR CLRX	3,31A1	36	RIAL	LUAU	
600 0000e323		L4	LDA	#\$81	RT	c		
601 0000e324		L4	STA	#*61 W3	KI	3		
602 0000e326				DISP	n r	CDIAV	TIOAN OD	HE-TEV"
603 0000e328	cdel18		JSR	0125	UI	SPLAI	"LOAd OR	UEITFY
604	15.6	THOUT	000	THOUG	7	DIT A	CCII INTO	•
605 0000e32b		INPUT	BSR	I NCHD	S		SCII INTO	A
606 0000e32d			CMP	#·S·	-			
607 0000e32f			BNE	INPUT			AGAIN	D.CTED
608 0000e331	ad59		BSR	INCHD			T NEXT CHA	RACTER
609 0000e333			CMP	#'9'	9			
610 0000e335	276f		BEQ	NINE		S. FI	N I SH	
611 0000e337			CMP	#'1'		. 1 ?		
612 0000e339	26f0		BNE	INPUT	NO	. TRY	AGAIN	
613								
614 0000e33b	3f32	LNGTH	CLR	CHKSUM	YES. CLEAR CHECKSUM			
615 0000e33d			CLR	TMP2			P. STORE	
616 0000e33f	cde3bd		JSR	BYTEI			BYTE COUN	T ·
617 0000e342	b736		STA	BCNT	ΑN	D SAV	E IT	
618								
619 0000e344	cde3bd	ADDR	JSR	BYTEI	ΑD	DRESS	HIGH	
620 0000e347	b039		SUB	OFF	0 F	FSET		
621 0000e349	ь730		STA	ADDRH				
622 0000e34b	cde3bd		JSR	BYTEI	ΑD	DRESS	LOW	
623 0000e34e	b72b		STA	ADDRL				
624								
625 0000e350	cde3bd	DLOP	JSR	BYTEI	75		GET A BY	TE
626 0000e353	271d		BEQ	CHCK	3	78	LAST BYT	E ?
627 0000e355	0b310b		BRCLR	5.STAT.L5	5	83	NO. VERI	FYING ?
628 0000e358	b72f		STA	W6	4	87	YES	
629 0000e35a	cde20e		JSR	RAMACC	66	153	READ RAM	
630 0000e35d	b12f		CMP	W6	3	156	SAME ?	
631 0000e35f	2658		BNE	ERR7	3	159		
632 0000e361	2007		BRA	L6	3	162		
633 0000e363	cde20e	L5	JSR	RAMACC	67	150		NO. WRITE TO RAM
634 0000e366	b12d		CMP	W4	3	153		READBACK
635 0000e368	263f		BNE	ERR2	3	156		OK ?
636 0000e36a	3c2b	L6	INC	ADDRL	5	161	5 167	INCREMENT LS ADDRESS
	2602		BNE	NOOVR	3	164	3 170	OVERFLOW ?
638 0000e36e	3c30		INC	ADDRH	5	169	5 175	YES. INC. HIGH BYTE
	20de	NOOVR	BRA	DLOP		172	3 178	
333 33000370			5	5.00	,		0 1.0	

```
641
642
643
                                        Checksum byte & error routine.
644
645
646
                                 CHCK
                                        ADD
                                               CHKSUM
647 0000e372 bb32
648 0000e374 b732
                                        STA
                                                CHKSUM
                                                              DERUG
                                                              IS CHECKSUM BYTE OK ?
                                        CMP
                                                #$FF
649 0000e376 alff
                                        BEQ
                                                INPUT
                                                              YES, AND AGAIN
650 0000e378 27b1
651
                                        LDX
                                             #1
652 0000e37a ae01
                                             ERDAT
                                                              DEBUG
653 0000e37c b738
                                ERR
                                        STA
                                                              DEBUG
654 0000e37e bf37
                                        STX
                                               ERTYP
655 0000e380 9f
                                        TXA
                                        JSR
                                               PRTDAT
656 0000e381 cde5f2
657 0000e384 3f24
                                        CLR
                                                DTABL+4
                                                PRTADR
658 0000e386 cde616
                                        JSR
                                        JMP
                                                SCAN
659 0000e389 cce000
660
661
662
                                        Input routine, MC68HC05E0 : 0.5 uS.
663
                                        Cycles per bit at 9600 baud : 208
664
665
666
667
                                INCHD
                                        BSR
                                                DEL191
                                                           191
                                                                      GET OUT OF BIT 7
668 0000e38c ad60
                                        BRCLR 2.PORTB.*
                                                            5
                                                                      IS LINE HIGH ?
669 0000e38e 0501fd
                                 INCH
                                        BRSET
                                                2.PORTB.*
                                                              5
                                                                       YES. WAIT FOR START
670 0000e391 0401fd
                                                            2 6 7 DATA BITS TO READ
4 10
                                                #7
671 0000e394 ae07
                                        LDX
                                        STX
                                                COUNT
672 0000e396 bf33
                                                DEL110
                                                           110 120 +/-3 OF 1st BIT
673 0000e398 ad58
                                        BSR
674
675 0000e39a ad52
                                INBT
                                        BSR
                                                DEL191
                                                            191
                                                                       +120-208=103
                                                            5 196 CYC 2 (105) READ
                                        BRCLR 2.PORTB.ZER
676 0000e39c 050100
                                        RORA
                                                              3 199 SAVE BIT
677 0000e39f 46
                                 ZER
                                                             5 204
                                        DEC
                                                COUNT
678 0000e3a0 3a33
679 0000e3a2 26f6
                                        BNE
                                                INBT
                                                              3 207
680
681 0000e3a4 44
                                        LSRA
                                                              3 16 MSB A ZERO
682 0000e3a5 81
                                        RTS
                                                               6 22
683
684 0000e3a6 cce04e
                                 NINE
                                        JMP
                                                GETCMD
685
                                                               READBACK FROM RAM
                                                #2
686 0000e3a9 ae02
                                 ERR2
                                        LDX
                                                ERR
687 0000e3ab 20cf
                                        BRA
                                 ERR3
                                                              LESS THAN ASCII 0
688 0000e3ad ae03
                                        LDX
                                                #3
                                        BRA
                                                ERR
689 0000e3af 20cb
                                                               BETWEEN ASCII 9 & A
690 0000e3b1 ae04
                                 ERR4
                                        LDX
                                                #4
                                               ERR
691 0000e3b3 20c7
                                        BRA
                                 ERR5
                                              #5
                                                              MORE THAN ASCII F
692 0000e3b5 ae05
                                        LDX
693 0000e3b7 20c3
                                        BRA
                                             ERR
                                             #7
694 0000e3b9 ae07
                                 ERR7
                                        LDX
                                                               VERIFY ERROR
695 0000e3bb 20bf
                                        BRA
                                                ERR
```

em64k.as5

```
************
   697
   698
   699
                                       Byte input sub-routines.
   700
                                 _____
   701
   702
                                           INCHD
                                                        22
   703 0000e3bd adcd
                                BYTEI BSR
                                                                   MS NIBBLE
                                                          35 57 WHAT WAS IT
   704 0000e3bf ad17
                                       BSR
                                              ASCII
   705 0000e3c1 48
                                                                  YFS
                                       LSLA
                                                          3
   706 0000e3c2 48
                                                                  SHIFT
                                       LSLA
                                                         3
                                                                  ŢΤ
   707 0000e3c3 48
                                       LSLA
                                                        3 69 UP
4 71 AND SAVE IT
3 74 RESTORE BYTE
   708 0000e3c4 48
                                       ISIA
   709 0000e3c5 b734
                                              TMP1
                                       STA
                                            TMP2
   710 0000e3c7 b635
                                       LDA
   711 0000e3c9 bb32
                                       ADD CHKSUM
                                                         3 79 ACCUMULATE
   712 0000e3cb b732
                                       STA
                                              CHKSUM
                                                          4 83 IN CHECKSUM BYTE
                                             LNCHD
                                                         22
                                                                   LS NIBBLE
   713 0000e3cd adbd
                                       BSR
                                                          35 57
   714 0000e3cf ad07
                                       BSR
                                              ASCII
                                                                  WHAT WAS IT.
                                                          3 60 ADD TO MS NIBBLE
   715 0000e3d1 bb34
                                       ADD
                                              TMP1
                                            TMP2
                                                         4 64
   716 0000e3d3 b735
                                       STA
                                                                   SAVE BYTE
   717 0000e3d5 3a36
                                       DEC
                                              BCNT
                                                         5 69 DECREMENT BYTE COUNT
   718 0000e3d7 81
                                       RTS
                                                          6
                                                             75
   719
                               ASCII CMP
                                              #$30
                                                         2
                                                                  BEFORE ZERO ?
   720 0000e3d8 a130
                                                         3 5 YES, NOT LEGAL
   721 0000e3da 25d1
                                       BLO
                                             ERR3
   722 0000e3dc a139
                                       CMP
                                              #$39
                                                           2
                                                             7 AFTER NINE
                                              MT9
                                                           3 10
                                                                   YES TRY A-F
   723 0000e3de 2203
                                       RHI
                                                             13
   724 0000e3e0 a030
                                       SUB
                                              #$30
                                                           3
                                                                   0-9. CONVERT TO HEX
                                                           6 19
   725 0000e3e2 81
                                       RTS
   726
                                MT9 CMP
                                                         2 12 BEFORE A ?
   727 0000e3e3 a141
                                              #$41
   728 0000e3e5 25ca
                                             ERR4
                                                         3 15 YES, NOT LEGAL
2 17 AFTER F?
                                       BIO
   729 0000e3e7 a146
                                       CMP
                                              #$46
                                                           3 20 YES, NOT LEGAL
   730 0000e3e9 22ca
                                       RHI
                                              FRR5
   731 0000e3eb a037
                                       SUB
                                              #$37
                                                         3 23 A-F. CONVERT TO HEX
                                NEND RTS
                                                           6 29
   732 0000e3ed 81
   733
   734 0000e3ee aeld
                               DEL191 LDX
                                              #29
                                       BRA DELAY
                                                         3
   735 0000e3f0 2002
                                DEL110 LDX
   736 0000e3f2 ae10
                                              #16
                                                          2
   737 0000e3f4 5a
                                DELAY DECX
                                                           3
   738 0000e3f5 26fd
                                       BNE
                                              DELAY
                                                          3
                                                                   6xX
                                                                  12+6X (INC BSR)
   739 0000e3f7 81
                                       RTS
                                                           6
em64k.as5
   741
                                 ***********
   742
   743
                                       RS232 (9600 @ 4MHz) S-Record transmitter. *
   744
                                 ***********
  745
  746
                                            2.PORTBD
   747 0000e3f8 1406
                                PUNCH BSET
                                                          BIT 2 OUTPUT
                                             2.PORTBD BIT 2 OUTPUT
BLDRNG BUILD RANGE
   748 0000e3fa cde0db
                                       JSR
                                              4.STAT.NINE NEW ADDRESS ENTERED ?
   749 0000e3fd 0831a6
                                       BRSET
   750 0000e400 be26
                                       LDX
                                              TEMP
                                                           NO. SWAP .ADDRESSES
                                             TEMP
   751 0000e402 b726
                                       STA
   752 0000e404 bf30
                                       STX
                                              ADDRH
   753 0000e406 b62b
                                       LDA
                                              ADDRL
   754 0000e408 be27
                                      LDX
                                             TEMP+1
   755 0000e40a bf2b
                                       STX
                                              ADDRL
   756 0000e40c b727
                                       STA
                                             TFMP+1
                                                           CLEAR END FLAG
   757 0000e40e 1f31
                                       BCLR
                                             7.STAT
   758 0000e410 1531
                                       BCLR
                                             2.STAT
                                                           EMULATION ADDRESS
   759
   760 0000e412 b627
                               LOOP1 LDA
                                             TEMP+1
                                                          END LSB
   761 0000e414 b02b
                                       SUB
                                              ADDRL
                                                          CURRENT LSB
```

```
762 0000e416 b72f
                                           STA
                                                   W6
                                                                DIFFERENCE LSB
   763 0000e418 b626
                                                   TEMP
                                           LDA
                                                                END MSB
   764 0000e41a b230
                                           SBC
                                                   ADDRH
                                                                 CURRENT MSB
   765 0000e41c 260d
                                           RNF
                                                   LOTS
                                                                 MSB ZERO ?
   766 0000e41e b62f
                                           LDA
                                                   W6
                                                                 YES. LOOK AT LSB
   767 0000e420 4c
                                           INCA
                                                                 ADJUST
   768 0000e421 2708
                                           BEO
                                                   LOTS
                                                                 WAS SFF ?
   769 0000e423 a120
                                           CMP
                                                   #$20
                                                                 MORE THAN 23 ?
   770 0000e425 2204
                                           RHI
                                                   LOTS
                                                                 IF SO USE 23
   771 0000e427 le31
                                           BSET
                                                   7.STAT
                                                                 NO. LAST SI RECORD
   772 0000e429 2002
                                           BRA
                                                   LTE20
                                                                 LESS THAN OR EQUAL TO 20
   773
                                    LOTS
                                           LDA
                                                   #$20
   774 0000e42b a620
                                                                 ADD BYTE COUNT & ADDRESS
   775 0000e42d ab03
                                    LTE20 ADD
                                                   #$03
   776 0000e42f b736
                                           STA
                                                   BCNT
                                                                 No. BYTES THIS SI RECORD
   777 0000e431 a653
                                           LDA
                                                   #·s·
   778 0000e433 cde484
                                           JSR
                                                   DUCH
   779 0000e436 a631
                                           LDA
                                                   #'1'
   780 0000e438 ad4a
                                           BSR
                                                   OUCH
   781 0000e43a 3f32
                                           CLR
                                                   CHKSUM
   782 0000e43c b636
                                                                 BYTE COUNT
                                           LDA
                                                   RONT
   783 0000e43e ad72
                                           BSR
                                                   BYTEO
   784 0000e440 b630
                                           LDA
                                                   ADDRH
                                                                 ADDRESS HIGH
                                           BSR
                                                   BYTEO
   785 0000e442 ad6e
   786 0000e444 b62b
                                           LDA
                                                   ADDRL
                                                                 ADDRESS LOW
   787 0000e446 ad6a
                                           BSR
                                                   BYTEO
   788
   789 0000e448 cde570
                                  LOOP2 JSR
                                                   LOAD
                                                                 GET BYTE
   790 0000e44b 3c2b
                                           LNC
                                                   ADDRL
                                                                 INCREMENT APDRESS
   791 0000e44d 2602
792 0000e44f 3c30
                                           BNE
                                                   NOVR
                                                                 OVERFLOW ?
                                                                 YES. INC. HIGH BYTE
                                           INC
                                                   ADDRH
   793 0000e451 ad5f
                                    NOVR
                                                   BYTEO
                                                                SEND BYTE
                                           BSR
   794 0000e453 26f3
                                                   L00P2
                                                                 LAST BYTE ?
                                           BNE
em64k.as5
   796
   797
   798
                                           Checksum byte.
   799
   800
                                    ************
   801
   802 0000e455 b632
                                                   CHKSUM
                                                               CHECKSUM
                                           LDA
                                                                REQUIRED CHECKSUM BYTE
   803 0000e457 43
                                           COMA
   804 0000e458 ad58
                                           BSR
                                                   BYTEO
                                                                 SEND IT
   805 0000e45a ad22
                                           BSR
                                                   CRLF
                                                                 CRLF
   806 0000e45c 0f31b3
                                           BRCLR 7.STAT.LOOP1 FINISHED ?
                                    ************
   808
   809
   810
                                           S9 record.
   811
   812
                                    ***********
   813
   814 0000e45f a653
                                                   #·s·
                                           † DA
   815 0000e461 ad21
                                           BSR
                                                   OUCH
                                                   #'9'
                                                                 9
   816 0000e463 a639
                                           LDA
   817 0000e465 adld
                                           BSR
                                                   OUCH
   818 0000e467 a603
                                           LDA
                                                   #$03
                                                                 3 BYTES
   819 0000e469 ad47
                                           RSR
                                                   BYTEO
   820 0000e46b a600
                                           LDA
                                                   #$00
   821 0000e46d ad43
                                           BSR
                                                   BYTEO
                                                                 DUMMY (0)
   822 0000e46f a600
                                           I DA
                                                   #$00
   823 0000e471 ad3f
                                           BSR
                                                   BYTEO
                                                                 ADDRESS
   824 0000e473 a6fc
                                           LDA
                                                   #SFC
   825 0000e475 ad3b
                                           BSR
                                                   BYTEO
                                                                 CHECKSUM
   826 0000e477 ad05
                                           BSR
                                                   CRLF
                                                   2,PORTBD
   827 0000e479 1506
                                           BCLR
                                                                 BIT 2 INPUT
```

```
828 0000e47b cce04e
                                       JMP
                                              GETCMD
   829
                               CRLF LDA
                                              #$0D
                                                          CR
   830 0000e47e a60d
   831 0000e480 ad02
                                        BSR
                                              OUCH
                                       I DA
                                              #$0A
                                                           LF
   832 0000e482 a60a
em64k.as5
                                 *********
   835
                                       Output routine, 208 cycles per bit.
   836
   837
                                 ********
   232
                                                           5 MAKE SURE IT'S HIGH
2 7 10 BITS TO SEND
                                 OUCH
                                        RSET
                                              2.PORTB
                                                           5
   840 0000e484 1401
                                        LDX
                                              #10
   841 0000e486 ae0a
                                                          4 11 START, 8 DATA, STOP
                                              COUNT
                                        STX
   842 0000e488 bf33
                                        NOP
   843 0000e48a 9d
   844 0000e48b 9d
                                        NOP
                                        JSR
                                              DELAY
                                                          72 83
   845 0000e48c cde3f4
                                                           2 85 START A ZERO
                                        CLC
   846 0000e48f 98
                                                          3 88
                                              STAR
   847 0000e490 2008
                                        BRA
   RAR
                                 OUTBT LDX
                                              #28
                                                           2
   849 0000e492 aelc
                                                        180 182
                                        JSR
                                              DELAY
   850 0000e494 cde3f4
   851 0000e497 9d
                                        NOP
                                                           2 184
                                                           2 186 FILL WITH ONES FOR STOP
                                 DEL3
                                        SEC
   852 0000e498 99
                                        RORA
                                                          3 189
                                                                   GET A BIT
   853 0000e499 46
                                              0U1
                                                          3 192 1 ?
   854 0000e49a 2504
                                 STAR
                                        BCS
                                                          5 197
                                              2.PORTB
                                                                   NO
   855 0000e49c 1501
                                        RCLR
                                              OBD
                                                            3 200
   856 0000e49e 2004
                                        BRA
                                                                   YES
                                              2.PORTB
   857 0000e4a0 1401
                                 0U1
                                        BSET
   858 0000e4a2 2000
                                              OBD
                                                           3
                                        RRA
                                                        5 205
   859 0000e4a4 3a33
                                        DEC
                                              COUNT
                                                           3 208 DONE ?
                                              OUTBT
   860 0000e4a6 26ea
                                        RNF
   861 0000e4a8 81
                                        RTS
   862
                                                                   CONVERT TO ASCII
   863 0000e4a9 ab30
                                 ASCIO ADD
                                              #$30
                                                          3
                                        CMP
                                              #$39
                                                          2 5 0-9 ?
   864 0000e4ab a139
                                                           3 8
   865 0000e4ad 2302
                                        BLS
                                              NMTQ
                                                               8
                                                                   NO. A-F
   866 0000e4af ab07
                                        ADD
                                              #$07
                                                            3
                                                            6 14
   867 0000e4b1 81
                                 NMT9
                                      RTS
   868
                                 ************
   869
   870
                                       Byte output sub-routine.
   871
   872
   873
   874
   875 0000e4b2 b734
                                 BYTEO STA
                                              TMP1
   876 0000e4b4 44
                                        LSRA
                                                            SHIFT
   877 0000e4b5 44
                                        LSRA
                                                            DOWN TO
                                                            GET MSB
                                        LSRA
   878 0000e4b6 44
   879 0000e4b7 44
                                        LSRA
                                               ASCIO
                                                            & CONVERT
   880 0000e4b8 adef
                                        BSR
   881 0000e4ba adc8
                                        RSR
                                               OUCH
                                        LDA
                                               TMP1
                                                           RESTORE BYTE
   882 0000e4bc b634
                                              CHKSUM
                                                            ACCUMULATE
   883 0000e4be bb32
                                        ADD
                                        STA
                                              CHKSUM
                                                            IN CHECKSUM BYTE
   884 0000e4c0 b732
   885 0000e4c2 b634
                                        L D'A
                                              TMP1
                                        AND
                                              #$OF
                                                            LSB
   886 0000e4c4 a40f
   887 0000e4c6 ade1
                                        BSR
                                              ASCIO
                                                            CONVERT IT
   888 0000e4c8 adba
                                        RSR
                                              OUCH
                                        DEC
                                               BCNT
                                                            DECREMENT BYTE COUNT
   889 0000e4ca 3a36
   890 0000e4cc 81
                                        RTS
```

em64k.as5

```
892
   893
                                            Segment codes for the MC145000.
   895
   896
   897
   898 0000e4cd d7
                                    CTABL FCB
                                                   $D7
   899 0000e4ce 06
                                            FCB $06
   900 0000e4cf e3
                                            FCB
                                                   $F3
   901 0000e4d0 a7
                                            FCB
                                                   $A7
                                                            3
   902 0000e4d1 36
                                            FCB
                                                   $36
   903 0000e4d2 b5
                                            FCB
                                                   $R5
   904 0000e4d3 f5
                                            FCB
   905 0000e4d4 07
                                            FCR
                                                   $07
                                                           7
   906 0000e4d5 f7
                                            FCB
                                                   $ F 7
                                                            8
   907 0000e4d6 b7
                                            FCB
                                                   $B7
   908 0000e4d7 77
                                            FCB
                                                   $77
   909 0000e4d8 f4
                                            FCB
                                                   $F4
   910 0000e4d9 d1
                                            FCB
                                                   $D1
   911 0000e4da e6
                                            FCB
                                                   $ E 6
                                                            D
   912 0000e4db f1
                                            FCB
                                                   $F1
   913 0000e4dc 71
                                            FCB
                                                   $71
   914
   915 0000e4dd cde235
                                   ERROR JSR
                                                   CLRTAB
   916 0000e4e0 a6f1
                                            LDA
                                                   #SF1
   917 0000e4e2 b721
                                            STA
                                                   DTABL+1
   918 0000e4e4 a660
                                            LDA
                                                   #$60
   919 0000e4e6 b722
                                                   DTABL+2
                                            STA
   920 0000e4e8 b723
                                            STA
                                                   DTABL+3
                                            JMP
                                                   DSCN
   921 0000e4ea cce059
   922
   923
   924
                                            INPUT ONE CHARACTER
   925
                                            A REGISTER CONTAINS HEX VALUE
   926
                                            X REGISTER CONTAINS HEX VALUE
   927
   928
   929
   930
   931 0000e4ed cde05f
                                    CHRIN JSR
                                                   KEYSCN
                                                                 GET KEY
   932 0000e4f0 24fb
                                                                 IF NOT VALID RETRY
                                            BCC
                                                   CHRIN
   933 0000e4f2 5f
                                            CLRX
   934 0000e4f3 dle0c3
                                                                 CONVERT
                                    CHRIN1 CMP
                                                   STABL.X
   935 0000e4f6 2703
                                            BEQ
                                                   CHRIN2
                                                                 TO HEX
   936 0000e4f8 5c
                                            INCX
   937 0000e4f9 20f8
                                            BRA
                                                 CHRIN1
                                                                 IF CANCEL
   938 0000e4fb 9f
                                    CHRIN2 TXA
   939 0000e4fc 81
                                            RTS
em64k.as5
   941
   942
   943
                                           Memory examine/change.
   944
   945
   946
                                                                 EMULATION ADDRESS
   947 0000e4fd 1531
                                    MEMEX BCLR
                                                   2.STAT
   948 0000e4ff cde5b9
                                            JSR
                                                   GETADR
                                                                 GET ADDRESS
                                                                 ESCAPE ?
   949 0000e502 all0
                                            CMP
                                                   #$10
   950 0000e504 2752
                                            BEQ
                                                   MEMEX4
                                    MEMEX3 BSR
                                                   LOAD
                                                                 LOAD DATA
   952 0000e506 ad68
   953 0000e508 cde5f2
                                            JSR
                                                    PRTDAT
                                                                  PRINT IT
                                                                  GET NEW NIBBLE
   954 0000e50b cde5af
                                            JSR
                                                    GETNYB
                                                   #$10
   955 0000e50e all0
                                            CMP
                                                                  ESCAPE ?
                                            BEQ
                                                    MEMEX4
   956 0000e510 2746
                                                                  ENTER ?
   957 0000e512 a111
                                            CMP
                                                    #$11
```

```
958 0000e514 271a
                                           BFO
                                                  ADRINC
   959 0000e516 all3
                                           CMP
                                                  #$13
                                                                MEMORY ?
                                                  ADRDEC
   960 0000e518 272e
                                           BFO
   961
                                                  #$0F
                                           CMP
   962 0000e51a al0f
                                           BHI
                                                  CMDMDL
                                                                VALID HEX ?
   963 0000e51c 2208
   964
                                   MEMEX1 JSR
                                                  PRTDAT
                                                                PRINT IT
   965 0000e51e cde5f2
                                                                SHIFT IN NEXT
   966 0000e521 cde59d
                                           JSR
                                                  GETRY2
                                                                IF VALID TRY AGAIN
   967 0000e524 25f8
                                           BCS
                                                  MEMEX1
                                                                ENTER ?
                                   CMDMDL CMP
                                                  #$11
   968 0000e526 all1
   969 0000e528 2614
                                           BNE
                                                  MEMEX2
                                                                NO
                                                                RESTORE ACCA
                                           I DA
                                                  W2
   970 0000e52a b629
   971 0000e52c ad34
                                           BSR
                                                  MEMEX3
                                                  STORE
                                                                YES STORE IT
                                                                STORE VALID ?
   972 0000e52e 25d6
                                           BCS
                                 ADRINC BRSET
                                                 6.STAT.MEMEX4
   973 0000e530 0c3125
                                           INC
                                                  ADDRL
                                                                YES GOTO
   974 0000e533 3c2b
                                                                NFXT
   975 0000e535 2602
                                           BNF
                                                  MEMEX5
   976 0000e537 3c30
                                          INC
                                                  ADDRH
                                                                PRINT IT
   977 0000e539 cde616
                                   MEMEX5 JSR
                                                  PRTADR
                                                  MEMEX3
                                                                REPEAT
                                           RPA
   978 0000e53c 20c8
   979 0000e53e all3
                                   MEMEX2 CMP
                                                                M ?
                                                  #$13
   980 0000e540 2616
                                           BNE
                                                  MEMEX4
                                                                NO
   981 0000e542 b629
                                           I DA
                                                  W2
   982 0000e544 adlc
                                           BSR
                                                  STORE
                                                  MEMEX3
   983 0000e546 25be
                                          BCS
                                   ADRDEC BRSET
                                                  6.STAT.MEMEX4
   984 0000e548 0c310d
                                                  ADDRL
                                                                YES THEN
   985 0000e54b 3d2b
                                           TST
                                                                GET PREVIOUS
                                                  CMDMB2
   986 0000e54d 2602
                                           RNF
   987 0000e54f 3a30
                                           DEC
                                                  ADDRH
                                                                ADDRESS
                                   CMDMB2 DEC
                                                  ADDRL
   988 0000e551 3a2b
                                                  PRTADR
                                                                PRINT IT
   989 0000e553 cde616
                                           JSR
   990 0000e556 20ae
                                           BRA
                                                  MEMEX3
                                                                REPEAT
   991 0000e558 0d3102
                                   MEMEX4 BRCLR 6.STAT.NORM2
   992 0000e55b 3f2b
                                           CLR
                                                  ADDRL
                                   NORM2 BCLR
   993 0000e55d 1d31
                                                  6.STAT
   994 0000e55f cce04e
                                           JMP
                                                  GETCMD
em64k.as5
   996
   997
   998
                                          LOAD/STORE AT ADDRH(EH). ADDRL
   999
                                    *********
  1000
  1001
  1002 0000e562 aec7
                                   STORE LDX
                                                  #$C7
  1003 0000e564 ad0c
                                           BSR
                                                  LDSTCM
                                                                ROUTINE
  1004 0000e566 b72d
                                           STA
                                                  W4
                                                               TO DO
  1005 0000e568 ad06
                                           BSR
                                                  LOAD
                                                                TWO BYTE
  1006 0000e56a b12d
                                           CMP
                                                  W4
                                                                STORE
  1007 0000e56c 2701
                                           BEQ
                                                  STRTS
  1008 0000e56e 99
                                           SEC
  1009 0000e56f 81
                                   STRTS RTS
  1010
  1011 0000e570 aec6
                                   LOAD LOX
                                                  #$C6
                                                                SET-UP ROUTINE
  1012 0000e572 bf29
                                   LDSTCM STX
                                                  W2
                                                                TO DO
                                                                TWO BYTE
  1013 0000e574 ae81
                                           LDX
                                                  #$81
  1014 0000e576 bf2c
                                           STX
                                                  W3
                                                                LOAD
  1015 0000e578 043120
                                           BRSET
                                                  2.STAT.NORM
                                                                REAL ADDRESS ?
  1016
  1017 0000e57b b72d
                                           STA
                                                  W4
  1018 0000e57d b630
                                           LDA
                                                  ADDRH
  1019 0000e57f b039
                                                  OFF
                                           SUR
  1020 0000e581 b72e
                                           STA
                                                  W5
  1021 0000e583 b62d
                                           LDA
                                                  W4
  1022
                                                  1.PORTB 5 5 XFER A14 & A15 TO PORTB
  1023 0000e585 1201
                                   RMCC
                                           BSET
```

```
BRSET 7.W5.A15HI 5 10
BCLR 1.PORTB 5 15
BSET 0.PORTB 5 20
BRSET 6.W5.A14HI 5 25
BCLR 0.PORTB 5 30
  1024 0000e587 0e2e02
                                                                         A15 HIGH ?
  1025 0000e58a 1301
  1026 0000e58c 1001
                                    A15HI BSET
                                                                         YES
                                                                         A14 HIGH ?
  1027 0000e58e 0c2e02
  1028 0000e591 1101
                                                                           NO
  1029 0000e593 be2e
                                    A14HI LDX
                                                                 3 33
                                                   W5
                                                                           YFS
  1030 0000e595 bf2a
                                            STX
                                                   ADD.EH
                                                                 4 37
  1031 0000e597 1c2a
                                                   6.ADDEH
                                                                5 42
                                                                         A14 HIGH
                                            BSET
                                                                  4 47
  1032 0000e599 1f2a
                                            BCLR
                                                   7.ADDEH
                                                                          A15 LOW
  1033 0000e59b bc29
                                     NORM
                                            JMP
                                                   W2
                                                                 14 61
                                                                           67 (66 FOR LDA) WITH JSR
  1034
                                     ***********
  1035
  1036
  1037
                                            Build a byte.
  1038
  1039
  1040
  1041 0000e59d b729
                                     GETBY2 STA
                                                   W2
                                       BSR
  1042 0000e59f ad0e
                                                   GETNYR
  1043 0000e5a1 240b
                                            BCC
                                                   GETBRT
  1044 0000e5a3 3829
                                                   W2
                                            ASL
  1045 0000e5a5 3829
                                           ASL
  1046 0000e5a7 3829
                                           ASL W2
  1047 0000e5a9 3829
                                            ASI
                                                   W2
  1048 0000e5ab ba29
                                            ORA
                                                   W2
  1049 0000e5ad 99
                                            SEC
  1050 0000e5ae 81
                                    GETBRT RTS
em64k.as5
  1052
  1053
  1054
                                           Get one character into ACCA
  1055
                                            X destroyed, C set if hex.
  1056
  1057
  1059 0000e5af cde4ed
                                                 CHRIN
                                    GETNYB JSR
                                                                 GET CHARACTER
  1060 0000e5b2 98
                                      CLC
                                                   #$0F
  1061 0000e5b3 a10f
                                            CMP
                                                                  VALID HEX?
  1062 0000e5b5 2201
                                           RHI
                                                   GETRET
                                                                  NO
  1063 0000e5b7 99
                                            SEC
                                                                  YES
                                    GETRET RTS
  1064 0000e5b8 81
  1065
  1066
  1067
  1068
                                            Build address A,X dest., address
                                            in ADDRL/ADDRH, C set if new.
  1069
  1070
  1071
  1072
  1073 0000e5b9 cde235
                                    GETADR JSR
                                                   CLRTAB
                                                                  BLANK DISPLAY
  1074 0000e5bc ad58
                                                   PRTADR
                                           RSR
  1075 0000e5be adef
                                     BLDADR BSR
                                                   GETNYB
                                                                  GET CHARACTER
  1076 0000e5c0 250a
                                           BCS
                                                   GETAD1
                                                                  VALID HEX?
  1077 0000e5c2 all0
                                            CMP
                                                   #$10
  1078 0000e5c4 272b
                                            BEQ
                                                   GETRTS
  1079 0000e5c6 all1
                                            CMP
                                                                  NO ENTER?
                                                   #$11
  1080 0000e5c8 2727
                                            BEQ
                                                   GETRTS
                                                                  NO TRY AGAIN
  1081 0000e5ca 20ed
                                            BRA
                                                   GETADR
  1082 0000e5cc 3f30
                                   GETAD1 CLR
                                                   ADDRH
                                                                  INIT HIGH ADDRESS
  1083 0000e5ce b72b
                                            STA
                                                   ADDRL
                                                                  PUT CHAR AWAY
  1084 0000e5d0 ad44
                                            BSR
                                                   PRTADR
                                                                  PRINT NEW ADDRESS
```

```
GETALP BSR
  1085 0000e5d2 addb
                                              GETNYB
                                                           GET ANOTHER CHAR
                                                           VALID?
  1086 0000e5d4 2412
                                       BCC
                                              GETARG
                                                            YES
  1087 0000e5d6 48
                                       ASLA
                                                            SHIFT IT IN
                                       ASLA
  1088 0000e5d7 48
                                       ASLA
  1089 0000e5d8 48
                                       ASLA
  1090 0000e5d9 48
                                        LDX
                                              #4
  1091 0000e5da ae04
                               GETASF ASLA
  1092 0000e5dc 48
                                              ADDRL
  1093 0000e5dd 392b
                                       ROL
  1094 0000e5df 3930
                                       ROI
                                              ADDRH
  1095 0000e5e1 5a
                                       DECX
                                       BNE
                                              GETASF
  1096 0000e5e2 26f8
                                                        PRINT NEW ADDR
GET ANOTHER CHAR
                                            PRTADR
  1097 0000e5e4 ad30
                                       BSR
                                       BRA GETALP
  1098 0000e5e6 20ea
                              GETARG CMP #$10
                                                          ESCAPE ?
  1099 0000e5e8 al10
                                 BEQ GETRTS
  1100 0000e5ea 2705
                                                          ENTER ?
  1101 0000e5ec all1
                                       CMP
                                              #$11
                                             GETALP
                                                          NO TRY AGAIN
                                       BNE
  1102 0000e5ee 26e2
                                                          YES SET FLAG
  1103 0000e5f0 99
                                       SEC
                               GETRTS RTS
  1104 0000e5f1 81
em64k.as5
                                 **********
  1106
  1107
                                      Print one byte (from A).
  1108
  1109
                                        Print address ADDRH, ADDRL.
  1110
  1111
                                 **********
  1112
  1113
                                                        PRINT IN LAST TWO LCD DIGITS
                              PRTDAT LDX #4
  1114 0000e5f2 ae04
                                PRTBYT STX W1
  1115 0000e5f4 bf28
                                  STA
                                            W4
  1116 0000e5f6 b72d
                                      LSRA
  1117 0000e5f8 44
                                       LSRA
  1118 0000e5f9 44
  1119 0000e5fa 44
                                       LSRA
  1120 0000e5fb 44
                                       LSRA
  1121 0000e5fc 97
                                       TAX
                                      LDA
                                              CTABL.X
  1122 0000e5fd d6e4cd
                                              W1
  1123 0000e600 be28
                                       LDX
                                              DTABL.X
  1124 0000e602 e720
                                       STA
  1125 0000e604 b62d
                                       I DA
                                              W4
  1126 0000e606 a40f
                                       AND
                                              #$0F
  1127 0000e608 97
                                       TAX
  1128 0000e609 d6e4cd
                                       LDA
                                              CTABL,X
  1129 0000e60c be28
                                       LDX
                                              W1
                                              DTABL+1.X
  1130 0000e60e e721
                                       STA
  1131 0000e610 cdelec
                                       JSR
                                              DISTAB
  1132 0000e613 b62d
                                       LDA
                                              W4
  1133 0000e615 81
                                        RTS
  1134
                                              W5
                              PRTADR STA
                                                          PRINT ADDRESS (FIRST 4 DIGITS)
  1135 0000e616 b72e
  1136 0000e618 bf2c
                                        STX
                                              W3
                                               ADDRH
  1137 0000e61a b630
                                       LDA
  1138 0000e61c 5f
                                       CLRX
  1139 0000e61d add5
                                        BSR
                                               PRTBYT
  1140 0000e61f b62b
                                       LDA
                                              ADDRL
  1141 0000e621 ae02
                                       LDX
                                              #2
  1142 0000e623 adcf
                                       BSR PRTBYT
  1143 0000e625 b62e
                                       LDA
                                              W5
  1144 0000e627 be2c
                                        LDX
                                              W3
  1145 0000e629 81
                                        RTS
  1146
```

1147	***********				
1148	★ 3.3			*	
1149	* MC68H	COSEO Vectors.		*	
1150	*			*	
1151	*******	******	*******	**	
1152					
1153	ORG	\$FFF4			
1154					
1155 0000fff4 e022	FDB	START	SERIAL		
1156 0000fff6 e022	FDB	START	TIMER B		
1157 0000fff8 e022	FDB	START	TIMER A		
1158 0000fffa e04e	FDB	GETCMD	EXTERNAL INTERRUPT		
1159 0000fffc e022	FDB	START	SWI		
1160 0000fffe e022	FDB	START	RESET		
-1161	END				

AN442

Driving LCDs with M6805 Microprocessors

By Peter Topping MCU Applications Group Motorola Ltd. East Kilbride

INTRODUCTION

M6805 microprocessors include a wide range of parts with a large diversity of on-chip features. These include A/D and D/A convertors, serial interfaces, timers and display drivers. The display drive capability of the microprocessors range from none beyond I/O pins, through high current ports, to specialised display drivers for LCDs and vacuum fluorescent displays.

The MC68HC05M series have vacuum fluorescent drive capabilities up to 40V. The MC68HC05L series include LCD drivers with capabilities ranging from the MC68HC05L6 (3 or 4 backplanes and 24 frontplanes) through the MC68HC05L7/9 with 8 or 16 backplanes and 60/40 frontplanes. The L9's 40 frontplanes can be expanded to 205 with three MC68HC68L9 expanders.

Microprocessors without special LCD circuitry can be used to drive single backplane LCDs directly but require regular software intervention if the requirement that the display receives only AC drive is to be met. Alternatively display driver chips can be used to interface microprocessors with single and multiple backplane displays.

This application note gives hardware and software examples for these different arrangements. The same methods also apply to other families of microprocessors, eg M6801 and M68HC11. The examples are arranged in the order of the number of backplanes.

SINGLE-BACKPLANE DISPLAYS

Single-backplane displays are commonly used where the number of segments required is limited, usually using the 7-segment format. They have the advantages over multiplexed displays of superior contrast and viewing angle and a wider range of operating voltage and temperature. They can be driven directly by microprocessors with the number of segments limited simply by the number of available pins which are (or can be configured as) outputs. An output pin is required for the backplane together with one for each segment. The ports are loaded with the segment data corresponding to the required display, as with any other peripheral being directly driven by I/O lines. In this case, however, the microprocessor must complement the signals (backplane and frontplanes) at regular intervals, thus satisfying the requirement that the display receives an AC waveform with only a small DC component. It is possible for interrupts to alter the timing of these voltage reversals and the programmer must ensure that the resultant DC component does not exceed that above which the life of the display is reduced.

An alternative method of driving single-backplane displays from microprocessors is to use an LCD driver. Figure 1 shows a 6-digit 7-segment circuit using 3 MC144115P LCD drivers. These chips are driven serially and constitute a simple shift register giving the programmer full control over the display.

They can also be simply cascaded to drive a display of any required size. Clearly, the number of chips and interconnections increases directly as the number of segments. This limits the practical size of a display using this arrangement. The output pin to segment connections can be chosen to suit the application. The arrangement used here has been chosen to be compatible with the 4-backplane MC145000 driver used in a later example.

The MC144115 has a three-line serial interface consisting of clock, data, and chip enable. The clock and data lines can be shared with other peripherals, provided that each peripheral has a separate enable line. The enable line can, however, be derived from the clock if no other chips share the clock and data. This method of saving an I/O line is used in application note ANE416. The MC144115 software example (listing 1) has been modified from the routine used in ANE416.




Figure 1. Single-backplane LCD display with MC144115P display drivers

```
Example program for MC144115 driven
                                      single backplane display.
                               _____
 8
 9 00000000
                               PORTA EQU
                                                   PORT A ADDRESS
                                            $00
                                                     - B -
10 00000001
                               PORTB EQU
                                           $01
11
12
                                      ORG
                                          $0050
13
14 00000050
                               R RMB
                                                    WORKING NUMBER
                                            6
15
16 00000056
                               TMP1
                                      RMB
                                           1
                                                    POSITION OF LSB
17 00000057
                                                    POSITION OF MSB
                               TMP2
                                      RMB
                                           1
18 00000058
                               TMP3
                                      RMB
                                          1
19 00000059
                               TMP4 RMB
20
21
22
                                     ORG
                                            $1000
23
24
25
26
                                     First part of the display subroutine
27
                                      gets the segment codes corresponding to
28
                                     the BCD data for display.
29
30
32 00001000 a605
                               DISP LDA
                                            #$05
33 00001002 b758
                                     STA
                                           TMP3
34 00001004 be56
                                     LDX
                                            TMP1
                                                   LSB
35 00001006 f6
                               D3
                                     LDA
                                            0.X
36 00001007 bf59
                                     STX
                                           TMP4
37 00001009 97
                                     TAX
38 0000100a d6103c
                                     LDA
                                          STABL.X FIND 7 SEGMENT CODE
39 0000100d be58
                                     LDX
                                           TMP3
40 0000100f e750
                                     STA
                                            R.X
                                                    PUT IN DISPLAY TABLE
41 00001011 3a58
                                     DEC
                                           TMP3
42 00001013 be59
                                           TMP4
                                     LDX
43 00001015 5a
                                     DECX
44 00001016 b357
                                           TMP2
                                     CPX
                                                    FINISHED ?
45 00001018 26ec
                                     BNE
                                           D3
```

```
61
 62
                                       The second part of the display routine
 63
                                       sends the 48 bits required by the
 64
                                       display driver.
 65
                                 **************
 66
 67
 68 0000101a 1701
                                 OUTT BCLR 3, PORTB ENABLE LOW
 69
                                                      SEND DISPLAY TABLE TO 144115
 70 0000101c ae05
                                       LDX
                                              #5
 71 0000101e e650
                                 DISCHR LDA
                                             R.X
 72 00001020 bf58
                                 DISPLY STX
                                              TMP3
                                                      SAVE INDEX
                                       BCLR 6.PORTA CLEAR DATA
 73 00001022 1d00
 74 00001024 ae08
                                       LDX
                                             #8
 75 00001026 44
                                 DISI
                                      LSRA
                                                      SET UP
                                                      BIT OF
 76 00001027 2402
                                       BCC
                                              DIS2
                                             6.PORTA ACCUMULATOR
 77 00001029 1c00
                                       BSET
                                 DIS2 BSET
                                             7.PORTA CLOCK
 78 0000102b 1e00
                                            7.PORTA IT
 79 0000102d 1f00
                                       BCLR
                                             6.PORTA CLEAR DATA
                                       BCLR
 80 0000102f 1d00
                                       DECX
                                                      COMPLETE ?
 81 00001031 5a
 82 00001032 26f2
                                       BNE
                                              DISI
 83 00001034 be58
                                       LDX
                                              TMP3
                                                      RESTORE INDEX
 84 00001036 Sa
                                       DECX
 85 00001037 2ae5
                                       BPL
                                              DISCHR
 86
                                       BSET
                                             3.PORTB ENABLE HIGH
 87 00001039 1601
 88 0000103b 81
                                       RTS
 RQ
 90
 91
 92
                                       LCD segment table.
 93
 94
 95
 96 0000103c eb
                                STABL FCB
                                             $EB
                                                         SEGMENT
 97 0000103d 60
                                       FCB
                                             $60
                                       FCB
                                             $C7
                                                          CODES
 98 0000103e c7
                                                     2
 99 0000103f e5
                                       FCB
                                             $E5
                                                      3
100 00001040 6c
                                       FCB
                                             $6C
                                                      4
                                                         FOR THE
101 00001041 ad
                                       FCB
                                             $AD
                                       FCB
                                                         MC145000/144115
102 00001042 af
                                             $AF
103 00001043 e0
                                       FCB
                                             $E0
                                                   8 LCD DRIVER
104 00001044 ef
                                       FCB
                                             $EF
105 00001045 ed
                                       FCB
                                             $ED
```

THREE-BACKPLANE DISPLAYS

The MC68HC05L6 can drive 24 frontplanes and either 3 or 4 backplanes, the number of backplanes being selectable in software. The data to be displayed is arranged in the display RAM as shown in figure 2. Note that data sheet for the MC68HC05L6 (ADI1254) shows this relationship wrongly.

It can be seen that each frontplane occupies a nibble in the 12-byte RAM. There is thus a simple relationship between RAM location and displayed digit on a 4-backplane 7-segment display (each 2 frontplane digit corresponds to one byte). With a 3-backplane display, however, each digit corresponds to 3 nibbles (1.5 bytes) so the software required to translate the required segments into display RAM data is more complex. Listing 2 shows a suggested method of doing this.

LCD data latch 00	7	6	5	4	3	2	1	0
(\$00)	Bp1	Bp2	Вр3	Bp4	Bp1	Вр2	Bp3	Bp4
	Fp 01					Fp (02	

Figure 2. MC68HC05L6 back/frontplane pin to LCD data latch bit relationship

The table which translates the required character into segments contains 2 bytes per character, the middle nibble of the 3 required being repeated. This simplifies the code required to write to the display RAM by using one nibble if the character is intended for an even position in the display and the other for an odd position. Figure 3 shows the L6 – LCD segment arrangement used in this example.

When using a microprocessor without an LCD drive capability a separate display driver can be used to drive a multiplexed display. The example shown in figure 4 and listing 3 uses the ICM7231B 3-backplane driver. The ICM7231B requires each character to be addressed through pins A0, A1 and A2 and the appropriate data written to pins D0, D1, D2 and D3. This parallel control uses more I/O lines than the serial arrangement employed in MC145000/1 and MC144115 drivers.

The fact that data is accepted in HEX and encoded into segments by the driver simplifies the software but reduces the versatility of the display as only the driver's 16 characters are available. The ICM7231B driver displays 0–9,-, E, H, L, P and blank while the ICM7231A displays 0–9, A, B, C, D, E and F.

As with any multiplexed LCD drive, the contrast is dependent on the supply voltage to the driver's multiplexer circuitry. In the case of the ICM7231, contrast can be adjusted using the potentiometer on pin 2 (figure 4).




Figure 3. MC68HC05L6 with a 3-backplane LCD

```
3
                             Example program using the MC68HC05L6
                             to directly drive a 3-backplane display.
 9
10 00000009
                     LADD
                             EQU
                                     $0009
                                                   LCD ADDRESS REGISTER
11 00000008
                     LDAT
                             EQU
                                     $0008
                                                    LCD DATA REGISTER
12
1.3
14
                             ORG
                                     $0050
15
16 00000050
                     0
                             RMB
                                     8
                                               DISPLAY REGISTER
17 00000058
                     W-1
                             RMB
                                     1
18 00000059
                     W2
                             RMB
                                     1
19
20
                             ORG
21
                                     $0100
22
23
24
25
                             LCD segment look-up table.
26
27
28
29 00000100 acca
                     L6TAB FCB
                                    $AC.$CA
30 00000102 00c0
                                    $00.$CO
                             FCB
                                                    1
31 00000104 e48e
                            FCB
                                    $E4.$8E
32 00000106 e0ce
                             FCB
                                    $EO.$CE
                                                    3
33 00000108 48c4
                             FCB
                                    $48,$C4
                                                    4
34 0000010a e84e
                             FCB
                                    $E8.$4E
35 0000010c ec4e
                             FCB
                                    $EC,$4E
                                                    6
36 0000010e 80c8
                             FCB
                                    $80,$08
37 00000110 ecce
                            FCB
                                  $EC.$CE
38 00000112 e8ce
                            FCB
                                  $E8,$CE
                                                    9
                           FCB
                                 $40.$04
39 00000114 4004
                                                       (A: CC CC)
                                 $EC,$0E
$4C,$C4
$2C,$02
40 00000116 ec0e
                             FCB
                                                   Ε
                                                       (B: 6C 46)
41 00000118 4cc4
                                                       (C: AC OA)
                            FCB
                                                   Н
                            FCB
42 0000011a 2c02
                                                  L (D: 64 C6)
                            FCB $CC.$8C
43 0000011c cc8c
                                                  P (E: EC 0E)
44 0000011e 0000
                             FCB
                                    $00,$00
                                                       (F: CC OC)
```

```
60
 61
                              Main loop for L6 directly driven LCD.
 62
 63
 64
                              This subroutine assumes that Q contains
 65
                              HEX data for display. As each character
 66
                              requires 1\Omega bytes (9 bits contained in
 67
                              3 nibbles with 1 bit (backplane) in
                              each nibble not used) each execution
 69
                              of the loop handles 2 characters.
 70
                       *************
 71
 72
 73 00000120 3f59
                       START CLR
                                      W2
                                                  Initialise digit pointer.
 74 00000122 a680
                              LDA
                                      #$80
                                                   First write to $09: Bus/LCD ratio = 256.
 75 00000124 b709
                                      LADD
                                                   4-backplane, fast charge enabled.
                              STA
 76 00000126 be59
                       L60P
                              LDX
                                      W2
 77 00000128 e650
                              LDA
                                      Q.X
                                                   Get HEX data.
                                                  Only lower nibble is relevant.
 78 0000012a a40f
                              AND
                                      #SOF
 79 0000012c 48
                              LSLA
                                                  x 2 (two bytes per digit in table).
 80 0000012d 97
                              TAX
 81 0000012e d60100
                              LDA
                                      L6TAB.X
                                                  Get first byte from segment table.
 82 00000131 b708
                              STA
                                      LDAT
                                                   Send it to LCD data latch.
 83 00000133 3c09
                              INC
                                      LADD
                                                   Keep LCD on, move to next latch.
 84 00000135 d60101
                                                   Get second byte of segment data.
                              1.DA
                                      L6TAB+1.X
 85 00000138 44
                                                   From this byte only the
                              ISRA
 86 00000139 44
                              LSRA
                                                   upper nibble is relevant, lower
                                                   nibble is lost as upper nibble
 87 0000013a 44
                              LSRA
 88 0000013b 44
                                                   is shifted down.
                              LSRA
 89 0000013c b758
                              STA
                                                   Save nibble, to be combined with first
 90 0000013e 3c59
                              INC
                                      W2
                                                   nibble of next digit.
 91 00000140 be59
                              LDX
                                      W2
                                                   Address of next digit in Q.
 92 00000142 e650
                              LDA
                                      Q.X
                                                   Get HEX data.
                                                   only lower nibble is relevant.
 93 00000144 a40f
                                      #$0F
                              AND
 94 00000146 48
                              LSLA
                                                   x 2 (two bytes per digit in table).
 95 00000147 97
                              TAX
 96 00000148 d60100
                                      L6TAB.X
                                                   Get first byte from segment table.
                              L DA
 97 0000014b 48
                              LSLA
                                                   From this byte only the
 98 0000014c 48
                              ISLA
                                                   lower nibble is relevant, upper
 99 0000014d 48
                              LSLA
                                                   nibble is lost as lower nibble
100 0000014e 48
                                                   is shifted up.
                              ISLA
101 0000014f bb58
                              ADD
                                                   Combine nibble with last nibble
102 00000151 b708
                              STA
                                      LDAT
                                                   of previous digit and send byte to LCD.
103 00000153 3c09
                              INC
                                      LADD
                                                   Next LCD data latch.
                                      L6TAB+1.X
104 00000155 d60101
                              LDA
                                                   Get second byte from segment table.
105 00000158 b708
                              STA
                                      LDAT
                                                   and send it to LCD.
106 0000015a 3c09
                                                   Next latch (three per loop).
                              INC
                                      LADD
107 0000015c 3c59
                              INC
                                      W2
                                                   Next digit (two per loop).
108 0000015e b609
                              LDA
                                      LADD
109 00000160 aloc
                                                   Finished ?
                              CMP
                                      #12
110 00000162 26c2
                                                  If not, do next two digits.
                              RNF
                                      L60P
111 00000164 81
                              RTS
```




Figure 4. 3-backplane LCD driven by an ICM7321

1			******	*****	******	***************		
2			*			na tha ICM7221 *		
3			*	Example program using the ICM7231				
4 5			-	driver and a 3-backplane display.				
6			******	******				
7								
	00000001		PORTD	EQU	\$0001	PORT B DATA		
	00000002		PORTC	EQU	\$0002	PORT C DATA		
10	0000000			-40	2000 E			
11								
12				ORG	\$0050			
13								
14	00000050		Q	RMB	8	DISPLAY REGISTER		
15								
16								
17				ORG	\$0100			
18								
19			*****	******	*******	*******		
20			*			*		
21			*	Display	contents of	Q. *		
22			*			*		
23			*****	******	******	*******		
24								
	00000100	b601	DISP	LDA	PORTD	CLEAR		
	00000102			AND STA	#\$FO PORTD	LS NIBBLE OF PORTO IE DIGIT ADDRESS = 0		
28	00000104	b701		SIA	PURTU	IE DIGIT ADDRESS = 0		
	00000106	ae08		LDX	#8			
30	00000100	8600		LUX	110			
	00000108	e64f	AGAIN	LDA	0-1.X			
			AUATH		4 1.4			
	0000010a	h702		STA	PORTC			
	0000010a	b702 1701		STA BCLR	PORTC 3. PORTD	LATCH		
33	0000010c	1701		BCLR	3.PORTD	LATCH		
33 34	0000010c 0000010e	1701 1601		BCLR BSET		LATCH DIGIT		
33 34 35	0000010c	1701		BCLR	3.PORTD			
33 34 35 36	0000010c 0000010e 00000110	1701 1601 5a		BCLR BSET DECX	3.PORTD 3.PORTD	DIGIT		
33 34 35 36 37	0000010c 0000010e 00000110 00000111	1701 1601 5a 2704		BCLR BSET DECX BEQ	3.PORTD 3.PORTD	DIGIT DONE ?		
33 34 35 36 37	0000010c 0000010e 00000110 00000111 00000113	1701 1601 5a 2704 3c01		BCLR BSET DECX BEQ INC	3.PORTD 3.PORTD OUT PORTD	DIGIT DONE ?		
33 34 35 36 37 38 39	0000010c 0000010e 00000110 00000111 00000113	1701 1601 5a 2704 3c01	OUT	BCLR BSET DECX BEQ INC	3.PORTD 3.PORTD OUT PORTD	DIGIT DONE ?		
33 34 35 36 37 38 39 40	0000010c 0000010e 00000110 00000111 00000113 00000115	1701 1601 5a 2704 3c01 20f1	OUT	BCLR BSET DECX BEQ INC BRA	3.PORTD 3.PORTD OUT PORTD AGAIN	DIGIT DONE ?		

FOUR-BACKPLANE DISPLAYS

As mentioned above, the MC68HC05L6 can drive a 4-backplane display with up to 24 frontplanes directly. The resultant 96 pixels could be used to drive 2 digits of an 5x8 dot matrix display, but with this number of segments most applications will use 7-segment or customised displays. A 7-segment display of up to 12 digits can be used. The software required is similar to, and simpler than, that shown for the L6 with a 3-backplane display. When it is required to drive a 4-backplane display using a microprocessor without an LCD drive capability, the MC145000 offers a versatile solution. Up to 6 digits (12 frontplanes) can be driven directly and more can be driven by the addition of one or more of the 18-pin MC145001 expanders, each adding 11 frontplanes. The example shown in figure 5 and listing 4 drives 6 digits, the software being very similar to that shown for the MC144115 single-backplane driver. This is the result of both chips having the same shift-register/latch architecture despite the actual output signals being quite different. The listing also shows a routine using an SCI rather than port lines.

A difference between the MC145000 and the MC144115 is that the MC145000 has no chip-enable input. It can share its data line with other peripherals but must have a dedicated clock so that the controller can supply data independently of other chips.

For applications requiring more than the 12 frontplanes made available by the MC145000, the MC145003/4 may be appropriate. They provide 32 frontplanes for use with a 4-backplane display, allowing up to 128

segments. The MC145003 and MC145004 are identical except for their serial protocol. The MC145004 has an IIC bus interface incorporating the usual acknowledge procedure associated with the IIC standard. The MC145003 is the same, except that there is no acknowledge and hence no associated clock cycle. The incoming data is automatically latched after 128 bits have been received. If, however, it is required that the data be latched at other times, an enable pin is available.

For applications where Vdd and Vlcd are connected together, the LCD contrast is adjusted by adjusting Vdd. If the data is coming from a chip with a higher supply voltage, the input pins may go higher than the supply voltage of the MC145003/4. This is allowed for the clock and data pins, but not recommended for the enable pin as its input protection circuitry may clamp the input voltage. It is therefore not advisable to use the enable pin if the MC145003/4 has a different Vdd from the chip supplying it with data. In applications not using this pin it can be left floating or tied high.

The example shown in figure 6 does not use the enable pin; the example software sends all 128 bits every time it is executed. The latching is thus performed automatically. The circuit shows 2 6-digit displays, each with 12 frontplanes. Any display or combination of displays with up to 32 frontplanes can be used with the software shown in listing 6, as all 128 bits are always sent. The 6 lines of code (45–50) are commented out for use with the MC145003; they are required for the MC145004.




Figure 5. MC145000 driving a 4-backplane LCD




Figure 6. MC145003/4 driving 4-backplane LCDs

```
1
                                 ***********
2
 3
                                       Example program for MC145000 driven
 4
                                        four-backplane display.
 5
 6
 7
 R
9 00000000
                                 PORTA EQU
                                              $00
                                                       PORT A DATA
                                                       SCI BAUD RATE REGISTER
                                 BAUD EQU
                                              $00
10 0000000d
                                 SCR1
                                       FOU
                                              $0E
                                                        " CONTROL REG. No. 1
11 0000000e
                                 SCR2
                                        EQU
                                              $0F
12 0000000f
                                                           STATUS "
                                              $10
13 00000010
                                 SCSR
                                        EQU
                                                          DATA
14 00000011
                                 SDAT
                                       EQU
                                              $11
15
16
                                        ORG
                                              $0050
17
18 00000050
                                        RMB
                                                       WORKING NUMBER
19
                                                       POSITION OF LSB
20 00000056
                                 W2
                                        RMB
                                              1
21 00000057
                                 W3
                                        RMB
                                              1
                                 W4
                                        RMB
22 00000058
                                              1
                                 W5
                                        RMB
23 00000059
                                              1
24 0000005a
                                        RMB
                                                       POSITION OF MSB
25
26
                                        ORG
                                               $1000
27
28
29
30
                                        First part of the display subroutine
31
                                        replaces BCD with segment codes.
32
33
34
35
36 00001000 a605
                                 DISP LDA
                                              #$05
37 00001002 b758
                                              W4
                                        STA
38 00001004 be56
                                              W2
                                                       LSB
                                        LDX
39 00001006 f6
                                        LDA
                                              0.X
40 00001007 bf59
                                        STX
                                              W5
41 00001009 97
                                        TAX
42 0000100a d61047
                                        LDA
                                              STABL.X FIND 7 SEGMENT CODE
43 0000100d be58
                                        LDX
                                              W4
44 0000100f e750
                                              R.X
                                                       PUT IN DISPLAY TABLE
                                        STA
45 00001011 3a58
                                        DEC
                                              W4
                                              W5
46 00001013 be59
                                        LDX
47 00001015 5a -
                                        DECX
                                              W6
                                                       FINISHED ?
48 00001016 b35a
                                        CPX
49 00001018 26ec
                                        BNE
                                              03
```

```
**********
 60
 61
 62
                                   The second part of the display routine
 63
                                   sends the 48 bits required by the
 64
                                   display driver. For comparison two
 65
                                   routines are included, one using port A
 66
                                   lines and a second using the SCI.
 67
 68
                             ***********
 69
                             OUTT LDX
                                                SEND DISPLAY TABLE TO 144115/145000
                                        #5
 70 0000101a ae05
 71 0000101c e650
                             DISCHR LDA
                                       R.X
 72 0000101e bf57
                             DISPLY STX W3
                                              SAVE INDEX
                                  BCLR 6.PORTA CLEAR DATA
 73 00001020 1d00
 74 00001022 ae08
                                  LDX #8
                             DIS1 LSRA
 75 00001024 44
                                                SET UP
                                                BIT OF
 76 00001025 2402
                                   BCC
                                        DIS2
 77 00001027 1c00
                                   BSET 6.PORTA ACCUMULATOR
 78 00001029 1e00
                             DIS2 BSET 7.PORTA CLOCK
                                   BCLR 7.PORTA IT
 79 0000102b 1f00
                                   BCLR 6.PORTA CLEAR DATA
 80 0000102d 1d00
 81 0000102f 5a
                                   DECX
                                                COMPLETE ?
 82 00001030 26f2
                                        DIS1
                                   BNE
                                                NΩ
                                                RESTORE INDEX
 83 00001032 be57
                                   LDX W3
 84 00001034 5a
                                   DECX
 85 00001035 2ae5
                                   BPL
                                        DISCHR
 86
                             ***********
 87
 88
 RQ
                                   SCI LCD driver interface.
 90
                             ***********
 91
 92
 93 00001037 ae05
                                   LDX
                                                INITIALISE X
                             MORE LDA
                                            FETCH DIGIT
 94 00001039 e650
                                        R.X
 95 0000103b 0f10fd
                                   BRCLR 7.SCSR.* WAIT UNTIL TORE = 1
 96 0000103e b711
                                   STA
                                                WRITE IT TO SCI TX REG.
                                   DECX
 97 00001040 5a
                                                NEXT DIGIT
                                   BPL MORE
 98 00001041 2af6
                                                DONE ?
                                   BRCLR 6.SCSR.* WAIT UNTIL TC=1
 99 00001043 0d10fd
100 00001046 81
                                   RTS
101
102 00001047 eb
                           STABL FCB $EB
                                                O SEGMENT
103 00001048 60
                                  FCB $60
104 00001049 c7
                                   FCB
                                        $C7
                                                2
                                                   CODES
105 0000104a e5
                                   FCB
                                        $E5
                                  FCB
                                       $6C
106 0000104b 6c
                                               4 FOR THE
107 0000104c ad
                                  FCB $AD
                                             6 MC145000/MC144115
108 00.00104d af
                                  FCB $AF
                                              7
109 0000104e e0
                                  FCB $E0
110 0000104f ef
                                   FCB
                                        $EF
                                               8 LCD DRIVER
                                            8
9
                                       $ED
111 00001050 ed
                                  FCB
```

```
**********
 2
 3
                                         Example program using MC145003/4 LCD Drivers.
 4
 7 00000002
                                  IICP
                                           EOU
                                                  $02
                                                                  PORTC
                                                  $06
                                                                  PORTCD
 8 00000006
                                  IICDD
                                          EQU
                                                                  IIC - clock line
IIC - data line
 9 00000006
                                  SCL
                                           EQU
                                                  $06
10 00000007
                                   SDA
                                           EQU
                                                  $07
                                                                  INPUT DATA
11 00000040
                                  DIN
                                          EQU
                                                  $40
                                   DOUT
                                                  $C0
                                                                  OUTPUT DATA
12 000000c0
                                          EQU
13
14
                                          ORG
                                                  $0050
15
                                  W1
                                           RMB
16 00000050
                                                  1
                                  DPNT
                                           RMB
                                                           IIC WRITE POINTER
17 00000051
                                                  1
                                  ADDR
                                           RMB
                                                           IIC ADDRESS
18 00000052
                                                  1
19 00000053
                                  TIC
                                           RMR
                                                  16
                                                           IIC BUFFER (128 BITS)
20
21
                                          ORG
                                                  $0B00
22
23 00000b00 a67e
                                  START
                                          LDA
                                                  #$7E
24 00000b02 b752
                                           STA
                                                  ADDR
                                          LDA
25 00000b04 a611
                                                  #17
26 00000b06 b750
                                           STA
                                                  W1
27 00000b08 ae52
                                           LDX
                                                  #ADDR
                                                  DPNT
28 00000b0a bf51
                                           STX
                                                                  START CONDITION
29 00000b0c 1f02
                                  SEND2
                                          BCLR
                                                  SDA.IICP
30 00000b0e 1d02
                                           BCLR
                                                  SCL, IICP
                                                                  DATA GOES LOW WHILE CLOCK HIGH
31
32 00000b10 be51
                                  SLOOP
                                          LDX
                                                  DPNT
                                                                  DATA BUFFER POINTER
33 00000b12 f6
                                           LDA
                                                  0.X
                                                                  GET A BYTE
34 00000b13 ae08
                                                                  8 BITS TO SHIFT
                                           LDX
                                                  #8
35 00000b15 49
                                  SLOP
                                           ROLA
36 00000b16 2402
                                           BCC
                                                  DZERO
                                                                  BIT = 0?
                                                  SDA.IICP
                                                                  NO. BIT - 1
37 00000b18 1e02
                                           BSET
38 00000bla 1c02
                                  DZERO
                                           BSET
                                                  SCL. LICP
                                                                  CLOCK HIGH
39 00000b1c 1d02
                                           BCLR
                                                  SCL.IICP
                                                                  CLOCK LOW
40 00000ble 1f02
                                           BCLR
                                                  SDA.IICP
                                                                  DATA LOW
41 00000b20 5a
                                           DECX
42 00000b21 26f2
                                                  SLOP
                                           BNE
43
                                                                  DATA LINE AN INPUT
44
                                          LDA
                                                  #DIN
45
                                           STA
                                                  IICDD
46
                                           BSET
                                                  SCL.IICP
                                                                  CLOCK
47
                                          BCLR
                                                  SCL. IICP
                                                                  ACKNOWLEDGE BIT
48
                                           LDA
                                                  #DOUT
                                                                  BACK TO AN OUTPUT
49
                                           STA
                                                  IICDD
50 00000b23 3c51
                                           TNC
                                                  DPNT
                                                                  NEXT BYTE
51 00000b25 3a50
                                           DEC
                                                  Wl
52 00000b27 26e7
                                           BNE
                                                  SLOOP
                                                                  LAST BYTE ?
53
54 00000b29 1c02
                                   IZCEND BSET
                                                  SCL.IICP
                                                                  STOP CONDITION
55 00000b2b le02
                                           BSET
                                                  SDA, IICP
                                                                  DATA GOES HIGH WHILE CLOCK HIGH
56 00000b2d 81
                                           RTS
```

8/16-BACKPLANE DISPLAYS

For dot-matrix displays, 8 or 16 backplanes are common. This is the result of the large number of pixels required. A compromise between pin-count and contrast is made to decide the number of backplanes. The minimum pin requirement for a display with N segments would require the number of backplanes to be the square root of N, but with typical requirements of many hundred or thousands of pixels this is not practical as the resultant contrast would not be acceptable. Typical compromises are 8 or 16 backplanes, as this gives acceptable contrast and fits in conveniently with the 8x5 dot-matrix format commonly used for this type of display.

The MC68HC05L7 and L9 are designed to directly drive this type of display. The L7 has 16 backplanes and 60 frontplanes allowing it to drive up to 960 pixels or 24 8x5 dot matrix digits (12 with x 8 multiplexing). The L9 has only 40 frontplanes (16 8x5 digits) but is

capable of being used with MC68HC68L9 LCD drive expanders. Each MC68HC68L9, up to 3 of which may be added, contributes 55 frontplanes. An L9 and 3 expanders has thus 205 frontplanes allowing then to drive up to 3280 pixels or 82 8x5 dot matrix digits.

The display RAM contains a 5-bit word for each row of dots in the 8x5 format; thus, 8 locations are used for each digit, allowing easy addressing. The RAM corresponding to the digits driven by expanders is contained in the expanders, but appears in the L9's memory map as the data and address buses from the L9 to external memory are also used by the MC68HC68L9s.

Application note ANHK10/D shows an application using the L9 and also describes a method of extending the display size beyond that normally available using this device.

APPLICATION NOTES

The following application notes give complete applications using the type(s) of display indicated.

ANE404 An extended MC146805E2 CBUG05 system using the MC68HC25.

MC145000-driven 4-backplane, 6-digit and ICM7231B-driven 3-backplane, 8-digit display.

ANE416 MC68HC05B4 Radio Synthesizer.

MC145000-driven 4-backplane, 6-digit and MC144115-driven 1-backplane, 6-digit display.

ANE425 Use of the MC68HC68T1 RTC with M6805 Microprocessors.

ICM7231B-driven 3-backplane, 8-digit display.

ANHK10 The summary of the MC68HC05L9 Micro. App. Demo. Board.

MC68HC05L9/MC68HC68L9-driven dot

matrix display.

DRIVER CHIPS

The following list shows some LCD driver devices. They are most suitable for 7-segment, 16-segment and custom displays. The 7SD column shows how many 7-segment digits each device can drive. With the possible exceptions of the MC145000/1 and the MC145003/4, they are not generally suitable for dot-matrix displays which have 35-40 segments per digit.

Device	Back	Front	7SD	Drive	Expan.	Pins	
MC14543	1	7	. 1	parallel	parallel	16	BCD
MC14544	1 .	. 7	1	parallel	parallel	18	ripple blank
MC144115	1	16	2	3-line	yes	24	
MC144117	2	16	4	3-line	no	24	
MC145000	4	12	6	2-line	MC145001	24	
MC145001	(4)	11	5.5	2-line	n/a	18	expander
MC145003	4	32	16	2- or 3-line	parallel	52	2- or 3-line
MC145004	4	32	16	2-line	parallel	52	IIC
MC145453	1	33	4	2-line	parallel	40	also 44-pin
ICM7231	3	24	8	parallel	no	40	BCD

AN446

MCM2814 Gang-programmer using an MC68HC805B6

By Peter Topping MCU Applications Group Motorola Ltd. East Kilbride

INTRODUCTION

Non-volatile memories of the type MCM2814 are widely used in consumer equipment to store semipermanent, user-definable information. One of the most common applications is TVs. In a TV the NVM is used to store the channel number or frequency associated with each program number and may also store other information about the program (for example, fine-tuning and transmission standard). The NVM will also contain the optimum settings for the sound and picture analogue values. In some sets other data may be stored, for example, user-defined names for some or all of the available channels. In a production environment the initial loading of this type of information can be done quickly by copying an existing NVM. This application note describes a programmer, shown in Figure 1, which can perform this function. In four seconds it can fully program 8 MCM2814s in parallel and verify them individually. The programmer is controlled by an MC68HC805B6 microprocessor.


The B6 is ideally suited to this application as it has a 256 byte NVEEPROM, the same size as the MCM2814. The contents of a master MCM2814 can thus be loaded into the B6 and will remain there until a change of data is required. Both the B6 and the MCM2814 have a byte in which some bits are dedicated to data protection so, in fact, only 255 bytes are used.

PRINCIPLE OF OPERATION

The programmer has been designed with an emphasis on ease of use and consequently has as few controls as possible. The only control which is used regularly is the "RUN" button S1. When it is pressed, the NVMs are powered-up and programmer operation starts. When it is released, power is disconnected from the NVMs but remains on within the programmer so that the LED indicators remain.

Three different operations are available.

The first requirement is to load data into the programmer. This procedure is selected by pressing and holding button S3, and started by pressing, and holding, the button S1. The contents of a master NVM in socket #0 will be loaded into the programmer; this takes about 12 seconds. The MC68HC805B6 in the programmer retains this data in its non-volatile EEPROM. During loading both LEDs at socket #0 are on and the rest are off. Once the B6's EEPROM is written it is verified against the NVM in socket #0, a green LED indicating a pass and a red LED a fail. Sockets 1-7 should be empty during this procedure but if they contain an NVM they will also be checked. An attempt to perform this routine without an NVM in socket #0 will not destroy the data in the programmer as the software checks for an IIC acknowledge before overwriting the contents of the EEPROM within the MCM68HC05B6. If S3 is pressed, the position of the slide switch S2 (program and verify or verify only) is not relevant. As S1 supplies power to the NVM sockets, it is important that it is held until the procedure is complete. Reliable results will not be obtained if S1 is released before the verification has finished.



The main programming sequence is selected by putting S2 in position P/V (program and verify). The NVMs should be placed in the sockets and button S1 pressed, and held, until programming and verification are complete (4 seconds). During programming, both red and green LEDs are on. The procedure clears the write-protect bytes and programs the NVMs in parallel using the data stored within the B6 in the programmer. It then verifies the NVMs individually, the results being shown on the LEDs (green for pass, red for fail and neither for no acknowledge).

Running only the verify routine can be selected by placing S2 in position."V". The procedure is otherwise similar to programming. S1 should be held in until verification is finished (up to 1 second depending on results).

CIRCUIT

The NVMs are arranged in a matrix using their IIC chip-selects (pins 1 and 2). These pins configure the two least significant bits (1 and 2) of the recognised IIC address. Bit 0 determines if the device is receiving or transmitting. The software uses only the address 1010000x and so an NVM will only be addressed if both its chip-select pins are low. The matrix thus allows each NVM to be addressed individually by I/O lines using common software. Six port B I/O lines (0-5) are used for this purpose.

The NVMs (and the IIC pullups) are only powered up when S1 is closed, allowing them to be inserted and removed when they are powered down. When S1 is pressed, 5 volts is also applied to the RC circuit connected to the base of the BC107 NPN transistor. This supplies a base current to the transistor while the 10µF capacitor is charging. During this transient the transistor is on and the MC68HC05B6 is in reset. The program starts when the capacitor is charged and the transistor switches off. The MC34064 also connected to the reset pin ensures that the microprocessor is held in reset if the supply is below 4.75V. This will be the case during power-up and power-down. This is advisable in any system with EEPROM in order to prevent the possibility of it being corrupted during the rise or fall of Vdd.

The 33 ohm resistor in series with the supply to the NVMs limits the current if a device is plugged in the wrong way round. If this happens, the BC327 PNP transistor is turned on and the RED fault LED lit. The actual voltage on the VDD pins of the NVMs is monitored by bit 5 on port D. Thus the microprocessor can tell if there is a short or a device inserted the wrong way round. If this is the case the software aborts any attempt to program or verify NVMs.

Ports A and C are used for the pass and fail LEDs respectively, while the input-only port D has two pins used to read the positions of S2 and S3.

SOFTWARE

On reset, the program initialises the ports, IIC addresses and the RAM location (STAT) which is used for status flags. The state of bit 0 on port D is then checked. This will be low unless the button (S3), which selects the loading of data into the programmer, is pressed. If it is low, either program and verify or verify only is executed according to the level of bit 1 on port D which is connected to switch S2.

The programming routine (PROG) switches on all the LEDs, enables all the NVMs and clears their write-protect by writing \$00 to address \$FF. A loop which reads a byte from the B6 within the programmer and writes it to the NVMs is then performed 255 times. Writing to the NVMs is carried out without checking for an acknowledge, so the full procedure will take place even if all the NVM sockets are empty. This is the only routine which does not check for an acknowledge.

Only 255 bytes are transferred, as the last byte in the MCM2814 is reserved for the write-protect status. The B6 also has a reserved byte, but it is the first byte, so the correspondence of the addresses between the B6 and the NVMs is offset by one.

The verify routine (VERF) switches off all the LEDs and compares the data in the B6 with the data in each of the NVMs. It immediately fails a socket which does not return an IIC acknowledge. The RAM location COUNT contains the number of the socket being checked and is used to switch on the appropriate LED once each verify is complete.

The NVM sockets are arranged in a 2 x 4 matrix using their two IIC chip selects. The IIC address used is always \$A1 (\$A0 for writing) and thus an MCM2814 will only respond if both its chip-selects are low. During the programming routine all lines in the matrix are low, but during verification each chip is individually selected by a low on one row and one column. The required value to be sent to port B to achieve this is derived from the value in COUNT using the table TAB1.

If the LOAD routine is selected it performs a loop which does the opposite of the program loop. It transfers the contents of an MCM2814 into the EEPROM of the MC68HC805B6 within the programmer. It only looks at socket #0 and checks for an acknowledge before it proceeds to over-write the data in the B6.

The three routines WRT, RDALL and WRTAL were used during de-bug, are self-explanatory, and have been left in the program for interest and for future use if required. They are not used by the MC68HC805B6 but can be used if the program is run on a development system (eg an M68HC05EVM).

The IIC READ, SEND and WRITE routines are self contained and, by using ordinary I/O lines, could be used on any 68(HC)05 microprocessor. The READ sub-routine reads one byte using the IIC address in ADDR and the sub-address in SUBARD. The commented out lines (382-385) provide a simple method of also reading a second byte. Data is returned in IOBUF (and IOBUF+1 in the case of a 2-byte read). Clearly, the number of bytes can be increased by including more in-line code or by executing a loop.

The SEND sub-routine writes data on the IIC bus at IIC address ADDR starting at the address in RAM contained in the index register. The number of bytes sent is determined by the value stored the accumulator. If, as in this example, a sub-address has to be sent, then it should be in the RAM location pointed to by the index register with subsequent locations containing the data. SEND is suitable for most IIC peripherals. The WRITE subroutine constitutes a SEND followed by a delay and a READ. This is what is required to write a byte to an MCM2814, EEPROM programming is started by an IIC write and continues until the chip is addressed again by READ.

The IIC routines use simple BCLR and BSET instructions on the data registers so that an active high level is generated. This is not strictly what should be done on an IIC bus but is OK in the case where there are no other possible masters in the system. A passive high can be obtained by keeping the data bit of the I/O lines used for the IIC bus at a zero and using BCLR and BSET instructions on the corresponding data direction bits. If this is done care must be taken to ensure that these zeros are not lost by any other read-modify-write operations carried out on the data register. A BCLR or BSET on another bit on the same port will read the whole port, modify the required bit and then write the whole port. The data bit on an IIC line which was pulled high by the external pull-up would thus become a one. This would cause a malfunction the next time the corresponding DDR bit was set to a one, as the pin would output a high instead of a low. This can be avoided by using other types of instructions (eg STA) or by making sure the relevant data bit is a zero before enabling an output.

```
0001
0002
0003
0004
                                             MC68HC05B6 controlled MCM44182 programmer.
0005
0006
                             * This software was developed by Motorola Ltd. for demonstration purposes.
0007
                             * No liability can be accepted for its use in any specific application.
0008
                                     Original software copyright Motorola - all rights reserved.
0009
0010
                                                                            14th May '91
                                            P. Topping
0011
                             *****************
0012
0013
0014 0000
                                             $00
                                                             PORT A ADDRESS
                             PORTA
                                     EOU
0015 0001
                             PORTB
                                     EQU
                                             $01
                                                               " В
"С
0016 0002
                             PORTC
                                     EOU
                                             $02
                                                              " D
0017 0003
                             PORTD
                                     EQU
                                             $03
0018 0004
                             PORTAD
                                     EQU
                                             $04
                                                             PORT A DATA DIRECTION REG.
                                                               " в "
0019 0005
                             PORTBD
                                     EOU
                                             $05
                                                               " C "
0020 0006
                             PORTCD
                                     EQU
                                             $06
0021 0007
                             EECTL
                                     EQU
                                             $07
                                                             EEPROM CONTROL REGISTER
0022 0100
                             E2PR
                                     EQU
                                             $0100
                                                             EEPROM
0023 Of00
                                             $0F00
                                                             DEBUG USE ONLY
                                     EQU
0024
0025
0026
0027
                                     RAM allocation.
0028
0029
0030
0031 0050
                                     ORG
                                             $0050
0032
0033 0050
                                     RMR
                                                            IIC ADDRESS
                             ADDR
                                             1
0034 0051
                             DPNT
                                     RMB
                                                             IIC DATA POINTER
0035 0052
                                                             IIC SUB-ADDRESS
                             SUBADR RMB
0036 0053
                             IOBUF
                                     RMB
                                             2
                                                             IIC BUFFER
0037
0038 0055
                             W1
                                     RMB
0039 0056
                             W2
                                     RMB
                                             1
0040 0057
                             w3
                                     RMB
                                                             R
0041 0058
                             W4
                                     RMB
                                             1
                                                             K
0042 0059
                             W5
                                     RMB
0043 005a
                             W6
                                     RMB
                                                             N
                                             1
0044 0055
                             W7
                                     RMR
                                             1
                                                             G
0045 005c
                             COUNT
                                     RMB
                                                             LOOP COUNTER
0046
0047 005d
                             STAT
                                     RMB
                                             1
                                                             STATUS BYTE :-
0048
                                                             0: not used
0049
                                                             1: IIC R/W 1:READ, 0:WRITE
0050
                                                             2: ACKNOWLEDGE OK
0051
0052 005e
                                     RMB
                                             154
                                                            not used
0053 00f8
                             STACK
                                                            8 BYTES USED (0 INTERRUPTS
                                     RMB
                                             7
0054 00ff
                                     RMB
                                                             AND 4 NESTED SUBROUTINES)
0055
0056 0800
                                     ORG
                                             $0800
NVM.AS5
                                             page
0058
0059
0060
0061
                                     Main program.
0062
0063
0064
0065 0800 a6 c0
                            START
                                   I.DA
                                             #$C0
0066 0802 b7 01
                                     STA
                                             PORTB
                                                             CONTROL LINES LOW
0067 0804 a6 ff
                                     LDA
                                             #$FF
0068 0806 b7 00
                                                             LEDS OFF
                                    STA
                                            PORTA
0069 0808 ъ7 02
                                    STA
                                             PORTC
0070 080a b7 04
                                                             ALL OUT - GREEN LEDS
                                             PORTAD
                                     STA
```

```
0071 080c b7 06
                                   STA
                                           PORTCD
                                                          ALL OUT - RED LEDS
0072 080e a6 3f
                                   T.DA
                                           #$3F
                                                          6,7 IN - IIC BUS
0073 0810 b7 05
                                   STA
                                           PORTBD
                                                          0-5 OUT - NVM SELECTION
0074 0812 ae 64
                                                          WAIT 230ms FOR MCM2814 SUPPLY
                                   LDX
                                           #100
0075 0814 cd 0a 35
                                   JSR
                                           PN
                                                          TO SETTLE
0076 0817 0a 03 02
                                   BRSET
                                           5. PORTD, CONT
                                                          NVMs POWERED UP ?
0077 081a 20 fe
                                   BRA
                                                          NO, DO NOT PROCEED
0078
0079 081c a6 a0
                           CONT
                                   LDA
                                           #$A0
                                                          YES, INITIALISE IIC ADDRESS
0080 081e b7 50
                                   STA
                                           ADDR
0081 0820 3f 07
                                   CLR
                                           EECTL
                                                          READ FROM EEPROM (B6)
0082 0822 3f 52
                                   CLR
                                           SUBADR
0083 0824 3f 5d
                                   CLR
                                           STAT
0084 0826 5f
                                   CLRX
0085 0827 00 03 03
                                   BRSET
                                           0, PORTD, SKLD
                                                          LOAD B6 EEPROM ?
0086 082a cc 09 08
                                   JMP
                                           LOAD
                                                          YES
0087 082d 02 03 2e
                           SKLD
                                   BRSET
                                          1, PORTD, VERF
                                                          NO, VERIFY ONLY ?
0088
0089
                            ***************
0090
                                   B6 EEPROM ($101-$1FF) -> 8 NVMs ($00 - $FE).
0091
0092
                            ************
0093
0094
0095 0830 3f 00
                           PROG
                                   CLR
                                           PORTA
                                                          GREEN LEDS ON
0096 0832 3f 02
                                                          RED LEDS ON
                                   CLR
                                           PORTC
0097 0834 a6 c0
                                   LDA
                                           #SC0
0098 0836 b7 01
                                   STA
                                           PORTB
                                                          ENABLE ALL NVMS
0099 0838 a6 ff
                                   LDA
                                           #SFF
                                                          SUBADR = $FF
0100 083a b7 52
                                   STA
                                           SUBADR
                                                          CLEAR POR WRITE PROTECT
0101 083c cd 09 92
                                   JSR
                                           READ
0102 083f 4f
                                   CLRA
                                                          DATA = $00
                                           WR1
0103 0840 ad 0e
                                   BSR
                                                          CLEAR WRITE PROTECT BYTE
0104 0842 3f 52
                                   CLR
                                           SUBADR
0105 0844 5f
                                   CLRX
0106
                                           E2PR+1,X
                                                          GET BYTE AND
0107 0845 d6 01 01
                           OLOOP
                                   LDA
0108 0848 ad 06
                                                          SEND IT TO NVM
                                   BSR
                                           WR1
0109 084a a3 ff
                                   CPX
                                           #255
                                                          DONE ?
0110 084c 26 f7
                                   BNE
                                           OLOOP
0111
0112 084e 20 0e
                                   BRA
                                           VERF
                                                          YES. VERIFY
0113
0114 0850 b7 53
                                   STA
                           WR1
                                           TOBUE
0115 0852 a6 02
                                   LDA
                                                          No. BYTES TO SEND (INC. SUB-ADDRESS)
                                           #2
0116 0854 ae 52
                                   LDX
                                           #SUBADR
0117 0856 cd 09 89
                                   JSR
                                           WRITE
                                                          IIC WRITE
0118 0859 3c 52
                                   INC
                                           SUBADR
                                                          NEXT LOCATION
0119 085b be 52
                                   I.DX
                                           SUBADR
0120 085d 81
                                   RTS
NVM ASS
                                           page 3
0122
0123
0124
0125
                                   Verify.
0126
0127
                                   B6 EEPROM ($0101-$01FF) v. NVMs ($00 - $FE).
0128
                            *************
0129
0130
0131 085e a6 ff
                           VERF
                                           #$FF
                                   I.DA
                                                          ALL LEDS OFF
0132 0860 b7 02
                                   STA
                                           PORTC
0133 0862 b7 00
                                   STA
                                           PORTA
0134 0864 3f 5c
                                           COUNT
                                                          START AT SOCKET #0
                                   CLR
0135
0136 0866 be 5c
                           VLP
                                   LDX
                                           COUNT
0137 0868 d6 09 00
                                                         SELECT NVM
                                   LDA
                                           TAB1,X
0138 086b b7 01
                                   STA
                                           PORTB
                                                          ACC. TO COUNT
0139 086d ad 73
                                           VRF1
                                   RSR
0140 086f 24 35
                                   BCC
                                           P0
```

```
0141
0142 0871 04 5d 30
                              FΩ
                                      RRSET
                                              2, STAT, FINP
                                                              IF NO ACK. THEN NO LED
0143
0144 0874 be 5c
                                               COUNT
                                      LDX
0145 0876 26 02
                                      BNE
                                               Fl
0146 0878 11 02
                                      BCLR
                                               0, PORTC
0147 087a a3 01
                              F1
                                      CPX
                                               #1
0148 087c 26 02
                                      BNE
                                               F2
0149 087e 13 02
                                      BCLR
                                               1, PORTC
0150 0880 a3 02
                              F2
                                      CPX
                                               #2
0151 0882 26 02
                                      BNE
                                               F3
0152 0884 15 02
                                      BCLR
                                               2, PORTC
0153 0886 a3 03
                              F3
                                      CPX
                                               #3
0154 0888 26 02
                                      BNE
                                               F4
0155 088a 17 02
                                      BCLR
                                               3, PORTC
0156 088c a3 04
                              F4
                                      CPX
                                               #4
0157 088e 26 02
                                      BNE
                                               F5
0158 0890 19 02
                                      BCLR
                                               4, PORTC
0159 0892 a3 05
                              F5
                                      CPX
                                               #5
0160 0894 26 02
                                      BNE
                                               F6
0161 0896 1b 02
                                               5, PORTC
                                      BCLR
                              F6
0162 0898 a3 06
                                      CPX
                                               #6
0163 089a 26 02
                                      BNE
                                               F7
0164 089c 1d 02
                                      BCLR
                                               6.PORTC
0165 089e a3 07
                              F7
                                      CPX
                                               #7
0166 08a0 26 02
                                       BNE
                                               FINP
                                      BCLR
                                               7.PORTC
0167 08a2 1f 02
0168
0169 08a4 20 30
                              FINP
                                      BRA
                                               OUT
0170
NVM: AS5
                                               page
0172
0173
0174
0175
                                      Verify (continued).
0176
                                       B6 EPROM ($0101-$01FF) v. NVM ($00 - $FE).
0177
0178
0179
0180
0181 08a6 be 5c
                              PΟ
                                      LDX
                                               COUNT
0182 08a8 26 02
                                       BNE
                                               Р1
0183 08aa 11 00
                                               0.PORTA
                                      BCLR
0184 08ac a3 01
                              Ρ1
                                      CPX
                                               #1
0185 08ae 26 02
                                      BNE
                                               P2
                                               1.PORTA
0186 08b0 13 00
                                      BCLR
0187 08b2 a3 02
                                      CPX
                                               #2
0188 08b4 26 02
                                               Р3
                                      BNE
0189 08b6 15 00
                                               2, PORTA
                                      BCLR
0190 08b8 a3 03
                              Р3
                                      CPX
                                               #3
0191 08ba 26 02
                                      BNE
                                               P4
0192 08bc 17 00
                                      BCLR
                                               3. PORTA
0193 08be a3 04
                                      CPX
                                               #4
0194 08c0 26 02
                                      BNE
                                               P5
0195 08c2 19 00
                                      BCLR
                                               4. PORTA
0196 08c4 a3 05
                              Р5
                                      CPX
                                               #5
0197 08c6 26 02
                                      BNE
                                               P6
                                               5, PORTA
0198 08c8 1b 00
                                      BCLR
0199 08ca a3 06
                                      CPX
                                               #6
                                      BNE
                                               P7
0200 08cc 26 02
0201 08ce 1d 00
                                      BCLR
                                               6, PORTA
0202 08d0 a3 07
                              P7
                                      CPX
                                               #7
0203 08d2 26 02
                                      BNE
                                               OUT
0204 08d4 1f 00
                                      BCLR
                                               7, PORTA
0205
0206 08d6 3c 5c
                              OUT
                                      TNC
                                               COUNT
                                                               NEXT SOCKET
0207 08d8 b6 5c
                                      LDA
                                               COUNT
0208 08da al 07
                                      CMP
                                               #7
0209 08dc 23 88
                                      BLS
                                               VLP
                                                               FINISHED ?
                                                               YES, ALL CONTROL LINE LOW
0210 08de 3f 01
                                      CLR
                                               PORTB
```

```
0212
0213 08e2 3f 52
                            VRF1
                                    CLR
                                            SUBADR
0214 08e4 5f
                                    CLRX
0215 08e5 cd 09 92
                            VI.OOP
                                            READ
                                                            GET A BYTE FROM NVM
                                    TSR
0216 08e8 04 5d 13
                                    BRSET
                                            2, STAT, FAIL
                                                            ACKNOWLEDGE OK ?
0217 08eb b6 53
                                    LDA
                                            IOBUF
                                                            YES, CHECK DATA
0218 08ed be 52
                                    LDX
                                            SUBADR
0219 08ef d1 01 01
                                    CMP
                                            E2PR+1,X
                                                            COMPARE WITH B6 EEPROM BYTE
0220 08f2 26 0a
                                    RNE
                                            FATI.
                                                            SAME ?
0221 08f4 3c 52
                                    TNC
                                            SURADR
                                                            YES, CONTINUE
0222 08f6 be 52
                                    LDX
                                            SUBADR
                                                            FINISHED (255 BYTES) ?
0223 08f8 a3 ff
                                    CPX
                                            #255
0224 08fa 26 e9
                                    BNE
                                            VLOOP
0225 08fc 98
                                                            PASS, EXIT WITH C CLEAR
                                    CLC
0226 08fd 81
                                    RTS
0227 08fe 99
                            FAIL
                                    SEC
                                                            FAIL, EXIT WITH C SET
0228 08ff 81
                                    RTS
0229
0230 0900 ee ed eb e7 de dd TAB1
                                    FCB
                                           SEE, SED, SEB, SE7, SDE, SDD, SDB, SD7
    db d7
NVM.AS5
                                            page
0232
0233
                             **************
0234
                                    NVM (#0, $00-$FE) -> B6 EEPROM ($101-$1FF).
0235
0236
                            0237
0238
0239 0908 a6 ee
                            LOAD
                                    LDA
                                            #$EE
                                                            SELECT POSITION 0
0240 090a b7 01
                                    STA
                                            PORTB
0241 090c a6 fe
                                                            POSITION 0 LEDS ON
                                    I.DA
                                            #SFE
0242 090e b7 00
                                    STA
                                            PORTA
0243 0910 b7 02
                                    STA
                                            PORTC
0244
0245 0912 cd 09 92
                            ILOOP
                                            READ
                                                            GET BYTE FROM NVM
                                    JSR
0246 0915 04 5d 17
                                    BRSET
                                            2.STAT.SKIP
                                                            ACKNOWLEDGE OK ?
0247 0918 b6 53
                                            IOBUF
                                                            YES, GET DATA
                                    LDA
0248 091a 12 07
                                    BSET
                                            1, EECTL
                                                            SET Ellat
0249 091c 14 07
                                    BSET
                                            2. EECTL
                                                            SET EIERA
0250 091e ad 12
                                    BSR
                                            DOTT
                                                            ERASE BYTE
0251 0920 cd 0a 2d
                                    JSR
                                            P10
                                                            WAIT 9.2 mS
0252 0923 12 07
                                            1.EECTL
                                                            SET ElLAT TO WRITE BYTE
                                    BSET
0253 0925 ad 0b
                                    BSR
                                            DOIT
0254 0927 3c 52
                                    INC
                                            SUBADR
0255 0929 be 52
                                    LDX
                                            SURADR
0256 092b a3 ff
                                    CPX
                                            #255
0257 092d 26 e3
                                            ILOOP
                                    BNE
0258
0259 092f cc 08 5e
                            SKIP
                                    JMP
                                            VERF
0260
0261 0932 be 52
                            DOIT
                                    LDX
                                            SUBADR
                                                            GET ADDRESS
                                                            LATCH DATA
0262 0934 d7 01 01
                                    STA
                                            E2PR+1,X
0263 0937 10 07
                                            0.EECTL
                                                            START PROGRAMMING
                                    BSET
0264 0939 cd 0a 33
                                    JSR
                                            P20
                                                            WAIT 18.4 mS
0265 093c 3f 07
                                            EECTL
                                                            STOP
                                    CLR
0266 093e 81
                                    RTS
NVM ASS
                                            page
0268
0269
0270
0271
                                    Debug routines for use with EVM, not used
0272
                                    in 805B6.
0273
                                    RAM ($F00 - $FFE) -> B6 EEPROM ($101 - $1FF).
0274
0275
                                   ***********
0276
0277
                            WRT
0278 093f 3f 52
                                    CLR
                                            SUBADR
```

BRA

AND WAIT HERE

0211 08e0 20 fe

```
0279 0941 5f
                                 CLRX
0280
0281 0942 d6 0f 00
                         LOOP2 LDA
                                        BUFF, X
0282 0945 12 07
                                 BSET
                                        1, EECTL
                                                      SET EllaT
                                                    SET ElERA
0283 0947 14 07
                                 BSET
                                        2. EECTL
0284 0949 ad e7
                                 BSR
                                        DOIT
                                                      ERASE BYTE
0285 094b cd 0a 33
                                 JSR
                                        P20
0286 094e 12 07
                                                      SET ElLAT TO WRITE BYTE
                                 RSET
                                        1.EECTL
0287 0950 ad e0
                                 BSR
                                        TIOD
0288 0952 3c 52
                                 INC
                                        SUBADR
0289 0954 be 52
                                 LDX
                                        SUBADR
0290 0956 a3 ff
                                 CPX
                                        #255
0291 0958 26 e8
                                 BNE
                                        LOOP 2
0292
0293 095a 20 fe
                                 BRA
0294
0295
0296
                                 NVM ($00 - $FF) -> RAM ($0F00 - $0FFF).
0297
0298
0299
                          **********
0300
0301 095c 3f 52
                          RDALL CLR
                                        SUBADR
0302 095e a6 ee
                                 LDA
                                     #$EE
                                                    SELECT POSITION 0
0303 0960 ъ7 01
                                       PORTB
                                STA
0304
0305 0962 cd 09 92
                          RLOOP JSR
                                        READ
0306 0965 be 52
                                        SUBADR
                                 LDX
0307 0967 b6 53
                                 LDA
                                        IOBUF
0308 0969 d7 Of 00
                                 STA
                                        BUFF, X
0309 096c 3c 52
                                 INC
                                        SUBADR
0310 096e 26 f2
                                BNE
                                        RLOOP
0311
0312 0970 20 fe
                                 BRA
0313
0314
0315
0316
                               RAM (SOFOO - SOFFF) -> NVM (SOO - SFF).
0317
0318
                          ***********
0319
0320 0972 3f 52
                          WRTAL CLR
                                        SUBADR
                                                     SELECT POSITION 0
0321 0974 a6 ee
                                LDA
                                        #$EE
0322 0976 b7 01
                                 STA
                                        PORTR
0323 0978 5f
                                 CLRX
0324
                                        BUFF, X
0325 0979 d6 0f 00
                          WLOOP LDA
0326 097c cd 08 50
                                 JSR
                                        WR1
0327 097f 26 f8
                                        WLOOP
                                 BNE
0328
0329 0981 20 fe
                                 BRA
NVM.AS5
                                        page 7
0331
0332
0333
0334
                                 IIC routines.
0335
                          **************
0336
0337
0338 0001
                         IICP
                                 EQU
                                                     PORTB
                                       $01
                                       $05
0339 0005
                        IICDD EQU
                                                    DDRB
0340
                         SCL
0341 0006
                                 EQU
                                       $06
                                                     IIC - clock line
0342 0007
                         SDA
                                       $07
                                                     IIC - data line
                              EQU
                                                     INPUT DATA
0343 007f
                         DTN
                                EOU
                                        $7F
0344 00ff
                         DOUT
                                 EQU
                                        $FF
                                                      OUTPUT DATA
0345 003f
                         OPEN EQU
                                                      TRI-STATE BOTH
                                       $3F
0346
0347 0983 13 5d
                         SEND
                                BCLR
                                        1,STAT
                                                    WRITE IIC DATA
0348 0985 b7 55
                                                      SAVE No. BYTES TO SEND
                                STA
                                        W1
```

```
0349 0987 20 0b
                                      BRA
                                              IICBUS
0350
0351 0989 13 5d
                             WRITE
                                      BCLR
                                              1,STAT
                                                              WRITE TO NVM
0352 098b b7 55
                                      STA
                                              W1
                                                              SAVE No. BYTES TO SEND
0353 098d ad 05
                                              IICBUS
0354 098f cd 0a 2d
                                      JSR
                                              P10
                                                              9.2 mS NVM WRITE TIME
0355
0356 0992 12 5d
                             READ
                                      BSET
                                              1,STAT
                                                              READ IIC DATA
0357
0358 0994 1d 01
                             IICBUS BCLR
                                                              CLOCK LOW
                                              SCL, IICP
0359 0996 le 01
                                                              DATA HIGH
                                      BSET
                                              SDA. IICP
0360 0998 1c 01
                                      BSET
                                              SCL, IICP
                                                              CLOCK HIGH
0361
0362 099a a6 ff
                                              #DOUT
                                                              DRIVE
                                      LDA
0363 099c b7 05
                                      STA
                                              IICDD
                                                              BOTH
0364
                                                              RW = 0 ALWAYS WRITE (SUB-ADDRESS)
0365 099e 11 50
                                      BCLR
                                              0, ADDR
0366 09a0 b6 50
                                              ADDR
                                                              SEND CHIP ADDRESS
0367
0368 09a2 1f 01
                                                              START CONDITION
                             IICD3
                                     BCLR
                                              SDA, IICP
0369 09a4 1d 01
                                      BCLR
                                              SCL, IICP
                                                              DATA GOES LOW WHILE CLOCK HIGH
0370 09a6 bf 51
                                      STX
                                              DPNT
0371 09a8 ad 57
                                      BSR
                                              SHIFT
                                                              CHIP ADDRESS OUT
0372
0373 09aa 03 5d 40
                                      BRCLR
                                              1, STAT, WRBUS
                                                              READ OR WRITE ?
NVM.AS5
                                              page 8
0375
                              ***********
0376
0377
0378
                                      Send sub-address and read data from bus.
0379
0380
0381
0382 09ad b6 52
                             RDBUS1 LDA
                                              SUBADR
0383 09af ad 50
                                                              WRITE SUB-ADDRESS
                                      BSR
                                              SHIFT
0384 09b1 10 50
                             RDBUSQ
                                     BSET
                                              0, ADDR
                                                              SET BIT 0 FOR READ
0385 09b3 b6 50
                                      LDA
                                              ADDR
                                                              CHIP ADDRESS
0386 09b5 le 01
                                                              BOTH HIGH, NO
                                     RSFT
                                              SDA, IICP
0387 09b7 1c 01
                                      BSET
                                              SCL, IICP
                                                              STOP CONDITION
0388 09b9 1f 01
                                     BCLR
                                              SDA, IICP
                                                              START CONDITION
0389 09bb 1d 01
                                     BCLR
                                              SCL, IICP
0390 09bd ad 42
                                     BSR
                                              SHIFT
                                                              RE-SEND CHIP ADDRESS
0391
0392 09bf a6 7f
                             RDBUS3 LDA
                                              #DIN
                                                              DATA IN FROM BUS
0393 09c1 b7 05
                                      STA
                                              IICDD
0394 09c3 ad 04
                                                              READ 8 BITS
                                     BSR
                                              RDR
0395
0396
                                     BSR
                                              RACKF
                                                              DUMMY ACKNOWLEDGE
0397
                                     LDA
                                              IOBUF
                                                              MOVE
0398
                                      STA
                                              IOBUF+1
                                                              ПÞ
0399
                                              RDB
                                                              AND READ 8 MORE
                                     BSR
0400
0401 09c5 ad 11
                                      BSR
                                              RACK
0402 09c7 20 2f
                                              IICEND
                                     BRA
0403
0404 09c9 ae 08
                             RDB
                                      LDX
                                              #8
0405 09cb 1c 01
                             RDBUS2 BSET
                                              SCL, IICP
                                                              CLOCK HIGH
0406 09cd 0e 01 00
                                      BRSET
                                              SDA, IICP, *+3
                                                              DATA LINE (RESULT IN CARRY)
0407 09d0 1d 01
                                      BCLR
                                              SCL, IICP
                                                              CLOCK LOW
0408 09d2 39 53
                                      ROL
                                              IOBUF
0409 09d4 5a
                                      DECX
0410 09d5 26 f4
                                              RDBUS2
                                      BNE
0411 09d7 81
                                      RTS
0412
                                      BSET
                                              SDA, IICP
                                                              LAST BYTE READ : SDA HIGH
0413 09d8 le 01
                             RACK
0414 09da a6 ff
                             RA2
                                      LDA
                                              #DOUT
                                                              SDA OUT
0415 09dc b7 05
                                                              DUMMY ACKNOWLEDGE
                                      STA
                                              TICDD
0416 09de 1c 01
                                      BSET
                                              SCL, IICP
                                                              CLOCK
0417 09e0 1d 01
                                      BCLR
                                              SCL, IICP
0418 09e2 1f 01
```

SDA. IICP

BCLR

```
0419 09e4 a6 7f
                                 LDA
                                         #DIN
                                                       SDA IN
0420 09e6 57 05
                                  STA
                                         IICDD
0421 09e8 81
                                  RTS
0422
0423 09e9 1f 01
                           RACKE BCLR
                                         SDA, IICP
                                                       ACKN. WITH FOLLOWING BYTE
0424 09eb 20 ed
                                  BRA
                                         RA2
NVM.AS5
                                         page 9
0426
0427
0428
0429
                                  Send sub-address and write data onto bus.
0430
                           **********
0431
0432
0433 09ed be 51
                           WRBUS
                                 LDX
                                         DPNT
                                                       DATA BUFFER POINTER
0434 09ef f6
                                 T.DA
                                         0.X
                                                       DATA
0435 09f0 ad 0f
                                  BSR
                                         SHIFT
0436 09f2 3c 51
                                  INC
                                         DPNT
0437 09f4 3a 55
                                                       No. BYTES
                                  DEC
                                         W1
0438 09f6 26 f5
                                  BNE
                                         WRBUS
0439
0440 09f8 1c 01
                          IICEND BSET
                                         SCL, IICP
                                                       STOP CONDITION
                                                       DATA GOES HIGH WHILE CLOCK HIGH
0441 09fa le 01
                                 BSET
                                         SDA, IICP
0442 09fc a6 3f
                                         #OPEN
                                                       TRI-STATE
                                  LDA
0443 09fe b7 05
                                 STA
                                         TTCDD
0444 0a00 81
                                  RTS
0445
0446
                           ***************
0447
0448
                                 Shift out 8 bits and check acknowledge bit.
0449
0450
                           ****************
0451
0452 0a01 ae 08
                          SHIFT LDX
                                         #8
0453 0a03 49
                          SHIFT1 ROLA
0454 0a04 24 04
                                 BCC
                                         SHIFT2
                                                       SHIFT OUT 8 BITS 0 ?
0455 0a06 le 01
                                  BSET
                                         SDA, IICP
                                                       NO, DATA = 1
0456 0a08 20 04
                                         SHIFT3
                                 RRA
0457 0a0a 1f 01
                          SHIFT2 BCLR
                                                       DATA = 0
                                         SDA, IICP
0458 0a0c 20 00
                                  BRA
                                         SHIFT3
                                                       DELAY
0459 0a0e 1c 01
                                         SCL, IICP
                          SHIFT3 BSET
                                                       CLOCK HIGH
0460 0a10 1d 01
                                 BCLR
                                         SCL, IICP
                                                       CLOCK LOW
0461 0a12 1f 01
                                  BCLR
                                         SDA, IICP
                                                       DATA LOW
0462 0a14 5a
                                 DECX
0463 0a15 26 ec
                                 BNE
                                         SHIFT1
0464
0465 0a17 a6 7f
                          WACK
                                         #DIN
                                                       WRITE ACKNOWLEDGE
                                 LDA
0466 0a19 b7 05
                                 STA
                                         IICDD
0467 Oalb 15 5d
                                         2,STAT
                                 BCLR.
                                                       CLEAR FLAG
0468 Oald 1c 01
                                 BSET
                                         SCL, IICP
                                                       CLOCK
0469
0470 Oalf Of 01 02
                                 BRCLR SDA, IICP, ACOK
                                                       ACKNOWLEDGE OK ?
0471 0a22 14 5d
                                 BSET
                                         2,STAT
                                                       NO, SET FLAG
0472
0473 0a24 1d 01
                          ACOK
                                 BCLR
                                         SCL, IICP
0474 0a26 1f 01
                                 BCLR
                                         SDA, IICP
0475 0a28 a6 ff
                                 T.DA
                                         #DOUT
0476 0a2a b7 05
                                 STA
                                         IICDD
0477 0a2c 81
                                 RTS
                                         page 10
NVM.AS5
0479
0480
0481
0482
                                 Delay (W2 x 2.3mS with a 2MHz bus).
0483
0484
                          *****************
0485
0486 0a2d ae 04
                         P10 LDX
                                                       9.2 mS
```

```
0487 0a2f bf 56
                                     STX
                                             W2
0488 0a31 20 04
                                     BRA
                                             TPAU
0489 0a33 ae 08
                           P20
                                     LDX
                                             #8
                                                             18.4 mS
0490 0a35 bf 56
                             PN
                                             W2
                                     STX
0491 0a37 5f
                             TPAU
                                     CLRX
0492 0a38 ad 07
                            DLOOP
                                     BSR
                                             DALLY
                                                           12
                                                             3 15
3 18
0493 0a3a 5a
                                     DECX
0494 0a3b 26 fb
                                     BNE
                                             DLOOP
                                                                       18x256/2=2304uS
0495 0a3d 3a 56
                                     DEC
                                             W2
0496 0a3f 26 f6
                                     BNE
                                             TPAU
0497 0a41 81
                             DALLY
                                    RTS
0498
0499
0500
0501
0502
0503
0504
                                     B6 reset and interrupt vectors.
0505
0506
0507
0508 1ff2
                                     ORG
                                            $1FF2
0509
0510 1ff2 08 00
                                     FDB
                                             START
                                                             SCI
0511 1ff4 08 00
                                                             TIMER (OVER)
                                     FDB
                                             START
0512 1ff6 08 00
                                             START
                                                             TIMER (OUT CMP)
                                     FDB
0513 1ff8 08 00
                                     FDB
                                             START
                                                             TIMER (IN CAP)
0514 1ffa 08 00
                                     FDB
                                             START
                                                             IRQ
0515 1ffc 08 00
                                     FDB
                                             START
                                                             SWI
0516 lffe 08 00
                                     FDB
                                             START
                                                             RESET
0517
0518
                                     END
```

"FLOF" Teletext using M6805 Microcontrollers

By Peter Topping MCU Applications Motorola Ltd, East Kilbride

1. INTRODUCTION

The "T" members of the MC68HC05 family of MCUs provide a convenient and cost effective method of adding on-screen-display (OSD) to TVs and VCRs. As well as the 64-character OSD capability, they include 8 Kbytes of ROM (adequate for Teletext, frequency-synthesis, stereo and OSD), 320 bytes of RAM, a 16-bit timer and 8 pulse-width-modulated D/A converters. The MC68HC05T7 also includes IIC hardware and, by using a 56-pin package, 4 ports of I/O independent of the OSD, serial and D/A outputs. It is thus suitable for large full-feature chassis. The MC68HC05T1 is in the middle of the price/performance range and includes most of the features of the MC68HC05T7 but in a 40-pin package. This is achieved by sharing I/O with the other pin functions (SPI, OSD, D/A). Even if all these features are used, there is sufficient I/O for most applications.

The MC68HC05T2 is a 16K upgrade of the MC68HC05T1 and the MC68HC05T3 a 24K version with increased RAM (512 bytes) and enhanced OSD (112 characters and 2 rows of OSD buffer). The low cost MC68HC05T4 has 5 Kbytes of ROM and 96 bytes of RAM making it suitable in simpler (eg mono, non-Teletext) applications. The T4 and T7 also include a 14-bit D/A converter to facilitate voltage synthesis tuning. There are EPROM (and OTP) versions of the T3 (including T1 and T2 emulation), T4 and T7.

This application note describes an example of Teletext control software written for the MC68HC05T7 which directly controls Teletext chips of the type 5243. Spanish FLOF Teletext (level 1.5) is handled using packet X/26. If no CCT teletext chip is present on the IIC bus (as indicated by the lack of an acknowledge), all Teletext functions are disabled in software. About 3Kbytes of ROM are used allowing the code to fit into the 7.9K bytes available in an MC68HC05T7 along with tuning, OSD and stereo functions.

The software in the included listing has been written for the MC68HC05T7 but could, with a little modification, be implemented on other M6805 microcontrollers. A microcontroller without IIC hardware can be used as long as additional software is included to facilitate the IIC bus using I/O pins. An example of IIC master I/O driven software can be found in application note AN446.

2. "FLOF" TELETEXT FEATURES

Full Level One Feature (FLOF) Teletext utilises "ghost" packets to provide features in addition to those available with the original CCT Teletext. The primary enhancement is the provision of a menu with a choice of four linked pages selectable by the user with a single press of one of four coloured buttons on the remote control. The menu itself is sent in the ghost page using packet 24 while the linked page numbers are contained in packet 27. In addition to linked pages, packets 26 and 30 are used. Packet 26 allows for the substitution of selected characters in the display by special characters specific to a particular country. This example application includes the Spanish implementation of packet 26. The broadcast service data packet (8/30) is used to get the initial (index) page for each channel and to display station identification information.

"Ghost" packets handled

X/24:

The FLOF menu information contained in this page extension packet is transferred by the microcomputer to row 24 of the display chapter. When links are disabled because there is no packet 27 (destination code 0) or when bit 4 of byte 43 is 0, row 24 is blank.

X/26:

Optional handling of modes 1xxxx, 01111 and 00010 in accordance with the Spanish Teletext specification. All the additional characters which are available in the 5243 CCT chip are handled. The feature can be disabled with a hardware link on an I/O pin (see figure 1) so that the software can be used at level 1.0 in non-Spanish countries also using packet 26.

X/27:

This packet contains the linked page numbers for the red, green yellow, blue and index (black) keys. Bit 4 on the link control byte (byte 43) is used to determine if these links are enabled (1) or disabled (0). When enabled, the Spanish specification requires that bits 1, 2 and 3 be used to enable the green, yellow and blue links respectively. This use of these bits is not defined in the World Teletext Specification. For this reason their use is selectable by a hardware link (see figure 1). If these bits are not used, all links (if enabled by bit 4) will be taken from packet 27 but will be automatically disabled if the broadcast links are default (FF3F7F) or invalid.

8/30:

The broadcast service packet is used to supply the index page number on exit from standby and (if teletext is not stopped) after a channel change. Bytes 10-30 of this packet are displayed for 5 seconds on exit from standby and (if teletext is not stopped) after a channel change.

3. IMPLEMENTATION

The software listing is in two parts. The first part contains the "idle" loop and IIC routines from the main TV control part of the MC68HC05T7 application. The idle loop controls the timing of everything performed by the microprocessor, scans the local keyboard, checks whether or not an IR command has been received, etc. It also monitors the relevant flags in the Teletext chip and performs the tasks (eg fetching linked pages) which have to be performed independently of requests for the user.

The second and main listing is the Teletext module itself. It contains all the subroutines required to carry out automatic and user requested Teletext activity. Both modules use the same RAM allocation file (RAMT8.S05) which is included in the listing of the Teletext module. This listing also includes a symbol cross-reference table.

Figure 1 shows a simplified circuit diagram of the application. Most of the MC68HC05T7's I/O is used for purposes other that Teletext and is not shown in detail. Communication with the 5243 Teletext chip is via an IIC bus in which the T7 is always the master. The function of the three I/O pins used for Teletext is described under "Ghost packets handled" and "Inputs and Outputs".

A version of this Teletext software has been implemented on an MC68HC05C4 for use in a TV where the other control functions were handled by a separate microcontroller. The signal from the IR pre-amp was fed into the C4 which used Teletext commands to control a 5243 via a software IIC bus. Non-Teletext commands were regenerated by the C4 and sent to the other microcontroller. This arrangement allows Teletext to be added to a chassis which was originally designed without considering Teletext.




Figure 1. MC68HC(7)05T7 - Teletext application circuit

4. IDLE LOOP

In the example application the idle loop code is in the main TV control software module rather than in the teletext module. Listing 1 shows the relevant parts of this module. The loop time is 12.8mS and it is at this rate that the timing counters used by Teletext (CNT1 and CNT4) are incremented. The standby condition is checked first; if the TV set is in standby then there is no IIC activity and hence no reading from, or writing to, the 5243. If the TV has just exited from standby, as indicated by the flag 3,STAT2, then Teletext is initialised using the sub-routine RESTRT. This sub-routine writes to the 5243's control and mode registers (R5, R6 and R7) and checks that the IIC acknowledge is present. If there was no acknowledge, as indicated by flag 6,STAT7, then no further Teletext activity is attempted.

If an acknowledge is present, Teletext polling goes ahead, although it is suspended if there is a mute or time display. A mute indicates that the channel has just been changed, or no channel is tuned. During time display, all other Teletext activity is suspended. Re-initialisation using sub-routine START2 is performed if flag 7,STAT5 is set by a change of the tuned frequency.

Counter CNT4 is used to delay the transfer of packets 24 (page extension – FLOF menu), 27 (links), 26 (enhanced display characters) and the control bits from row 25 (display page) after the initial arrival of a page. When row 24 is read the 5243 FOUND flag is set to indicate that the arrival has been acted upon. If UPDATE is on then an update indicator appears if the update control bit (C9) is set or if the sub-page has changed or if it is the first arrival of the page. The update display is performed by the sub-routine ARRVD which clears the transient flags and enables the required display, i.e. page no. in normal mode and the whole of row 0 in sub-page mode. Any boxed information (eg sub-titles or newsflash) in the current page is also displayed. The last Teletext function performed by the idle loop is the checking of the FOUND flag in the 5243. This is accessed via the IIC bus; it is on the last (not displayed) row of the display page along with the current page and sup-page numbers and the control bits.

If there is a current Teletext transient (time, row 0 box or packet 8/30), the transient control branch from the idle loop is executed. This routine checks to see if it is time to end the transient. If it is, the subroutine OSDLE is executed. It resets transients for both the OSD generated by the MC68HC05T7 and Teletext. The sub-routine RSTMD2 performs this function for Teletext. It is called from within the sub-routine OSDLE (not listed).

5. REMOTE CONTROL FUNCTIONS

TV/TXT

Toggle between TV & Teletext mode.

0-9

Number keys for entry of page and sub-page numbers

Red, Green, Yellow, Blue

Linked page access keys. The decoder stores four pages of text. These are the display page and the three pages corresponding to the red, green and yellow links. The blue linked page is not acquired in advance. In the absence of FLOF data or if the links are disabled by the control bit in packet 27, the red key is page+1 and the green key page-1. Under these circumstances the requested page and the next three pages are acquired.

PC+/-

These keys always select page+1/page-1 regardless of the availability of FLOF information. As with the red, green and yellow keys, the page is displayed immediately if it is already in RAM.

INDEX

This key operates as an additional link with the difference that if the link is invalid the initial page from packet 8/30 is selected.

SUB-PAGE/TIME

Text mode: Enter sub-page mode, (max. 3979). TV mode: Display time in top-right-hand corner for 5 seconds. Pressing this key during a station identification display (packet 8/30 bytes 10-30) can be used to extend this display beyond the five seconds it appears for, after a channel change.

STOP

Halt acquisition, "STOP" is displayed instead of page number. Press again to restart. If acquisition has been stopped by partially entering a new page number then this key can be used to return to the original page.

MIX/NO-MIX

Toggle between Teletext and mixed display. Use of this key causes the display of the top status row for 5 seconds if it is not being displayed because the current page is a newsflash or a sub-title. 5243 contrast reduction is enabled in mixed mode.

FULL/TOP/BOT

Selects one of the three display formats, normal, top half enlarged, bottom half enlarged.

REVEAL

Reveal hidden text, toggle action.

UPDATE

Return to picture until a new version of the requested page arrives. When it arrives, its page no. is displayed in the top-right-hand corner, the key operates in both TV and Teletext mode, set is put into TV mode. Any boxed information (alarm clock, newsflash or sub-title) will be displayed. In sub-page mode the complete header is displayed so that both page & sub-page numbers can be seen. Cancel update by entering Teletext mode and then going back to TV mode by pressing the TV/Text key twice.

6. TELETEXT SUBROUTINES

6a. Subroutines: TVTX, UPDATE, DIGITO and GETIT

The Teletext module (listing 2) comprises various sub-routines which are used both by the idle loop and to perform any Teletext actions initiated by commands from the IR remote control. They are described in the order in which they appear in the listing.

TVTX is executed when the TV/TEXT button is pressed. Its function is to toggle between TV mode and Teletext mode. The flag 0,STAT indicates the current mode. This flag routes the microprocessor to execute either TXTOFF or TXTON according to the current mode. TXTON checks that Teletext hardware is present and does nothing if there has been no IIC acknowledge. If, however, a 5243 is present in the TV, it clears all transients (OSDLE) and sets up the Teletext mode. It initialises the control registers (R5 and R6) to display text and background both in and out of boxes. For newsflashes the set-up is text and background within boxes and picture outside. TXTOFF also resets transients but forces TV mode and sync. Polling and updating continue as a background activity.

When the UPDATE key is pressed the update flag 4,STAT2 is set and TXTOFF executed so the TV is forced to TV mode. If there is a current transient hold (eg time), the hold is cleared before TXTOFF is executed.

The number entry sub-routine DIGIT0 branches to DIGITS in sub-page mode but otherwise accepts any number key as a page number input. Three digits are required, the pointer PDP holding the current position (0, 1 or 2 for hundreds, tens or units). During entry the flag 2,STAT is set to stop Teletext activity. The numbers have to be written to the top-left-hand corner of the display page as well as saved in RAM. Once all three digits have been entered the page is requested and page acquisition restarted.

The code at label GETIT makes this request after first checking whether or not the selected page has already been requested (it could be the current display page or an already requested linked page). If it has, then a switch is made to the chapter associated with the appropriate acquisition circuit and no new request is generated. If not, the new request is made and the FOUND flag set.

6b. Subroutines: Colours, INDEX, NPAGE and PPAGE

The four colour keys (Red, Green, Yellow and Blue) are primarily intended for selecting Teletext linked pages. When pressed the chapter which corresponds to the appropriate acquisition circuit is selected for display. If links are disabled (by the link control bit or because there is no packet 27), then the RED and GREEN keys select current page +1 and -1 respectively. This choice is taken according to the state of flag 3,STAT3 which reflects the condition of the link control bit in packet 27. The code executed by RED, if links are not in use, is the same as that executed by the "+" function (NPAGE) which always selects the next page. Similarly the alternative GREEN function (PPAGE) is the same as for the "-" key. The YELLOW and BLUE keys do nothing under these circumstances. In Spanish Teletext the GREEN, YELLOW and BLUE links can be individually inhibited, but the RED link is only inhibited if all links are off.

The chapter associated with the selected page is displayed immediately if it has already been requested. This will normally be the case if a linked page (red, green or yellow) has been selected. The code at label LPT is executed if the page has already been requested. If not, a jump to CLRPD is performed. CLRPD is a label within DIGITO; the code at CLRPD requests a new page just as if the page number had been entered manually. If the required acquisition circuit is the one already current, then the "unstop" code is executed. This causes the green page-being-looked-for header to roll as though the page number had just been entered. This means that something can be seen to happen in the case where the linked page differs only from the current page in its sub-page number. Linked sub-pages are not fully supported in this implementation as they are rarely used by broadcasters and would significantly increase the size of the software. When the chapter is changed the Teletext PBLF (page being looked for) flag is checked. If it is low the FOUND flag is cleared. This forces the fetching of the links associated with the new display page. If the page is not already in, this will automatically happen when it arrives so the FOUND flag does not need to be cleared.

The BLUE (or cyan) key is different in that its page will not normally be immediately available (the four pages: display, red, green and yellow occupy the four acquisition circuits and RAM chapters).

The INDEX (or black link) function is similar to BLUE except that if its link is not valid it defaults to the initial (index) page number supplied by packet 8/30 (see sub-routine GIP).

6c. Subroutines: LINK, GLP1, GLP2, SRCH, CHCK1 and NOTOKx

The sub-routine LINK allocates the three linked pages (RED, YELLOW and GREEN) to the three free acquisition circuits (not in use by the display page). To do this it checks the page numbers in turn to see if they have already been requested. If so they are left in their current acquisition circuit. If they have not already been requested the page number is put into a LIFO. Only 0-9 are regarded as acceptable digits for page numbers; this is consistent with the Spanish specification although the additional HEX numbers (A-F) may be used experimentally or by Teletext page generators. Within this first loop the sub-routine GLP1 is used to get the linked page numbers from packet 27, perform a decode of the Hamming encoded data and calculate the new magazine number (page hundreds) if different from that of the display page. GLP1 uses sub-routine SRCH to check if the page has already been requested. If there are no links, or if links are disabled, then displayed page +1, +2 and +3 are requested.

The second loop in LINK allocates new page numbers to the remaining unused acquisition circuits. It uses GLP2 to clear the relevant chapters in the Teletext memory and make the new requests. Subroutine CHCK1 is used to check whether or not an acquisition circuit is in use before it is loaded with a new page number from the LIFO.

This method of organising new page requests prevents unnecessary requests being made for pages already requested. This is particularly important when links are disabled and pages are being requested using the "+" or "-" functions. Under these circumstances when the page number is incremented (or decremented) only one new page has to be requested (new display page+3), while page, page+1 and page+2 do not need to change and can be left in their current acquisition circuits.

NOTOK3 and NOTOK2 handle the RED and GREEN functions when links are disabled. They are disabled if the link control bit (packet 27 bit 3, byte 43) is zero or if there is no packet 27. These subroutines respectively increment and decrement the current page number (units and tens). The current magazine number (page hundreds) is not affected.

6d. Subroutines: ROW24, W2B, R2B, GCYI, CLINK and DECODE

ROW24 is used to transfer ghost row 20 (packet 24) into the display chapter. This has to be done via the IIC bus. The loop reads two bytes via the IIC (sub-routine R2B) bus from the ghost page and writes it to the display page (sub-routine W2B). The FOUND flag is then set to indicate that the arrival of the page has been recognised and acted upon. This sub-routine is only called by the idle loop and is used along with the other sub-routines which get information from the ghost page (CLINK, LINK and GET25).

R2B and W2B use IIC routines READ and SEND which are outwith the Teletext module. These subroutines will differ according to the microprocessor in use. An MC68HC05C8 implementation would need to use I/O lines (see reference for suitable software) while the MC68HC05T7 can use its IIC hardware. The routines used in this example are included in the listing extract from the TV control software module (listing 1).

The sub-routine GCYI is used by LINK to store the data associated with the BLUE an INDEX links. As explained above, these pages will not be acquired in advance, the page number only being sent to an acquisition circuit if requested by an IR command.

CLINK fetches the link control byte from packet 27 if the destination code is OK and, after decoding the Hamming encoded data, transfers the bits to STAT3.

The Hamming decode sub-routine DECODE corrects for single bit errors. This is done with in-line code using the table HAM (at the end of listing 2) as this uses less ROM than an algorithmic method.

6e. Subroutines: MIX, TRANx, TXTx, HOLD, and NOHOLD

The mixed display capability of the Teletext chip (5243) is toggled using an IR key which calls the sub-routine MIX. When mixed mode is entered, interlaced broadcast sync. (312/313) is selected because the non-interlaced sync. used for teletext is not suitable if a TV picture is present on the screen. This is set up via the 5243 mode register R1. The control registers R5 and R6 are updated to provide the mixed display.

When returning to a non-mixed display, the code at NOMIX is used to re-configure the control registers and to set up a Teletext only 312/312 non-interlaced sync. This sync. reduces adjacent line flicker in a pure Teletext display.

The subroutine TRAN2 sets up a transient which retains a black background on the top row so that the page number, time etc. can be seen clearly. This type of transient is also started if the page number or sub-page number is being entered in mixed mode. Sub-routines TRAN1, TRAN2 and TRAN3 are used to initialise the various transient displays. These displays are cancelled as discussed above by actions taken within the idle loop controlled by the free-running timer within the MC68HC05T7.

The TXTx sub-routines are used in conjunction with the IIC SEND routine to write to various sub-sets of the registers within the 5243.

If the Teletext STOP function is requested by an IR command the routine HOLD is executed. This is a toggled function when requested in this way. HOLD displays the word "STOP" in place of the page number and stops the display acquisition circuit by clearing the 5243 HOLD flag accessed via its page request register R3.

NOHOLD is executed to restart the display acquisition circuit. It returns the page number to the top-left-hand corner. If a new page number has been partially entered, a press of STOP (executing an UNHOLD) will allow a return to the most recent page request. This takes only a single press as the start of the entry of a new page number cause a HOLD. The completion of a page number entry (3 digits) causes a NOHOLD.

6f. Subroutines: REVEAL, EXPTB and TIME

The REVEAL function causes any hidden display information to appear. It is controlled by a bit in the display mode register (R7). The software example leaves any revealed information permanently displayed. If, however, it is required that such information disappear when the page is updated (this may be better for a quiz page), then the two commented out lines (80 and 81) in the idle loop should be enabled.

The display expand facility is controlled by another two bits in R7. The EXPTB sub-routine cycles through normal, top-half double height and bottom-half double height.

The example application uses a single IR key (subroutine TIME) for both the display of the Teletext clock and the entry into sub-page mode. IF the set is in TV mode then the time is displayed for 5 seconds. If the TV is in Text mode then sub-page mode is selected. Sub-page number entry is described in the following section. When the Teletext clock is requested it appears (boxed) at the top-right-hand corner. It is removed by the idle loop 5 seconds after the last press of the time button. When the time is being displayed all other Teletext activity is stopped using UCHOLD.

6g. Subroutines: DIGITS, SUBPG, GET25 and GET26

DIGITS is the sub-page version of DIGITO and uses similar code. More checks on the input data are required as the four digits of the sub-page number have different maximum values. These maximums are 3 for thousands, 7 for the tens and 9 for the hundreds and units. These values reflect the sub-page number's original use as a time (24hr format). For tens and thousands a keyed 8 becomes a 0 and a 9 becomes a 1; for thousands only 4, 5, 6 and 7 become 0, 1, 2 and 3 respectively.

The code at the label SETIT is the sub-page equivalent of GETIT, described above. It requests the new sub-page and sets the FOUND flag.

The sub-routine SUBPG is called when the TIME (or clock) key is pressed (TV in Teletext mode). It toggles between normal mode and sub-page mode. When sub-page mode is entered the page number display (P—) is replaced with **** to indicate the mode change and to prompt for the entry of a sub-page number. Once all four digits have been entered the new sub-page is requested by SETIT. The code at the label RSTR is used to exit from this mode back to the normal (page number) mode, restoring the page number display to the top-left-hand corner.

GET25 is used by the idle loop to get the information stored in row 25 of the display chapter. This row is not displayed but contains various information used by the control microprocessor. The current page number, magazine number, sub-page number, Teletext control bits and the FOUND and PBLF flags are available. GET25 gets the required information and stores it in the RAM of the MC68HC05T7.

At the end of this sub-routine the I/O line 7,portB is checked. If it is low, packet 26 is handled. If it is high, this packet is disabled. This would be required if this application were to be used in a country other than Spain which used packet 26. It would require to be switched off as the enhanced display feature uses different characters depending on the country. In countries which do not use packet 26 (eg the UK) it does not matter whether or not packet 26 is enabled.

If packet 26 is enabled, GET26 processes all packet 26 data present in the ghost page. The tables G2TAB, G3TAB and CTAB contain the characters used to replace the character at the display location defined by each packet.

6h. Subroutines: GIP, R24T and SR24T

The sub-routine GIP gets the initial (index) page from packet 8/30. It will be doing this as the set is brought out of standby or just after a channel change. It may thus initially get a poor signal (or there may be no Teletext) so it tries repeatedly until it finds a valid packet 8/30 format 1. If this is not found after 96 tries it gives up and sets the flag 6,STAT2 to indicate that there is no packet 8/30 (or no Teletext). In this circumstance it defaults to an index page number of 100.

R24T transfers bytes 10-30 of the broadcasting service data packet (8/30) into the display chapter. It is called once a second for five seconds after power-on or a channel change. The data is transferred to row 0 of the display page which can be displayed either at the bottom or, as in this example, the top of the screen. This transient display is setup using the sub-routine SR24T if Teletext is present. If the flag 6,STAT2 has been set by GIP as described above then SR24T does nothing. The transient display is terminated by code executed at the appropriate time from within the idle loop.

7. INPUT AND OUTPUTS

Apart from the IIC bus, only three pins on the controlling microprocessor are relevant to Teletext. Two inputs select the usage of packets 26 and 27 and one output can be used to control any hardware which requires to be changed according to whether or not there is a TV picture currently being displayed. In many applications some or all of these functions will not be required and could be eliminated from the software thus freeing up the pins for other uses.

PB3)

This pin is active (high) during a pure (no-mixed, no-boxed) teletext display, otherwise it is low.

PB6)

When this pin is low, Spanish use of link control bits 1, 2 and 3 is enabled. When it is high, these bits are ignored.

PB7)

Packet 26 control. When low, packet 26 is enabled and handles all the Spanish alternate characters which are available in the 5243. When PB7 is high, packet 26 is ignored.

8. REFERENCES

Application note AN446, MCM2814 Gang-programmer using an MC68HC05B6.

LISTING 1

```
Idle loop.
                                                                                                                                                         6, TSR, *
CNT1
CNT4
CNT5
KBD
1, PORTB, FON
3, STAT2
                                                                                                           TT.P
                                                                                                                                  BRCT.R
                                                                                                                                                                                                         OUTPUT COMPARE FLAG
                                                                                                                                                                                                        OUTPUT COMPARE FLAG
TELETEXT TRANSIENT
ROW 24 DELAY
MUTE TRANSIENT
KEYBOARD 6 TIMERS
STANDBY 7
MAKE SURE FLAG AGREES
AND IDLE WITH NO IIC ACTIVITY
NO JUNE NO
CLEAR THIS FLAG ALSO ?
RE-INITIALISATION NOT NECESSARY
                                                                                                                                 INC
INC
INC
JSR
BRCLR
BSET
                                                                                                                                  BRA
BRCLR
                                                                                                                                                         F1
3,STAT2,ALRON
3,STAT2
2,STAT2
7,STAT5
                                                                                                          FON
                                                                                                                                   BRCLR
BCLR
BCLR
BCLR
JSR
JSR
BRSET
                                                                                                                                                         7, STAT5
RESTRT
VCRFOLL
1, STAT2, F1
1, STAT4, F1
6, STAT7, F1
2, STAT2, F1
3, STAT4, F1
6, STAT4, F1
6, STAT4, F1
7, STAT5, DNTRS
7, STAT5
5TART2
                                                                                                                                                                                                        POLL SCART LINES
REMOTE REPEATING?
LOCAL REPEATING?
TELETEXT CHIP ON BUS?
SEARCH/STANDBY?
TIME DISPLAY HOLD
TRANSIENT HUTE?
COINCIDENCE HUTE?
TO BE RE-TITALISED?
YES, CLEAR PLAGE?
RE-INITIALISE TELETEXT
                                                                                                          ALRON
                                                                                                                                   BRSET
                                                                                                                                  BRSET
BRSET
BRSET
BRSET
BRSET
                                                                                                                                   BRCLR
BCLR
                                                                                                                                                         7, STATS
START2
0, STAT2, NO24
CNT4
448
F1
CLINK
                                                                                                                                   JSR
                                                                                                          DNTRS
                                                                                                                                   BRCLR
                                                                                                                                                                                                         PAUSE WHILE PACKET 24
(PAGE EXT.) ARRIVES
                                                                                                                                   LDA
CMP
BLO
JSR
JSR
JSR
                                                                                                                                                                                                        CHECK LINK CONTROL BYTE
FETCH LINKS
FETCH ROW 24 AND SET FOUNDB
GET ROW 25 4 PACKET 26
UPDATE ENABLED 2
                                                                                                                                                          LINK
                                                                                                                                                          ROW24
                                                                                                                                   JSR
                                                                                                                                                           GET25
                                                                                                                                   JSR
BRCLR
BRCLR
BSR
BCLR
LDA
STA
LDA
                                                                                                                                                          GET25
4,STAT2,NOUP
5,STAT2,NOUP
ARRVD
0,STAT2
ACC
                                                                                                                                                                                                         DIFFERENCES ?
                                                                                                                                                                                                         COLUMN 8 (FOUNDB & PBLF)
                                                                                                                                                          R10
                                                                                                                                   STA
                                                                                                                                 STA
LDA
JSR
BRSET
BSET
BCLR
JSR
CLR
BRSET
                                                                                                                                                         #25
R2B
4, IOBUF+1, F1
0, STAT2
5, R7
TXT2
CNT4
                                                                                                                                                                                                         FOUNDB FLAG SET ?
NO, SO FETCH GHOST ROWS
KILL REVEAL
          00000070 >3f00
00000072 >04008b
00000075 >060088
00000078 >090085
                                                                                                                                                         2,STAT2,ILP
3,STAT2,ILP
4,STAT,ILP
                                                                                                                                                                                                         SEARCHING ?
BRSET
                                                                                                                                                                                                         STANDBY ?
TRANSIENT ?
                                                                                                                                  Transient control.
                                                                                                                                                          CNT1
                                                                                                                                                         NILP
ILP
R4
94
NOTE
R24T
                                                                                                                                  CMP
BHS
JMP
LDA
CMP
BNE
JSR
                                                                                                                                                                                                         1S TIMER
                                                                                                           NILP
                                                                                                                                                                                                        IF PAGE 4 THEN IT'S
THE 8/30 TRANSIENT
CLEAR 1S TIMER
DECREMENT SECONDS COUNTER
TRANSIENT FINISHED 2
NO
                                                                                                                                                         RZ4T
CNT1
TMR
DNILP
ILP
                                                                                                                                  CLR
DEC
BEQ
JMP
                                                                                                           NOTE
                                                                                                                                                                                                        OSD TIMEOUT (INC RSTMD)
  107
108
  109
 110
111
112
                                                                                                                                  End Teletext transients.
                                                                                                                                  Clear mode bits (channel mode, 2-digit
                                                                                                                                  prog. no. entry etc.)
 116
  117
118 0000009c >010003
119 0000009f >cd0000
120 000000a2 >1500
                                                                                                                                                         0,STAT5,SOS2
RES
2,STAT4
                                                                                                                                                                                                         2-DIGIT Pr. No. ENTRY ?
YES, RESTORE DISP
MAKE SURE ITS PROGRAM MODE
                                                                                                           RSTMD
                                                                                                                                  BRCLR
                                                                                                                                  JSR
BCLR
120 000000a2 1500
121
122 000000a4 1900
123 000000a6 1900
124 000000a8 000001
125 000000ab 1000
126 000000ab 1000
127 000000ab 1000
128 000000bb 1000
129 000000bb 1000
130 000000b6 0040003
131 000000b6 0040003
                                                                                                                                 BCLR
BCLR
BRCLR
BCLR
LDA
STA
STA
JSR
                                                                                                                                                          4, STAT4
4, STAT
5, STAT, TXTR1
5, STAT
#$03
R5
R6
TXT2
                                                                                                                                                                                                         RESET CSD TRANSIENT FLAG
RESET MAIN TRANSIENT FLAG
TIME HOLD ?
YES, CLEAR IT
                                                                                                           RSTMD2
                                                                                                           RSTMD3
                                                                                                                                                                                                         STOP TIME EXIT FLASH
OTHER HOLD ?
NO, SO CLEAR HOLD
BOX OFF ROW 0
TELETEXT ?
                                                                                                                                   BRSET
                                                                                                                                                          2. STAT, TXTR1
130 000000b6 >040003

31 000000b9 >cd0000

132 000000bc >1100

133 000000bc >000006

134 000000c1 >b600

135 000000c3 >b700

136 000000c5 >3f00

137 000000c7 >cc0000
                                                                                                                                   TSR
                                                                                                                                                           NOTTH
                                                                                                                                  JSR
BCLR
BRSET
LDA
STA
CLR
JMP
                                                                                                                                                          NOTTH

0,R7

0,STAT,TXTR2

ACC

R4

R7

TXT2
                                                                                                           TXTR1
                                                                                                                                                                                                          NO, ALL BOXES OFF
                                                                                                          TXTR2
```

```
139
140
141
142
143
144
145
000000ca >b600
146
00000cc >b700
147
00000cd >co
147
147
000000d >cd
147
150
00000d >cd
151
00000d >cd
152
00000d >cd
153
00000d >cd
154
155
00000d >cd
155
0000d >cd
155
000d >cd
155
0000d >cd
155
000d >cd
155
0000d >cd
155
0000
                                                                                                                                                                                                                                           LDA
STA
BCLR
BCLR
CLRA
                                                                                                                                                                                                                                                                                     ACC
R4
4,STAT
5,STAT
                                                                                                                                                                                                                                                                                                                                                                         KILL TRANSIENTS
                                                                                                                                                                                                                                           CLRA
JSR
BRSET
LDA
JSR
LDA
STA
STA
LDA
BRCLR
                                                                                                                                                                                                                                                                                     BOYDON
                                                                                                                                                                                                                                                                                  BOXOON
6,STAT, SPMD
66
BOXOOF
4546
R5
R6
4803
2,C3,NNF
4802
R7
TXT2
                                                                                                                                                                                                                                                                                                                                                                        SUB-PAGE MODE ?
                                                                                                                                                                                                                                                                                                                                                                         NEWSFLASH ?
YES, NO ROW 0
                                                                                                                                                                                                                                           LDA
STA
JMP
                                                                                                                                                                                                NNF
                      000000ed >cc0000
 163
164 000000f0 a610
165 000000f2 >>700
166 000000f2 >>700
167 000000f6 >>700
169 000000fa >>700
170 000000fc >>cd0000
171
172 000000ff 013c03
173 00000012 >>600
                                                                                                                                                                                                                                                                                     #$10
R1
#6
R5
R6
R7
TXT2
                                                                                                                                                                                                RESTRT
                                                                                                                                                                                                                                                                                                                                                                         BROADCAST SYNC.
                                                                                                                                                                                                                                           LDA
STA
LDA
STA
STA
CLR
JSR
                                                                                                                                                                                                                                                                                                                                                                         SWITCH PICTURE ON
  171
172 000000ff 013c03
173 00000102 >1c00
174 00000104 81
                                                                                                                                                                                                                                           BRCLR
BSET
                                                                                                                                                                                                                                                                                     0, MSR, ACKOK
6, STAT7
                                                                                                                                                                                                                                                                                                                                                                         ACKNOWLEDGE ?
NO, SET FLAG
                                                                                                                                                                                                                                            RTS
 174 00000104 81
175
176 00000105 >cc0000
177
178
179 00000108 >b600
180 00000102 >b700
                                                                                                                                                                                                ACKOK
                                                                                                                                                                                                                                           JMP
                                                                                                                                                                                                                                                                                     INITXT
                      00000108 >b600
0000010a >b700
0000010c >1100
0000010e 81
                                                                                                                                                                                                                                           LDA
STA
BCLR
RTS
                                                                                                                                                                                                                                                                                     PROG
DISP
0,STAT5
                                                                                                                                                                                                RES
                                                                                                                                                                                                                                                                                                                                                                         YES, RESTORE PROG. NO.
                                                                                                                                                                                                ARS
182 0000010e 81
183
184
185
186
187
188
189
190 0000010f ad23
                                                                                                                                                                                                SEND
                                                                                                                                                                                                                                           BSR
                                                                                                                                                                                                                                                                                     IICSU
                      00000111 >bf00
00000113 >1100
00000115 >b600
00000117 ad25
                                                                                                                                                                                                                                           STX
BCLR
LDA
BSR
                                                                                                                                                                                                                                                                                     DPNT
0,ADDR
ADDR
SHIFT
                                                                                                                                                                                                                                                                                                                                                                           SAVE X
SET-UP TO WRITE
                                                                                                                                                                                                                                                                                                                                                                         SEND CHIP ADDRESS
 196
197 00000119 >b600
198 0000011b a180
199 0000011d 2606
200 0000011f >b600
201 00000121 adlb
202 00000123 >3c00
203
                                                                                                                                                                                                                                                                                     ADDR
#$80
WRB
SUBADR
SHIFT
SUBADR
                                                                                                                                                                                                                                           LDA
CMP
BNE
LDA
BSR
INC
                                                                                                                                                                                                WRBU
                                                                                                                                                                                                                                                                                                                                                                         STEREOTONE ?
                                                                                                                                                                                                                                                                                                                                                                           YES, SO ENABLE AUTO
SUB-ADDRESS INCREMENTING
                     00000125 >be00
00000127 f6
00000128 ad14
0000012a >3c00
0000012c >3a00
0000012c 26e9
                                                                                                                                                                                                                                                                                    DPNT
0,X
SHIFT
DPNT
W1
WRBU
                                                                                                                                                                                                                                            LDX
  204
205
                                                                                                                                                                                                WRB
                                                                                                                                                                                                                                                                                                                                                                         DATA BUFFER POINTER
                                                                                                                                                                                                                                           BSR
INC
DEC
BNE
                                                                                                                                                                                                                                                                                                                                                                         SEND DATA
                                                                                                                                                                                                                                                                                                                                                                         DONE ?
 210
211 00000130 1b3b
212 00000132 9a
213 00000133 81
                                                                                                                                                                                                                                           BCLR
CLI
RTS
                                                                                                                                                                                                                                                                                     5,MCR
                                                                                                                                                                                                                                                                                                                                                                         STOP
                     00000134 9b
00000135 3f3c
00000137 3f3a
00000139 a6b0
0000013b b73b
0000013d 81
                                                                                                                                                                                                                                           SEI
CLR
CLR
LDA
STA
RTS
                                                                                                                                                                                                IICSU
                                                                                                                                                                                                                                                                                     MSR
FDR
#$B0
MCR
                                                                                                                                                                                                                                                                                                                                                                         IIC SET-UP
90 KHZ
ENABLE IIC AS MASTER
TRANSMITTER 6 START
221
222 0000013e b73d
223 00000140 0f3cfd
224 00000143 81
                                                                                                                                                                                                                                           STA
BRCLR
RTS
                                                                                                                                                                                                SHIFT
                                                                                                                                                                                                                                                                                      MDR
7,MSR,*
                     00000144 adc9
00000146 a602
00000148 >cd0000
                                                                                                                                                                                                                                                                                     SEND
#2
TPAU
                                                                                                                                                                                                                                                                                                                                                                         WAIT 10ms (EEPROM WRITE)
```

30		*****	******	*********	*********
31					•
32			IIC re	ad	
33				•••	•
34		*****			*********
35					
36 000000145	adoc	READ	BSR	READ1	GET FIRST BYTE
37 0000014d		· NOW	LDA	IOBUF	OCT TINGT BITE
38 0000014f			STA	IOBUF+1	MOVE IT UP
39 00000151			LDA	ADDR	MOVE II OF
40 00000153			CMP	#SA1	NVM 2
41 00000155					NVM 2
			BNE	READ1	
42 00000157 43	>3000		INC	SUBADR	YES, NEXT SUB-ADDRESS

44 00000159		READ1	BSR	IICSU	
45 0000015b			BCLR	0,ADDR	RW - 0 ALWAYS WRITE (SUB-ADDRESS
46 0000015d			LDA	ADDR	
47 0000015f			BSR	SHIFT	SEND CHIP-ADDRESS
48 00000161			LDA	SUBADR	
49 00000163	add9		BSR	SHIFT	SEND SUB-ADDRESS
50 00000165	1b3b		BCLR	5,MCR	NO STOP BUT
51					
52 00000167	la3b		BSET	5,MCR	A RESTART
53 00000169	>1000		BSET	O. ADDR	SET BIT 0 FOR READ
54 0000016b	>b600		LDA	ADDR	
55 0000016d	adcf		BSR	SHIFT	RE-SEND CHIP ADDRESS
56 0000016f	193b		BCLR	4.MCR	CHANGE TO RECEIVER
57 00000171	163b		BSET	3, MCR	SWITCH OFF ACK.
58 00000173	b63d		LDA	MDR	INITIATE RECEPTION
59					
60			BRCLR	7, MSR, *	WAIT FOR IT
61			BSET	3.MCR	SECOND LAST SO SWITCH OFF ACK.
62		*	LDA	MDR	GET FIRST BYTE
63			STA	IOBUF+1	AND SAVE IT
64			5111	10001 11	TELD DATE II
65 00000175	0.63.0.64		BRCLR	7, MSR, *	WAIT FOR IT
66 00000178			BCLR	5, MCR	LAST BYTE SO STOP
67 0000017a			LDA	MDR	GET BYTE
68 0000017a			STA	IOBUF	AND SAVE IT
				TOBUE	AND SAVE II
69 0000017e	9a		CLI		
70 0000017f	81		RTS		
71					
72		******			***************************************
73		*			
74		•	IIC int	terrupt.	*
7.5		*			•
76		******	******	• • • • • • • • • • • • •	********
	3f3c	MBINT	CLR	MSR	
78 00000180		RETURN		non	

LISTING 2

```
TV/Teletext/OSD/Stereo program (MC68HC05T7).
                                                                                                    CCT Teletext control module (Spain).
                                                                                                 Used with RAMT8.S05, OST.S05 & TMT7.S05
                                                                     This software was developed by Motorola Ltd. for demonstration purposes. No liability can be accepted for its use in any specific application. Original software copyright Motorola - all rights reserved.
                                                                                                                                               19th October '90
                                                                                               P. Topping
                                                                  *......
                                                                                 EXPORT DIGITO, RED, GREEN, YELLOW, CYAN
EXPORT NPAGE, PPAGE, REVEAL, EXPTB, UPDATE, TVTX, GIP
EXPORT TIME, MIX, INDEX, HOLD, SR24T, START2, INITXT
                                                                                 EXPORT CLINK, LINK, ROW24, GET25, R2B, TXT2
EXPORT R24T, NOTTH, BOX00N, BOX00F
                                                                                 IMPORT SEND, READ, OSDLE, TPAU2
                                                                                LIB
                                                                                               RAMT8.S05
                                                                  RAM allocation for OST.S05, TMT7.S05 & TXT7.S05.
                                                                                 SECTION.S . RAM. COMM
27
27
27
27
27
                                                                                Equates.
27
27
                                                                                                                             Port A address
Port B
Port C
Port C
Port D
Port A data direction reg.
Port B
Port C
                                                                 PORTA
PORTB
PORTC
PORTD
DDRA
DDRB
     00000000
00000001
00000002
00000003
                                                                                 EQU
EQU
EQU
EQU
EQU
EQU
EQU
                                                                                                $00
$01
$02
$03
$04
$05
$06
$07
     00000004
     00000006
                                                                  DDRC
     00000007
                                                                  DDRD
                                                                  LED1
LED2
LED3
                                                                                 EQU
EQU
EQU
                                                                                                $08
$09
$0A
                                                                                                                              D/A 0 STEREO LED
D/A 1 BILINGUAL LED
D/A 2 FM -/- NICAM LED
     00000008
     00000009
0000000a
                                                                                                                              D/A 2
D/A 3
D/A 4
D/A 5
D/A 6
                                                                                                                                                       JP08 IN T1 EVB
JP09 IN T1 EVB
JP10 IN T1 EVB
JP11 IN T1 EVB
                                                                  *VOLU
                                                                                                $0A
$0B
$0C
     0000000р
                                                                  CONT
BRILL
SATU
                                                                                 EQU
EQU
EQU
     0000000c
                                                                                                SOD
                                                                  VOLU
     0000000e
                                                                                                $0E
                                                                                                                              Timer control register.
Timer status register.
Input capture register, high.
Input capture register, low.
Output compare register, high.
Output compare register, low.
Timer data register, high.
Timer data register, low.
Misc. register,
     00000012
00000013
00000014
00000015
                                                                                                $12
$13
$14
$15
$16
$17
                                                                  TCR
TSR
ICRH
ICRL
OCRH
OCRL
TDRH
TDRL
MISC
                                                                                 EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
     00000016
     00000018
                                                                                                $20
$32
$33
$34
$35
     00000020
                                                                  OSD
                                                                                                                               18 OSD data registers
                                                                                 EQU
EQU
EQU
EQU
EQU
EQU
                                                                                                                              Color 4 status register
Color 3/4 register
Row address & character size
Window/Column register
Column/Color register
Horizontal position delay
     00000032
                                                                  CAS
C34
RAD
     00000034
     00000035
     00000036
                                                                  MADR
FDR
MCR
                                                                                 EQU
EQU
                                                                                                $39
$3A
$3B
     0000003a
0000003b
                                                                                 EQU
     00000030
                                                                  MSR
     0000003d
     0000003e
0000003f
                                                                                 EQU
EQU
                                                                                                                              Test 1, OSD/Timer/PLM
Test 2, EPROM
```

```
27
27
27
27
27
                     00000000
00000001
00000002
00000003
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      SUB1
R1
R2
R3
C1
C2
C3
C4
C5
C6
SUB2
                                                                                                                                                                                                                                                                                                                            00000004
                     00000005
                     00000006
                     00000007
                       0000000a
0000000b
 27
27
27
27
27
27
27
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            display chapter register
display control register (normal)
display control register (news/sub)
display mode register
                                                                                                                                                                                                                                                                 R4
R5
R6
R7
                       00000000
                       00000000
                       00000000
                     0000000e
00000001
00000010
                                                                                                                                                                                                                                                                 R7
SUB3
R8
R9
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            active chapter register
active row register
active column register
active data register
2nd " "
3rd " "
                                                                                                                                                                                                                                                                   R10
R11
                     00000012
00000013
00000014
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          active data register
2nd ""
3rd ""
4th LINKED PAGE NO. LIFO BUFFER
PAGE NO. INPUT BUFFER
ACO PAGE NO.
ACI PAGE NO.
ACI PAGE NO.
ACI PAGE NO.
ACI PAGE NO.
                                                                                                                                                                                                                                                                 PH
PT
PU
LIFO
PAGE
PAG0
PAG1
PAG2
PAG3
PAGC
PAG1
PDP
ACC
WACC
ADDR
DPNT
                     00000014
00000015
00000017
00000020
00000027
                     0000002a
0000002d
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ACZ PAGE NO.
ACZ P
                       00000033
                       000000035
                     00000036
00000039
0000003a
0000003e
                       0000003f
                       00000040
                                                                                                                                                                                                                                                                   SUBADR
                       00000042
                                                                                                                                                                                                                                                                   TOBUE
                   00000046
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          0: CYAN LINK ON
1: YELLOW LINK ON
2: GREEN LINK ON
3: LINKS/ROW24 ON
                     00000047
                                                                                                                                                                                                                                                                   STAT3
 27
                                                                                                                                                                                                                                                                                                                              General RAM allocation.
27
27
27
27
27
27 00000048
27 0000004a
27 0000004b
                                                                                                                                                                                                                                                                 PLLHI
PLLOW
W1
W2
W3
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          PLL DIVIDE RATIO MSB
PLL DIVIDE RATIO LSB
                                                                                                                                                                                                                                                                                                                            WORKING
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      WORKING

LOOP COUNTER

LOCAL KETBOARD COUNTER

LOCAL KETBOARD Tree running)

12.8mS (inc, reset every 1s during transient)

12.8mS (cleared for rov2d delay when page arrives)

12.8mS (cleared for rov2d delay seconds counter

12.1mC ROVE

13.1mC ROV2

1
 27 00000040
                                                                                                                                                                                                                                                               W3
COUNT
KOUNT
CNT
CNT1
CNT3
CNT4
CNT5
TMR
STAT
 27
                   00000044
               00000004d
00000004f
00000050
00000051
 27
                   00000053
                   00000054
                   00000055
 27
 27
27
27
27
27
                   00000056
                                                                                                                                                                                                                                                                   STAT4
                                                                                                                                                                                                                                                                                                                            RMB
 27
27
                   00000057
00000058
00000059
0000005a
                                                                                                                                                                                                                                                                 PWR
PROG
CHAN
DISP
DISC
                                                                                                                                                                                                                                                                                                                            RMB
RMB
RMB
RMB
RMB
RMB
RMB
                     0000005b
 27
                   00000050
                                                                                                                                                                                                                                                                 FTUNE
AVOL
BRIL
KEY
*NUMO
IRRA1
IRRA2
IRRA3
IRRA4
DIFFH
DIFFL
IRL
IRL
                   0000005d
 27
27
27
27
27
27
                   0000005
                   0000005£
                                                                                                                                                                                                                                                                                                                              RMB
                   00000060
                                                                                                                                                                                                                                                                                                                              RMB
                   00000061
                   00000063
                 00000063
00000064
00000066
00000067
00000068
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                IR TIME DIFFERENCE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            IR CODE BIT
                                                                                                                                                                                                                                                                   IRCNT
                       0000006a
 27 00000062
                                                                                                                                                                                                                                                                   OLDIF
```

```
27
27
27
27
27
                                                                                                                                                                           .......
                                                                                                                                                                                                                RAM allocation for Stereoton.
                                                                                                                                                                         SHADMAT RMB
LBAL RMB
SNDMD RMB
ABAV RMB
                                                                                                                                                                                                                                                                                                                                  TEMPORARY MATRIX
Loudspeaker balance variable
SOUND MODE 0:5T, 1:DA, 2:DB, 3:W, 4:M, 5:FM
SCART SOUND MODE 0:STEREO, 1:DUAL A, 2:DUAL B
               00000060
               0000006d
0000006e
0000006f
                                                                                                                                                                                                                                                                                                                                Kl level
Loudspeaker left volume
Loudspeaker right volume
Headphone volume left
Headphone volume right
Tone variable (Bass/Treble)
Current matrix
K2 level
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    (reg 0)
(reg 1)
(reg 2)
(reg 3)
(reg 4)
(reg 5)
(reg 6)
(reg 7)
               00000070
                                                                                                                                                                                                                RMB
RMB
RMB
RMB
RMB
RMB
RMB
               00000071
                                                                                                                                                                           LVL
                                                                                                                                                                        LVR
HVL
HVR
TONE
MATRIX
K2
               00000073
               00000074
00000075
00000076
00000077
 27
27 00000078
                                                                                                                                                                                                                                                                                                                                0: 2-DIGIT PROGRAM ENTRY
1: ANY MUTE REQUIRED ?
2: OSD NAME TABLE
3: OSD DEFAULT P/C NUMBER
4: ANALOGUE OSD ON
5: NAME-TABLE STANDARD
6: STANDARD CHANGED
7: RE-INITIALISE TELETEXT
                                                                                                                                                                                                                                                     1
                                                                                                                                                                         STAT5
                                                                                                                                                                                                              RMB
                                                                                                                                                                                                                                                                                                                                              AV MODE BIT 0 (0:TV, 1:S-VHS)
AV MODE BIT 1 (2:SCRT1, 3:SCADT2)
  27 00000079
                                                                                                                                                                           STAT6
                                                                                                                                                                                                                RMR
                                                                                                                                                                                                                                                     1
                                                                                                                                                                                                                                                                                                                                  ٥.
 27
27
27
27
27
27
                                                                                                                                                                                                                                                                                                                                  6: SCART INPUT #1
7: SCART INPUT #2
                                                                                                                                                                                                                                                                                                                                              AV MODE CHANGE
FORCE FM SOUND
C5 : TELETEXT NEWSFLASH
C6 : TELETEXT SUBTITLES
LANGUAGE A/B (TV)
WIDE-PSEUDO
               0000007a
                                                                                                                                                                           STAT7
                                                                                                                                                                                                                                                                                                                                 0:
1:
2:
3:
4.
                                                                                                                                                                                                                                                                                                                                  6: NO TELETEXT ACKNOWLEDGE
7: POWER UP IN STANDBY
                                                                                                                                                                                                                OSD RAM allocation.
                                                                                                                                                                                                                                                                                                                               ROW 1, colour 1/2 4 outline enable Row address 4 character size Window colour 2 and column ROW 2, colour 1/2 4 outline enable Row address 5 character size Window colour 4 and column ROW 3, colour 1/2 5 outline enable Row address 6 character size Window colour 4 and column ROW 3, colour 1/2 a outline enable Row address 6 character size Window co.our 8 and column ROW 5, colour 1/2 a outline enable Row address 5 character size Window co.our 6 and column ROW 6, colour 1/2 a outline enable Row address 5 character size Window colour 6 and column ROW 7, colour 1/2 5 outline enable Row address 5 character size Window colour 4 and column ROW 7, colour 1/2 5 outline enable Row address 5 character size Window colour 5 and column ROW 8, colour 1/2 5 outline enable Row address 5 character size Window colour 8 and column ROW 8, colour 1/2 5 outline enable Row address 5 character size Window colour 8 and column ROW 8, colour 1/2 5 outline enable Row address 5 character size Window colour 8 and column ROW 80 colour 1/2 bottline enable Row address 5 character size Window colour 8 and column ROW 80 colour 1/2 bottline enable Row address 5 character size Window colour 8 and column ROW 80 colour 1/2 bottline enable Row address 5 character size Window colour 8 and column ROW 80 colour 1/2 bottline enable Row address 5 character size Window colour 8 and column ROW 80 colour 1/2 bottline enable ROW 80 colour 80 colour
               0000007b
0000007c
0000007d
0000007e
                                                                                                                                                                         00000071
               00000090
               00000081
               00000093
               00000082
00000083
00000084
                00000086
               00000087
               00000089
              00000089
0000008b
0000008c
0000008d
               0000008f
               00000090
27 00000090
27 00000091
27 00000092
27 27 27 00000094
27 00000095
27 00000096
27 00000097
27 00000098
                                                                                                                                                                                                                                                                                                                                 CURRENT OSD ROW FOINTER
ROW TABLE INDEX
CHARACTER FIASH ROW
CHATACTER FLASH COLUMNS
WINDOW FIASH ROW
FIRST ROW NO. (HAME TABLE)
                                                                                                                                                                                                                RMB
RMB
RMB
RMB
RMB
RMB
                                                                                                                                                                         LIND
BROW
BCOL
                                                                                                                                                                           WROW
                                                                                                                                                                                                                                                      1
                                                                                                                                                                           ROW1
27 00000098
27 00000099
27 0000009a
27 0000009b
27 0000009c
27
                                                                                                                                                                         ANAL
ANAF
                                                                                                                                                                                                                RMB
RMB
                                                                                                                                                                         TMP1
                                                                                                                                                                                                                                                      1
                                                                                                                                                                                                                 RMB
RMB
 27 0000009d
27
                                                                                                                                                                                                                RMB
                                                                                                                                                                                                                                                     12
                                                                                                                                                                                                                                                                                                                                  UNUSED
 27 0000000a9
27 000000bf
27
27
                                                                                                                                                                        STACK
SP
                                                                                                                                                                                                              RMB
RMB
                                                                                                                                                                                                                                                     22
1
                                                                                                                                                                                                                                                                                                                                  23 BYTES USED FOR STACK
(1 INTERRUPT AND 9 NESTED SUBS)
                                                                                                                                                                                                              SECTION
                                                                                                                                                                                                                                                   .RAM2,COMM
 27 00000000
                                                                                                                                                                        DRAM
                                                                                                                                                                                                              RMB
 29
                                                                                                                                                                                                              SECTION . ROM2
```

```
0, STAT, TXTOFF
6, STAT7, PANIC
0, STAT
0SDLE
4516
R1
4, STAT
4, STAT2
7, STAT2
7, STAT2
5, STAT, NOTT
5, STAT
                                                                                                                                                                                                                                                                                                                                                                                                                                                       TVTX
TXTON
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             TELETEXT CHIP ON BUS ?
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             CCT, 312/312 SYNC
ENABLING GHOST ROWS
ABORT TRANSIENTS
KILL UPDATES
NOT MIXED
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        5, STAT
2, STAT, NOTT
NOTTH
#$CC
R5
#$46
R6
ACC
R4
                                                                                                                                                                                                                                                                                                                                                                         NOTT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              TRAN2
                             0000002c >cc0000
0000002c >cc0000
00000032 >1800
0000033 >1800
0000033 >1000
0000033 >1000
0000033 >1000
0000033 >1000
0000033 >1000
0000034 >1000
0000041 a610
00000041 a700
00000041 a700
00000045 >1900
00000045 >1900
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
00000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1000
0000047 >1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           6, STAT7, PANIC
4, STAT2
4, STAT, TXTOFF
NOTTH
0, STAT
OSDLE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          TELETEXT CHIP ?
UPDATE ON
TRANSIENT HOLD ?
YES, RESTART
TV MODE
                                                                                                                                                                                                                                                                                                                                                                         UPDATE
                                                                                                                                                                                                                                                                                                                                                                                                                                                       BRSET
BSET
BRCLR
JSR
BCLR
JSR
BCLR
LDA
STA
BCLR
LDA
STA
                                                                                                                                                                                                                                                                                                                                                                         TXTOFF
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             TV MODE
BROADCAST, 312/313 SYNC
ENABLING GHOST ROWS
ABORT TRANSIENTS
ABORT TIME TIMEOUT
$06 FOR TRANSIENTS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           0,STAT
#$10
R1
4,STAT
5,STAT
#$03
R5
R6
R7
TXT2
#2
SPM
                                                                                                                                                                                                                                                                                                                                                                         TXTOF
                                                                                                                                                                                                                                                                                                                                                                         RST
                                                                                                                                                                                                                                                                                                                                                                                                                                                          STA
STA
CLR
JSR
LDA
JMP
                                                                                                                                                                                                                                                                                                                                                                                                                                                          LDA
CMP
BHI
CMP
BHI
CMP
BLO
LDA
CMP
BHI
CMP
BLO
STA
RTS
RTS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           PAG0+2,X
                                                                                                                                                                                                                                                                                                                                                                         TEST
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           #$39
PANIC
#$30
PANIC
#$39
PANIC
#$30
PANIC
#$37
PANIC
#$37
PANIC
#$30
PANIC
PAGO, X
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                OK, CARRY CLEAR
NOT OK, CARRY SET
                                                                                                                                                                                                                                                                                                                                                                         ABO
PANIC
```

```
............
                                                                                                                                                        6,STAT,DIGIT
DIGITS
3,R3
ACC
UP
44
SPM
2,STAT
W2
16
PDP
NOCH
7
NOCH
88
4530
2,CLRPD
           DIGITO
                                                                                                                                  BDCT.D
                                                                                                                                  BRCLI
JMP
BCLR
LDA
JSR
LDA
JSR
BSET
LDA
                                                                                                                                                                                                        HOLD DURING
                                                                                                           DIGIT
                                                                                                                                                                                                       SET HOLD FLAG
                                                                                                                                  SUB
LDX
BNE
CMP
BLS
SUB
                                                                                                           LDO
                                                                                                                                                                                                        NOT HUNDREDS SO DON'T CHANGE
YES, MORE THAN 7 ?
NO, SO DON'T CHANGE
YES, 8-30 4 9-31
CONVERT TO ASCII
                                                                                                           NOCH
                                                                                                                                   ADD
                                                                                                                                  STA
CPX
BEQ
LDA
CPX
BEQ
STA
                                                                                                                                                                                                         UNITS 2
                                                                                                                                                                                                        UNITS ?
YES, SO CLEAR PDP
DASH
TENS ?
YES, SO LEAVE TENS
CLEAR TENS
CLEAR UNITS
                                                                                                                                                          CLEPD
                                                                                                                                                         #$2D
#1
TEN
PAGE+1
PAGE+2
PDP
DPGN
PDP
R4
R8
R9
#2
R10
#$50
R11
                                                                                                           TEN
                                                                                                                                   STA
                                                                                                                                  BRA
CLR
LDA
STA
CLR
LDA
STA
LDA
                                                                                                           CLRPD
DPGN
                                                                                                                                                                                                         ROW 0
                                                                                                                                                                                                         COLUMN 2
                                                                                                                                  STA
LDA
STA
LDA
STA
LDA
STA
JSR
                                                                                                                                                         PAGE
PH
PAGE+1
                                                                                                                                                          PT
PAGE+2
                                                                                                                                                          PU
TXT38
                                                                                                                                                         TRAN1
PDP
ABO
#6
NOBX
PAGE
                                                                                                                                   JSR
LDA
BNE
LDA
JSR
LDA
                                                                                                                                                          PH
                                                                                                                                   Get requested page.
                                                                                                           156
157
158 000000e3 >cd0000
159 000000e4 2345
160 00000e8 ad23
161 000000e8 >b600
162 00000e8 >b600
162 000000e0 >e760
163 000000e0 >e760
164 000000e0 >e760
165 000000f0 >b700
165 000000f0 >b700
166 000000f0 >b700
170 000000f0 ad18
171 000000f6 ad18
171 000000f6 ad18
173 00000100 >b600
173 00000100 >b600
173 00000100 >b600
174 00000105 >cd0000
175 00000108 >b500
176 00000108 >b500
177 176 00000108 >cc00000
177
                                                                                                                                                                                                         IS PAGE ALREADY IN ?
                                                                                                           GETIT
                                                                                                                                                                                                        IS PAGE ALREADY IN YES DISPLAY CHAPTER PAGE HUNDREDS SAVE IN RAM PAGE TENS SAVE IN RAM PAGE REQUEST TENS PAGE UNITS SAVE IN RAM PAGE REQUEST UNITS PAGE HUNDREDS
                                                                                                                                                         SRCH
LPT2
INDX
PAGE
PAGO,X
PAGE+1
PAGO+1,X
                                                                                                                                  BLO
BSR
LDA
STA
LDA
STA
LDA
STA
LDA
STA
LDA
STA
LDA
STA
LDA
                                                                                                                                                         PAGO+1, X
C1
PAGE+2
PAGO+2, X
C2
PAGE
$18
R3
R4
UP
                                                                                                                                                                                                         PAGE REQUEST HUNDREDS
                                                                                                                                   JSR
                                                                                                                                                          TXTI
                                                                                                                                                                                                         REQUEST IT
RESET HOLD FLAG
WRITE ONE TO FOUND
                                                                                                                                   JSR
                                                                                                                                  BCLR
JMP
                                                                                                                                                          2,STAT
LDA
LSLA
ADD
TAX
RTS
                                                                                                           INDX
                                                                                                                                                          ACC
                                                                                                                                                          ACC
                                                                                                           YIP
                                                                                                                                  LSLA
LSLA
LSLA
LSLA
STA
RTS
                                                                                                           UP
                                                                                                                                                         R2
```

```
Red, Green & Yellow keys
                                                                                                                                                                                             RED
                                                                                                                                                                                                                                       CLR
BRSET
                                                                                                                                                                                                                                                                               PDP
3,STAT3,RED2
                                                                                                                                                                                                                                                                                                                                                                 LINKS ON 2
                                                                                                                                                                                                                                      JSR
JSR
BLO
JMP
LDA
BRA
                                                                                                                                                                                             NPAGE
                                                                                                                                                                                                                                                                                TNDYP
                                                                                                                                                                                                                                                                                                                                                                 NO, SO FORCE AN INCREMENT
ALREADY REQUESTED ?
NO, GETIT
                                                                                                                                                                                                                                                                               NOTOK3
LPT
CLRPD
ACC+1
LPT
                                                                                                                                                                                             RED2
LPT2
                                                                                                                                                                                           GREEN
                                                                                                                                                                                                                                                                               PDP
3.STAT3.GLOK
                                                                                                                                                                                                                                       BRSET
                                                                                                                                                                                                                                                                                                                                                                LINKS ON 2
                                                                                                                                                                                                                                                                             INDXP
NOTOK2
LPT
CLRPD
6, PORTB, IGO
0, STAT3, ABC
ACC+2
LPT
210 0000134 > cd0000
212 00000137 > cd0000
213 00000137 > cd0000
215 00000137 > cd0000
215 00000137 > cd0000
215 00000137 > cd0000
215 00000147 > cd0103
216 00000147 > cd0103
217 00000145 > b602
218 00000147 > 2000
218 00000147 > 2000
219 00000149 > 20005
220 00000147 > 2000
221 00000149 > 20005
222 00000147 > 20005
223 00000159 > b603
224 00000159 > b603
224 00000159 > b603
227 00000159 > b603
228 00000159 > b603
229 00000159 > 2000
210 0000169 > 2000
210 0000169 > 2000
210 0000169 > 2000
210 0000169 > 2000
210 0000169 > 2000
210 0000169 > 2000
210 0000179 > 2000
210 0000179 > 2000
210 0000179 > 2000
210 0000179 > 2000
210 0000179 > 2000
210 0000179 > 2000
210 0000179 > 2000
210 00000179 > 2000
210 00000179 > 2000
210 00000179 > 2000
210 00000179 > 2000
210 00000179 > 2000
210 00000179 > 2000
210 00000179 > 2000
210 00000179 > 2000
210 00000179 > 2000
210 00000179 > 2000
210 00000179 > 2000
210 00000189 > 2000
210 00000189 > 2000
210 00000189 > 2000
210 00000189 > 2000
210 00000189 > 2000
210 00000189 > 2000
210 00000189 > 20000
210 00000189 > 200000
210 00000189 > 200000
210 00000189 > 200000
210 00000189 > 200000
210 00000189 > 200000
                                                                                                                                                                                                                                      JSR
JSR
BLO
JMP
BRSET
BRCLR
LDA
BRA
                                                                                                                                                                                           PPAGE
                                                                                                                                                                                                                                                                                                                                                                NO, SO FORCE A DECREMENT
ALREADY REQUESTED ?
NO, GETIT
GYC BITS ENABLED ?
GREEN LINK ON ?
                                                                                                                                                                                           IG0
                                                                                                                                                                                                                                                                             3, STAT3, ABC
6, PORTB, IG1
1, STAT3, ABC
ACC+3
W3
                                                                                                                                                                                             YELLOW
                                                                                                                                                                                                                                      BRCLR
BRSET
BRCLR
LDA
STA
LSLA
ADD
TAX
JSR
BCS
LDA
CMP
BNE
BSET
                                                                                                                                                                                                                                                                                                                                                                LINKS ON ?
GYC BITS ENABLED ?
YELLOW LINKS ON ?
                                                                                                                                                                                                                                                                                                                                                                 X2
X3 FOR PAGE POINTER
                                                                                                                                                                                                                                                                               w3
                                                                                                                                                                                                                                                                                                                                                                 IS PAGE No. OK ?
                                                                                                                                                                                                                                                                             TEST
ABC
ABC
ACC
NTSAC
2,STAT
CARC
6,STAT,SKOSP
OUTSP
RSTR
PDP
2,STAT,NOTHLD
NOHOLD
$50F
C6
                                                                                                                                                                                                                                                                               TEST
                                                                                                                                                                                                                                                                                                                                                                 IS PAGE NO. OK ?
IF NOT ABORT
ACC NO
IF SAME ACC CCT
THEN FORCE UNSTOP
                                                                                                                                                                                                                                       BRA
                                                                                                                                                                                                                                                                                                                                                                 SUB-PAGE MODE ?
YES, ABANDON IT
PUT PAGE No. BACK
                                                                                                                                                                                           NTSAC
                                                                                                                                                                                                                                       BRCLR
                                                                                                                                                                                                                                      JSR
JSR
CLR
BRCLR
JSR
LDA
STA
LDA
STA
STA
JSR
BCLR
JMP
                                                                                                                                                                                             SKOSP
                                                                                                                                                                                             CARO
                                                                                                                                                                                                                                                                                                                                                                 IF OLD PAGE ON HOLD
CANCEL HOLD
CORRUPT C6 FOR UPDATE
                                                                                                                                                                                             NOTHLD
                                                                                                                                                                                                                                                                               #$0F
C6
W3
R4
ACC
CFND
2,STAT
TXT2
                                                                                                                                                                                                                                                                                                                                                                 CHECK PBLF, IF HIGH DO NOTHING IF LOW (PAGE FOUND) CLEAR FOUNDS TO FORCE FETCHING OF LINKS.
  251
252
253
254
255
256
257
                                                                                                                                                                                                                                       Index & Cyan keys.
  256 0000018c ae0f
257 0000018e >cd0000
258 00000191 2414
259 00000193 >cc0000
                                                                                                                                                                                                                                      LDX
JSR
BCC
                                                                                                                                                                                             INDEX
                                                                                                                                                                                                                                                                                TEST
                                                                                                                                                                                                                                      JMP
 259 00000193 >cc0000
260 0000195 >cr0000
261 00000196 >cr00000
262 00000199 0c0103
263 00000199 0c0103
264 00000197 ac0c
265 00000104 2d01
267 00000104 2d01
268 00000104 2d01
268 270 00000108 > 3700
271 00000109 >c602
272 00000104 >bc602
272 00000104 >bc602
                                                                                                                                                                                                                                                                                CIP
                                                                                                                                                                                                                                      BRCLR
BRSET
BRCLR
LDX
JSR
                                                                                                                                                                                                                                                                               3, STAT3, ABC
6, PORTB, IG2
2, STAT3, ABC
#12
TEST
                                                                                                                                                                                                                                                                                                                                                                 LINKS ON ?
GYC BITS ENABLED ?
CYAN LINK ON ?
                                                                                                                                                                                             IG2
                                                                                                                                                                                                                                                                                IAC
 267 000001a6 81
268
269 000001a7 1d00
270 000001a8 >3700
271 00001a8 >3700
271 00001a8 >3700
271 00001a10 >5700
273 00001a10 >5700
273 00001a10 >5700
273 00001a10 >5700
274 00001a10 >5700
275 00001b10 >5700
276 00001b10 >5700
278 00001b10 >5700
279 00001b10 >5700
                                                                                                                                                                                             ABC
                                                                                                                                                                                                                                      6,STAT
                                                                                                                                                                                                                                                                                                                                                                  RESET PAGE MODE
                                                                                                                                                                                             IAC
                                                                                                                                                                                                                                                                                PDP
PAG0+2, X
                                                                                                                                                                                                                                                                                PAG0+1.X
                                                                                                                                                                                                                                                                                PAGO, X
                                                                                                                                                                                                                                                                                PH
♦$18
                                                                                                                                                                                                                                                                                TNDX
                                                                                                                                                                                                                                                                                 PAGO, X
                                                                                                                                                                                                                                                                                 PT
PAG0+1,X
                                                                                                                                                                                                                                                                                 PU
PAG0+2,X
                                                                                                                                                                                                                                                                                UP
                                                                                                                                                                                                                                                                                #$50
                                                                                                                                                                                                                                                                                #$5
R11
R9
#2
R10
295 00001__
296 297 000001df >1500
298 000001e1 >cd0000
299 000001e4 >cd0000
300 000001e7 >cd0000
301 000001ea >cc0000
                                                                                                                                                                                                                                                                               2,STAT
TXT38
TRAN1
SFND
TXT1
                                                                                                                                                                                             CYOK
                                                                                                                                                                                                                                       BCLR
                                                                                                                                                                                                                                                                                                                                                                  RESET HOLD FLAG
                                                                                                                                                                                                                                       JSR
JSR
JSR
JSR
JMP
                                                                                                                                                                                                                                                                                                                                                                 DISPLAY TOP ROW
SET FOUNDB
```

```
303
304
305
306
307
307
308
309
309 000001ed >b600
310 000001ef abb4
311 000001f abb4
311 000001f >b700
312 000001f >b700
313 000001f >b700
314 000001f >b700
315 000001f >b700
316 000001f >b700
317 000001f >b700
318 000001f >b700
319 000001f >b700
321 0000020 >b600
322 0000020 >b600
323 0000020 >b700
323 0000020 >b700
323 0000020 >b700
324 0000020 >b700
325 0000020 >b700
326 0000020 >b700
327 0000021 >b700
328 0000021 >b700
329 0000021 >b700
320 0000020 >b700
321 0000020 >b700
322 0000020 >b700
323 0000020 >b700
324 0000021 >b700
325 0000021 >b700
326 0000021 >b700
327 0000021 >b700
328 0000021 >b700
329 0000021 >b700
320 0000021 >b700
321 0000021 >b700
323 0000021 >b700
324 0000021 >b700
325 0000021 >b700
327 0000021 >b700
328 0000021 >b700
330 0000021 >b700
331 0000021 >b700
333 0000021 >b700
                                                                                                                                                                                           Get linked page nos & allocate to ACCs.
                                                                                                                                                                                                                             ACC
#4
R8
COUNT
                                                                                                                                                                                                                                                                                                 CHARTER
                                                                                                                                                                                                                                                                                                 ADD 4 FOR GHOST ROWS
                                                                                                                                                                                            STA
                                                                                                                                                                                                                             #3
#$FF
ACC+1
ACC+2
ACC+3
                                                                                                                                                                                            LDA
                                                                                                                                                                                           STA
LDA
STA
STA
STA
                                                                                                                                                                                            JSR
INC
LDA
STA
BSR
BHS
LDX
                                                                                                                                                                                                                              INDX
                                                                                                                                                                                                                             COUNT
W3
R10
GLP1
NOTFND
COUNT
                                                                                                                                                                                                                                                                                                 LOOP ROUND RED. GREEN & YELLOW
                                                                                                                                                          LLOP
                                                                                                                                                                                                                                                                                                GET LINKED PAGE NO.
ALREADY IN RAM ?
YES, SAVE ACC NO.
AGAINST COLOUR
                                                                                                                                                                                                                             COUNT
ACC, X
NEXTC
PUSH
W3
#6
W3
COUNT
#3
LLOP
                                                                                                                                                                                            STA
BRA
JSR
                                                                                                                                                                                                                                                                                                NOT IN RAM, SO SAVE
PAGE NUMBER IN LIFO
                                                                                                                                                          MOTEND
                                                                                                                                                                                            LDA
ADD
STA
LDA
CMP
BLO
                                                                                                                                                                                                                                                                                                NEXT LINK
                                                                                                                                                                                                                                                                                                ALL DONE ?
334 00000221 25s1
335
336 00000223 >cd0000
337 00000225 >3700
338 00000228 a664
339 00000222 >b700
341 00000226 >b200
342 00000226 >b200
343 00000230 >c600
344 00000230 >c600
344 00000230 >c600
345 00000234 >c600
347 00000239 >b600
348 00000239 >c600
347 00000239 >c600
348 00000239 >c600
349 00000248 >c600
349 00000248 >c600
350 00000248 >c600
351 00000248 >c600
352 00000248 >c6000
353 00000248 >c6000
354 00000248 >c600
355 00000248 >c600
                                                                                                                                                                                                                             GCYI
                                                                                                                                                                                            JSR
                                                                                                                                                                                                                                                                                                 GET CYAN AND INDEX LINKS
                                                                                                                                                                                            CLR
LDA
STA
                                                                                                                                                                                                                              WACC
                                                                                                                                                                                                                              #4
COUNT
                                                                                                                                                          LLOOP
                                                                                                                                                                                            DEC
LDX
LDA
CMP
BNE
JSR
LDA
JSR
LDX
JSR
LDA
CMP
BHI
                                                                                                                                                                                                                               COUNT
                                                                                                                                                                                                                              COUNT
ACC, X
                                                                                                                                                                                                                                                                                                 IF STILL AN ACC AT SFF THEN RECOVER PAGE No. FROM LIFO
                                                                                                                                                                                                                               ALOC
                                                                                                                                                                                                                              ALOC
PULL
WACC
CHCK1
COUNT
ACC, X
UP
                                                                                                                                                                                                                                                                                                 ALREADY USED ? IF SO INCREMENT
                                                                                                                                                                                                                               CLP2
                                                                                                                                                                                                                               COUNT
$$01
LLOOP
                                                                                                                                                            ALOC
                                                                                                                                                                                            RTS
   359
Fetch linked page & magazine numbers.
                                                                                                                                                          GLP 1
                                                                                                                                                                                           LDA
CMP
BHI
                                                                                                                                                                                                                              R10
#19
COR
                                                                                                                                                                                                                                                                                                 IF INDEX IGNORE LINK CONTROL
                                                                                                                                                                                                                                                                                                LINKS OK ?
YES, ROW 16 FOR LINKED PAGES
FETCH 2 LINK BYTES
                                                                                                                                                                                                                             3,STAT3,NOTOK
416
R2B
IOBUF+1
DECODE
                                                                                                                                                                                            BRCT.R
                                                                                                                                                          COR
                                                                                                                                                                                            LDA
JSR
LDA
JSR
STA
LDA
JSR
                                                                                                                                                                                                                                                                                                 DECODE UNITS
                                                                                                                                                                                                                               W2
IOBUF
                                                                                                                                                                                                                                                                                                 DECODE TENS
                                                                                                                                                                                                                              DECODE
PT
W2
                                                                                                                                                                                            STA
LDA
STA
JSR
LDA
STA
                                                                                                                                                                                                                              WZ
PU
INDX
PAGO,X
PH
                                                                                                                                                                                                                                                                                                CHECK FOR ZERO ?
FETCH CURRENT MAG. NO.
PAGE HUNDREDS
                                                                                                                                                          R2BJ1
                                                                                                                                                                                            JSR
                                                                                                                                                                                                                              RADIO
                                                                                                                                                                                                                             RADIO
3, IOBUF, OKO
0, PH, H1
0, PH
OKO
0, PH
RADIO
2, IOBUE OK1
                                                                                                                                                                                            BRCLR
                                                                                                                                                                                                                                                                                                 MAG BIT ZERO OK ?
NO, SO TOGGLE
                                                                                                                                                                                            BRSET
                                                                                                                                                                                           BRSET
BRA
BCLR
JSR
BRCLR
BRSET
                                                                                                                                                          H1
OK0
                                                                                                                                                                                                                             2, IOBUF, OK1
1, PH, PT1
1, PH
                                                                                                                                                                                                                                                                                                MAG BIT ONE OK ?
NO, SO TOGGLE
                                                                                                                                                                                           BSET
                                                                                                                                                                                           BRA
BCLR
BRCLR
BRSET
BSET
BRA
BCLR
                                                                                                                                                                                                                               1.PH
                                                                                                                                                          PT1
OK1
                                                                                                                                                                                                                             1,PH
3,IOBUF,OK2
2,PH,PU1
2,PH
OK2
2,PH
SRCH
                                                                                                                                                                                                                                                                                                 MAG BIT TWO OK ?
                                                                                                                                                          PU1
OK2
### 00000220 >cc0000
### 0000220 >cc0000
### 0000221 >cd0000
                                                                                                                                                                                            JMP
                                                                                                                                                                                            JSR
LDA
JSR
                                                                                                                                                                                                                             R2B
IOBUF+1
DECODE
                                                                                                                                                          R2BJ2
                                                                                                                                                                                                                                                                                                 FETCH 2 LINK BYTES
                                                                                                                                                                                                                                                                                                 DECODE UNITS
                                                                                                                                                                                            STA
LDA
JSR
                                                                                                                                                                                                                             PU
IOBUF
DECODE
                                                                                                                                                                                                                                                                                                 DECODE TENS
                                                                                                                                                                                            STA
                                                                                                                                                                                                                              R2BJ1
                                                                                                                                                          NOTTH
                                                                                                                                                                                             JSR
                                                                                                                                                                                                                              REL1
                                                                                                                                                                                            SUB
STA
LDA
JMP
                                                                                                                                                                                                                              R3
#4
SPM
```

```
6,STAT
INDX
PAGO,X
                                                                                                                                                                                               PH
PAGE+2
                                                                                                                                                                                              PU
PAGE+2
#$39
NOV9
#$30
PU
PAGE+1
#$39
NOV9
#$30
PAGE+1
PAGE+1
PAGE+1
PAGE+1
                                                                                                                                                                                               6,STAT
PAGO,X
PH
PAGE+2
                                                                                                                                     NOTOK2
                                                                                                                                                                 BCLR
LDA
STA
LDCA
STA
STA
CMP
BHS
LDA
STA
DEC
LDA
CMP
BHS
LDA
DEC
LDA
CMP
BHS
LDA
                                                                                                                                                                                                                                                           CANCEL SUB-PAGE
                                                                                                                                                                                               PU
PAGE+2
#$30
NOV9
#$39
PU
PAGE+2
PAGE+1
#$30
NOV9
#$39
NOV9A
                                                                                                                                     GLP 2
                                                                                                                                                                  STA
LSRA
LSRA
LSRA
STA
LSRA
ADD
TAX
LDA
STA
STA
LDA
STA
LDA
STA
LDA
                                                                                                                                                                                               C2
                                                                                                                                                                                                                                                          x2
                                                                                                                                                                                                C2
                                                                                                                                                                                                                                                                <- 3 x ACC No.
                                                                                                                                                                                               PU
C2
PAG0+2,X
PT
C1
PAG0+1,X
                                                                                                                                                                                               PH
PAGO,X
#$18
R3
                                                                                                                                                                  STA
SUB
STA
                                                                                                                                                                  CPX
BHI
LDA
                                                                                                                                                                                                19
                                                                                                                                                                                               ABORT #$50
R11
WACC #$08
R8
R9
#2
R10
C2
#$39
ABORT
C1
#$39
LOK
                                                                                                                                                                  STA
LDA
ADD
STA
CLR
LDA
STA
LDA
CMP
BHI
                                                                                                                                                                                                                                                           ACC
CLEAR CHAPTER
INTO IIC
ROW 0
COLUMN 2
                                                                                                                                                                  LDA
CMP
BLS
RTS
                                                                                                                                     ABORT
                                                                                                                                                                                               TXT3

#6

TPAU2

3,R8

TXT38

SFND

TXT1L
                                                                                                                                                                                                                                                          CLEAR CHAPTER
WAIT
FOR IT
DON'T CLEAR THIS TIME
PUT PAGE NUMBER IN CHI
SET FOUND FLAG
AND REQUEST IT
                                                                                                                                                                  JSR
LDA
JSR
                                                                                                                                      LOK
                                                                                                                                                                  JSR
BCLR
JSR
JSR
JMP
                                                                                                                                                                  LDX
LDA
STA
DECX
BPL
RTS
                                                                                                                                                                                                #8
PH,X
LIFO,X
                                                                                                                                      PUSH
PSHL
                                                                                                                                                                                                PSHL
```

```
        523
        524

        524
        525

        526
        527

        527
        528

        529
        00000360

        521
        00000370

        531
        00000373

        531
        00000373

        534
        00000378

        535
        00000378

        536
        00000378

        537
        00000378

        540
        00000378

        540
        00000378

        540
        00000380

        540
        00000380

        542
        00000380

        542
        00000380

        543
        00000380

        544
        00000380

        545
        00000380

        546
        00000380

        547
        00000380

        548
        00000380

        549
        00000380

        540
        00000380

        541
        00000380

        552
        00000381

        563
        00000381

        564
        00000381

        565
        00000382

        <
                                                                                                                                                                              SRCH
LOOPS
                                                                                                                                                                                                                   CLR
LDA
LSLA
ADD
TAX
LDA
CMP
BNE
LDA
CMP
BNE
LDA
CMP
                                                                                                                                                                                                                                                          WACC
                                                                                                                                                                                                                                                       PAGO,X
PH
FINI
PAGO+1,X
PT
FINI
PAGO+2,X
                                                                                                                                                                                                                   BEQ
INC
LDA
CMP
BLO
                                                                                                                                                                                                                                                         FND2
                                                                                                                                                                                                                                                         WACC
WACC
#4
LOOPS
                                                                                                                                                                              FINT
                                                                                                                                                                                                                                                         WACC
                                                                                                                                                                                                                                                                                                                                    IF MATCH THEN CHECK FOR
SUB-PAGE MATCH (SHOULD
DISPLAY PAGE BE DIFFERENT)
                                                                                                                                                                                                                   LDA
                                                                                                                                                                              FND2
                                                                                                                                                                                                                    Is Accquisition circuit in use ?
                                                                                                                                                                                                                                                          WACC
                                                                                                                                                                                                                   CLRX
LDA
CMP
BEQ
INCX
CPX
                                                                                                                                                                                                                                                         WACC
ACC, X
SAM
                                                                                                                                                                                                                                                          #4
CHCK2
                                                                                                                                                                                                                    BIO
                     000003a4 >3c00
000003a6 >3c00
000003a8 >cd0000
000003ab >b600
000003ab >bf00
000003b0 >bf00
000003b2 81
                                                                                                                                                                                                                    INC
INC
JSR
LDA
JSR
                                                                                                                                                                                                                                                         R10
R10
R2BN9
IOBUF
DECODE
                                                                                                                                                                               RADIO
                                                                                                                                                                                                                    STX
                                                                                                                                                                               DDI
                                                                                                                                                                                                                    Transfer ghost row 20 to display row 24 4 set found flag.
                                                                                                                                                                                                                   CLR
LDA
ADD
STA
LDA
BSR
                                                                                                                                                                                                                                                          R10
ACC
#4
R8
#20
R2B
                                                                                                                                                                               ROW24
MRE
                                                                                                                                                                                                                                                                                                                                    CHAPTER
ADD 4 FOR GHOST ROWS
                                                                                                                                                                                                                                                                                                                                     ROW 20
                     000003bf a620
000003cl >b700
000003c3 >b700
000003c5 >070008
                                                                                                                                                                                                                    LDA
                                                                                                                                                                                                                                                          $$20
                                                                                                                                                                                                                                                                                                                                     SPACE
                                                                                                                                                                                                                    STA
STA
BRCLR
                                                                                                                                                                                                                                                          R11
PH
3,STAT3,BLANK
                                                                                                                                                                                                                                                                                                                                     ROW24 ENABLED ?
                                                                                                                                                                                                                    LDA
STA
LDA
                                                                                                                                                                                                                                                          IOBUF+1
                                                                                                                                                                                                                                                                                                                                      YES, SO USE DATA
                                                                                                                                                                                                                                                         R11
IOBUF
                                                                                                                                                                                                                                                          PH
ACC
R8
#24
W2B
MRE
                                                                                                                                                                                                                      STA
                                                                                                                                                                                                                   LDA
STA
LDA
BSR
BLS
                                                                                                                                                                                                                                                                                                                                     BACK TO
DISPLAY CHAPTER
                                                                                                                                                                               BLANK
                     000003da >1800
000003dc a619
000003de >b700
000003e0 a608
000003e2 >b700
000003e4 a605
000003e6 >cc0000
                                                                                                                                                                                                                                                         4,R11
#25
R9
#8
R10
#5
TXT32
                                                                                                                                                                                                                                                                                                                                     SET FOUND FLAG
WRITE IT
ROW
                                                                                                                                                                               SFND
SFND2
                                                                                                                                                                                                                    LDA
STA
LDA
STA
LDA
JMP
     608
609
610
611
612
613
614
615
616
                                                                                                                                                                                                                                                                                                                                      COLUMN
                      000003e9 >cd0000
000003ec 250f
000003ee >1900
000003f0 20ea
                                                                                                                                                                                                                    JSR
BCS
BCLR
                                                                                                                                                                                                                                                          CPBLF
                                                                                                                                                                               CFND
                                                                                                                                                                                                                                                          ABCF
4,R11
SFND2
                                                                                                                                                                                                                                                                                                                                      CLEAR FOUND FLAG
                                                                                                                                                                                                                      BRA
  616 00000312 >cd0000
617 000003f2 >cd0000
619 000003f5 >e601
620 000003f7 >b701
621 000003f9 >e602
622 000003f0 >b702
623 000003fd 81
                                                                                                                                                                                                                   JSR
LDA
STA
LDA
STA
                                                                                                                                                                                                                                                         INDX
PAG0+1,X
PAGE+1
PAG0+2,X
PAGE+2
                                                                                                                                                                                INDXP
623 0000052 5f 625 000003fe 5f 626 000003fe > 67 627 00000401 >= 700 628 00000403 5c 629 00000404 a309 630 00000406 25f7 631 00000408 81
                                                                                                                                                                               ABCE
                                                                                                                                                                                                                   CLRX
LDA
STA
INCX
CPX
BLO
                                                                                                                                                                               PULL
PLLL
                                                                                                                                                                                                                                                          LIFO, X
PH, X
                                                                                                                                                                                                                                                          ∳9
PLLL
```

```
633
636
637
638
639
639
641
60000409
642
60000400
643
60000410
643
60000410
644
6000411
632
646
60000414
635
60000418
615
647
60000418
617
60000418
618
60000418
618
60000418
618
60000418
618
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
60000418
6
                                                                                                                                                                                                                                                                                                                                         Read and write subroutines.
                                                                                                                                                                                                                                                                                                                                         Cyan & Index links & link control byte.
                                                                                                                                                                                                                                                                                                                                                                                               R9
#6
TXT32
R10
R10
R10
#38
                                                                                                                                                                                                                                                                            W2B
                                                                                                                                                                                                                                                                                                                                       STA
LDA
JSR
INC
INC
LDA
CMP
RTS
                                                                                                                                                                                                                                                                          V5
                                                                                                                                                                                                                                                                                                                                                                                               R9
#8
SUB3
#4
W1
#SUB3
SEND22
                                                                                                                                                                                                                                                                          R2B
R2BN9
                                                                                                                                                                                                                                                                                                                                     STA
LDA
STA
LDA
STA
LDX
JSR
MUL
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       DELAY TO SATISFY
                                                                                                                                                                                                                                                                                                                                       LDA
STA
LDA
STA
JMP
                                                                                                                                                                                                                                                                                                                                                                                                   #11
                                                                                                                                                                                                                                                                                                                                                                                                 SUBADR
#$22
ADDR
READ
                                                                                                                                                                                                                                                                          READ22
                                                                                                                                                                                                                                                                                                                                                                                                 #19
R10
GLP1
#$40
GLP2
#31
R10
GLP1
                                                                                                                                                                                                                                                                          GCYI
                                                                                                                                                                                                                                                                                                                                       LDA
STA
JSR
LDA
JSR
LDA
STA
JSR
LDA
JMP
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       CYAN
                                                                                                                                                                                                                                                                                                                                                                                                   4550
                                                                                                                                                                                                                                                                                                                                                                                                   GLP 2
ACC #4
R8
R8
STAT3
R10
#16
R2B
IOBUF+1
NPK27
#37
R10
#16
R2B
IOBUF+1
DECODE
                                                                                                                                                                                                                                                                          CLINK
                                                                                                                                                                                                                                                                                                                                       DESTINATION BYTE
IF NOT ZERO, NO PK
CHAIN CONTROL BYTE
                                                                                                                                                                                                                                                                            NPK27
                                                                                                                                                                                                                                                                                                                                         Hamming decode.
                                                                                                                                                                                                                                                                                                                                       STA
CLRX
LDA
CMP
BEQ
                                                                                                                                                                                                                                                                            DECODE
                                                                                                                                                                                                                                                                            TRA
                                                                                                                                                                                                                                                                                                                                                                                                   нам, х
                                                                                                                                                                                                                                                                                                                                                                                                   W1
FNDJ
                                                                                                                                                                                                                                                                                                                                     STA
BRSET
BSET
BRA
BCLR
JSR
BEQ
                                                                                                                                                                                                                                                                                                                                                                                                 SUB2
0, SUB2, ZE1
0, SUB2
ZE1+2
0, SUB2
SSUB
FNDJ
                                                                                                                                                                                                                                                                            TRZE
                                                                                                                                                                                                                                                                          ZE1
                                                                                                                                                                                                                                                                                                                                       LDA
STA
BRSET
BSET
BRA
BCLR
BSR
BEQ
                                                                                                                                                                                                                                                                                                                                                                                                 HAM, X
SUB2
1, SUB2, ON1
1, SUB2
ON1+2
                                                                                                                                                                                                                                                                          TRON
                                                                                                                                                                                                                                                                          ON1
                                                                                                                                                                                                                                                                                                                                                                                                   1,SUB2
SSUB
                                                                                                                                                                                                                                                                                                                                       LDA
STA
BRSET
BSET
BRA
BCLR
BSR
BEQ
                                                                                                                                                                                                                                                                                                                                                                                                 HAM, X
SUB2
2, SUB2
2, SUB2
TW1+2
2, SUB2
SSUB
                                                                                                                                                                                                                                                                            TRTW
                                                                                                                                                                                                                                                                          TW1
                                                                                                                                                                                                                                                                          FNDJ
                                                                                                                                                                                                                                                                                                                                                                                                   FND
 731 000004ad >d60000
733 000004b0 >b700
734 000004b2 >060004
735 000004b5 >1600
736 000004b7 2002
737 000004b9 >1700
                                                                                                                                                                                                                                                                                                                                       LDA
STA
BRSET
BSET
BRA
BCLR
BSR
BEQ
                                                                                                                                                                                                                                                                                                                                                                                                 HAM, X
SUB2
3, SUB2,
3, SUB2
TH1+2
3, SUB2
SSUB
                                                                                                                                                                                                                                                                            TRTH
                                                                                                                                                                                                                                                                          THI
   738 000004bb ad56
739 000004bd 2750
```

```
741
742
743
744
745
746
747
800004cf >b700
748
900004cd >b700
749
900004cd >b700
749
900004cd >b700
749
900004cd >b700
749
900004cd >b700
759
900004cd | 273e
755
756
900004cd | 243e
757
759
900004cd | 273e
759
900005cd | 273e
759
900005cd | 273e
759
900005cd | 273e
759
900005cd | 273e
900005cd | 2
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         HAM, X
SUB2
4, SUB2, FO1
4, SUB2
FO1+2
4, SUB2
SSUB
                                                                                                                                                                                                                                                                                                                                                                                                                                LDA
STA
BRSET
BSET
                                                                                                                                                                                                                                                                                                                                                        TRFO
                                                                                                                                                                                                                                                                                                                                                                                                                                   BRA
BCLR
                                                                                                                                                                                                                                                                                                                                                        FO1
                                                                                                                                                                                                                                                                                                                                                                                                                                BSR
BEQ
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         HAM, X
SUB2
5, SUB2, FI1
5, SUB2
FI1+2
5, SUB2
SSUB
FND
                                                                                                                                                                                                                                                                                                                                                                                                                                LDA
STA
BRSET
BSET
                                                                                                                                                                                                                                                                                                                                                        TRFI
                                                                                                                                                                                                                                                                                                                                                                                                                                BSET
BRA
BCLR
BSR
BEQ
                                                                                                                                                                                                                                                                                                                                                        FIl
                                                                                                                                                                                                                                                                                                                                                                                                                                   LDA
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              HAM. X
                                                                                                                                                                                                                                                                                                                                                     TRSI
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         HAM, X
SUB2
6, SUB2, SII
6, SUB2
SII+2
6, SUB2
SSUB
                                                                                                                                                                                                                                                                                                                                                                                                                                   STA
                                                                                                                                                                                                                                                                                                                                                                                                                                BRSET
BSET
BRA
BCLR
                                                                                                                                                                                                                                                                                                                                                                                                                                BSR
BEQ
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              FND
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         HAM, X
SUB2
7, SUB2, SE1
7, SUB2
SE1+2
7, SUB2
SSUB
                                                                                                                                                                                                                                                                                                                                                        TRSE
                                                                                                                                                                                                                                                                                                                                                                                                                                   T.DA
                                                                                                                                                                                                                                                                                                                                                                                                                                LDA
STA
BRSET
BSET
BRA
BCLR
                                                                                                                                                                                                                                                                                                                                                        SEI
                                                                                                                                                                                                                                                                                                                                                                                                                                   BSR
                                                                                                                                                                                                                                                                                                                                                                                                                                   BEQ
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              FND
                                                                                                                                                                                                                                                                                                                                                                                                                                INCX
CPX
BHI
JMP
LDA
RTS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           #$0F
FND
TRA
NUM, X
                                                                                                                                                                                                                                                                                                                                                        FND
                                                                                                                                                                                                                                                                                                                                                                                                                                LDA
CMP
RTS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           SUB2
W1
                                                                                                                                                                                                                                                                                                                                                        SSUB
                                                                                                                                                                                                                                                                                                                                                                                                                                Mix/nomix.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           7,STAT2,NOMIX
7,STAT2
$$10
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ALREADY MIXED ?
NO, SO MIX IT
BROADCAST, 312/313 SYNC
ENABLING GHOST ROWS
                                                                                                                                                                                                                                                                                                                                                        MIX
                                                                                                                                                                                                                                                                                                                                                                                                                                   BRSET
LDA
STA
LDA
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              R1
#$06
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           NOBX
#$6E
R5
#$17
R6
TRAN2
                                                                                                                                                                                                                                                                                                                                                                                                                                   JSR
LDA
                                                                                                                                                                                                                                                                                                                                                                                                                                STA
LDA
STA
BRA
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   $46 FOR NOMIX FLASH/SUBT.
811 00000530 >1f00 813 0000532 a616 814 00000533 >b700 815 0000533 a66c 316 0000533 >b700 815 0000533 a66c 316 0000533 >b700 817 0000535 >b700 817 0000535 >b700 817 0000550 >b700 817 0000557 >
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              7,STAT2
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 MIXED, SO NOMIX
CCT, 312/312 SYNC
ENABLING GHOST ROWS
                                                                                                                                                                                                                                                                                                                                                                                                                                   BCLF
                                                                                                                                                                                                                                                                                                                                                        NOMIX
                                                                                                                                                                                                                                                                                                                                                                                                                                LDA
STA
LDA
STA
LDA
STA
BRA
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              #$16
#$CC
#5
#$46
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              R6
TRAN2
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              #6
BOX0OF
                                                                                                                                                                                                                                                                                                                                                        TRAN1
                                                                                                                                                                                                                                                                                                                                                                                                                                   LDA
                                                                                                                                                                                                                                                                                                                                                                                                                                     JSR
                                                                                                                                                                                                                                                                                                                                                                                                                                JSR
LDA
JSR
CLRA
JSR
BSET
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              #2
SPM
                                                                                                                                                                                                                                                                                                                                                        TRAN2
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   SET-UP SYNC
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           BOXOON
4,STAT
FRO
#6
TMR
#$07
R7
                                                                                                                                                                                                                                                                                                                                                        TRAN3
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   FORCE HEADER DISPLAY
                                                                                                                                                                                                                                                                                                                                                                                                                                   BSR
                                                                                                                                                                                                                                                                                                                                                                                                                                   LDA
                                                                                                                                                                                                                                                                                                                                                                                                                                   STA
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   Se TIMER
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ENABLE ALL BOXES
                                                                                                                                                                                                                                                                                                                                                                                                                                   LDA
STA
LDA
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              #5
W1
#4
SUB2
#SUB2
                                                                                                                                                                                                                                                                                                                                                        TXT2
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      DISPLAY CONTROL
                                                                                                                                                                                                                                                                                                                                                                                                                                   STA
                                                                                                                                                                                                                                                                                                                                                                                                                                   LDA
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              #25
                                                                                                                                                                                                                                                                                                                                                        FRO
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 FORCE DISPLAY OF HEADER
                                                                                                                                                                                                                                                                                                                                                                                                                                STA
LDA
STA
LDA
STA
CLR
LDA
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                R9
∤6
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           R10
ACC
R8
R11
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              TXT32
```

```
PDP
2,STAT,NOHOLD
2,STAT
ACC
R8
UP
R9
6,STAT
                                                                                                                                                                                                                                                                                             HOLD
                                                                                                                                                                                                                                                                                                                                                              CLR
                                                                                                                                                                                                                                                                                                                                                        BRSET
LDA
STA
JSR
CLR
BCLR
BCLR
LDA
STA
JSR
CLR
BCLR
LDA
BCLR
LDA
BSR
BSR
BSR
BSR
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ROW 0
RESET SUB-PAGE MODE
                                                                                                                                                                                                                                                                                                                                                                                                                          DISP
                                                                                                                                                                                                                                                                                                                                                                                                                        DISPS
ACC
RS
UP
R9
3,R3
#4
SPM
TRAN3
                                                                                                                                                                                                                                                                                             UCHOLD
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       DISPLAY CHAPTER
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ROW 0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         HOLD
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       WAS TXT1
                                                                                                                                                                                                                                                                                                                                                                                                                        6, STAT, SPM2
C3
C4
C5
#$0F
                                                                                                                                                                                                                                                                                             TXT1
TXT1L
                                                                                                                                                                                                                                                                                                                                                              BRSET
                                                                                                                                                                                                                                                                                                                                                            CLR
CLR
CLR
LDA
STA
LDA
STA
LDA
STA
LDX
JMP
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       CORRUPT C6 SO THAT NEXT
ARRIVAL IS SEEN BY UPDATE
                                                                                                                                                                                                                                                                                                                                                                                                                          #50F
C6
#10
W1
#1
SUB1
#SUB1
SEND22
                                                                                                                                                                                                                                                                                             SPM2
SPM
                                                                                                                                                                                                                                                                                             DISPS
                                                                                                                                                                                                                                                                                                                                                            STX
CLR
CLRA
BSR
LDA
ADD
TAX
LDA
STA
L
                                                                                                                                                                                                                                                                                                                                                                                                                          W3
R9
                                                                                                                                                                                                                                                                                                                                                                                                                          DISP4
W3
#4
                                                                                                                                                                                                                                                                                                                                                                                                                          #4
R10
LHOLD, X
R11
LHOLD+1, X
PH
LHOLD+2, X
                                                                                                                                                                                                                                                                                             DISP4
                                                                                                                                                                                                                                                                                                                                                                                                                            PT
LHOLD+3, X
                                                                                                                                                                                                                                                                                                                                                                                                                            PU
TXT3
                                                                                                                                                                                                                                                                                                                                                              JME
NOHOLD
                                                                                                                                                                                                                                                                                                                                                          BCLR
                                                                                                                                                                                                                                                                                                                                                                                                                            2.STAT
                                                                                                                                                                                                                                                                                                                                                              LDA
STA
CLR
LDA
STA
LDA
STA
BSR
BSR
JSR
JSR
JSR
JMP
                                                                                                                                                                                                                                                                                                                                                                                                                          ACC
R8
R9
#2
R10
#$50
R11
REL1
REL2
TXT38
SFND
TRAN2
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ROW 0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         COLUMN 2
                                                                                                                                                                                                                                                                                                                                                                                                                          ACC
UP
INDX
                                                                                                                                                                                                                                                                                             REL1
                                                                                                                                                                                                                                                                                                                                                            LDA
JSR
JSR
LDA
STA
STA
LDA
STA
LDA
STA
STA
STA
JMP
                                                                                                                                                                                                                                                                                                                                                                                                                            PAGO, X
                                                                                                                                                                                                                                                                                                                                                                                                                          PH
#$18
R3
PAG0+1,X
PT
C1
                                                                                                                                                                                                                                                                                             REL2
                                                                                                                                                                                                                                                                                                                                                                                                                          PAGO+2,X
PU
C2
TXT1
                                                                                                                                                                                                                                                                                                                                                                                                                          ACC
R8
#9
R10
#25
                                                                                                                                                                                                                                                                                             CPBLF
                                                                                                                                                                                                                                                                                                                                                            LDA
STA
LDA
STA
LDA
JSR
SEC
BRSET
CLC
RTS
                                                                                                                                                                                                                                                                                                                                                                                                                            R2B
                                                                                                                                                                                                                                                                                                                                                                                                                            5, IOBUF+1, HIGH
                                                                                                                                                                                                                                                                                             HIGH
```

```
956
957
958
959
960
961
962
00000631 >0a0004
963 00000634 >1a00
964 00000636 2010
966 00000631 >02000
967
968 00000631 >02000
968 00000631 >02000
968 00000631 >02000
968 00000631 >02000
970 00000644 2008
971 00000644 2008
971 00000646 >1800
972 00000648 >1600
973 00000648 >1600
974 00000648 >1600
975 00000648 >1600
976 00000657 >02000
977 00000657 >02000
978 00000657 >02000
979 00000657 >02000
979 00000657 >02000
970 00000657 >02000
970 00000657 >02000
970 00000657 >02000
970 00000657 >02000
970 00000659 >02000
970 00000659 >02000
970 00000669 >02000
970 00000669 >020000
970 00000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >020000669 >02
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             5, R7, REV
5, R7
OUT
5, R7
OUT
3, R7, EXP
4, R7, BOT
OUT
4, R7
OUT
4, R7
OUT
4, R7
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         BRSET
BSET
BRA
BCLR
BRCLR
BRCLR
BCLR
BCLR
BRA
BSET
BSET
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           REV
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           EXPTB
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         SINGLE HEIGHT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           BOT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             BOTTOM
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           RYP
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               BCLR
JMP
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         TOP
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           OUT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             6, STAT7, HIGH
0, STAT, CLOCK
SUBPG
5, STAT, TAO
ACC
R4
UCHOLD
4, STAT
5, STAT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         TELETEXT CHIP ?
TELETEXT HODE ?
YES
NO, TIME ALREADY ON ?
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            TIME
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           CLOCK
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          NOBX
#30
BOX0ON
FR0
#$09
R7
TXT2
#$46
R5
R6
TXT2
#6
TMR
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         STOP FLASHES ON FIRST PRESS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           TAO
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             R10
#$20
BOX
R10
#$0B
BOX
R10
#$0A
R11
PH
R4
R8
R9
#6
TXT32
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           NOBX
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           BOXOON
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           BOXDOF
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           BOX
```

```
Sub-page number entry routine.
                                                                                                                                                                                                                      DIGITS
                                                                                                                                                                                                                                                                                                                   TPSTP
                                                                                                                                                                                                                                                                    LDA
SUB
LDX
                                                                                                                                                                                                                                                                                                                 W2
#16
PDP
THOU
                                                                                                                                                                                                                                                                    BEQ
                                                                                                                                                                                                                                                                                                                   #2
SORTD
                                                                                                                                                                                                                                                                                                                                                                                                             THOUSANDS OR TENS
NO, SO DON'T CHANGE
YES, 8->0 & 9->1
WAS CPX #0
                                                                                                                                                                                                                      THOU
                                                                                                                                                                                                                                                                    CME
                                                                                                                                                                                                                                                                                                                   .7
                                                                                                                                                                                                                                                                    CMP
BLS
SUB
TSTX
BNE
CMP
BLS
SUB
                                                                                                                                                                                                                                                                                                                   SOCH
                                                                                                                                                                                                                        SOCH
                                                                                                                                                                                                                                                                                                                   SORTD
#3
SORTD
#4
#530
                                                                                                                                                                                                                                                                                                                                                                                                              MORE THAN 3 2
                                                                                                                                                                                                                                                                                                                                                                                                             NO
YES, 4->0 THRU 7->3
CONVERT TO ASCII
                                                                                                                                                                                                                      SORTD
                                                                                                                                                                                                                                                                     ADD
                                                                                                                                                                                                                                                                                                                   PAGE+3.X
                                                                                                                                                                                                                                                                                                                                                                                                           UNITS ?
YES, SO CLEAR PDP
ASTERISK
HUNDREDS ?
YES, SO BEAVE HUNDREDS
TEMS ?
CLEAR HUNDREDS ?
CLEAR HUNDREDS
CLEAR UNITS
                                                                                                                                                                                                                                                                    STA
CPX
BEQ
LDA
CPX
BEQ
CPX
                                                                                                                                                                                                                                                                                                                   SI.BPD
                                                                                                                                                                                                                                                                                                                 SLRPD
#$2A
#1
HUN
#2
SEN
PAGE+4
PAGE+5
PAGE+6
                                                                                                                                                                                                                                                                    STA
STA
STA
INC
BRA
CLR
LDA
STA
CLRA
                                                                                                                                                                                                                        HUM
                                                                                                                                                                                                                      SEN
                                                                                                                                                                                                                                                                                                                 PAGE-
PDP
SPGN
PDP
ACC
R8
                                                                                                                                                                                                                      SLRPD
SPGN
                                                                                                                                                                                                                                                                    STA
JSR
LDA
STA
LDA
ST
                                                                                                                                                                                                                                                                                                                   R9
                                                                                                                                                                                                                                                                                                                                                                                                              ROW 0
COLUMN 0
                                                                                                                                                                                                                                                                                                                   BOXOON
                                                                                                                                                                                                                                                                                                                 #2
R10
PAGE+3
R11
PAGE+4
                                                                                                                                                                                                                                                                                                                                                                                                              COLUMN 2
                                                                                                                                                                                                                                                                                                                   PH
PAGE+5
                                                                                                                                                                                                                                                                                                                   PAGE+6
                                                                                                                                                                                                                                                                                                                 PAGE+6
PU
TXT3
TRAN1
PDP
SBO
#6
NOBX
PAGE+3
                                                                                                                                                                                                                                                                    Get requested sub-page.
                                                                                                                                                                                                                                                                     LDA
STA
LDA
STA
                                                                                                                                                                                                                                                                                                                    PAGE+1
                                                                                                                                                                                                                                                                                                                    C1
PAGE+2
C2
                                                                                                                                                                                                                                                                                                                   PAGE+3
                                                                                                                                                                                                                                                                     I.DA
                                                                                                                                                                                                                                                                     STA
LDA
STA
LDA
STA
LDA
                                                                                                                                                                                                                                                                                                                 PAGE+4
C4
PAGE+5
                                                                                                                                                                                                                                                                                                                 C5
PAGE+6
C6
                                                                                                                                                                                                                                                                     STA
 1098 0000072f >b600
1098 0000072f >b600
1099 00000731 a018
1100 00000733 b700
1101 00000735 >b600
1102 00000737 >cd0000
1103 00000737 >cd0000
1104 00000734 >cd0000
1105 00000737 >cc00000
1106 00000737 >cc00000
1107 00000742 >b600
1107 00000742 >b600
1108 00000744 a130
1109 00000748 a638
1111 00000748 a658
                                                                                                                                                                                                                                                                     LDA
SUB
STA
LDA
JSR
                                                                                                                                                                                                                                                                                                                 PAGE
#$18
R3
ACC
UP
TXT1
                                                                                                                                                                                                                                                                                                                                                                                                              PAGE HUNDREDS
                                                                                                                                                                                                                                                                                                                                                                                                              PAGE REQUEST HUNDREDS
                                                                                                                                                                                                                                                                                                                                                                                                              REQUEST IT
                                                                                                                                                                                                                                                                     JSR
                                                                                                                                                                                                                                                                     BCLR
JMP
                                                                                                                                                                                                                                                                                                                   2,STAT
                                                                                                                                                                                                                                                                                                                                                                                                                NOHOLD
                                                                                                                                                                                                                                                                                                                                                                                                              WRITE ONE TO FOUND
                                                                                                                                                                                                                                                                     LDA
CMP
BNE
LDA
                                                                                                                                                                                                                                                                                                                   PH
#$30
TXT3
#$38
                                                                                                                                                                                                                                                                     STA
                                                                                                                                                                                                                                                                                                                   PH
   1112
1113 0000074c a608
1114 0000074e >b700
1115 00000750 a608
1116 00000752 >b700
1117 00000754 >ae00
                                                                                                                                                                                                                                                                                                                 #8
W1
#8
SUB3
#SUB3
                                                                                                                                                                                                                                                                     LDA
STA
LDA
STA
LDX
                                                                                                                                                                                                                        TXT3
                                                                                                                                                                                                                                                                                                                                                                                                              WRITE CCT RAM VIA IIC
    1118
1119 00000756 a622
1120 00000758 >b700
1121 0000075a >cc0000
                                                                                                                                                                                                                                                                                                                   #$22
ADDR
SEND
                                                                                                                                                                                                                        SEND22
                                                                                                                                                                                                                                                                       STA
   LDA
STA
LDA
JSR
                                                                                                                                                                                                                                                                                                                   PAGE
R3
ACC
UP
                                                                                                                                                                                                                                                                                                                                                                                                              HOLD DURING
SUB-PAGE NUMBER
ENTRY
                                                                                                                                                                                                                                                                       LDA
                                                                                                                                                                                                                                                                                                                   SPM
                                                                                                                                                                                                                        SBO
```

```
6, STAT, OUTSP
6, STAT
TPSTP
PDP
INDX
                                                                                                                                                                         BSET
BSR
CLR
                                                                                                                                                                         JSR
LDA
STA
LDA
STA
LDA
STA
                                                                                                                                                                                                     INDX
PAGO,X
PAGE
PAGO+1,X
PAGE+1
PAGO+2,X
PAGE+2
#$2A
                                                                                                                                                                          LDA
                                                                                                                                                                                                    R11
PH
PT
PU
ACC
R8
R9
#2
R10
TXT3
TRAN1
                                                                                                                                                                         STA
STA
STA
LDA
STA
CLR
LDA
                                                                                                                                                                         STA
BSR
JMP
                    0000079a >cc0000
                   0000079d ad0d
0000079f >b600
000007al >cd0000
000007a4 >1500
000007a6 >cd0000
000007a9 >cc0000
                                                                                                                                                                         BSR
LDA
JSR
BCLR
                                                                                                                                           OUTSE
                                                                                                                                                                                                      RSTR
                                                                                                                                                                                                      ACC
UP
2,STAT
TXT1
                                                                                                                                                                                                                                                                  RESET HOLD FLAG
                                                                                                                                                                         JSR
JMP
                                                                                                                                                                                                       TRANI
1166 000007a9 >cc0000
1167
1168 000007ac >1d00
1169 000007ac >3700
1170 000007b0 a650
1171 000007b1 >b700
1172 000007b1 >b700
1173 000007b1 >b700
1174 000007b1 >b700
1174 000007b1 >b700
1174 000007b1 >b700
1174 000007b1 >b700
1176 00007b1 >b700
1177 000007b1 >b700
1178 000007c1 >b700
1178 000007c1 >b700
1180 000007c1 >b700
1180 000007c1 >b700
1181 000007c1 >b700
1182 000007c1 >b700
1183 000007c1 >b700
1184 000007c1 >b700
1184 000007c1 >b700
1184 000007c1 >b700
1186 000007c1 >b700
                                                                                                                                                                                                     6,STAT
PDP
#$50
R11
INDX
PAGO,X
PH
#$18
R3
PAGO+1,X
PT
                                                                                                                                           RSTR
                                                                                                                                                                         BCLR
CLR
LDA
STA
JSR
LDA
STA
LDA
STA
LDA
STA
CLR
LDA
STA
CLR
LDA
STA
                                                                                                                                                                                                      PAG0+2 X
                                                                                                                                                                                                     PAG
PU
C2
R9
#2
R10
ACC
R8
  1188
                   000007d5 >cc0000
                                                                                                                                                                                                      TXT38
  1189
1190
1191
1192
1193
1194
1195
                                                                                                                                                                          Read in Row 25 information.
ACC
R8
5,STAT2
                                                                                                                                            GET25
                                                                                                                                                                         LDA
STA
BCLR
LDA
STA
LDA
JSR
LDA
CMP
BEQ
                                                                                                                                                                                                                                                                  CLEAR DIFFERENCE FLAG
COLUMN 2 (MINUTES)
                                                                                                                                                                                                     #2
R10
#25
R2B
IOBUF+1
C6
SM6
5,STAT2
C6
IOBUF
SUB2
                                                                                                                                                                          BSET
                                                                                                                                                                         STA
LDA
STA
                                                                                                                                                                                                                                                                  MINUTES UNITS
                                                                                                                                           SM6
                                                                                                                                                                                                                                                                  MINUTES TENS 4 CBIT 4
#4
R10
#25
                                                                                                                                                                          LDA
STA
LDA
JSR
LDA
CMP
BEQ
BSET
                                                                                                                                                                                                                                                                  COLUMN 4 (HOURS)
                                                                                                                                                                                                      R2B
                                                                                                                                                                                                      R2B
IOBUF+1
C4
SM4
5,STAT2
C4
IOBUF
C3
                                                                                                                                                                         STA
LDA
CMP
BEQ
                                                                                                                                           SM4
                                                                                                                                                                                                      SM3
                                                                                                                                                                                                     5,STAT2
1225 00000810 >5700
1225 00000810 >5700
1225 00000812 >1500
1227 00000812 >1500
1228 00000816 >1500
1229 00000816 >1500
1230 00000816 >1500
1231 00000816 >1500
1231 00000816 >1500
1231 00000816 >15700
1231 00000816 >15700
1233 00000820 >1619
1234 00000825 >1700
1235 00000825 >1700
1235 00000825 >1700
1235 00000825 >1500
1236 00000825 >1500
1239 00000826 >1500
1239 00000827 >1500
1239 00000827 >1500
1239 00000828 >1500
1239 00000828 >1500
1239 00000828 >1500
1239 00000838 >1500
1240 00000839 >1500
                                                                                                                                                                          STA
                                                                                                                                                                                                                                                                  HOURS TENS & CBITS 5 & 6
                                                                                                                                                                                                    #$0C
2,STAT7
3,STAT7
5TAT7
5TAT7
5TAT7
5TAT7
5C
80
810
825
R2B
7,SUB2
1,IOBUF+1,TR5
3,SUB2
SUB2
C5
                                                                                                                                                                                                                                                                  SAVE CBITS 5 & 6 IN STAT7
CLEAR NEWSFLASH BIT
CLEAR SUBTITLE BIT
                                                                                                                                            SM3
                                                                                                                                                                         AND
BCLR
BCLR
ORA
STA
LDA
STA
LDA
JSR
BCLR
BCLR
BRCLR
BRCLR
BRCLR
BSET
LDA
CMP
BEQ
                                                                                                                                                                                                                                                                  COLUMN 6 (CONTROL BITS)
                                                                                                                                                                                                                                                                  ROW
                                                                                                                                                                                                                                                                  XFER CBIT8 (UPDATE)
TO BIT 3 OF MINUTES TENS
(REPLACING CBIT4 (ERASE))
                                                                                                                                           TR5
                                                                                                                                                                                                      C5
CGET26
1240 00000830 2704
1241 00000832 >1a00
1242 00000834 >b700
1243
1244 00000836 0f0101
1245 00000839 81
                                                                                                                                                                                                      5,STAT2
                                                                                                                                                                        BRCLR
RTS
                                                                                                                                                                                                      7, PORTB, GET26
                                                                                                                                                                                                                                                            PACKET 26 ENABLED ?
```

```
GET26
                                                                                                                                                                                                                                                                                                                 #SFF
LIFO
                                                                                                                                                                                                                   1.00P26
                                                                                                                                                                                                                                                                                                               LIFOAL
                                                                                                                                                                                                                                                                                                                                                                                                          START NEW ROW
                                                                                                                                                                                                                                                                    LDA
ADD
STA
LDA
STA
INC
LDA
CMP
BLS
JMP
LDA
JSR
LDA
CMP
BNE
BNE
DEC
                                                                                                                                                                                                                                                                                                               ACC
#4
                                                                                                                                                                                                                                                                                                                                                                                                          GHOST CHAPTER
                                                                                                                                                                                                                                                                                                              LIFO+1
R10
LIFO
LIFO
#14
OKROW
                                                                                                                                                                                                                                                                                                                                                                                                          STILL PACKET 26 2
                                                                                                                                                                                                                                                                                                              OKROW
END26
LIFO
R2B
IOBUF+1
LIFO
LOOP26
                                                                                                                                                                                                                     OKROW
                                                                                                                                                                                                                                                                                                                                                                                                          IS BYTE ZERO OK ?
 1273 00000860 33601
1273
1274 00000862 35600
1275 00000864 ab04
1276 00000864 35001
1277 00000868 33c01
1279 00000868 33c01
1279 00000868 55001
1280 0000086 55001
1280 00000870 3700
1281 00000870 3700
1281 00000870 3700
1282 00000871 3200
1284 00000872 230d
1285 00000872 3500
1285 00000873 3500
1285 00000873 3500
1285 00000873 3500
1285 00000873 3500
1285 00000873 3500
1285 00000873 3500
1285 00000873 3500
1285 00000873 3500
1285 00000873 3500
1285 00000873 3500
1285 00000873 3500
1285 00000873 3500
1285 00000873 3500
1285 00000873 3500
1285 00000873 3500
1285 00000873 3500
1285 00000873 3500
1285 00000873 3500
1285 00000873 3500
1285 00000873 3500
1285 00000873 3500
1285 00000873 3500
1285 0000873 3500
1285 00000873 3500
1285 00000873 3500
1285 00000873 3500
1285 00000873 3500
1285 00000873 3500
1285 00000873 3500
                                                                                                                                                                                                                                                                                                               LIFO+1
                                                                                                                                                                                                                                                                                                              ACC
#4
R8
LIFO+1
LIFO+1
LIFO+1
R10
#38
                                                                                                                                                                                                                      LOOP 62
                                                                                                                                                                                                                                                                    LDA
ADD
STA
INC
INC
LDA
STA
CMP
                                                                                                                                                                                                                                                                                                                                                                                                          PAST END OF ROW 2
                                                                                                                                                                                                                                                                    BLS
CLR
LDA
STA
LDA
JSR
BRA
                                                                                                                                                                                                                                                                                                               R10
#$FF
R11
LIFO
                                                                                                                                                                                                                                                                                                                                                                                                            YES. BLOW AWAY ROW
                                                                                                                                                                                                                                                                                                                                                                                                          CORRUPT SEQUENCE No.
                                                                                                                                                                                                                                                                                                                 MOB
 1289 0000087 20bd
1291 0000087 20bd
1291 0000081 >b600
1291 0000883 >b600
1294 0000883 >b600
1294 0000886 >b601
1295 0000088 >b601
1295 0000088 >b601
1295 0000088 >b708
1296 0000088 >b708
1298 0000088 >b708
1309 000088 >b708
1309 000088 >b708
1300 000089 >b601
1300 000089 >b601
1301 000089 >b600
1302 000089 >b600
1303 000089 >b600
1304 000089 >b600
1305 000089 >b600
1306 000089 >b600
1307 000089 >b600
1308 000089 >b600
1308 000089 >b600
1310 000089 >b600
1311 000088 >b605
1311 000088 2706
1313 000088 128
1313 000088 2208
1314 000088 2208
1315 000088 2028
1316 000088 2028
1317 000088 2028
1318 000088 2028
1319 000088 2028
1319 000088 2028
1319 000088 2028
1319 000088 2028
1319 000088 2028
1319 000088 2028
1319 000088 2028
1319 000088 2028
1319 000088 2028
1319 000088 2028
1319 000088 2028
1319 000088 2028
1319 000088 2028
1319 000088 2028
1319 000088 2028
1319 000088 2028
1321 000088 2028
                                                                                                                                                                                                                                                                                                                 LOOP 26
                                                                                                                                                                                                                                                                                                               LIFO
R2B
IOBUF+1
LIFO+8
IOBUF
LIFO+7
                                                                                                                                                                                                                                                                    LDA
JSR
LDA
STA
LDA
STA
INC
LDA
STA
JSR
                                                                                                                                                                                                                                                                                                                                                                                                            GET 2 BYTES
                                                                                                                                                                                                                                                                                                                 LIFO+1
LIFO+1
R10
R2BN9
                                                                                                                                                                                                                                                                                                                                                                                                          GET THIRD BYTE
                                                                                                                                                                                                                                                                                                               IOBUF
LIFO+6
LIFO+7
#$7C
                                                                                                                                                                                                                                                                    LDA
STA
LDA
AND
LSRA
LSRA
STA
JSR
LDA
CMP
BEQ
BLO
                                                                                                                                                                                                                                                                                                              LIFO+2
EXAD
LIFO+5
#40
RW24
NOTROW
                                                                                                                                                                                                                                                                                                                                                                                                          ROW 24 2
                                                                                                                                                                                                                                                                    SUB
BRA
LDA
                                                                                                                                                                                                                                                                                                               #40
SKIP
#24
                                                                                                                                                                                                                                                                                                                                                                                                          SUBTRACT 40 FOR ROW
                                                                                                                                                                                                                                                                                                               LIFO+4
LOOP 62
                                                                                                                                                                                                                     SKIP
                                                                                                                                                                                                                                                                    STA
BRA
    1322
1323 000008b8 >b604
1324 000008ba >b700
1325 000008bc >b600
1326 000008bc >b700
1327 000008c0 >b605
1328 000008c2 >b700
1329
1330 000008c4 >0000
                                                                                                                                                                                                                                                                    LDA
STA
LDA
STA
LDA
STA
                                                                                                                                                                                                                                                                                                               LIFO+4
                                                                                                                                                                                                                      NOTRON
                                                                                                                                                                                                                                                                                                               R9
ACC
R8
LIFO+5
R10
      1330 000008c4 >090241
1331 000008c7 >b602
1332 000008c9 all0
1333 000008cb 2775
                                                                                                                                                                                                                                                                    BRCLR
LDA
CMP
BEQ
                                                                                                                                                                                                                                                                                                                 4. LIFO+2. NOTD
                                                                                                                                                                                                                                                                                                                                                                                                          DIACRITICAL ?
                                                                                                                                                                                                                                                                                                                   LIFO+2
                                                                                                                                                                                                                                                                                                                 4510
                                                                                                                                                                                                                                                                                                                                                                                                            NULL ?
YES, JUST SEND IT (BIT7-1)
   1333 00009eb 2775
1334 00009eb 2775
1335 00009ec 5f
1336 00009ec 5f
1337 00009ed 046000
1338 00009ed 046000
1338 00009ed 270a
1340 00009ed 3b07
1341 00009ed 3b07
1341 00009ed 3b17
1342 00009ed 271
1343 00009ed 311
1344 00009ed 271
1345 00009ed 271
1345 00009ed 271
1345 00009ed 2053
1346
                                                                                                                                                                                                                                                                    CLRX
BCLR
LDA
CMP
BEQ
TXA
ADD
TAX
CMP
BLS
BRA
                                                                                                                                                                                                                                                                                                               7, LIFO+6
CTAB, X
LIFO+6
                                                                                                                                                                                                                     TRNCH
                                                                                                                                                                                                                                                                                                                 CHEND
                                                                                                                                                                                                                                                                                                               #7
                                                                                                                                                                                                                                                                                                                 TRNCH
CHNF
                                                                                                                                                                                                                                                                                                               LIFO+2
#$0F
LIFO+3
CHNF
#4
GTT
#8
HOTCF
#3
UOC
   1346
1347 000008e1 >b602
1348 000008e3 a40f
1349 000008e5 >b703
1350 000008e7 275b
1351 000008e9 a104
1352 000008eb 2312
1353 000008ed a108
1354 000008ef 2604
                                                                                                                                                                                                                      CHEND
                                                                                                                                                                                                                                                                    LDA
AND
STA
BEQ
CMP
BLS
CMP
BNE
SUB
BRA
                                                                                >b602
a40f
>b703
275b
a104
2312
a108
2604
a003
2008
    1355 000008f1
1356 000008f3
```

```
1358 000008f5 al0b
1359 000008f7 2702
1360 000008f7 2249
1361 000008f9 2049
1361 000008f0 b003
1362 000008f0 b703
1363 000009f0 bb03
1364 00000902 bb03
1366 00000903 a66000
1367 00000908 203e
1368 1369 00000908 203e
1370 00000908 271c
1371 00000906 al02
1372 00000906 al02
1373 00000910 263e
                                                                                     NOTCE
                                                                                                        CMP
                                                                                                                          •11
                                                                                                         BEQ
BRA
SUB
STA
TXA
ADD
                                                                                                                          CEDI
CHNF
#5
LIFO+3
                                                                                                                                                              ILLEGAL MODE
                                                                                      UOC
                                                                                                                          LIFO+3
                                                                                                         TAX
LDA
BRA
                                                                                                                          CTAB, X
                                                                                                        LDA
CMP
BEQ
CMP
                                                                                                                          LIFO+2
                                                                                                                          #$OF
G2BIT
                                                                                                                           ♦502
                                                                                                         BNE
                                                                                                                          END26
BCLR
CLRX
LDA
BNE
                                                                                     G3BIT
                                                                                                                          7, LIFO+6
                                                                                                                          G3TAB, X
STRM
LOOP 62
LIFO+6
G32F
                                                                                     TN32
                                                                                                         JMP
CMP
                                                                                     STRM
                                                                                                         BEO
                                                                                                         INCX
                                                                                                        INCX
INCX
BRA
LDA
BRA
                                                                                                                          TN32
G3TAB+1,X
GOTCH
                                                                                                       BCLR
                                                                                     G2BIT
                                                                                                                          7, LIFO+6
                                                                                                                          G2TAB, X
                                                                                     TN23
                                                                                                         LDA
                                                                                                                          GZTAB,,
STMR
LOOP 62
LIFO+6
GZ3F
                                                                                                         BNE
JMP
CMP
BEQ
INCX
INCX
                                                                                                         BRA
                                                                                                                          TN23
                                                                                     G23F
                                                                                                         LDA
BRA
                                                                                                                          G2TAB+1,X
GOTCH
                                                                                                                          7, LIFO+6
LIFO+6
                                                                                      NULD
CHNF
GOTCH
                                                                                                         BSET
                                                                                                         LDA
                                                                                                                          R11
                                                                                                         LDA
JSR
JMP
                                                                                                                          #5
                                                                                                                           TYTE
                                                                                      END26
                                                                                                       Packet 26 character look-up table.
                                                                                                                          FCB
FCB
FCB
FCB
                                                                                                         FCB
FCB
FCB
FCB
FCB
FCB
                                                                                                                           $51,$81,$5B,$8D,$5C,$8B
$5D,$8E,$5F,$20,$00
                                                                                                         FCB
FCB
                                                                                      G3TAB
                                                                                                                          FCB
FCB
FCB
FCB
FCB
FCB
FCB
FCB
FCB
                                                                                                         FCB
FCB
                                                                                                        CLR
BRCLR
BSET
BRCLR
BSET
BRCLR
                                                                                                                           LIFO+5
1, LIFO+7, NO32
5, LIFO+5
0, LIFO+7, NO16
                                                                                      EXAD
                                                                                      NO32
                                                                                                                           4, LIFO+5
6, LIFO+8, NO8
                                                                                      NO16
                                                                                                                          6, LIFO+8, NO8
3, LIFO+5
5, LIFO+8, NO4
2, LIFO+5
4, LIFO+8, NO2
1, LIFO+5
2, LIFO+8, NO1
0, LIFO+5
                                                                                                         BSET
                                                                                      NO8
                                                                                                         BRCLR
                                                                                                        BRCLR
BSET
BRCLR
BSET
BRCLR
BSET
                                                                                      NO4
                                                                                      NO2
                                                                                     NO1
```

```
Fetch initial page from $/30 format: 1.
                                                                                                    5,STAT
6,STAT
6,STAT2
PDP
#2
SPM
#4
R8
#96
                                                                                                                                  CLEAR TIME HOLD
CLEAR SUB-PAGE MODE
                                                                      GIP
                                                                                     BCLR
BCLR
BCLR
                                                                                                                                  CLEAR NO TXT FLAG
                                                                                     CLR
LDA
JSR
LDA
STA
LDA
STA
                                                                                                                                  TXT1 1 BYTE ONLY
                                                                                                                                  CHAPTER 4 (GHOST)
                                                                                                                                  96 TRYS
                                                                                                   #96
W3
W3
IPNF
#1
TPAU2
R10
#23
                                                                     TRYAG
                                                                                     DEC
BEQ
LDA
JSR
CLR
LDA
JSR
LDA
BNE
LDA
STA
LDA
STA
                                                                                                                                  AGAIN 2
                                                                                                    R2R
                                                                                                    IOBUF+1
TRYAG
#1
R10
#530
                                                                                                                                  8/30 FORMAT 1 FOR INITIAL PAGE
                                                                                                                                  COLUMN 1
                                                                                                                                  RESET PAGE HUNDREDS
                                                                                                                                  LINE 23 (PACKET 8/30)
                                                                                      LDA
JSR
                                                                                                    92B.12
                                                                                                    PAGI
PAGE
PAGE
PT
PAGI+1
                                                                     GETIND
                                                                                     LDA
STA
STA
LDA
STA
LDA
STA
LDA
                                                                                                                                  INITIALISE INDEX (BLACK)
                                                                                                    PU
PAGI+2
                                                                                                    ACC
WACC
                                                                                     STA
JSR
JMP
LDA
CMP
BLO
                                                                                                    WACC
UP
GLP2
IOBUF+1
#$10
P830OK
6,STAT2
#$31
                                                                                     BSET
                                                                                     LDA
STA
DECA
STA
STA
STA
BRA
                                                                      P8300K
                                                                                                                                  PEOUEST
                                                                                                                                  REQUEST
PAGE 100
IN CASE
INITIAL PAGE
NOT FOUND
                                                                                                    PU
GETIND
                                                                      R24T
                                                                                                    #4
R8
                                                                                                                                  CHAPTER 4
                                                                                     LSLA
STA
LDA
STA
LDA
STA
LDA
JSR
                                                                                                    R10
#$0B
R11
PH
#24
                                                                                                                                  BOX ON AT 8 & 9
                                                                                                    #24
R9
#6
TXT32
#31
#10
#$0A
R11
PH
#6
TXT32
                                                                                                                                  WRITE BOX ON
BOX OFF AT 31 & 32
                                                                                     WRITE BOX OFF
                                                                                                                                  START READING @ COLUMN 20
                                                                                                    W3
R10
                                                                     EA
                                                                                                   R10

#23

R2B

IOBUF+1

#$7F

R11

IOBUF

#$7F
                                                                                                                                  BOW 23 - PACKET 8/30
                                                                                                    PH
W3
#10
R10
#24
W2B
W3
W3
W3
#39
                                                                                                                                  START WRITING AT COLUMN 10
                                                                                                                                  WRITE TO ROW 24
                                                                                                                                  ALL DONE ?
                                                                      NOTE
                                                                                                    TXTOF
#20
TPAU2
#$0C
                                                                      START2
                                                                                     JSR
LDA
JSR
LDA
STA
JSR
LDA
JSR
JSR
                                                                      NIICD
                                                                                                    R8
TXT3
#6
TPAU2
GIP
                                                                                                                                  CLEAR CHAPTER 4
                                                                      INITAT
                                                                                                                                  GET PAGE No. FROM 8/30
```

```
BRSET
BSET
CLRA
JSR
BCLR
LDA
JSR
LDA
STA
No
STA
LDA
STA
STA
No
ST
                                                                                                                                                                                                                                                                                                                                                                                                                                                                        6, STAT2, NOTXTX
5, STAT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           "TIME HOLD"
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ACC 0
STOP IT
3 BYTES
                                                                                                                                                                                                                                                                                                                                                                                                                                                                        UP
                                                                                                                                                                                                                                                                                                                                                                                                                                                                    3,R3
#4
SPM
#4
R4
#6
R5
R6
#$84
R7
TXT2
#6
TMR
4,STAT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         PUT 24 AT TOP ($44 FOR CURSOR)
                                                                                                                                                                                                                                                                                                                                         NOTYTY
                                                                                                                                                                                                                                                                                                                                                                                                       Tables for HEX-ASCII conversion, "STOP" and Hamming decode.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                        "0123456789ABCDEF?"
$0B, $0B, $53, $54, $4F, $50, $0A, $0A
$15, $02, $49, $5E, $64, $73, $38, $2F
$D0, $C7, $8C, $9B, $A1, $B6, $FD, $EA
                                                                                                                                                                                                                                                                                                                                         NUM
LHOLD
HAM
HAM8
                                                                                                                                                                                                                                                                                                                                                                                                       FCB
FCB
FCB
                                                                                                                                              3031323334353637
0b0b53544f500a0a
1502495e6473382f
d0c78c9balb6fdea
                                                                                                                                                                                                                                                                                                                                                                                                         END
                                                                                                                                                                              Symbol cross-reference
    . RAM
. RAM2
. ROM2
ABAV
ABC
ABCF
ABO
ABORT
ACC
                                                                                                                                                          220
*623
146
502
54
350
1162
662
*353
                                                                                                                                                                                                                                                                                                                                                 229
                                                                                                                                                                                                                                                                                                                                                                                                         261
                                                                                                                                                                                                                                                                                                                                                                                                                                                                 263
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 *267
                                                                                                                                                                                                                                                                                       222
                                                                                                                                                                                                                                                                             *506
106
561
1186
1120
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         217
846
1325
*599
*971
1006
822
826
                                                                                                                                                                                                                                                                               *1009
*1007
989
                                                                                                                                                                                                                                                                                                                                           *1004
                                                                                                                                                                                                                                                                                                                                                                                                         1057
                                                                                                                                                                                                                     165
168
878
879
880
242
*238
                                                                                                                                                                                                                                                                                     276
273
1090
1092
1094
882
                                                                                                                                                                                                                                                                                                                                             483
475
1221
1216
1239
1096
                                                                                                                                                                                                                                                                                                                                                                                                       503
477
1224
1219
1242
1204
                                                                                                                                                                                                                                                                                                                                                                                                                                                                 1207
                                                                                                                                                                                                          *613
*1244
                                                                                                                                                                                                                *559
565
*1347
1350
*676
*980
*129
                                                                                                                                                                                                                                                                                     1360
                                                                                                                                                                                                                                                                                                                                *1402
```

	Symb	ol cros	s-refer	ence						7 · · · · · · · · · · · · · ·						
CNT1 CNT3	*27 *27 *27															
CNT4	*27															
CNT5 COK	*27															
COR COUNT	*239 367	*369	320	325	332	339			349							
CPBLF	*27 613	312 *945 1366		323	332	339	341	342	349	353						
CTAB CYAN	613 1337 17	1366 *261	*1432													
CYOK	*297	201														
DECODE	*297 *574 372	375	404	407	572	690	*700									
DIFFH DIFFL	*27 *27 103															
DIGIT	103	*105														
DIGITO DIGITS	17 104	*103 *1023														
DISC	*27															
DISP DISP4	*27 893	*898														
DISP8 DPGN	867 128	*890 *130														
DPNT	*27	-130														
DRAM EA	*27 *1541	1559														
END26	1266	1373	*1409													
EXAD EXP	1310 967	*1447 *973														
EXPTB FT1	18 758	*967 760	*761													
FI1 FINI	536 721	539 730	*543 739													
FND FND2	721 542 704	*548		754	763	772	781	785	•787							
FNDJ FO1	704 749	*548 712 751	*730 *752													
FRO	828 •27	*842	990													
FTUNE G23F	*27 1394	*1398														
G2BIT G2TAB	1371	*1388	*1417													
G32F	1390 1381	1398 *1385	-1417													
G3BIT G3TAR	*1375 1377	1385	*1429													
G3TAB GCYI GET25	336 21	*665 *1196														
GET26	1244	*1253														
GETIND GETIT	1244 *1493 *158	1513														
GIP	18	259	*1468	1570												
GLP1	209 323	*215 *365	667	672												
GLP 2 GOTCH	352	*471	669 1399	672 674 *1403	1503											
GREEN	13 6 7 17	1386 *208		1105												
GTT H1	1352 385	*1363														
HAM HAM8	385 702 *1610	714	723	732	747	756	765	774	*1609							
HIGH HOLD	952 19	*954 *858	977													
HUN HVL	1044	*1048														
HVR	*27 *27															
IAC IGO	258 215 221	266 *217 *223	*269													
IG1 IG2	221 262	*223 *264														
INDEX	19	*256														
INDX INDXP	160 201	*256 *179 211	281 319	379 •618	424	618	931	1141	1172							
INITXT	19 •27	*1570	374	384	390	395	403	406	571	573	595	597	683	689	952	1203
	1208	371 1215	1220	1236	1269	1294	1296	1303	1485	1504	1544	1547	683	689	952	1203
IPNF IRCMCT	1479 *27 *27	*1504														
IRCNT IRCODE	*27															
IRH	*27 *27 *27															
IRL IRRA1	*27															
IRRA2 IRRA3	*27 *27 *27															
IRRA4	*27															
K1 K2	*27 *27															
KEY	*27 *27															
KOUNT LBAL	*27															
LD0 LHOLD	*113 899	901	903	905	*1608											
LIFO	*27 1295	518 1297 1362	903 626 1298 1364	905 1254 1299 1369	*1608 1256 1304 1375	1260 1305 1380	1262 1309 1388	1263	1267	1270	1272	1277	1278	1279	1288	1292
	1349	1362	1364	1369	1375	1305	1388	1311 1393	1320 1401	1323 1402	1327 1447	1330 1448	1331 1449	1336 1450	1338 1451	1347 1452
LIND	1453	1454	1455	1456	1457	1458	1459									
LINK	*27 21	*309														
LLOOP	*341 *320 505	355 334 *508														
LOK LOOP26	*1256	*508 1271	1290													
LOOP 62 LOOPS	*1274 *530	1271 1321 546 206	1379	1392	1407											
LPT	203	206	213	218	*224											
LPT2 LVL	159 *27 *27	*206														
LVR	*27															

MATRIX	Syndo ≉27	ol cros	s-refer	ence												
MIX	19	*800														
MRE NEXTC	*584 327	603 *329														
NIICD	*1565															
NO1 NO16	1458 1450	*1460 *1452														
NO2	1456	*1458														
NO32 NO4	1448 1454	*1450 *1456														
NOS	1452	*1454														
NOBX	148	805	987	*1001	1073											
NOCH	114 240	116 859	*118 *915													
NOMIX	800	*812														
NOTCF NOTD	1354 1330	*1358 *1369														
NOTFND	324	*328														
NOTHLD NOTOK	239 368	*241 *424														
NOTOK2	212	•446														
NOTOK3 NOTR	202 *1560	*423														
NOTROW	1314	*1323														
NOTT NOTTH	46 22	48 49	*50 61	*411												
NOTXTX	1578	*1595														
NOV9 NOV9A	432 •441	439 463	*442	454	461											
NPAGE	18	*201														
NPK27 NTSAC	684 232	*692 *235														
NULD	1333	*1401														
NUM NXTCH	787 1284	*1607 *1292														
OK 0	384	387	*389													
OK1 OK2	390 395	393 398	*395 *400	444												
OKROW	1265	*1267	- 400	***												
OLDIR ON1	*27 716	718	*719													
OSDL	*27															
OSDLE OUT	*24 964	40 966	63 970	972	*975											
OUTSP	236	1137	*1161	312	- 973											
P830OK PAG0	1506 *27	*1508 77	82	87	162	164	167	271	274	277	283	285	287	380	425	447
radu	481	484	486	534	537	540	619	621	932	937	940	1142	1144	1146	1173	1177
PAG1	1180 *27															
PAG2	*27															
PAG3 PAGC	*27 *27															
PAGE	*27	92	119	125	126	137	139	141	149	161	163	166	169	427	430	435
	436 1062	437 1064	441 1066	442 1074	449 1076	452 1085	457 1087	458 1089	459 1091	620 1093	622 1095	1039 1098	1047 1123	1048 1143	1049 1145	1060 1147
	1495				1070	1003	100,	1007	1031	10,5	2075	1030				•••
PAGI PANIC	*27 38	1494 58	1497 79	1499 81	84	86	89	91	*94							
PDP	*27	113	127	129	145	198	208	238	270	858	1026	1050	1052	1070	1140	1169
PH	1471 *27	138	150	278	282	381	385	386	388	391	392	394	396	397	399	426
rn	448	485	517	535	592	598	627	902	934	1010	1063	1077	1107	1111	1150	1174
PLLHI	1490 *27	1493	1509	1527	1536	1549										
PLLL	*626	630														
PLLOW PPAGE	*27 18	•211														
PROG	*27															
PSHL	•517	520														
PT	•27	140	275	284	376	408	443	482	538	904	938	1065	1151	1178	1496	1511
PT1	391	*394														
PU	*27 1181	142 1498	272 1512	286	378	405	429	434	451	456	479	541	906	941	1067	1152
PU1	396	*399														
PULL PUSH	346 328	*625 *516														
PWR R1	*27 *27	42	66	803	814											
R10	*27	134	295	322	365	499	568	569	583	609	644	645	646	666	671	680
	686 1285	845 1300	898 1328	920 1482	948 1488	1001 1524	1004 1533	1007 1541	1059 1552	1157	1185	1200	1212	1232	1261	1280
R11	*27	136	292	493	591	596	605	615	848	900	922	1009	1061	1075	1149	1171
R2	1287 *27	1403 189	1526 471	1535	1546											
R24T	22	*1521														
R2B R2BJ1	21 *383	370 409	402	588	*650	682	688	950	1202	1214	1234	1268	1293	1484	1543	
R2BJ2	*402	1492														
R2BN9 R3	570 *27	*651 105	1301 171	280	413	488	872	936	1100	1124	1176	1582				
R4	*27	55	130	172	244	982	1011	1586								
R5 R6	*27 *27	51 53	70 71	807 809	816 818	995 996	1588 1589									
R7	*27	72	832	962	963	965	967	968	969	971	973	974	992	1591		
R8	*27 1154	131 1187	289 1197	311 1259	496 1276	511 1326	586 1475	600 1522	678 1566	847	862	869	917	946	1012	1054
R9	*27	132	293	497	607	641	650	843	864	871	891	918	1013	1056	1155	1183
RAD1	1324 *27	1529														
RAD2	*27															
RAD3 RAD4	*27 *27															
RAD5	*27															
RAD6 RAD7	*27 *27															
RAD8	*27															
RADIO	383	389	*568													

```
Symbol cross-reference
*24 663
*661 *198
109 *205
411 923 *929
924 *945
18 *962
*27
*28
*593 *1161 *1168
*558 562
1071 *1129
*1064 *1049
*24 1121
 SEND22
SETIT
SFND
SFND2
SHADMAT
SII
SKIP
                                                                                                                                       655 176 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005 177 1005
                                                                                                                                                                                                 839
                                                                                                                                                                                                                                                  888
                                                                                                                                                                                                                                                                                             *1119
                                                                                                                                                                                               300
616
                                                                                                                                                                                                                                                                                                                                                    926
                                                                                                                                                                                                                                                                                                                                                                                                       1105
                                                                                                                                                                                        769
*1320
*237
*1052
*1226
*1220
*1208
                                                                                                                                                                                                                                              •770
*1033
1034
                                                                                                                                                                                                                                                  1036
                                                                                                                                                                                                                                                                                             *1038
                                                                                                                                                                                          *1053
109
*883
*1578
400
720
                                                                                                                                                                                                                                                    415
                                                                                                                                                                                                                                                                                                    824
                                                                                                                                                                                                                                                                                                                                                                                                                                                       1128
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      1473
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      1584
                                                                                                                                                                                                                                                *529
729
                                                                                                                                                                                                                                                                                                      738
                                                                                                                                                                                                                                                                                                                                                                                                                                                       771
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         780
                                                                                                                                                                                            *1562
37
239
1104
44
199
                                                                                                                                                                                                                                                39
247
1137
45
209
                                                                                                                                                                                                                                                                                                  43
269
1138
59
216
                                                                                                                                                                                                                                                                                                                                                    46
297
1164
800
220
                                                                                                                                                                                                                                                                                                                                                                                                     47
423
1168
801
222
                                                                                                                                                                                                                                                                                                                                                                                                                                                   48
446
1468
812
261
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      60
827
1469
1198
263
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      62
859
1579
1206
368
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        64
860
1595
1218
593
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              110
978
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              175
980
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           67
865
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            103
915
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 233
984
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           68
877
 STAT2
STAT3
STAT4
STAT5
STAT6
STAT7
STMR
STRM
SUB1
SUB2
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         1223
679
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         1241
691
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            1507
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                1578
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            1470
                                                                                                                                                                                          38
*1393
*1380
886
706
748
790
652
660
*1137
*998
*126
228
736
*1030
*977
                                                                                                                                                                                                                                                                                                    977
                                                                                                                                                                                                                                                                                                                                                    1227
                                                                                                                                                                                                                                                    58
                                                                                                                                                                                                                                                                                                                                                                                                       1228
                                                                                                                                                                                                                                                                                                                                                                                                                                                       1229
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      1230
                                                                                                                                                                                                                                                    887
707
749
837
655
                                                                                                                                                                                                                                                                                                    708
750
838
1116
                                                                                                                                                                                                                                                                                                                                                    710
752
1209
1117
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           725
767
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           726
768
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                734
776
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          724
766
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 735
777
 257
•737
                                                                                                                                                                                                                                                                                                    265
                                                                                                                                                                                               830
1397
1384
                                                                                                                                                                                                                                                    999
                                                                                                                                                                                                                                                                                                    1594
                                                                                                                                                                                            510
*1123
*1238
786
299
                                                                                                                                                                                                                                                                                                                                                      1569
                                                                                                                                                                                                                                                    1481
1139
                                                                                                                                                                                                                                                                                                    1564
                                                                                                                                                                                                                                              *821
                                                                                                                                                                                                                                                                                                      1069
                                                                                                                                                                                                                                                                                                                                                      1159
   TRAN2
TRAN3
TRF1
TRF0
TRNCH
TRGN
TRSE
TRSI
TRTH
TRTW
TRYM
TRYM
TRYM
TRYM
TRYAE
TVTX
TW1
TXT1
TXT1L
TXT2
TXT3
TXT38
                                                                                                                                       567
*827
*756
*747
*1334
*764
*774
*762
*723
*1478
*706
18
508
1143
34
*868
1356
107
                                                                                                                                                                                                 1344
                                                                                                                                                                                               1486
                                                                                                                                                                                          *37
727
301
*878
73
907
643
298
1562
                                                                                                                                                                                                                                              *728
*877
                                                                                                                                                                                                                                                                                                                                                      1103
                                                                                                                                                                                                                                                                                                                                                                                                       1165
                                                                                                                                                                                                                                                  248
1068
850
512
                                                                                                                                                                                                                                                                                                                                             975
*1113
*1114
*1107
                                                                                                                                                                                                                                                                                                                                                                                                       993
1158
1406
1188
                                                                                                                                                                                                                                                                                                  *834
1109
1015
925
                                                                                                                                                                                                                                                                                                                                                                                                                                                       997
1567
1531
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         1592
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         1538
   TXT38
TXTOF
TXTOFF
TXTON
UCHOLD
UOC
                                                                                                                                                                                                                                              *62
                                                                                                                                                                                            983
*1362
173
*58
                                                                                                                                                                                                                                                *185
                                                                                                                                                                                                                                                                                                    290
                                                                                                                                                                                                                                                                                                                                                      351
                                                                                                                                                                                                                                                                                                                                                                                                       863
                                                                                                                                                                                                                                                                                                                                                                                                                                                       870
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         930
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          1102
   UP
UPDATE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          1126
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           1163
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           1502
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            1581
```

```
| Symbol cross-reference | Symbol cross-refere
```

Using the MC68HC11K4 Memory Mapping Logic

By Steven McAslan MCU Applications Engineering Motorola Ltd, East Kilbride, Scotland

INTRODUCTION

The MC68HC11K4 is provided with memory expansion logic which allows the 64K Byte addressing range of the 68HC11 CPU to be extended to more than 1Mbyte. This application note discusses the operation of this logic and provides examples of memory maps and possible hardware configurations.

THE MC68HC11K4 MEMORY EXPANSION LOGIC

The memory expansion logic extends the addressing range of the 68HC11 CPU by providing two new onchip blocks. The first new block implements additional address lines which are only made active when required by the CPU. The second block eases interfacing to external memory chips by providing chip select signals. Both of these blocks are fully user programmable.

ADDITIONAL ADDRESS CAPABILITY

If the addressing capability of the 68HC11 CPU is to be extended then the first step involved is to provide additional address lines. The CPU itself provides 16 lines (A0 to 15) which allow up to 64K Bytes of memory to be accessed. Each new address line provided will double that total.

To maintain compatibility with other members of the 68HC11 family the CPU used in the K4 is not functionally changed. The extra addressing capability is provided in

such a way that the CPU itself is unable to distinguish more than 64K Bytes of memory. The extra capacity is provided by switching banks of the extra memory in and out of the 64K Byte range provided. To maximise the flexibility of this approach the size and number of the switched banks is user programmable.

To use extended memory, the programmer must first allocate a range (called a *window*) within the CPU 64K Byte addressing range which will be used when banks are switched in and out. The memory expansion logic allows windows of 8K, 16K or 32K Bytes to be defined and placed at programmable points in the CPU 64K Byte memory. At any time only one bank may be displayed in the defined window and therefore the CPU may only have access to the memory contents of one bank at a time. The bank which is displayed in the window is selected by the additional address lines provided by the memory expansion logic. The process of replacing the active bank with a new bank is called bank-switching.

A useful analogy is that of photographic transparencies and a projector. The viewer may have many transparencies but is only able to view one at a time in the projector. If the photographs are numbered then the viewer is able to select precisely which one to view without having to go through all of them. Here the memory banks are akin to the transparencies – many are available but only one is accessible at any time. The number on the transparency can be thought of here as an address. Any transparency which is not being displayed at any one time is still accessible but only when the current one is removed and it is put in its place.

To extend the addressing capability of the CPU, six address lines were added. These are termed XA13, XA14, XA15, XA16, XA17 and XA18. To allow flexibility in the size of the windows, the lower three address lines are only used when determined by the size of the window and replace the CPU's equivalent addresses.

To understand the need for the XA13 to XA15 addresses consider the case when an 8K Byte window is being used. Address lines XA16 to XA18 are only active when the CPU is accessing memory within the window and they provide an extra 8 (23) times the memory provided by the CPU within that window. If an 8K Byte window is used then a maximum of 8 x 8K Bytes is available. However, for the CPU to uniquely distinguish each location in the 8K Byte window it only requires to use addresses A0 to A12. Changes in address lines A13 to A15 take it outside of the window and are therefore never valid within the window except to identify the starting address of the window. The three new addresses XA13 to XA15 are provided so that a full 512K Byte (8 x 8 x 8K Byte) range is realised. For a 16K Byte window only addresses XA14 and XA15 can be used and for 32K Byte only XA15 is usable. Note that the size of the memory window to be used need not necessarily be defined at the hardware design stage since the additional addresses XA13 to XA15 can be programmed to carry the CPU A13 to A15 signals. The situation may be complicated by the need to use differently sized windows (see example 2).

The memory expansion logic actually allows the user to define two independent windows and so more than 1M Byte of memory is accessible.

The hardware required to implement such a large memory range is greatly simplified by the use of the memory expansion's chip select block.

CHIP SELECTS

The memory expansion chip selects are provided to help the user interface the K4 with external memories. Four are provided but only three are of direct importance to the memory expansion logic. These are the two General Purpose Chip Selects and the Program Chip Select. The fourth, I/O Chip Select, is used to simplify the addition of external peripheral chips.

The basic function of a chip select is to provide a logic signal to indicate that the CPU is accessing a certain area of memory. For example, the Program Chip Select is intended to be active in the range of memory where the main program exists. Other chip selects will be active when their respective memory areas are used.

The General Purpose Chip Selects are the most flexible of those provided and their function is closely linked to the memory expansion logic. They can be programmed to be active on an area either within the CPU 64K Byte memory or within either window's 512K Byte range. In both cases the size of memory selected is fully programmable from 2K Bytes to 512K Bytes.

The above paragraphs outline the method by which the memory expansion logic extends the addressing range of the CPU. A detailed description of the internal registers used to implement the new logic is now required. Finally a series of examples are considered.

MEMORY EXPANSION AND CHIP SELECT REGISTERS

This discussion describes the functionality of the internal registers relating to the memory expansion logicand chip selects. Further details on their addresses and specific bit operations may be found in the Technical Summary [1].

The following registers perform the memory expansion function.

The **MMWBR** register allows the starting address of each of the two windows within the CPU 64K Byte address range to be defined. The windows will normally start on a boundary related to their size, for example an 8K Byte window may start on any 8K Byte boundary starting at \$0000, that is, \$2000 \$4000 ... \$E000. A 16K Byte window can only start on 16K Byte boundaries, \$0000 \$4000 ... \$C000. An exception is made for the 32K Byte window. This would normally start at either \$0000 or \$8000. However, the window is also allowed to start at \$4000.

The **MMSIZ** register sets the size of the windows in use and selects whether the chip selects are active for only CPU addresses or for extended addresses.

Each General Purpose Chip Select has two registers called GP1CSC, GP1CSA and GP2CSC and GP2CSA.

The *control* register (**GP?CSC**) determines the logical output required when an area of memory is selected (with possible logic combinations with other chip selects) and the range of memory over which the chip select is to be active. Each chip select can be programmed to become active whenever the CPU address enters an memory expansion window (regardless of the actual bank selected); this is known as *following* a window.

The address register (**GP?CSA**) allows the starting address of the chip select to be programmed. The bits in this register which are active are determined by the size of the chip select range selected by the control register.

The program and I/O chip selects are programmable via the **CSCTL** register.

Two window registers, MM1CR and MM2CR, are used to indicate which bank is active in a window. Each contains the values of XA13 to XA18 to be output when the CPU selects addresses within the extended memory window. To change banks the user writes the address of the new bank into the appropriate window register.

The actual memory expansion address lines are multiplexed with PORT G I/O pins. Selecting an address line on one of these pins means that a PORT G pin is lost. For this reason the user need only select those address lines which are needed by the expansion logic. This allows unused lines to be used as general purpose I/O. The register which defines which extended address lines are used is **PGAR**. If an address line is not required then the appropriate bit in **PGAR** should be cleared to 0. A special case exists for two address lines which overlap the CPU address lines (XA13 and XA14). If XA13 or XA14 are selected as address lines in **PGAR**, but are not used in either window, then the appropriate CPU address line will be output on the port.

EXTENDED MEMORY EXAMPLES

The best way to grasp the implications of the K4 extended memory function is to consider some examples. Each example consists of two figures. Figures a are the logical arrangement of the memory and Figures b are a *possible* hardware configuration.


Example 1 shows one window in use. This is an 8K Byte window scheme and provides 8 banks from a single 64K Byte EPROM chip. Note that the logical address of each bank is derived from address lines A0 to A12 then XA13 to XA15. Chip select 1 is used.


Example 2 shows two windows in use. The first window is of 8K Bytes and is organised as in example 1. The second window is of 16K Bytes and is organised as 16 banks in two 128K Byte RAM chips. The logical addresses of the Window 2 banks are determined by A0 to A13 then XA14 to XA17 (XA18 determines start address). Chip select 2 is used for window 2.


Example 3 shows the same two windows as in example 2 except that the logical addressing of the windows are changed. Now Window 1's logical address is determined by A0 to A12 then XA15 to XA17 (XA13 and XA14 ignored) and Window 2's logical address is determined by A0 to A13 then XA15 to XA18 (XA14 ignored). Note that in both windows every bank will be duplicated due to the lack of decoding on certain address lines. In Window 1 each bank is duplicated four times. In Window 2 each bank is duplicated twice.


Example 4 shows the maximum 1Mbyte extended memory possibility in use. Window 1 is 16K Bytes starting at \$0000 and Window 2 is 32K Bytes starting at \$4000. Note that the internal RAM and registers of the K4 are echoed in every page of window 1, but that the internal EPROM in window 2 only occurs in the first 64K Bytes of extended memory. That is, for addresses below \$10000, the internal EPROM is present in the memory map at the relevant address. This currently applies to all window sizes and configurations, however, the user should avoid referring to EPROM at any address beyond page 0 to ensure compatibility with any future upgrades.


Logical addresses of both windows are given by A0 to A13 then XA14 to XA18. Window 2 uses XA14 because it does not start on a 32K Byte boundary and so requires that the XA14 is inverted. Both chip selects are used and follow a window each.


















MMWBR \$40 - one window at \$0000, one at \$4000 CSCTL \$00 - no I/O or program chip select

GPCS1A \$00 - not relevant

GPCS1C \$0A - follow window 1

GPCS2A \$00 - not relevant GPCS2C \$0B - follow window 2






Figure 4b. One MByte in two windows

CONCLUSION

The standard 64K Byte addressing range of the M68HC11 family is easily extended using the MC68HC(7)11K4 memory expansion. This logic also provides programmable chip selects to allow easy interfacing with external memory chips. A similar extended memory system may be implemented on other M68HC11 products by following other systems as described in [2].

REFERENCES

- MC68HC711K4 Technical Summary, Reference BR751/D
- [2] "128K byte addressing with the M68HC11", Reference AN432/D

A Monitor for the MC68HC05E0

Peter Topping, MCU Applications Group, Motorola Ltd., East Kilbride

INTRODUCTION

Development systems for single-chip MCUs can be complex and expensive. This can dissuade potential users of this type of microprocessor from designing them into new applications. This application note describes a simple "entry" development system suitable for debugging hardware and software for the M6805 range of microprocessors. The M6805 range includes both CMOS and NMOS parts, most of which are single-chip devices which include mask-programmable ROM, RAM, I/O and one or more timers. The exceptions are the CMOS MC146805E2 and MC68HC05E0 which have no on-chip ROM but instead have data and address buses which enables them to use external memories and peripherals.

The development system uses the MC68HC05E0 processor and can be used to develop applications intended for any M6805 but is particularly suitable for applications which will use the MC68HC05E0 itself. The MC68HC05E0 has a non-multiplexed bus which requires no additional hardware to interface with RAMs, ROMs and EPROMS. It has 480 bytes of RAM, 3 timers, 3 chip-select lines and 4 8-bit ports enabling it to meet many requirements with the addition of only an EPROM containing the application software.

Such a system will be most cost effective in small volume applications not justifying a mask programmed single-chip MCU and also in applications requiring larger programs than can be accommodated in ROMed MCU versions.

For software development, however, RAM and a monitor have to be incorporated so software can be loaded and de-bugged. An MCM6264 8Kbyte (or MCM60L256/MCM6206 32Kbyte) RAM is used. The EBUG05 monitor EPROM, listed at the end of this application note, fulfils the monitor requirement.

In an E0 application the development system can be used as an add-on to the target system hardware, as shown in Figure 1 (components to the left of the dotted line). The application hardware needs very little modification as it already contains the MPU, the interface to the development system being mostly via the socket for the EPROM. Apart from the keyboard and display connections which use port A, only four or five additional connections are required. These can be made available on a small connector on the application PCB. In one of the 8K applications, used to check out the development system (reference 1), a keyboard and display were required, so only four I/O lines (see below) were dedicated to the development system. In a 16K application, A13 (PD5) is also required, so a fifth I/O line would be used. The keyboard provides up to 32 keys using 7 I/O lines and an external 3-line to 8-line decoder. One additional I/O line is used for the display. If the keyboard and/or display is not required in the final application (e.g., reference 2) then the I/O lines, used by them during development, are available for other purposes but their use cannot readily be de-bugged. This is a disadvantage of such a simple development system. There is, however, a major advantage of this system compared with those which use the display and keyboard of a PC. In this system the PC can be used to display the program listing file, obviating the need for printouts during debug.

CIRCUIT

Figure 1 shows the circuit used. The 8K or 16K (half of an MCM60L256) RAM is placed between \$0000 and \$3FFF; this means that the 512 bytes from \$0000 to \$01FF are not used, as they are mapped over the E0's I/O and RAM space. Locations \$0200 to \$021F are used by the monitor, so use of the RAM should start at \$0220 or above. Some RAM may be required to replace E0 page 0 RAM (16 bytes), used by the monitor or for other purposes during de-bug; the application used to check out the monitor used RAM from \$0400. This provides 7K (15K using an MCM60L256) of RAM for the code being de-bugged. The start address chosen for the code being developed can be extended down to \$0220 if this RAM is not required, providing a program space of nearly 15½Kbytes. The 16K limitation is caused by the split of the memory map into four (see Figure 3), to simplify address decoding and facilitate the ability to load code from an EPROM. If this capability is not required, more complex address decoding would allow up to 60K of RAM to be available for code; the monitor uses less than 4K.

The MC74HC138 provides the chip selects during de-bug as the on-chip chip selects signals are not suitable for the monitor's address map. The final system will usually not require an MC74HC138.


The 28-pin EPROM socket which will contain the final de-bugged code is used during development as the main interface to the monitor and its RAM. Only four or five other signals are required. These are the two or three most significant address lines, A15, A14 and, optionally, A13 and the clock (P02), which are required by the MC74HC138, the R/W line and a port line (PB2) for inputting or outputting code on an RS232 serial link. PB2 can be used in the application as it is only used by the monitor during serial transfers when the application is not running. Care should, however, be taken to avoid contention within the hardware connected to PB2. If only 8K bytes of external RAM are required, then A13 is not required and its pin, PD5, can be used by the application.

The hardware connected to the EPROM socket can also include a 28-pin socket to accommodate a 27(C)64 or 27(C)128 EPROM. This is addressed between \$4000 and \$7FFF and can be used to introduce software from an EPROM which has been programmed with code for de-bug. The monitor contains a routine which transfers the contents of this EPROM into RAM. Alternatively, code can be loaded serially via the RS232 interface.

The EBUG05 monitor EPROM (27C64) included in the external hardware is enabled from \$C000 to \$FFFF, although its actual start address is \$E000. Figure 3 shows the memory map of the development system.

The monitor display is a 6-digit 4-backplane LCD (e.g., Hamlin type 4200 or the 8-digit GE type LXD69D3F09KG), which is driven by an MC145000P display driver. The driver is controlled by a 2-line serial link from the microprocessor. A single-backplane display can be used as an alternative, as shown in Figure 2. Three MC144115 driver chips are used along with a transistor inverter to supply the additional latch enable signal required by these drivers. This circuît requires more connections to the LCD but allows the use of a more commonly available display.

The optional RS232 interface can be implemented using the single-supply MC145407 driver-receiver chip. If outputting of S-records is not required, then a simple transistor inverter with a pull-up resistor and a reverse polarity protection diode can be used. This interface is shown in Figure 4.



231




Figure 2. Alternative static LCD display

MC68HC05E0 I/O, timers						
MC68HC05E0 RAM (16 bytes used by EBUG05)						
MC68HC05E0 RAM (464 bytes including stack at 00FF), for use in application	0030 01FF					
MC68HC05E0 RAM (32 bytes used by EBUG05)	0200 021F					
External RAM,* can be used for data and/or program	0220 3FFF					
Optional EPROM socket	4000 7FFF 8000					
not used						
EBUG05 monitor	FFF5 FFF6					
MC68HC05E0 vectors						

Figure 3. Memory Map




Figure 4. Simple input-only RS232 interface




Figure 5. IDD Monitor Circuit

IDD INDICATOR

It is often useful with CMOS circuits to provide a simple IDD monitor which shows via an LED whether or not the IDD is above or below a specific value. In this application it shows whether or not the microprocessor is in the STOP mode. The required circuit is shown in Figure 5. The current threshold can be chosen by selecting the value of R1. A value of 1kohm sets the limit at about 500µA which means the LED should be off when the E0 is in STOP mode and on otherwise. The 500µA limit allows the LCD and perhaps a CMOS target application to be supplied without switching on the LED. When the microprocessor is not in STOP mode, its IDD is several milliamps and the LED should be lit. If a multiplexed LCD is used, it may be preferable not to supply it via this type of monitor circuit, as a significant change in contrast may occur as the microprocessor goes into its STOP mode (see Figure 5). The monitor drops about 600mV when the microprocessor is running, so the supply voltage should be chosen accordingly. While the microprocessor will operate down to 3V (at an appropriate frequency), the RAM and EPROM chips are specified at 5V ±0.5V. For battery operation 4 zinc-carbon or 5 Ni-Cad cells can be used.

EBUG05 KEY FUNCTIONS

The EBUG05 EPROM comprises a monitor, developed from the MC146805E2 CBUG05 program, specifically written to enter and debug 6805 code. The following functions are available using the 24-key keyboard:

Function	Key	Description of function				
PC	0	Display program counter.				
ВР	5	Enable breakpoints. The first breakpoint is displayed if enabled or boff if it isn' Enter new breakpoint address followed by ENTER to change, or just ENABLE to move to next one, three breakpoints are available. This number can be increased the only cost being the additional RAM used (3 bytes per breakpoint).				
BPC	6	Clear breakpoints. ENTER clears all breakpoints. Entering a number followed by ENTER clears that breakpoint only.				
OFF	А	Calculate branch offset. The address of the branch instruction and that of the destination are requested. If a valid branch is calculated, it is written into memory and displayed. If not valid, then "or" for out of range is displayed. A branch of -128 through +127 relative to the start address of the next instruction is allowed.				
TR	В	"Trace" one instruction. This is not a true trace as breakpoints are advanced sequentially through the code and do not follow branches or jumps (see below).				
STOP	С	Put the E0 into STOP mode, clock stops.				
WAIT	3	Put the E0 into WAIT mode.				
CC	D	Display/change Condition Code register, new data is followed by ENTER. ESC returns to " " prompt without changing contents.				
XR	E	Display/change indeX Register, new data is followed by ENTER. ESC returns to " " prompt without changing contents.				
AR	F	Display/change Accumulator, new data is followed by ENTER. ESC returns to " " prompt without changing contents.				
Р	Р	Output S-records. When this key is pressed, "bA" for begin address is displayed; enter first address (and ENTER), then last address when "EA" is displayed. Another ENTER starts the RS232 S-record output.				
L	L	Load S-records from the RS232 interface. Press L and "LOAd" is displayed. S-records sent to 2, PORTB, will be loaded until an S9 record is received. The prompt returns if the load was OK. If not, an error message is displayed (see next section).				
V	V	Verify RAM against S-records. "UErIFy" is displayed, otherwise the same as LOAD including error checks.				
ENTER	ENT	Enter keyed-in address or data (and move to next address in "M").				
ESC	ESC	Escape from current function (except STOP, WAIT, V, L & P).				

Function	Key	Description of function
GO	GO	Begin or continue program. When pressed current PC is displayed. To proceed from that location, press ENTER; to proceed from a different address, enter the address followed by ENTER.
М	М	Display/change a location in RAM. When pressed, last address is displayed. Press ENTER to display the contents of this address or enter a new address, followed by ENTER. New contents can be entered (followed by ENTER) if required. ENTER moves to next address; M moves to previous address.
SP	SP	Display stack pointer; cannot be modified.
XFER	7	Transfer code from an EPROM between \$4220 and \$7FFF into RAM (\$0220 to \$3FFF). When pressed, default start address (in RAM) is displayed. Press ENTER to start at this address (\$0400), or enter new start address followed by ENTER. End address (in RAM) is displayed. Press ENTER to transfer code up to this end address (\$1FFF), or enter new end address followed by ENTER. The lowest allowable start address is \$0220 and the highest end address is \$3FFF. During the transfer the code is read from the EPROM at the RAM addresses plus \$4000. The code in EPROM should have been assembled with the start address where it will reside during execution (e.g., \$0400).

USE OF THE MONITOR

The MC68HC05E0's vectors are within the address space of the EBUG05 EPROM. They operate via extended jumps in RAM. This gives the user access to the vectors if these jumps are written to, from within the user's program. The vectors' locations are shown in Table 1. The extended jump instruction (\$CC) is written to RAM by the monitor; all the user has to do is to overwrite the destination addresses at the locations indicated in the Table. This must be done at the start of the user code, before interrupts are enabled. Vectoring the jumps through a table at a fixed location in the user code obviates the need to change this initialisation when re-assembling changes the addresses of the interrupt service routines. Lines of code for this purpose are included as comments in reference 2.

Clearly the RESET vector cannot be altered in this way, so during debug user software should be started using the GO facility in EBUG05. Software interrupts (SWIs) are used by the monitor to facilitate breakpoint and should therefore not be used in the application software.

Software for de-bug should be assembled to reside in RAM, starting at address \$400 (or down to \$220 if more space is required, see above). It can be introduced into the system in an EPROM at \$4000 or loaded serially from a PC via the RS232 interface. The monitor includes a routine to move the code from EPROM to RAM, where it can be executed and debugged using EBUG05. This provides an alternative method of loading code for debug if a serial load is not appropriate. When debug is complete, the code should be re-assembled at \$E000 (or \$C000 if a 16K EPROM is used). When the code is in EPROM, the vectors should be included. The jumps required during debug are then no longer relevant.

CSROM will normally be suitable for selecting this EPROM, so that the MC74HC138 will not be required once the code has been finalised.

Table 1.

Vector	Address	JMP location in RAM
SPI/IIC	\$FFF4-5	\$0209 (add: \$20A/B)
Timer B	\$FFF6-7	\$0206 (add: \$207/8)
Timer A	\$FFF8-9	\$0203 (add: \$204/5)
IRQ	\$FFFA-B	\$0200 (add: \$201/2)
SWI	\$FFFC-D	used by monitor
RESET	\$FFFE-F	use "GO" function

BREAKPOINTS

Up to three breakpoint addresses can be entered; this number can be easily increased if required by changing the EQU on line 25 of EBUG05 source code. To allow the continuation of execution from a breakpoint, a breakpoint at the start address specified by a GO is ignored. This means that a single breakpoint in a loop will only be encountered once if, after it has occurred, execution is re-commenced with a GO from the current address. If it is required to stop at the breakpoint again, then one of the two procedures described here should be used. Two breakpoints can be entered at different places in the loop. They will be encountered alternately; clearly, two GOs are required for each execution of the loop. A second method is to insert only one breakpoint but to trace one instruction before continuing with a GO. This trace takes the program counter past the breakpoint address and so allows the breakpoint to be re-inserted when GO is executed. This will only work reliably if the breakpoint in not on a branch, jump, or any other instruction that could cause the program to proceed to an address other than the next sequential address (see below).

If a single breakpoint has been entered and encountered and execution re-started with a GO from the same address, then pressing RESET is the only method of returning to the monitor. Normally pressing RESET when the program is running with breakpoints valid is not recommended as the application code will be left corrupted with SWIs replacing the instructions at the breakpoint addresses. If, however, control has been lost because execution was recommenced from the address of a single breakpoint, then corruption will not occur as the breakpoint will not have been re-inserted.

Breakpoints are inserted when TRace or GO are executed but removed when a breakpoint is encountered. The trace facility inserts a breakpoint (SWI) at the address of the instruction sequentially after the current instruction and then executes the current instruction. If the current instruction jumps or branches somewhere else then the SWI will not be encountered. This is thus not a true program-following trace but in many cases is more useful as often subroutines do not need to be traced, variables being required to be checked only after each subroutine has been executed. If it is required to trace the program flow to the other address, then another breakpoint should be inserted at that address.

SERIAL LOAD

To load external Motorola S-records, the serial load key (L) should be pressed. The LCD will display "LOAd". S-records should then be supplied at 9600 baud (8-bit, no parity) on the RS232 interface. When an S9 termination record is received, the prompt returns. If an error is detected during a serial load, the load routine stops and displays the address at which the error occurred and the error type. The following error types are possible.

- 1: Checksum error, transmitted data or interface faulty.
- 2: RAM read-back error, RAM faulty or nonexistent.
- ASCII character less than \$30 (0) received.
- 4: ASCII character between \$39 (9) and \$41 (A) received.
- 5: ASCII character more than \$46 (F) received.
- 7: Verify error when comparing S-records with RAM.

The verify function can be used to check that the RAM has not been corrupted. The VERIFY function is used exactly like LOAD except that RAM is compared with, rather than loaded by, the S-records.

The S-record format can be seen in the example below. The number following the S is the record type. The monitor only recognises S1 (8-bit data) and S9 (termination) records. The next byte (23 in most of the records) is the number (in hex) of bytes which follow. This is followed by a 2-byte address (e.g., E000 and FFF4), then the data. The last byte is a checksum byte. The sum of all bytes, including the byte count and the checksum byte, is \$XXFF. This can be easily checked on the S9 record (03+00+00+FC=FF).

S123E000CDE05F24FB5FB728D6E09FB128270BC1E0BF273A5C5C5C5C20EEA601B70E5CDC50 S123E020E09FA6E3B7123F00A6F0B705A658B701A6FBB7063F02A6FFB7073F03A61CB708FF

S123E5E0305A26F8AD3020EAA1102705A11126E29981AE04BF28B72D4444444497D6E4CD2C S123E600BE28E720B62DA40F97D6E4CDBE28E721CDE1ECB62D81B72EBF2CB6305FADD5B61C S10DE6202BAE02ADCFB62EBE2C8146 S10FFFF4E022E022E02E04EE022E022C5 S9030000FC

SERIAL INTERFACE

Figure 6 shows a suggested method of wiring up the RS232 sockets in a system with both loading and dumping capabilities. This arrangement facilitates use of the serial LOAD and DUMP routines of the monitor either via a PC COM port or between a host and terminal connected by an RS232 link. When using a PC, the "host" socket should be used. As only one pin on the MC68HC05E0 is used, switching is required to make the required connections. S2 can be eliminated (or left at "L") if only loading is required, as will often be the case. To save power in battery applications, the RS232 interface chip can be switched off using S1. Table 2 shows possible methods of use.




Figure 6. RS232 serial interface with Load/Dump switching

Table 2.

Set-up	Function	S1	S2	Comments	
Host &	Load	On	L	Terminal and host connected. Micro looks at data sent from host to terminal (pins 3).	
terminal	Dump	On	D	Connection between terminal and host broken, S-records sent to both host (2) and terminal (3).	
PC "COM"	Load	On	L	S-records loaded from pin 3.	
port	Dump	On	D	S-records sent to pin 2 on "host" socket (and pin 3 on "terminal" socket).	

REFERENCES

- 1) AN441/D, An EPROM Emulator using the MC68HC05E0.
- 2) AN460/D, An RDS Decoder using the MC68HC05E0.

APPENDIX - EBUG05 E0 monitor listing

```
0001
0002
0003
0004
                                                           EBUG05 E0 monitor.
0005
0006
0007
                                          P. Topping
0008
0009
0010
0011 0020
                                          ORG
                                                   $0020
0012
0013 0000
                                 PORTA
                                                   ٥
                                                                      PORT A ADDRESS
                                          FOU
                                                                           В
0014 0001
                                  PORTB
                                          FOU
0015 0002
                                  PORTC
                                          EQU
0016 0003
                                  PORTD
                                          EQU
                                                   3
                                                                           Ď
0017 0004
                                 PORTE
PORTAD
                                          EQU
                                                   4
5
                                                                           F
0018 0005
                                                                      PORT A DATA DIRECTION REG.
                                          EQU
0019 0006
                                  PORTBD
                                          EQU
                                                                           В
0020 0007
                                 PORTCD
                                          EQU
                                                                           Ċ
0021 0008
0022 0009
                                 PORTDD
                                          EQU
                                                   8
                                                                           D
                                 PORTED
                                          EOU
                                                                           Е
0023 000c
                                 TCR
                                          EQU
                                                   $0C
                                                                      TIMER CONTROL REGISTER
0024 0012
                                 PORTDSF
                                                   $12
                                                                      PORT D ALTERNATIVE FUNCTION REG.
0025 0003
                                 NBKPT
                                          EQU
                                                   3
0026
0027 0020
                                 STAT
                                          RMB
                                                                     0: Not first SWI after RESET
0028
                                                                      1: PROCEED (0: GO)
0029
                                                                      4: No address entered (BLDRNG)
                                                                     5: Verifying (TLOAD)
6: Register contents being changed
0030
0031
0032
                                                                      7: Last S1 record (PUNCH)
0033 0021
                                                                      RAM SUB-ROUTINE LDA/STA

ADDRESS H

ADDRESS I.
                                 WORK 2
                                          RMB
0034 0022
                                 ADDRH
                                          RMB
0035 0023
                                 ADDRL
                                          RMB
                                                                                        ADDRESS L
0036 0024
                                 WORK3
0037 0025
                                 WORK5
                                          RMB
0038 0026
                                 WORK 6
                                          RMB
                                                                      TEMP. ADDRESS
No. BREAKPOINTS
0039 0027
                                 TEMP
                                          RMB
0040 0029
                                 PNCNT
0041 002a
                                 CHKSUM
                                          RMB
                                                                      CHECKSUM (SERIAL)
0042 002b
                                 COUNT
                                          RMB
                                                                      BIT COUNTER
                                                                      TEMP (SERIAL)
0043 002c
                                 TMP1
                                          RMB
0044 002d
                                 TMP2
                                          RMB
0045 .002e
                                 BCNT
                                                                      BYTÉ COUNT
0046
0047 0200
                                          ORG
                                                   $0200
0048
0049 0200
                                 IRQ
                                                                      DE-BUG RAM VECTOR, IRQ
0050 0203
0051 0206
                                 TIRQA
TIRQB
SIRQ
                                          RMB
                                                                                           TIMER A
                                          RMR
                                                                                           TIMER R
0052 0209
                                          RMB
                                                                                           SERIAL
0053 020c
                                 DTABL
                                          RMB
                                                                      DISPLAY TABLE
0054 0212
0055 0213
                                 WORK1
                                          RMB
                                 WORK 4
                                          RMR
0056 0214
                                 TMPTCR
                                          RMB
                                                                     TEMP. TCR (XROM USED BY MONITOR)
0057 0215
                                 PROP
                                          RMB
                                                                     INSTRUCTION (PROCEED)
0058 0216
                                 BKPTBL
                                          RMB
                                                   3*NBKPT
                                                                      B.P. TABLE
0059
0060
0061 e000
                                          ORG
                                                   $E000
0062
```

```
0063
0064
0065
                                                         Reset.
0066
0067
 0068
0069 e000 a6 f0
0070 e002 b7 05
0071 e004 a6 ff
0072 e006 b7 12
                                                                     #SF0
                                             RESET
                                                                                               TUP PORT
                                                         STA
                                                                                              JR KEYPAD
                                                                                              SETTIP PORTO
                                                         I.DA
                                                                     PORT) F
                                                         STA
                                                                                             FOR ADDRESSES ETC.
0073
0074 e008 a6 cc
0075 e00a c7 02 00
                                                                     #$CC
                                                                                             VECTORS IN RAM
                                                                     IRQ
TIRQA
TIRQB
                                                         STA
 0076 e00d c7 02 03
                                                         STA
0076 e00d c7 02 03
0077 e010 c7 02 06
0078 e013 c7 02 09
0079 e016 c6 e0 ac
0080 e019 c7 02 01
                                                         STA
                                                         STA
                                                                     VECTOR
IRO+1
                                                         LDA
                                                         STA
0081 e01c c6 e0 ad
0082 e01f c7 02 02
                                                         LDA
                                                                     VECTOR+1
                                                         STA
                                                                     IRQ+2
0083 e022 c6 e0 ae
0084 e025 c7 02 07
                                                                     VECTOR+2
                                                         LDA
                                                                     TIRQB+1
VECTOR+3
                                                         STA
 0085 e028 c6 e0 af
                                                         LDA
0086 e02b c7 02 08
0087 e02e c6 e0 b0
0088 e031 c7 02 04
                                                         STA
                                                                     TIRQB+2
                                                         LDA
                                                                     VECTOR+4
                                                         STA
                                                                     TTROA+1
 0089 e034 c6 e0 b1
                                                         LDA
                                                                     VECTOR+5
 0090 e037 c7 02 05
                                                         STA
                                                                     TIROA+2
0091 e03a c6 e0 b2
0092 e03d c7 02 0a
0093 e040 c6 e0 b3
                                                         LDA
                                                                     VECTOR+6
                                                         STA
                                                                     SIRQ+1
                                                         LDA
                                                                     VECTOR+7
 0094 e043 c7 02 0b
                                                         STA
                                                                     SIRO+2
 0095
0096 e046 ae 20
0097 e048 7f
0098 e049 5c
                                                         LDX
                                                                     #STAT
                                            INIT
                                                                                              CLEAR
                                                         CLR
                                                                     0.X
                                                         INCX
                                                                                              WORKING
 0099 e04a a3 2e
0100 e04c 23 fa
                                                                     #BCNT
                                                                                              STORAGE
                                                         BLS
                                                                     INIT
 0101
 0102 e04e cd e6 1f
                                                         JSR
                                                                     SCNBKP
                                                                                              CLEAR
0102 e04e cd e6 11
0103 e051 a6 ff
0104 e053 d7 02 16
0105 e056 5c
0106-e057 5c
                                                         LDA
                                                                                              ALL
                                            REBCLR
                                                         STA
                                                                     BKPTBL, X
                                                                                              BREAKPOINTS
                                                         INCX
                                                         INCX
 0107 e058 5c
                                                         INCX
0108 e059 3a 29
0109 e05b 26 f6
0110 e05d 83
                                                         DEC
                                                                     PNCNT
                                                         BNE
                                                                     REBCLR
                                                         SWI
 0112
```

0113	*****	*****	******	*****
0114	*			*
0115	*	SWI.		*
0116	*			*
0117	*****	*******	*******	********
0118				
0119 e05e 00 20 04	SWI	BRSET	0,STAT,SWICHK	FROM RESET?
0120 e061 10 20		BSET	0,STAT	YES
0121 e063 20 4f		BRA	GETCMD	
0122 e065 b6 0c	SWICHK	LDA	TCR	GET CURRENT TCR
0123 e067 ae 0c		LDX	#\$0C	SET XROM SO THAT EXTERNAL RAM
0124 e069 bf 0c		STX	TCR	CAN BE WRITTEN TO
0125 e06b c7 02 14		STA	TMPTCR	SAVE CURRENT TCR
0126 e06e cd e6 74	STAY	JSR	KEYSCN	
0127 e071 cd e6 1f		JSR	SCNBKP	REMOVE
0128 e074 d6 02 16	SWIREP		BKPTBL,X	BREAKPOINTS
0129 e077 2b 0d		BMI	SWINOB	
0130 e079 b7 22		STA	ADDRH	
0131 e07b d6 02 17		LDA	BKPTBL+1,X	
0132 e07e b7 23		STA	ADDRL	
0133 e080 d6 02 18		LDA	BKPTBL+2,X	
0134 e083 cd e7 57		JSR	STORE	
0135 e086 5c	SWINOB			GET NEXT B.P.
0136 e087 5c		INCX		
0137 e088 5c		INCX		
0138 e089 3a 29		DEC	PNCNT	
0139 e08b 26 e7		BNE	SWIREP	
0140 e08d cd e1 23		JSR	LOCSTK	FIND STACK
0141 e090 e6 08		LDA	8, X	
0142 e092 a0 01		SUB	#1	ADJUST PC
0143 e094 e7 08		STA	8,X	(MINUS 1)
0144 e096 b7 23		STA	ADDRL	
0145 e098 e6 07		LDA	7, X	
0146 e09a a2 00		SBC	#0	
0147 e09c e7 07		STA	7,X	
0148 e09e b7 22		STA	ADDRH	
0149				0000000
0150 e0a0 03 20 06		BRCLR	1,STAT,NOPRO	PROCEED ?
0151 e0a3 c6 02 15		LDA	PROP	
0152 e0a6 cd e7 57		JSR	STORE	
0153	NOPRO	JMP	PCOUNT	PRINT P.C.
0154 e0a9 cc e1 35 0155	NOPRO	JMP	PCOUNT	PRINT P.C.
0156				******
0156	*			*
0158	*	Dofault	interrupt vector	****
0159	*	Delaulo	. Incerrupt vecto	*
0160	******	******	******	******
0161				
0162 e0ac e8 9c	VECTOR	FDB	IRQV	IRQ
0163 e0ae e8 9c	V LC TON	FDB	TIROBV	TIMER B
0164 e0b0 e8 9c		FDB	TIROAV	TIMER A
0165 e0b2 e8 9c		FDB	SIRQV	SERIAL
0166		- UD	DIMA	SENTAL
0167				

```
0168
0170
                                         Print logo & scan for keypress.
0171
0172
0174 e0b4 cd e6 42
                                GETCMD JSR
                                                  CLRTAB
0175 e0b7 a6 e4
0176 e0b9 c7 02 0c
0177 e0bc cd e6 4c
                                         LDA
                                                                    PRINT
                                         STA
                                                  DTABL.
                                                                    PROMPT
                                DSCN
                                         TCR.
                                                  DISTAR
0178 e0bf cd e6 74
                                CMDSCN
                                         JSR
                                                  KEYSCN
                                                                   CHECK KEYPAD
0179 e0c2 24 fb
                                         BCC
                                                  CMDSCN
0180 e0c4 5f
                                         CLRX
0181 e0c5 c7 02 12
                                                  WORK1
                                         STA
0182 e0c8 d6 e0 df
                                RJUMP
                                                  PTABL, X
                                                                   THIS COMMAND?
                                         I.DA
0183 e0cb c1 02 12
                                         CMP
0184 e0ce 27 0b
                                         BEQ
                                                  PJUMP
                                                                   YES
0185 e0d0 c1 e1 1f
0186 e0d3 27 df
                                         CMP
                                                  LAST
                                         BFO.
                                                  GETCMD
0187 e0d5 5c
                                         INCX
                                                                    МО
0188 e0d6 5c
                                         INCX
                                                                    GO TO
0189 e0d7 5c
                                         INCX
                                                                   NEXT
0190 e0d8 5c
                                                                    POSSIBLE
                                         TNCY
0191 e0d9 20 ed
                                                  RJUMP
                                                                    TRY AGAIN
                                         BRA
0192 e0db 5c
                                PJUMP
                                         INCX
0193 e0dc dc e0 df
                                         JMP
                                                  PTABL.X
                                                                    COMMAND
0194
0195 e0df 11
                                PTABL
                                         FCB
                                                  $11
0196 e0e0 cc e1 35
                                                  PCOUNT
                                                                    0 PROGRAM COUNTER
                                         JMP
0197 e0e3 12
                                         FCB
                                                  $12
0198 e0e4 cc e1 4f
0199 e0e7 14
                                         TMP
                                                  AREG
                                                                   F ACCUMULATOR
                                         FCB
                                                  <14
0200 e0e8 cc e1 6d
                                         JMP
                                                  XREG
                                                                    S INDEX REGISTER
0201 e0eb 18
0202 e0ec cc e1 8d
                                         JMP
                                                  CCODE
                                                                   D CONDITION CODE
0203 e0ef, 28
                                         FCB
                                                  $28
                                                  PWRDWN
0204 e0f0 cc e8 9d
                                         JMP
0205 e0f3 24
0206 e0f4 cc e8 a3
0207 e0f7 32
                                         JMP
                                                  WDWN
                                                                    3 WAIT
                                         FCR
                                                  $32
0208 e0f8 cc e2 cf
                                         JMP
                                                  BPDIS
                                                                    8 DISPLAY/SET BP
0209 e0fb 34
                                         FCB
                                                  $34
0210 e0fc cc e3 46
0211 e0ff 38
0212 e100 cc e3 a7
                                         JMP
                                                  BPCLR
                                                                    9 CLEAR BP
                                         FCB
                                                  $38
                                         JMP
                                                  PROC
                                                                    B PROCEED TO NEXT INSTRUCTION
0213 e103 41
                                         FCB
                                                  $41
0214 e104 cc e8 16
                                         JMP
                                                  XFER
                                                                    7 TRANSFER FROM EPROM TO RAM (OFFSET: $3C00)
0215 e107 48
0216 e108 cc e2 19
                                         FCB
                                                  $48
                                         JMP
                                                  OFFSET
                                                                    A OFFSET CALCULATION
0217 e10b 51
                                         FCB
                                                  $51
0218 e10c cc e4 c5
                                         JMP
                                                  PUNCH
                                                                    P OUTPUT S-RECORDS
0219 e10f 52
0220 e110 cc e3 f1
                                                  $52
TLOAD
                                         FCB
                                         JMP
                                                                    L LOAD S-RECORDS
0221 e113 54
                                         FCB
                                                  $54
0222 e114 cc e3 eb
                                                  VERIFY
                                                                   V VERIFY S-RECORDS
                                                  $62
NEWGO
0223 e117 62
                                         FCB
0224 e118 cc e5 aa
                                                                   G NEW GO (SKIP CURRENT BP)
                                         JMP
0225 e11b 64
                                         FCB
                                                  $64
0226 ellc cc e6 e3
0227 ellf 68
                                                  MEMEX
                                                                    M MEMORY INSPECT/MODIFY
                                         JMP
                                LAST
                                         FCB
                                                  $68
0228 e120 cc e6 25
                                                                    S STACK
                                         JMP
                                                  STACK
0229
0231
                                *************************************
0232
0233
                                         Search for stack pointer, X <- SP-3
0234
0236
0237 e123 ad 01
                                LOCSTK
                                         RCR
                                                  LOCST2
                                                  -$8000+*/256+$80
0238 00e1
                                STKHI
                                         EQU
0239 0025
                                         EQU
                                                  -256*STKHI+*
                                STKLOW
0240 e125 81
                                         RTS
0241 e126 ae 7f
                                LOCST2
                                                  #$7F
                                         LDX
0242 e128 a6 e1
0243 e12a 5a
                                LOCLOP
                                                  #STKHI
                                         LDA
                                LOCDWN
                                        DECX
0244 e12b f1
                                                  LOCDWN
0245 e12c 26 fc
                                         BNE
0246 e12e a6 25
                                         LDA
                                                  #STKLOW
0247 e130 e1 01
                                         CMP
                                                  1.X
0248 e132 26 f4
                                                  LOCLOP
0249 e134 81
                                         RTS
0250
```

```
0252
0253
                                           Display program counter.
0254
0255
0257 e135 a6 73
                                  PCOUNT LDA
0258 e137 c7 02 10
                                           STA
                                                    DTABL+4
                                           LDA
0259 e13a a6 d1
                                                    #$D1
0260 e13c c7 02 11
                                           STA
                                                    DTABL+5
0261 e13f ad e2
                                           BSR
                                                    LOCSTK
                                                                       FIND USER PC
0262 e141 e6 07
                                           T.DA
                                                    7.X
                                                                       HIGH BYTE
                                                    ADDRH
0263 e143 b7 22
                                           STA
0264 e145 e6 08
                                           LDA
                                                                       LOW BYTE
                                                    8.X
0265 e147 b7 23
                                           STA
                                                    ADDRL
                                                                       PRINT IT
0266 e149 cd e8 02
                                           TOR
                                                    PRTADR
                                           JMP
0267 e14c cc e0 bf
                                                    CMDSCN
0268
0269
0270
0271
                                           Accumulator examine/change.
0272
0273
0274
0275 e14f a6 77
0276 e151 c7 02 0c
0277 e154 c7 02 0f
                                  AREG
                                           T.DA
                                                    #$77
                                                                       PRINT 'ACCA'
                                           STA
                                                    DTABL
                                           STA
                                                    DTABL+3
0278 e157 a6 d1
                                                    #$D1
0279 e159 c7 02 0d
0280 e15c c7 02 0e
                                           STA
                                                    DYPARI.+1
                                           STA
                                                    DTABL+2
0281 e15f ad c2
                                           BSR
                                                    LOCSTK
                                                                      FIND ACCUM. VALUE
0282 e161 9f
                                           TXA
0283 e162 ab 05
                                           ADD
                                                    ADDRH
                                                                      SETTIP FOR
0284 e164 3f 22
                                           CLR.
0285 e166 b7 23
                                           STA
                                                    ADDRL
                                                                      EXAMINE/CHANGE
0286 e168 1c 20
                                                     6,STAT
                                           BSET
0287 e16a cc e6 ea
                                           JMP
                                                    MEMEX3
                                                                      USING MEMORY ROUTINE
0288
0289
0290
0292
                                           Index reg. examine/change.
0293
0294
0295
0296 e16d cd e6 42
                                  XREG
                                           GPT.
                                                    CLRTAB
0297 e170 a6 06
0298 e172 c7 02 0d
                                                                      PRINT 'Idr'
                                           LDA.
                                                    #6
                                           STA
                                                    DTABL+1
0299 e175 a6 e6
0300 e177 c7 02 0e
                                                    DTABL+2
                                           STA
0301 e17a a6 60
0302 e17c c7 02 0f
0303 e17f ad a2
                                           LDA
                                                    #$60
                                                    DTABL+3
                                           STA
                                                                       FIND INDEX
                                                    LOCSTK
0304 e181 9f
                                           TXA
                                                                      REGISTER VALUE
0305 e182 ab 06
0306 e184 3f 22
                                           ADD
                                                    ADDRH
                                                                       SETUP FOR
                                           CLR
0307 e186 b7 23
                                           STA
                                                    ADDRL
                                                                       EXAMINE/CHANGE
0308 e188 1c 20
                                           BSET
                                                    6,STAT
0309 e18a cc e6 ea
                                           JMP
                                                    MEMEX3
                                                                      USING MEMORY ROUTINE
0310
0311
0312
0313
0314
0315
0316
0317 e18d cd e6 42
                                 CCODE
                                           JSR
                                                    CLRTAB
0318 e190 a6 d1
0319 e192 c7 02 0c
                                           LDA
                                                    #$D1
DTABL
                                           STA
0320 e195 a6 d7
                                                    #$D7
                                           LDA
0321 e197 c7 02 0d
                                           STA
                                                    DTABL+1
0322 e19a a6 e6
0323 e19c c7 02 0e
                                           LDA
                                                    #$E6
                                                    DTABL+2
                                           STA
0324 e19f a6 f1
                                           LDA
0325 elal c7 02 0f
                                           STA
                                                    DTABL+3
0326 ela4 cd el 23
0327 ela7 9f
                                           JSR
                                                    LOCSTK
                                                                       FIND CONDITION
                                           TXA
                                                                      CODES
0328 ela8 ab 04
                                           ADD
                                                    #4
0329 elaa 3f 22
                                                    ADDRH
                                                                       SETUP FOR
0330 elac b7 23
                                           STA
                                                    ADDRL
                                                                       EXAMINE/CHANGE
0331 elae 1c 20
                                           RSET
                                                    6 СТАТ
0332 e1b0 cc e6 ea
                                           JMP
                                                    MEMEX3
                                                                      USING MEMORY ROUTINE
0333
0334
```

```
0335
0336
0337
                                             Build a beginning and ending
0338
                                             address range.
TEMP.TEMP+1 - ADDRH, ADDRL.
0339
0340
0341
0342
0343 e1b3 19 20
                                   BLDRNG BCLR
                                                        4.STAT
0344 e1b5 cd e6 42
                                             JSR
                                                        CLRTAB
                                                                           PRINT
0345 e1b8 a6 f4
                                              LDA
                                                        #$F4
                                                                            BA
0346 elba c7 02 10
0347 elbd a6 77
0348 elbf c7 02 11
0349 elc2 cd e6 4c
                                              STA
                                                        DTABL+4
                                             LDA
                                                        *$77
                                                        DTABL+5
                                             STA
                                             JSR
                                                        DISTAB
                                                                           GET SOURCE ADDR.
0350 e1c5 cd e7 a0
                                              JSR
                                                        BLDADR
0351 e1c8 24 25
0352 e1ca b6 22
                                                        BLDRN1
                                                                           VALIDO
                                              BCC
                                             LDA
                                                       ADDRH
                                                                           YES
0353 e1cc b7 27
                                              STA
                                                        TEMP
                                                                           NO SAVE IT
0354 elce b6 23
0355 eld0 b7 28
0356 eld2 cd e7 46
0357 eld5 b7 26
                                              LDA
                                                        ADDRL
                                              STA
                                                        TEMP+1
                                                                           FETCH OPCODE OF INSTR.
                                              JSR
                                                        CAOL
                                                       WORK6
                                             STA
                                                                           SAVE IT
0358 eld7 cd e6 42
0359 elda a6 f1
0360 eldc c7 02 10
0361 eldf a6 77
                                              JSR
                                                        CLRTAB
                                                                           PRINT 'EA'
                                              LDA
                                                        #$F1
                                              CTA
                                                        DTART.+4
                                              LDA
                                                        #$77
0362 elel c7 02 11
                                              STA
                                                        DTABL+5
0363 ele4 cd e6 4c
                                             JSR
                                                       DISTAB
                                                                           GET DESTINATION ADDR
0364 ele7 cd e7 a0
                                                        BI.DADR
                                             JCR.
0365 elea 24 03
                                             BCC
                                                       BLDRN1
                                                                           VALID?
0366 elec b6 22
                                              LDA
                                                       ADDRH
0367 elee 81
                                              RTS
0368 elef 18 20
                                   BLDRN1 BSET
                                                        4.STAT
                                                                           INVALID
0369 elf1 81
                                             RTS
0370
0371
0372
0373
                                             Display message.
0374
                                    ************************************
0375
0376
0377 e1f2 bf 26
                                   DISP
                                              STX
                                                       WORK 6
0378 e1f4 3f 2b
                                              CLR
                                                       COUNT
0378 e1f4 3f 2b
0379 e1f6 be 26
0380 e1f8 d6 e2 0d
0381 e1fb be 2b
0382 e1fd d7 02 0c
                                   DISLP
                                             LDX
                                                       WORK6
                                              LDA
                                                        DLOAD, X
                                                       COUNT
                                             I.DX
                                                       DTABL, X
                                             STA
0383 e200 3c 26
                                              INC
0384 e202 3c 2b
0385 e204 b6 2b
                                              INC
                                                       COUNT
                                                       COUNT
                                              LDA
0386 e206 a1 06
                                              CMP
                                                        #6
0387 e208 25 ec
                                                        DISLP
0388 e20a cc e6 4c
                                              JMP
                                                        DISTAB
0389
                                             FCB
0390 e20d 00 00 d0 d7 77 e6 DLOAD
                                                       0,0,$D0,$D7,$77,$E6
0391 e213 d6 f1 60 06 71 b6 VERF
                                                       $D6,$F1,$60,$06,$71,$B6
0392
0393
```

0394	******	******	******	*******	
0395	*			*	
0396		Calculate branch offset.			
0397		carculate branch offset.			
0398	******	*************			
0399					
0400 e219 ad 98	OFFSET	BSR	BLDRNG		
0401 e21b 08 20 3e	011001	BRSET	4,STAT,ORET		
0402 e21e b6 23		LDA	ADDRL	NO FIND APPARENT	
0403		22		NO TIND MITMENT	
0404 e220 a0 02		SUB	#2		
0405 e222 b7 23		STA	ADDRL		
0406 e224 b6 22		LDA	ADDRH		
0407 e226 a2 00		SBC	# 0		
0408 e228 b7 22		STA	ADDRH		
0409 e22a b6 23		LDA	ADDRL		
0410 e22c b0 28		SUB	TEMP+1	OFFSET	
0411					
0412 e22e b7 23		STA	ADDRL		
0413 e230 b6 22		LDA	ADDRH		
0414 e232 b2 27		SBC	TEMP		
0415 e234 b7 22		STA	ADDRH		
0416 e236 b6 26		LDA	WORK6	CHECK OPCODE	
0417 e238 a1 1f		CMP	#\$1F	FOR BIT BRANCH	
0418 e23a 23 50		BLS	OFFST1	TON DIT DILLIEN	
0419 e23c b6 22		LDA	ADDRH		
0420 e23e a1 ff		CMP	#SFF	+ OR - OFFSET?	
0421 e240 27 0b		BEO	OFFST2	+ OK GIIBEI:	
0422 e242 4d		TSTA	011512	CHECK OFFSET	
0423 e243 26 7a		BNE	OVRERR	FOR +/- 0	
0424		DIVE	OVINDINI	101 17 0	
0425 e245 b6 23		LDA	ADDRL		
0426 e247 al 7f		CMP	#\$7F		
0427 e249 22 74		BHI	OVRERR		
0428 e24b 20 0a		BRA	OK1		
0429		Didi	OKI		
0430 e24d b6 23	OFFST2	LDA	ADDRL		
0431 e24f a1 ff	011012	CMP	#\$FF		
0432 e251 27 6c		BEQ	OVRERR		
0433		DDV	OTILIAN		
0434 e253 al 80		CMP	#\$80		
0435 e255 25 68		BLO	OVRERR		
0436		220	O TILDINI		
0437 e257 ad 06	OK1	BSR	USE	PRINT IT IF VALID	
0438 e259 cc e0 bf		JMP	CMDSCN		
	ORET	JMP	GETCMD		
0440		- • • •			
0441 e25f cd e6 42	USE	JSR	CLRTAB		
0442 e262 a6 d6	000	LDA	#SD6	PRINT 'USED'	
0443 e264 c7 02 0c		STA	DTABL		
0444 e267 a6 b5		LDA	#\$B5		
0445		20A			
0446					

```
0447
0448
0449
                                              Branch offset (continued).
0450
0451
0452
0453 e269
             7 02 0d
                                              STA
LDA
                                                        DTABL+1
0454 e26
            .6 f1
·7 02 0e
                                                        #$F1
DTABL+2
0455 e26.
0456 e27)
                                              STA
             6 e6
7 02 0f
                                              LDA
                                                        #$E6
0457 e273
                                                        DTABL+3
                                              STA
0458 e276
             6 23
                                              LDA
                                                        ADDRI.
                                                                           PRINT OFFSET
0459 e278
              d e7 d6
                                              JSR
                                                        PRTDAT
0460 e27b 7
                                              TAX
0461 e27 o6 28
                                              LDA
                                                        TEMP+1
0462 e27.
            1b 01
                                              ADD
                                                        #1
0463 e280 o7 23
                                              STA
                                                        ADDRL
0464 e28 o6 27
                                              LDA
                                                        TEMP
0465 e284 a9 00
                                              ADC
STA
                                                        ä٥
                                                                           מתאד יויום
0466 e286 o7 22
                                                        ADDRH
                                                                           INSTRUCTION
0467 e288 f
                                              TXA
0468 e289 cc e7 57
                                                        STORE
0469
0470 e28c p6 23
                                   OFFST1
                                                        ADDRL
                                              LDA
                                                                           ADJUST FOR
0471 e28e a0 01
                                              SUB
                                                                           BIT BRANCH
0472 e290 o7 23
                                              STA
                                                        ADDRL
0473 e292 o6 22
                                              LDA
                                                        ADDRH
0474 e294 a2 00
                                              SBC
                                                        #O
0475 e296 o7 22
                                              STA
                                                        ADDRH
0476 e298 a1 ff
0477 e29a 27 0b
0478 e29c 4d
                                              CMP
                                                                           NEG OFFSET?
                                                        #$FF
                                              BEQ
                                                        OFFST3
                                                                           YES
                                              TSTA
                                                                           CHECK FOR
0479 e29d 26 20
                                                        OVRERR
                                              BNE
                                                                           +/- 0 AND -1
0480 e29f p6 23
0481 e2a1 a1 7f
0482 e2a3 22 1a
                                              LDA
                                                        ADDRL
                                              CMP
                                                        #$7F
                                                       OVRERR
                                              RHT
0483 e2a5 20 0e
                                              BRA
                                                        OK2
0484
0485 e2a7 b6 23
                                    OFFST3
                                              LDA
                                                        ADDRL
0486 e2a9 a1 ff
0487 e2ab 27 12
                                                       #$FF
OVRERR
                                              CMP
                                              BEO
0488 e2ad a1
                                              CMP
                                                        #$FE
0489 e2af 27 0e
0490 e2b1 a1 80
0491 e2b3 25 0a
                                              BEQ
                                                        OVRERR
                                                                           BHI ?
                                              CMP
                                                        #$80
                                                        OVRERR
                                              BLO
0492
0493 e2b5 3c 28
0494 e2b7 26 02
0495 e2b9 3c 27
                                    OK2
                                              INC
                                                        TEMP+1
                                              BNE
                                                        OFFITS
                                              INC
                                                        TEMP
0496 e2bb ad a2
                                    OFFITS
                                              BSR
                                                        USE
                                                                           PRINT IF VALID
0497 e2bd 20 0d
0498
0499 e2bf a6 d7
                                    OVRERR
                                                        #$D7
                                              LDA
                                                                           PRINT OR
0500 e2c1 c7 02 10
                                              STA
                                                        DTABL+4
0501 e2c4 a6 60
0502 e2c6 c7 02 11
0503 e2c9 cd e8 02
                                                        #$60
                                              LDA
                                                        DTABL+5
                                              STA
                                              JSR
                                                        PRTADE
0504 e2cc cc e0 bf
                                   CMDJMP
                                             JMP
                                                        CMDSCN
0505
```

0506

0507	******	******	*****	**************
0508 0509	*	Display	/set breakpoints	
0510 0511	******			
0512				
0513 e2cf 3f 26	BPDIS	CLR	WORK6	
0514 e2d1 3a 26 0515 e2d3 cd e6 1f		DEC JSR	WORK6 SCNBKP	FIND B.P. TABLE
0516 e2d6 bf 21		STX	WORK2	FIND B.F. TABLE
0517 e2d8 4f	BPDIS1	CLRA	WORK	
0518 e2d9 c7 02 10	Bibibi	STA	DTABL+4	
0519 e2dc d6 02 16				GET B.P.
0520 e2df 2a 14		BPL	BKPTBL,X BPDIS2	VALID?
0521 e2e1 a6 f4		LDA		NO
0522 e2e3 c7 02 0c		STA	DTABL	PRINT 'BOFF'
0523 e2e6 a6 d7		LDA	#\$D7	
0524 e2e8 c7 02 0d		STA	DTABL+1	
0525 e2eb a6 71		LDA	* \$71	
0526 e2ed c7 02 0e		STA	DTABL+2	
0527 e2f0 c7 02 0f		STA	DTABL+3	
0528 e2f3 20 0a		BRA	BPDIS4	
0529 e2f5 b7 22 0530 e2f7 d6 02 17	BPDIS2	STA		PRINT B.P.
0530 e2f/ d6 02 17 0531 e2fa b7 23		LDA STA	BKPTBL+1,X ADDRL	
0532 e2fc cd e8 02		JSR	PRTADR	
0532 e216 cd e6 02 0533 e2ff 3c 26	BPDIS4	INC		PRINT B.P. #
0534 e301 be 26	BFD134	LDX	WORK6	FRINI B.F. W
0535 e303 d6 e7 6e		LDA	CTABL, X	
		STA	DTABL+5	
0537 e309 cd e6 4c		JSR	DISTAB	
0536 e305 c7 02 11 0537 e309 cd e6 4c 0538 e30c cd e7 a0 0539 e30f be 21 0540 e311 25 08 0541 è313 a1 10 0542 e315 27 19 0543 e317 a1 11 0544 e319 27 0a		JSR		NEW B.P.
0539 e30f be 21		LDX	WORK2	
0540 e311 25 08		BCS		YES
0541 è313 a1 10		CMP	* \$10	NO, ESC?
0542 e315 27 19		BEQ	BPRET	GET OUT
0543 e317 a1 11		CMP		ENTER?
		BEQ		GET NEXT B.P.
0545 e31b b6 22	BPDIS7	LDA	ADDRH BKPTBL, X	
0546 e31d d7 02 16				STORE NEW B.P.
0547 e320 b6 23		LDA	ADDRL	
0548 e322 d7 02 17 0549 e325 5c 0550 e326 5c	DDDTGE	STA	BKPTBL+1,X	GET NEXT B.P.
0549 e325 5C 0550 e326 5c	BbD122	INCX		GEI NEAT B.F.
0550 e326 5C 0551 e327 5C		INCX		
0552 e328 bf 21		STX	WORK2	
0553 e32a 3a 29		DEC	PNCNT	
0554 .e32c 26 aa		BNE		DONE?
0555 e32e 20 9f		BRA		YES START OVER
0556 e330 cc e0 b4	BPRET	JMP	GETCMD	
0557				
0558 e333 cd e6 42	ERROR	JSR	CLRTAB	
0559 e336 a6 f1		LDA	#\$F1	
0560 e338 c7 02 0d		STA	DTABL+1	
0561 e33b a6 60		LDA	# \$60	
0562 e33d c7 02 0e		STA	DTABL+2	
0563 e340 c7 02 0f		STA	DTABL+3	
0564 e343 cc e0 bc		JMP	DSCN	
0565				
0566				

```
0567
0568
0569
                                                   Breakpoint clear.
0571
0572
0573 e346 cd e6 42
0574 e349 a6 f4
                                        BPCLR
                                                   JSR
                                                                                     PRINT 'BCLR'
                                                               CLRTAR
                                                    LDA
                                                               #$F4
0575 e34b c7 02 0c
0576 e34e a6 d1
0577 e350 c7 02 0d
                                                    STA
                                                               DTABL
                                                   LDA.
                                                              #$D1
DTABL+1
                                                   STA
0578 e353 a6 d0
                                                    LDA
                                                               #$D0
0579 e355 c7 02 0e
0580 e358 a6 60
                                                               DTABL+2
                                                    LDA
                                                               #$60
0581 e35a c7 02 0f
0582 e35d cd e6 4c
                                                              DTABL+3
DISTAB
                                                   STA
0583 e360 cd e6 1f
                                                    JSR
                                                               SCNBKP
                                                                                     FIND B.P. TABLE
0584 e363 bf 21
                                                   STX
                                                               WORK2
0585 e365 cd e7 90
0586 e368 25 14
                                                   JSR
BCS
                                                               GETNYB
                                                                                     ENTER?
                                                               BPCLR1
0587 e36a a1 11
0588 e36c 26 36
                                                   CMP
                                                               #$11
                                                   BNE
                                                               BPCRET
0589 e36e a6 ff
0590 e370 be 21
0591 e372 d7 02 16
                                                                                     YES, CLEAR ALL
                                                    LDA
                                                               #$FF
                                                               WORK2
                                                    LDX
                                        BPCLR2
                                                   STA
                                                               BKPTBL, X
0592 e375 5c
                                                    INCX
0593 e376 5c
0594 e377 5c
                                                   INCX
                                                    INCX
0595 e378 3a 29
                                                    DEC
                                                               PNCNT
0596 e37a 26 f6
                                                   BNE
                                                               BPCLR2
0597 e37c 20 26
0598 e37e a1 03
0599 e380 24 b1
                                                   RRA
                                                               BPCRET
                                                                                     VALID B.P. #?
                                        BPCLR1
                                                   CMP
                                                               ±٦
                                                    BHS
                                                               ERROR
                                                                                    NO
                                                                                     YES
0600 e382 97
0601 e383 d6 e7 6e
0602 e386 c7 02 11
0603 e389 4f
                                                    LDA
                                                               CTABL, X
                                                                                     PRINT B.P. #
                                                   AT2
                                                               DTABL+5
                                                   CLRA
                                                                                    FIND IT
0604 e38a a0 03
                                                    SUB
                                                               #3
0605 e38c ab 03
0606 e38e 5a
0607 e38f 2a fb
                                        BPCLR3
                                                   ADD
                                                   DECX
                                                               BPCLR3
                                                   BPL
0608 e391 b7 26
                                                               WORK6
                                                   STA
0609 e393 cd e6 4c
                                                               DISTAB
                                                                                     PRINT B.P.
0610 e396 cd e6 bb
0611 e399 a1 11
0612 e39b 26 07
                                                   JSR
                                                               CHRIN
                                                                                     CLEAR IT?
                                                   CMP
                                                               #511
                                                    BNE
                                                               BPCRET
                                                                                     NO
0613 e39d be 26
                                                    LDX
                                                               WORK6
                                                                                     YES
0614 e39f a6 ff
0615 e3a1 d7 02 16
                                                    LDA
                                                              #$FF
BKPTBL,X
                                                   STA
0616 e3a4 cc e0 b4
                                        BPCRET JMP
                                                               GETCMD
0617
0618
```

```
0619
0620
0621
                                                                         Proceed.
 0622
0622

0623

0624

0625 e3a7 12 20

0626 e3a9 cd e1 23

0627 e3ac e6 07

0628 e3ac b7 22

0629 e3bb b7 27

0630 e3b2 e6 08

0631 e3b4 b7 23

0632 e3b6 b7 28

0633 e3b8 cd e7 46

0634 e3bb 44

0635 e3bc 44

0636 e3bd 44

0637 e3be 44

0637 e3be 44

0639 e3c0 d6 e3 db

0640 e3c3 bb 23

0641 e3c5 b7 23
 0623
                                                          PROC
                                                                         RCFT
                                                                                         1,STAT
                                                                                                                         SET PROCEED FLAG
                                                                          JSR
                                                                          LDA
                                                                                         7, X
                                                                                         ADDRH
TEMP
                                                                         STA
                                                                          STA
                                                                         LDA
                                                                                         8, X
                                                                          STA
                                                                                         ADDRL
                                                                          STA
                                                                                         TEMP+1
                                                                         JSR
LSRA
                                                                                         LOAD
                                                                                                                        GET OPCODE
                                                                          LSRA
                                                                          LSRA
                                                                         LSRA
TAX
                                                                                                                         X <- MSB
                                                                                                                         NUMBER OF BYTES THIS INSTRUCTION CALCULATE NEXT ADDRESS AND MOVE
                                                                          LDA
                                                                                         MAT,X
                                                                          ADD
                                                                                         ADDRL
0641 e3c5 b7 23
0642 e3c7 b6 22
0643 e3c9 a9 00
0644 e3cb b7 22
                                                                          STA
                                                                                         ADDRL
                                                                                                                         CURRENT BREAKPOINT TO IT
                                                                         LDA
                                                                                         ADDRH
                                                                                          #0
                                                                          STA
                                                                                         ADDRH
 0645
0646 e3cd cd e7 46
0647 e3d0 c7 02 15
0648 e3d3 a6 83
                                                                                         LOAD
PROP
                                                                          JSR
                                                                          STA
                                                                          LDA
                                                                                          #$83
 0649 e3d5 cd e7 57
                                                                          JSR
                                                                                         STORE
 0650
 0651 e3d8 cc e5 d3
                                                                                         NCONT
                                                                          JMP
 0652
 0653 e3db 03 02 02 02 01 01 MAT
02 01 01 01 02 02
03 03 02 01
                                                                          FCB
                                                                                         3,2,2,2,1,1,2,1,1,1,2,2,3,3,2,1
 0654
 0655
```

```
0657
0658
                                      RS232 (9600) S-Record receiver (E0 at 4MHz).
0659
0660
0661
0662 e3eb 1a 20
                                 VERIFY BSET
                                                    5,STAT
                                                                      SERIAL VERIFY
0663 e3ed ae 06
                                          LDX
                                                    #6
0664 e3ef 20 03
                                           RRA
                                                    1.4
0665 e3f1 1b 20
                                 TLOAD
                                          BCLR
                                                    5.STAT
                                                                      SERIAL LOAD
0666 e3f3 5f
                                           CLRX
0667 e3f4 a6 81
                                           LDA
                                                    #$81
0668 e3f6 b7 24
                                           STA
                                                    WORK3
0669 e3f8 cd e1 f2
                                                    DISP
                                          JSR
0670
0671 e3fb ad 5c
                                 TNPUT
                                           BSR
                                                    TNCHD
                                                                      7 BIT ASCII INTO A
0672 e3fd a1 53
0673 e3ff 26 fa
                                                                      S ?
NO, TRY AGAIN
                                           CMP
                                                    # 'S'
                                                    INPUT
                                           BNE
0674 e401 ad 56
0675 e403 al 39
                                                    INCHD
                                                                      YES, GET NEXT CHARACTER
                                           CMP
                                                    4 . 0 .
0676 e405 27 6c
0677 e407 a1 31
                                                                      YES, FINISH
NO, 1 ?
                                           BEO
                                                    NINE
                                                    # 11 1
                                           CMP
0678 e409 26 f0
                                           BNE
                                                    INPUT
                                                                      NO. TRY AGAIN
                                                                      YES, CLEAR CHECKSUM
AND TEMP. STORE
AND GET BYTE COUNT
0680 e40b 3f 2a
                                 LNGTH
                                           CLR
                                                    CHKSUM
0681 e40d 3f 2d
0682 e40f cd e4 8a
                                           CLR
                                                    TMP2
                                           JSR
                                                    BYTEI
0683 e412 b7 2e
                                                                      AND SAVE IT
                                          STA
                                                    BCNT
0684
0685 e414 cd e4 8a
0686 e417 b7 22
0687 e419 cd e4 8a
                                           JSR
                                                    BYTET
                                                                      ADDRESS HIGH
                                 ADDR
                                                    ADDRH
                                          STA
                                                    BYTEI
                                                                      ADDRESS LOW
0688 e41c b7 23
                                           STA
                                                    ADDRL
0689
0690 e41e cd e4 8a
                                 DLOP
                                           JSR
                                                    BYTEI
                                                                                GET A BYTE
0691 e421 27 1e
                                           BEQ
                                                    CHCK
                                                                                LAST BYTE ?
0692 e423 0b 20 0b
                                           BRCLR
                                                    5, STAT, L5
                                                                           83
                                                                                NO, VERIFYING ?
0693 e426 b7 26
                                          STA
                                                    WORK6
                                                                      4
                                                                           87
                                                                                YES
0694 e428 cd e5 4b
                                                    RAMACC
                                                                         117
                                                                                READ RAM
                                          JSR
                                                                     30
0695 e42b b1 26
                                                                                SAME ?
                                           CMP
                                                    WORK6
                                                                         120
0696 e42d 26 57
                                           BNE
                                                    ERR7
                                                                         123
0697 e42f 20 08
                                          BRA
                                                    L6
                                                                      3
                                                                         126
                                                                                NO, WRITE TO RAM
                                                    RAMACC
0698 e431 cd e5 4b
                                 1.5
                                          TOR
                                                                     56
                                                                        139
0699 e434 c1 02 13
                                                    WORK4
                                           CMP
                                                                         142
                                                                      3
0700 e437 26 3d
                                           BNE
                                                    ERR2
                                                                                 READ-BACK OK ?
0701 e439 3c 23
                                 L6
                                           INC
                                                    ADDRL
                                                                      5
                                                                         150
                                                                                 5 131
                                                                                         INCREMENT LS ADDRESS
0702 e43b 26 02
0703 e43d 3c 22
                                           BNF
                                                    NOOVE
                                                                      3
                                                                         153
                                                                                3 134
                                                                                         OVERFLOW ?
YES, INC. HIGH BYTE
                                           INC
                                                    ADDRH
                                                                                5 139
                                                                      5
                                                                         158
0704 e43f 20 dd
                                 NOOVR
                                                    DLOP
0705
0706
0707
0708
0709
                                           Checksum byte & error routine.
0710
0711
0712
0713 e441 bb 2a
                                                    CHKSUM
0714 e443 b7 2a
                                           STA
                                                    CHKSUM
                                                                      DEBUG
0715 e445 a1 ff
0716 e447 27 b2
                                                                      IS CHECKSUM BYTE OK ?
                                           CMP
                                                    #SFF
                                                    INPUT
                                                                      YES, AND AGAIN
                                           BEO
0718 e449 ae 01
                                           LDX
                                                    #1
0719 e44b 9f
                                 FRR
                                          TXA
0720 e44c cd e7 d6
                                                    PRTDAT
                                          JSR
0721 e44f 4f
                                           CLRA
0722 e450 c7 02 10
                                           STA
                                                    DTABL+4
0723 e453 cd e8 02
                                           JSR
                                                    PRTADR
0724 e456 cc e0 bf
                                          JMP
                                                    CMDSCN
```

0725

```
0726
0727
0728
                                                         Input routine, MC68HC05E0 : 0.5 uS.
0729
                                                         Cycles per bit at 9600 baud : 208.
0730
0731
0732
0732
0733 e459 ad 60
0734 e45b 05 01 fd
0735 e45e 04 01 fd
0736 e461 ae 07
                                             INCHD
                                                         BSR
                                                                     DEL191
                                                                                                          GET OUT OF BIT 7
                                                                                           191 GET OOT OF BIT /
5 IS LINE HIGH ?
5 YES, WAIT FOR START
2 6 7 DATA BITS TO READ
4 10 WAIT TILL MIDDLE OF 1st BIT
                                                                     2, PORTB, *
2, PORTB, *
*7
                                                                                           5
                                            INCH
                                                         BRCLR
                                                         BRSET
                                                         LDX
0737 e463 bf 2b
0738 e465 ad 58
                                                         STX
                                                                     COUNT
                                                         BSR
                                                                     DEL110
                                                                                           110 120 +/-3
0739
0739
0740 e467 ad 52
0741 e469 05 01 00
0742 e46c 46
0743 e46d 3a 2b
0744 e46f 26 f6
                                                         BSR
                                                                     DEL191
                                                                                           191
5
                                                                                                 +120-208=103
196 CYC 2 (105) READ
                                            INBT
                                                                     2, PORTB, ZER
                                                         BRCLR
                                             ZER
                                                                                              3 199
                                                                                                          SAVE BIT
                                                         RORA
                                                         DEC
                                                                     COUNT
                                                                                              5
                                                                                                 204
                                                                     INBT
                                                                                              3 207
                                                         BNE
0745
0746 e471 44
0747 e472 81
                                                         LSRA
                                                                                                    16
                                                                                                          MSB A ZERO
                                                         RTS
                                                                                                    22
0748
0749 e473 cc e0 b4
                                            NINE
                                                         JMP
                                                                     GETCMD
0750
0751 e476 ae 02
0752 e478 20 d1
0753 e47a ae 03
                                            ERR2
                                                         LDX
                                                                                              RAM READBACK
                                                         BRA
                                                                     ERR
                                            ERR3
                                                         LDX
                                                                     #3
                                                                                              LESS THAN ASCII 0
0753 e47a ae 03
0754 e47c 20 cd
0755 e47e ae 04
0756 e480 20 c9
0757 e482 ae 05
0758 e484 20 c5
                                                         BRA
                                                                     ERR
                                                                                              BETWEEN ASCII 9 & A
                                             ERR4
                                                         LDX
                                                                     #4
                                                         BRA
                                                                     ERR
                                             ERR5
                                                         LDX
                                                                                              MORE THAN ASCII F
                                                                     #5
                                                         BKA
                                                                     ERR
0759 e486 ae 07
0760 e488 20 c1
                                             ERR7
                                                                                              VERIFY ERROR
                                                         LDX
                                                                     #7
                                                         BRA
                                                                     ERR
0761
0762
```

```
0763
0764
0765
                                                Byte input sub-routines.
0766
                                      _
0767
0768
0769 e48a ad cd
0770 e48c ad 17
0771 e48e 48
                                                                                          MS NIBBLE
WHAT WAS IT
                                      BYTEI
                                                BSR
                                                          INCHD
                                                BCR
                                                          ASCII
                                                                              35
                                                                                    57
                                                LSLA
                                                                                          OK
                                                                               3
0772 e48f 48
                                                LSLA
                                                                                           SHIFT
0773 e490 48
                                                LSLA
                                                                               3
                                                                                           IT
0774 e491 48
0775 e492 b7 2c
0776 e494 b6 2d
                                                LSLA
                                                                               3
                                                                                          HD
                                                          TMP1
                                                                                          AND SAVE IT
                                                STA
                                                                               4
3
                                                                                    73
                                                          TMP2
                                                                                    76
                                                                                           RESTORE BYTE
                                                LDA
0777 e496 bb 2a
0778 e498 b7 2a
0779 e49a ad bd
0780 e49c ad 07
                                                ADD
                                                          CHKSUM
                                                                                    79
                                                                                          ACCUMULATE
                                                                                          IN CHECKSUM BYTE
                                                STA
                                                          CHKSUM
                                                                               4
                                                                                    83
                                                          INCHD
                                                RCR
                                                                                    22
                                                BSR
                                                          ASCII
                                                                              35
                                                                                    57
                                                                                           WHAT WAS IT
0781 e49e bb 2c
0782 e4a0 b7 2d
                                                           TMP1
                                                                               3
                                                                                           ADD TO MS NIBBLE
                                                STA
                                                          TMP2
                                                                               4
                                                                                    64
                                                                                          SAVE BYTE
DECREMENT BYTE COUNT
0783 e4a2 3a 2e
0784 e4a4 81
                                                          BCNT
                                                                               5
                                                DEC
                                                                                    6.9
                                                RTS
                                                                               6
                                                                                    75
0785
0786 e4a5 a1 30
0787 e4a7 25 d1
0788 e4a9 a1 39
                                                                               2
                                                                                          BEFORE ZERO ?
YES, NOT LEGAL
AFTER NINE
                                      ASCII
                                                CMP
                                                          #$30
                                                BLO
                                                          ERR3
                                                                               3
                                                                                     5
                                                          #$39
                                                CMP
0789 e4ab 22 03
                                                BHI
                                                          MT9
                                                                                    10
                                                                                           YES TRY A-F
0790 e4ad a0 30
                                                SUB
                                                           #$30
                                                                                    13
                                                                                          0-9, CONVERT TO HEX
0791 e4af 81
                                                RTS
                                                                               6
                                                                                    19
0792
                                      MT9
                                                                                    12
0793 e4b0 a1 41
                                                CMP
                                                          #$41
                                                                                          BEFORE A ?
0794 e4b2 25 ca
0795 e4b4 a1 46
                                                BLO
                                                          ERR4
                                                                                    15
                                                                                           YES, NOT LEGAL
                                                                                          AFTER F ?
YES, NOT LEGAL
A-F, CONVERT TO HEX
                                                CMP
                                                           #$46
                                                                               2
                                                                                    17
0796 e4b6 22 ca
0797 e4b8 a0 37
                                                                               3
                                                BHT
                                                          FRRS.
                                                                                    20
                                                SUB
                                                          #$37
                                                                                    23
0798 e4ba 81
                                      NFND
0799
0800 e4bb ae 1d
0801 e4bd 20 02
0802 e4bf ae 10
                                      DEL191
                                                LDX
                                                          #29
                                                          DELAY
                                                                                     5
                                                RRA
                                                                               3
                                                LDX
                                                          #16
0803 e4c1 5a
                                      DELAY
                                                DECX
0804 e4c2 26 fd
                                                          DELAY
                                                                                     6 x X
12+6X (INC BSR)
                                                BNE
0805 e4c4 81
                                                RTS
0806
0807
```

```
0808
0809
0810
                                         RS232 (9600 @ 4MHz) S-Record output.
0811
0812
0813
0814 e4c5 14 06
0815 e4c7 cd e1 b3
                                 PUNCH
                                         BSET
                                                   2. PORTRD
                                                                    BIT 2 OUTPUT
                                                                    BUILD RANGE
                                         JSR
                                                   BLDRNG
0816 e4ca 08 20 a6
                                         BRSET
                                                   4, STAT, NINE
                                                                    NEW ADDRESS ENTERED ?
0817 e4cd be 27
                                         LDX
                                                   TEMP
                                                                    NO, SWAP ADDRESSES
                                                   TEMP
0818 e4cf b7 27
                                         STA
                                                   ADDRH
0819 e4d1 bf 22
                                         STX
                                                   ADDRL
0820 e4d3 b6 23
                                         LDA
0821 e4d5 be 28
                                          LDX
                                                   TEMP+1
0822 e4d7 bf 23
0823 e4d9 b7 28
                                                  ADDRL
                                         STX
                                                   TEMP+1
                                         STA
                                                                    CLEAR END FLAG
0824 e4db 1f 20
                                         BCLR
                                                   7,STAT
0825
                                                   TEMP+1
0826 e4dd b6 28
0827 e4df b0 23
                                 I.COP1
                                         T.DA
                                                                    END LSB
                                                                    CURRENT LSB
                                         SUB
                                                   ADDRL
0828 e4e1 b7 26
                                         STA
                                                   WORK6
                                                                     DIFFERENCE LSB
0829 e4e3 b6 27
                                          LDA
                                                   TEMP
                                                                     END MSB
0830 e4e5 b2 22
                                         SBC
                                                   ADDRH
                                                                    CURRENT MSB
0831 e4e7 26 0d
                                                                     MSB ZERO ?
                                         BNE
                                                   LOTS
0832 e4e9 b6 26
                                                   WORK6
                                                                     YES, LOOK AT LSB
                                         LDA
0833 e4eb 4c
                                          INCA
                                                                     ADJUST
0834 e4ec 27 08
                                                   TOTS
                                                                    WAS $FF ?
MORE THAN 23 ?
                                         BEQ
0835 e4ee a1 20
                                         CMP
                                                   #$20
0836 e4f0 22 04
                                                                     IF SO USE 23
                                         BHI
                                                   LOTS
0837 e4f2 le 20
                                         BSET
                                                   7,STAT
                                                                     NO, LAST S1 RECORD
0838 e4f4 20 02
                                         BRA
                                                   LTE20
                                                                    LESS THAN OR EQUAL TO 20
0839
0840 e4f6 a6 20
                                 LOTS
                                         LDA
                                                   #$20
0841 e4f8 ab 03
                                 LTE20
                                         ADD
                                                   #$03
                                                                     ADD BYTE COUNT & ADDRESS
0842 e4fa b7 2e
                                         STA
                                                   BCNT
                                                                    No. BYTES THIS S1 RECORD
0843 e4fc a6 53
                                         T.DA
                                                   #15"
                                                                    S
0844 e4fe cd e5 63
                                         JSR
                                                   OUCH
0845 e501 a6 31
                                         LDA
0846 e503 ad 5e
                                         BSR
                                                   OUCH
0847 e505 3f 2a
0848 e507 b6 2e
                                         CLR
                                                   CHKSUM
                                                                    BYTE COUNT
                                         T.DA
                                                   BCNT
0849 e509 cd e5 8f
                                         JSR
                                                  BYTEO
0850 e50c b6 22
                                                   ADDRH
                                                                    ADDRESS HIGH
0851 e50e cd e5 8f
0852 e511 b6 23
                                         JSR
                                                   BYTEO
                                         LDA
                                                   ADDRL
0853 e513 ad 7a
                                                                    ADDRESS LOW
                                                   BYTEO
0854
0855 e515 cd e7 46
                                LOOP?
                                         TCD.
                                                   TOAD
                                                                    GET BYTE
0856 e518 3c 23
                                                   ADDRL
                                                                     INCREMENT ADDRESS
                                          INC
0857 e51a 26 02
                                         BNE
                                                   NOVR
                                                                     OVERFLOW ?
0858 e51c 3c 22
                                                   ADDRH
                                                                     YES, INC. HIGH BYTE
                                         INC
0859 e51e ad 6f
0860 e520 26 f3
                                 NOVR
                                         BSR
                                                   BYTEO
                                                                     SEND BYTE
                                                                     LAST BYTE ?
                                         BNE
                                                   LOOP2
0861
0862
0863
0864
0865
                                         Checksum byte.
0866
0867
0868
0869 e522 b6 2a
                                         LDA
                                                  CHKSUM
                                                                    CHECKSUM
0870 e524 43
                                         COMA
                                                                     REQUIRED CHECKSUM BYTE
0871 e525 ad 68
0872 e527 ad 34
                                         BSR
                                                  BYTEO
                                                                    SEND IT
                                         RSR
                                                  CRLF
                                                                    CRLE
0873 e529 Of 20 b1
                                         BRCLR
                                                  7, STAT, LOOP1
                                                                    FINISHED ?
0874
```

```
0875
0876
0877
                                        S9 record.
0878
0879
0880
0881 e52c a6 53
                                        I.DA
0882 e52e ad 33
                                        BSR
                                                 OUCH
0883 e530 a6 39
                                        LDA
                                                 #'9'
                                                                   9
0884 e532 ad 2f
                                        RCR
                                                 OUCH
0885 e534 a6 03
                                        LDA
                                                                  3 BYTES
                                                 #$03
0886 e536 ad 57
                                        BSR
                                                 BYTEO
0887 e538 a6 00
                                        LDA
                                                 #$00
0888 e53a ad 53
                                        BSR
                                                 BYTEO
                                                                  DUMMY (0)
0889 e53c a6 00
                                        I.DA
                                                 #$00
0890 e53e ad 4f
                                        BSR
                                                 BYTEO
                                                                  ADDRESS
0891 e540 a6 fc
                                        LDA
0892 e542 ad 4b
                                        BSR
                                                 BYTEO
                                                                  CHECKSUM
0893 e544 ad 17
0894 e546 15 06
                                        BSR
                                                 CRLF
                                                 2, PORTBD
                                        BCLR
                                                                   BIT 2 INPUT
0895 e548 cc e0 b4
                                                 GETCMD
0896
0897
0898
0899
                                        RAM R/W for S-record load.
0900
0901
0902
0903 e54b 0a 20 09
                               RAMACC
                                        BRSET
                                                 5,STAT,L3
                                                                            READING ?
                                                                      7
0904 e54e ae c7
                                        LDX
                                                 #$C7
                                                                            NO, WRITING
0905 e550 bf 21
                                        STX
                                                 WORK2
                                                                  4 11
                                                                     27
0906 e552 bd 21
                                        JSR
                                                 WORK2
                                                                 16
                                                                     31
0907 e554 c7 02 13
                                        STA
                                                 WORK4
0908 e557 ae c6
                                        LDX
                                                 #$C6
                                                                     33
                                                                            READING
0909 e539 bf 21
                                        STX
                                                 WORK?
                                                                  4
                                                                     37
0910 e55b bc 21
                                        JMP
                                                 WORK2
                                                                 13
                                                                     50
                                                                            (56 WITH JSR)
0911
0912
0913 e55d a6 0d
                               CRLF
                                        LDA
                                                 #$0D
                                                                  CR
0914 e55f ad 02
                                        RSR
                                                 OLICH
                                                                  LF
0915 e561 a6 0a
                                        LDA
                                                 #SOA
0916
0917
0918
0919
0920
                                        Output routine, 208 cycles per bit.
0921
0922
0923
0924 e563 14 01
                                        BSET
                                                 2, PORTB
                                                                  5
                                                                           MAKE SURE IT'S HIGH
0925 e565 ae 0a
                                        LDX
                                                                      7
                                                                           10 BITS TO SEND
0926 e567 bf 2b
                                        STX
                                                 COUNT
                                                                   4 11
                                                                           START, 8 DATA, STOP
0927 e569 cd e4 c1
0928 e56c 98
                                                                 72 83
2 85
                                        JSR
                                                 DELAY
                                        CLC
                                                                           START A ZERO
0929 e56d 20 08
                                                 STAR
                                                                  3
                                                                     88
                                        BRA
0930
0931 e56f ae 1c
0932 e571 cd e4 c1
                               OUTBT
                                        LDX
                                                 #28
                                                                180 182
                                        JSR
                                                 DELAY
0933 e574 9d
                                        NOP
                                                                  2 184
0934 e575 99
                               DEL3
                                                                  2,186
                                                                           FILL WITH ONES FOR STOP
0935 e576 46
                                        RORA
                                                                  3 189
                                                                           GET A BIT
0936 e577 25 04
0937 e579 15 01
                               STAR
                                        RCS
                                                 OUL
                                                                  3 192
                                                                           1 2
                                        BCLR
                                                 2. PORTB
                                                                  5 197
                                                                           NO
0938 e57b 20 04
                                        BRA
                                                 OBD
                                                                    200
0939 e57d 14 01
                               OU1
                                        BSET
                                                 2, PORTB
                                                                           YES
0940 e57f 20 00
                                        BRA
                                                 OBD
                                                 COUNT
0941 e581 3a 2b
                               OBD
                                        DEC
                                                                  5 205
0942 e583 26 ea
                                                                           DONE ?
                                        BNE
                                                 OUTBT
                                                                  3 208
0943 e585 81
0944
0945 e586 ab 30
                               ASCIO
                                        ADD
                                                 #530
                                                                           CONVERT TO ASCII
0946 e588 a1 39
                                        CMP
                                                 #$39
                                                                           0-9 ?
0947 e58a 23 02
                                        BLS
                                                 NMT9
                                                                       8
0948 e58c ab 07
                                        ADD
                                                 #$07
                                                                  3
                                                                       8
                                                                           NO, A-F
                               NMT9
                                                                     14
0949 e58e 81
                                        RTS
0950
```

0951	******	******	*********	***********
0952	*			*
0953	*	Byte o	output sub-rou	tine. *
0954	*			*
0955	*****	******	********	********
0956				
0957 e58f b7 2c	BYTEO	STA	TMP1	
0958 e591 44		LSRA		SHIFT
0959 e592 44		LSRA		DOWN TO
0960 e593 44		LSRA		GET MSB
0961 e594 44		LSRA		
0962 e595 ad ef		BSR	ASCIO	& CONVERT
0963 e597 ad ca		BSR	OUCH	
0964 e599 b6 2c		LDA	TMP1	RESTORE BYTE
0965 e59b bb 2a		ADD	CHKSUM	ACCUMULATE
0966 e59d b7 2a		STA	CHKSUM	IN CHECKSUM BYTE
0967 e59f b6 2c		LDA	TMP1	
0968 e5a1 a4 0f		AND	#\$0F	LSB
0969 e5a3 ad e1		BSR	ASCIO	CONVERT IT
0970 e5a5 ad bc		BSR	OUCH	
0971 e5a7 3a 2e		DEC	BCNT	DECREMENT BYTE COUNT
0972 e5a9 81		RTS		
0973				
0974				

```
0975
0976
0977
0978
0979
0980
0981 e5aa 13 20
                                 NEWGO
                                          BCLR
                                                    1,STAT
0982 e5ac cd e1 23
                                          SPT.
                                                    LOCSTK
0983 e5af e6 08
                                          LDA
                                                    8. X
0984 e5b1 b7 23
                                          STA
                                                    ADDRL
0985 e5b3 e6 07
                                          LDA
                                                    7, X
                                                    ADDBH
0986 e5b5 b7 22
                                          STA
0987 e5b7 cd e7 9a
                                          JSR
                                                   GETADR
0988 e5ba 25 08
                                          BCS
                                                   GOON
                                                                      ADDR VALID?
0989 e5bc a1 10
                                                    #$10
0990 e5be 27 5c
                                          REO
                                                    COBACK
0991 e5c0 a1 11
                                          CMP
                                                    #<11
0992 e5c2 26 55
                                          BNE
                                                   GOERR
0993 e5c4 cd e1 23
                                 GOON
                                          JSR
                                                    LOCSTK
                                                                      YES PUT IT
0994 e5c7 b6 22
                                          LDA
                                                    ADDRH
                                                                      IN STACK
0995 e5c9 e7 07
                                          STA
                                                    7 X
0996 e5cb b7 27
                                          STA
                                                    TEMP
0997 e5cd b6 23
                                          LDA
                                                    ADDRL
0998 e5cf e7 08
                                          STA
                                                    8,X
                                                    TEMP+1
0999 e5d1 b7 28
                                          STA
1000
1001 e5d3 ad 4a
                                 NCONT
                                          BSR
                                                    SCNBKP
                                                                      FIND B.P. TABLE
1002 e5d5 d6 02 16
                                 GOINSB
                                          LDA
                                                    BKPTBL, X
                                                                      GET ADDRESS MSB
                                                                      VALID ? (<32k ONLY)
1003 e5d8 2b 0d
1004 e5da b7 22
                                          RMI
                                                   CONOR
                                          STA
                                                    ADDRH
                                                                      YES
1005 e5dc d6 02 17
                                          LDA
                                                    BKPTBL+1,X
                                                                      LSB
1006 e5df b7 23
                                          STA
                                                    ADDRL
1007 e5e1 cd e7 46
                                          JSR
                                                    LOAD
                                                                      READ INSTRUCTION
1008 e5e4 d7 02 18
                                                    BKPTBL+2.X
                                          ATZ
1009 e5e7 5c
                                 GONOB
                                                                      GET NEXT B.P.
                                          INCX
1010 e5e8 5c
                                           INCX
1011 e5e9 5c
                                          INCX
                                                    PNCNT
1012 e5ea 3a 29
                                          DEC
                                                                      DONE?
1013 e5ec 26 e7
                                                   COINCE
                                          RNE
1014
                                                                      FIND B.P. TABLE
INSERT B.P.`S
VALID MSB ?
1015 e5ee ad 2f
                                          BSR
                                                    SCNBKP
1016 e5f0 d6 02 16
1017 e5f3 2b 17
                                 GOINGR2 LDA
                                                   BKPTBL, X
GONOB2
                                          RMI
1018 e5f5 b7 22
                                          STA
                                                    ADDRH
                                                                      YES
1019 e5f7 b1 27
                                                    TEMP
                                                                      SAME AS MSB OF NEXT ADDRESS ?
1020 e5f9 26 07
                                          BNE
                                                    LVGM
                                                                      IF NOT THEN INSERT SWI
                                                                      SAME, GET LSB
SAME AS THAT OF NEXT ADDRESS ?
1021 e5fb d6 02 17
                                                    BKPTBL+1,X
                                          LDA
1022 e5fe b1 28
                                                    TEMP+1
                                          CMP
1023 e600 27
              0a
                                                    GONOB2
                                                                      IF SO THEN NO SWI
SAME, GET LSB
                                          BEQ
1024 e602 d6 02 17
1025 e605 b7 23
                                 DOSW
                                          LDA
                                                    BKPTBL+1,X
                                          STA
                                                    ADDRI.
1026 e607 a6 83
                                                                      INSERT SWI
                                          LDA.
                                                    #$83
1027 e609 cd e7 57
                                          JSR
                                                    STORE
1028 e60c 5c
                                 GONOB2
                                          INCX
                                                                      GET NEXT B.P.
1029 e60d 5c
                                          TNCX
1030 e60e 5c
                                          INCX
1031 e60f 3a 29
                                          DEC
                                                    PNCNT
1032 e611 26 dd
                                          BNE
                                                    GOINSB2
                                                                      DONE?
1033
                                                                      RESTORE ORIGINAL
1034 e613 c6 02 14
                                          T.DA
                                                    TMPTYR
1035 e616 b7 0c
                                                                      TCR VALUE
                                          STA
                                                    TCR
1036 €618 80
                                          RTI
1037
1038
1039 e619 cc e3 33
1040 e61c cc e0 b4
                                 GOERR
                                          JMP
                                                    ERROR
                                 GOBACK
                                          JMP
                                                    GETCMD
1041
1042 e61f a6 03
1043 e621 b7 29
                                 SCNBKP
                                          I.DA
                                                    #NBKPT
                                          STA
                                                    PNCNT
1044 e623 5f
                                          CLRX
1045 e624 81
                                          RTS
1046
```

```
1047
1048
1049
                                          Display stack pointer.
1050
1051
1052
1053 e625 a6 b5
1054 e627 c7 02 10
1055 e62a a6 73
1056 e62c c7 02 11
                                          STA
                                                   DTABL+4
                                                                      `SP`
                                          A.O.T
                                                   #<73
                                                   DTABL+5
                                          STA
1057 e62f 4f
                                          CLRA
1058 e630 5f
                                          CLRX
1059 e631 cd e7 d8
                                          JSR
                                                   PRTRYT
1060 e634 cd e1 23
1061 e637 9f
                                          TSR
                                                                     FIND USER
                                                   LOCSTK
                                          TXA
                                                                     STACK POINTER
1062 e638 ab 03
                                          ADD
1063 e63a ae 02
                                          LDX
1064 e63c cd e7 d8
1065 e63f cc e0 bf
                                                   PRTBYT
                                                                     PRINT IT
                                          JSR
                                          JMP
                                                   CMDSCN
1067
1068
1069
                                          Clear display table.
1070
1071
1072
1073 e642 ae 05
                                 CLRTAR LDX
1074 e644 4f
                                 CLRLOC CLRA
1075 e645 d7 02 0c
                                          STA
                                                   DTABL, X
                                                                     CLEAR SIX
                                                                    LOCATIONS IN
1076 e648 5a
                                          DECX
                                                   CLRLOC
1077 e649 2a f9
                                                                     DISPLAY TABLE
                                          RPI.
1078 e64b 81
                                          RTS
1079
1080
1081
1082
                                          Display table contenst.
1083
1084
1085
                                 DISTAB LDX
1086 e64c ae 05
                                                                   LOAD DISPLAY
1087 e64e d6 02 0c
                                 DISCHR LDA
                                                   DTABL, X
1088 e651 ad 08
                                          BSR
                                                   DISPLY
                                                                      TABLE INTO
1089 e653 5a
1090 e654 2a f8
                                                                     145000
                                          DECX
                                                   DISCHR
                                          BPL
1091 e656 81
1092
1093
1094
1095
1096
                                          Blank display.
1097
1098
1099
1100 e657 ad e9
1101 e659 20 f1
                                         BRA
                                                   DISTAB
1102
1103
1104
1105
                                          Shift one character into display.
1106
1107
1108
1109 e65b cf 02 12
                                 DISPLY STX
                                                   WORK1
                                                                      SAVE INDEX
1110 e65e 1d 00
1111 e660 ae 08
                                          BCLR
LDX
                                                   6, PORTA
                                                                     CLEAR DATA
                                                   #8
1112 e662 48
                                 DIS1
                                          LSLA
                                                                     SET UP
1113 e663 24 02
                                          BCC
                                                   DIS2
1114 e665 1c 00
1115 e667 1e 00
1116 e669 1f 00
                                          BSET
                                                   6, PORTA
                                                                     ACCUMULATOR
                                DIS2
                                          BSET
                                                   7, PORTA
                                                                     CLOCK
                                          BCLR
                                                   7, PORTA
                                                                     IT
1117 e66b 1d 00
                                          BCLR
                                                   6, PORTA
                                                                     CLEAR DATA
1118 e66d 5a
1119 e66e 26 f2
1120 e670 ce 02 12
                                          DECX
                                                                      COMPLETE?
                                                   DTS1
                                          BNE
                                                                      NO
                                                                     RESTORE INDEX
                                          T.DX
                                                   WORK1
1121 e673 81
                                          RTS
1122
```

```
1123
1124
1125
                                         Keypad scan, carry set if valid output.
1126
1127
1128
1129 e674 98
1130 e675 4f
                                         CLRA
1131 e676 ae 06
1132 e678 ab 10
                                         T.DX
                                                  #6
                                                                    SETUP
                                         ADD
                                                  #$10
                                                                    ROW
                                KEY1
1133 e67a b7 00
                                         STA
                                                  PORTA
1134 e67c ad 06
                                         BSR
                                                  COLUMN
                                                                    CHECK COLUMNS
1135 e67e 25 03
                                         BCS
                                                  KEY2
                                                                    IF VALID GET OUT
                                                                    ELSE TRY
1136 e680 5a
                                         DECX
                                                                   NEXT ROW
1137 e681 26 f5
                                         BNE
                                                  KEY1
1138 e683 81
                                KEY2
                                         RTS
1139
1140
1141
1143
                                         Check for key closure.
1144
                                         A contains value, C set if valid output.
1145
1146
1148 e684 b6 00
                                COLLIMN
                                         I.DA
                                                  PORTA
                                                                    READ KEYPAD
1149 e686 c7 02 12
                                                  WORK1
                                                                    STORE IT
                                         STA
1150 e689 a5 Of
                                         BIT
                                                  #$0F
                                                                    KEY CLOSED?
1151 e68b 27 1b
                                         BEQ
                                                  COLRET
                                                                    NO GET OUT
                                                                    ELSE DEBOUNCE
1152 e68d ad 1a
                                         BSR
                                                  DBOUNC
                                                                    RE-READ KEYPAD
1153 e68f b6 00
                                         LDA
                                                  PORTA
1154 e691 c1 02
                                                  WORK1
                                                                    SAME KEY CLOSED?
                 12
                                         CMP
1155 e694 26 12
                                         BNE
                                                                    NO GET OUT
                                                  COLRET
1156 e696 99
1157 e697 b6 00
1158 e699 a5 0f
                                         SEC
                                                                    SET FLAG FOR VALID
                                                  PORTA
                                COL1
                                         LDA
                                                                    KEY
                                                                    RELEASED?
                                         BIT
                                                  #$0F
1159 e69b 26 fa
                                         BNE
                                                                    NO TRY AGAIN
                                                  COL1
1160 e69d ad 0a
                                         BSR
                                                  DBOUNC
                                                                    YES DEBOUNCE
1161 e69f b6 00
                                         LDA
                                                  PORTA
                                                                    STILL.
                                                                    RELEASED?
1162 e6a1 a5 0f
1163 e6a3 26 f2
                                         BIT
                                                  #$0F
                                         BNE
                                                  COL1
                                                                    NO TRY AGAIN
RETURN CHAR IN A-REG
1164 e6a5 c6 02 12
                                         LDA
                                                  WORK1
1165 e6a8 81
                                COLRET RTS
                                                                    YES GO HOME
1166
1167
1168
1169
                                         Pause for 3075 cycles.
1170
1171
1172
1173 e6a9 a6 0a
                                DBOUNC
                                         LDA
                                                  #10
1174 e6ab b7 25
                                         STA
                                                  WORKS
                                DLP
1175 e6ad a6 ff
                                         LDA
                                                                    PAUSE
                                                  #SFF
1176 e6af 21 fe
                                DLOOP
                                         BRN
                                                                    256X12
1177 e6b1 21 fe
                                         BRN
                                                                    CYCLES
1178 e6b3 4a
                                         DECA
                                                                    OR AT
1179 e6b4 26 f9
                                                                    LEAST 3.7mS
                                                  DLOOP
                                         BNE
1180 e6b6 3a 25
                                         DEC
                                                  WORK5
1181 e6b8 26 f3
                                         BNE
                                                  DLP
1182 e6ba 81
                                         RTS
1183
1184
1185
1186
1187
                                         Input one character, A contains value
1188
1189
1190
1191 e6bb cd e6 74
                                CHRIN
                                         JSR
                                                  KEYSCN
                                                                    GET KEY
                                                                    IF NOT VALID RETRY
1192 e6be 24 fb
                                         BCC
                                                  CHRIN
1193 e6c0 5f
                                         CLRX
1194 e6c1 d1 e6 cb
                                CHRIN1
                                                  STABL, X
                                                                    CONVERT
                                         CMP
1195 e6c4 27 03
                                         BEQ
                                                  CHRIN2
                                                                    TO HEX
1196 e6c6 5c
                                         TNCX
1197 e6c7 20 f8
                                         BRA
                                                  CHRIN1
1198 e6c9 9f
                                CHRIN2
                                         TXA
                                                                    IF CANCEL
1199 e6ca 81
1200
```

```
1201
1202
1203
                                          Conversion table for keypad.
1204
1205
1206
1207 e6cb 11
                                 STABL
                                          FCB
1208 e6cc 21
1209 e6cd 22
                                          FCB
                                                   $21
                                          FCB
                                                   $22
1210 e6ce 24
                                          FCB
                                                   $24
1211 e6cf 31
                                          FCB
                                                   $31
1212 e6d0 32
                                          FCB
                                                   $32
1213 e6d1 34
                                          FCB
                                                   534
1214 e6d2 41
                                          FCB
                                                   $41
1215 e6d3 42
                                          FCB
1216 e6d4 44
                                          FCB
                                                   $44
                                                             9
1217 e6d5 48
1218 e6d6 38
                                          FCR
                                                   $48
                                          FCB
                                                   $38
                                                             В
1219 e6d7 28
1220 e6d8 18
                                          FCB
                                                   $28
                                          FCB
                                                   $18
                                                             Ď
1221 e6d9 14
                                          FCB
                                                   $14
                                                             Ε
1222 e6da 12
                                          FCB
                                                   $12
1223 e6db 61
                                                   $61
                                                             10 CANCEL COMMAND
                                          FCB
1224 e6dc 58
                                          FCB
                                                             11 ENTER COMMAND
12 STACK POINTER
1225 e6dd 68
                                          FCB
                                                   $68
1226 e6de 64
                                          FCB
                                                                MEMORY
                                                   564
                                                             13
1227 e6df 62
                                          FCB
                                                   $62
                                                             14 GO
1228 e6e0 54
                                          FCB
                                                   $54
                                                                 VERIFY TAPE
1229 e6e1 52
                                          FCB
                                                   $52
                                                             16
                                                                 LOAD TAPE
1230 e6e2 51
                                                                 PUNCH TAPE
                                          FCR
                                                   $51
1231
1232
                                 ********************************
1233
1234
1235
                                         Memory location examine/change.
1236
1237
1238
1239 e6e3 cd e7 9a
                                 MEMEX JSR
                                                   GETADR
                                                                     BUILD ADDRESS
1240 e6e6 a1 10
1241 e6e8 27 57
                                          CMP
                                                   #$10
                                          BEQ
                                                   MEMEX 4
1242 e6ea c7 02 12
                                 MEMEX3
                                          STA
                                                   WORK1
1243 e6ed cd e7 46
1244 e6f0 cd e7 d6
                                                                    LOAD DATA
                                          JCR
                                                   TOAD
                                          JSR
                                                   PRTDAT
                                                                     PRINT IT
1245 e6f3 cd e7 90
                                          JSR
                                                                     GET NEW NIBBLE
                                                   GETNYB
1246 e6f6 a1 10
1247 e6f8 27 47
                                          CMP
                                                   #$10
                                          BEO
                                                   MEMEX 4
1248 e6fa al 11
1249 e6fc 27 lb
                                          CMP
                                                   #$11
                                          BEQ
                                                   ADRINC
1250 e6fe a1
              13
                                          CMP
                                                   #$13
1251 e700 27 2f
1252 e702 al 0f
                                          BEO
                                                   ADRDEC
                                                   #$0F
                                          CMP
1253 e704 22 08
                                                   CMDMDL
                                                                     IF VALID
1254 e706 cd e7 d6
                                 MEMEX1 JSR
                                                   PRTDAT
                                                                     PRINT IT
SHIFT IN NEXT
1255 e709 cd e7 7e
1256 e70c 25 f8
                                          JCR.
                                                   GETRY 2
                                                   MEMEX1
                                                                     IF VALID TRY AGAIN
                                          BCS
1258 e70e a1 11
                                 CMDMDL CMP
                                                   #$11
                                                                     ENTER?
1259 e710 26 15
                                          BNE
                                                   MEMEX 2
                                                                     NO
                                                                     RESTORE ACCA
1260 e712 b6 21
                                          LDA
                                                   WORK2
1261 e714 cd e7 57
1262 e717 25 d1
                                          JSR
                                                                     YES STORE IT
                                                   STORE
                                                                     STORE VALID?
                                          BCS
                                                   MEMEX3
1263 e719 Oc 20 25
                                ADRINC
                                          BRSET
                                                   6,STAT,MEMEX4
1264 e71c 3c 23
1265 e71e 26 02
                                          INC
                                                   ADDRI.
                                                                     VES COTO
                                                   MEMEX5
                                                                     NEXT
                                          BNE
1266 e720 3c 22
                                          INC
                                                   ADDRH
1267 e722 cd e8 02
                                 MEMEX5
                                          JSR
                                                   PRTADR
                                                                     PRINT IT
1268 e725 20 c3
                                          RRA
                                                   MEMEX3
                                                                     REPEAT
1269 e727 a1 13
                                 MEMEX2
                                          CMP
                                                   #$13
1270 e729 26 16
                                                   MEMEX 4
                                          BNE
1271 e72b b6 21
                                          LDA
                                                   WORK2
1272 e72d ad 28
1273 e72f 25 b9
                                          RSR
                                                   STORE
                                                   MEMEX 3
                                          RCS
1274 e731 0c 20 0d
                                ADRDEC BRSET
                                                   6,STAT,MEMEX4
1275 e734 3d 23
                                          TST
                                                   ADDRL
                                                                     YES THEN
1276 e736 26 02
                                          RNE
                                                   CMDMB2
                                                                     GET PREVIOUS
                                                                     ADDRESS
1277 e738 3a 22
                                                   ADDRH
                                          DEC
1278 e73a 3a 23
                                 CMDMB2 DEC
                                                   ADDRL
1279 e73c cd e8 02
                                          JSR
                                                   PRTADR
                                                                     PRINT IT
1280 e73f 20 a9
                                          BRA
                                                   MEMEX3
                                                                     REPEAT
                                 MEMEX4 BCLR
                                                                     INVALID CHAR
1281 e741 1d 20
                                                   6. STAT
1282 e743 cc e0 b4
                                          JMP
                                                   GETCMD
1283
1284
```

```
1285
1286
1287
                                            Load byte at ADDRH. ADDRL into A.
1288
1289
1291 e746 cf 02 12
                                   LOAD
                                                                         SETUP
1292 e749 ae c6
                                            LDX
                                                      #$C6
                                   LDSTCM
1293 e74b bf 21
                                            STX
                                                      WORK2
                                                                         TO DO
1294 e74d ae 81
                                            LDY
                                                      #$81
                                                                         TWO BYTE
1295 e74f bf 24
                                                      WORK3
                                                                         LOAD
                                            STX
1296 e751 bd 21
                                            JSR
                                                      WORK2
1297 e753 ce 02 12
                                            LDX
                                                      WORK1
1298 e756 81
1299
1300
1301
1302
                                            Store byte in A at ADDRH, ADDRL.
1303
1304
1305
1306 e757 cf 02 12
                                   STORE
                                            STX
                                                      WORK1
1307 e75a ae c7
1308 e75c ad ed
1309 e75e c7 02 13
                                            LDX
                                                      #$C7
LDSTCM
                                                                         SETUP
                                            RSR
                                                                         ROUTINE
                                            STA
                                                      WORK4
                                                                         TO DO
1310 e761 cd e7 46
                                            JSR
                                                      LOAD
                                                                         TWO BYTE
1311 e764 c1 02 13
1312 e767 27 01
1313 e769 99
                                            CMP
                                                      WORK4
                                                                         STORE
                                                      STRTS
                                            BEO
                                            SEC
1314 e76a ce 02 12
                                   STRTS
                                                      WORK1
1315 e76d 81
                                            ŖTS
1316
1317
1318
1319
                                            Hex. to mux. display conversion.
1320
1321
1322
1323 e76e d7
                                   CTABL
                                            FCB
1324 e76f 06
1325 e770 e3
1326 e771 a7
                                            FCB
                                                      $06
                                            FCB
                                                      SE3
                                            FCB
                                                      SA7
1327 e772 36
                                            FCB
                                                      $36
1328 e773 b5
1329 e774 f5
1330 e775 07
                                            FCB
                                            FCB
                                                      $F5
$07
                                            FCB
1331 e776 f7
                                            FCB
                                                      SF7
1332 e777 b7
                                                      $B7
1333 e778 77
                                            FCB
                                                      $77
1334 e779 f4
                                            FCB
                                                      SF4
                                                                 В
1335 e77a d1
                                            FCB
                                                      $D1
1336 e77b e6
1337 e77c f1
                                            FCB
                                                      $E6
                                            FCB
                                                      $F1
1338 e77d 71
                                            FCB
1339
1340
1341
1342
                                            Build a byte in accumulator.
1343
1344
1345
1346
1347 e77e b7 21
                                                      WORK2
                                   GETRY2
                                            STA
1348 e780 ad 0e
                                                      GETNYB
                                            RSR
1349 e782 24 0b
                                            BCC
                                                      GETBRT
1350 e784 38 21
                                            ASL
                                                      WORK2
1351 e786 38 21
1352 e788 38 21
                                            ASL
                                                      WORK2
                                                      WORK2
                                            AST.
1353 e78a 38 21
                                            ASL
                                                      WORK2
1354 e78c ba 21
                                             ORA
                                                      WORK2
1355 e78e 99
                                   GETBRT
1356 e78f 81
                                           RTS
1357
```

```
1358
1359
1360
                                         Get one character and check for valid
1361
                                        hex, A contains output, carry set if
                                         valid.
1362
1363
1364
1365
1366 e790 cd e6 bb
                                GETNYB JSR
                                                                   GET CHARACTER
                                                 CHRIN
1367 e793 98
                                         CLC
                                                 #$0F
1368 e794 al Of
                                         CMP
                                                                   VALID HEX?
1369 e796 22 01
1370 e798 99
                                         BHT
                                                 GETRET
                                                                   NO
                                                                   YES
                                         SEC
1371 e799 81
                                GETRET RTS
1372
1373
1374
1375
1376
                                         Build address in ADDRH, ADDRL, carry set
1377
                                         if new address.
1378
1379
1380
1381 e79a cd e6 42
                                GETADR
                                                  CLRTAB
                                                                   BLANK DISPLAY
1382 e79d cd e8 02
1383 e7a0 ad ee
                                BLDA 2
                                        JSR
                                                 PRTADR
                                BLDADR BSR
                                                                   GET CHARACTER
                                                 GETNYB
1384 e7a2 25 0a
                                         BCS
                                                 GETAD1
                                                                   VALID HEX?
1385 e7a4 a1 11
                                                  #$11
                                                                   ENTER ?
                                                 GETRTS
1386 e7a6 27 2d
                                         BEQ
1387 e7a8 a1 10
                                                                   NO, CANCEL ?
                                         CMP
                                                  #$10
1388 e7aa 27 29
                                                 GETRTS
                                                                   NO. TRY AGAIN
                                         BEO
1389 e7ac 20 ec
                                                  GETADR
                                         BRA
1390 e7ae 3f 22
                                GETAD1
                                         CLR
                                                  ADDRH
                                                                   INIT HIGH ADDRESS
1391 e7b0 b7 23
1392 e7b2 cd e8 02
                                         STA
                                                  ADDRT.
                                                                   PUT CHAR AWAY
                                         JSR
                                                  PRTADR
                                                                   PRINT NEW ADDRESS
1393 e7b5 ad d9
1394 e7b7 24 13
                                                                   GET ANOTHER CHAR
                                GETALP
                                         BSR
                                                  GETNYB
                                         BCC
                                                 GETARG
                                                                   VALID?
1395 e7b9 48
                                         ASLA
                                                                   YES
                                                                   SHIFT IT IN
1396 e7ba 48
                                         ASLA
1397 e7bb 48
                                         ASLA
1398 e7bc 48
                                         ASLA
1399 e7bd ae 04
                                         LDX
                                                 # A
                               GETASF
1400 e7bf 48
                                        ASLA
1401 e7c0 39 23
                                         ROL
                                                  ADDRL
1402 e7c2 39 22
1403 e7c4 5a
                                         ROL
                                                  ADDRH
                                         DECX
1404 e7c5 26 f8
1405 e7c7 cd e8 02
                                                 GETASE
                                         BNE
                                                                   PRINT NEW ADDR
                                         JSR
                                                  PRTADR
1406 e7ca 20 e9
                                         BRA
                                                  GETALP
                                                                   GET ANOTHER CHAR
1407 e7cc al 10
                                GETARG
                                        CMP
                                                  #$10
                                                                   NOT VALID HEX, CANCEL ?
1408 e7ce 27 05
1409 e7d0 a1 11
                                         BEO
                                                 GETRTS
                                         CMP
                                                  #$11
                                                                   ENTER ?
1410 e7d2 26 e1
                                         BNE
                                                                   NO TRY AGAIN
1411 e7d4 99
                                         SEC
                                                                   YES SET FLAG
1412 e7d5 81
                                GETRIES RIES
1413
1414
1415
1416
1417
                                        Print one byte into pair of display
1418
                                        digits, A contains byte, X points to
1419
                                        first diget.
1420
1421
                                *************
1422
1423 e7d6 ae 04
                                PRTDAT LDX
                                                                   PRINT IN LAST TWO DIGITS
1424 e7d8 cf 02 12
                                PRTBYT STX
                                                 WORK1
1425 e7db c7 02 13
                                        STA
                                                 WORK4
                                        LSRA
1426 e7de 44
1427 e7df 44
                                         LSRA
1427 e7d1 44
1428 e7e0 44
1429 e7e1 44
1430 e7e2 97
                                         LSRA
                                         LSRA
                                         TAX
1431 e7e3 d6 e7 6e
                                         LDA
                                                 CTABL, X
1432 e7e6 ce 02 12
                                         LDX
                                                 WORK1
                                        STA
1433 e7e9 d7 02 0c
                                                 DYPARI.. X
1434 e7ec c6 02 13
                                                 WORK4
1435 e7ef a4 0f
                                         AND
                                                  #$0F
1436 e7f1 97
                                         TAX
1437 e7f2 d6 e7 6e
                                        LDA
                                                 CTABL, X
1438
1439 e7f5 ce 02 12
                                         LDX
                                                 WORK1
1440 e7f8 d7 02 0d
                                         STA
                                                  DTABL+1, X
1441 e7fb cd e6 4c
1442 e7fe c6 02 13
                                         JSR
                                                 DISTAB
                                         LDA
                                                 WORK4
1443 e801 81
                                         RTS
```

```
1444
1445
1446
1447
                                               Print address ADDRH.ADDRL.
1448
1449
1450
1451 e802 b7 25
                                     PRTADE
                                              CTA
                                                          WORKS
1452 e804 bf 24
                                               STX
                                                          WORK3
1453 e806 b6 22
                                                          ADDRH
1454 e808 5f
1455 e809 ad cd
                                               CLRX
                                                          PRITRYT
                                               RCR
1456 e80b b6 23
                                               LDA
                                                          ADDRL
1457 e80d ae 02
                                                LDX
                                                          #2
1458 e80f ad c7
1459 e811 b6 25
1460 e813 be 24
                                                          PRTBYT
                                               BSR
                                               LDA
                                                          WORK5
                                               LDX
                                                          WORK3
1461 e815 81
1462
1463
1464
1465
1466
                                               Transfer code from EPROM to RAM, default
                                               destination address:- $0400-$1FFF, from EPROM at $4400 - $5FFF. (TEMP,TEMP+1 -> ADDRH,ADDRL).
1467
1468
1469
1470
1471
1472
1473 e816 a6 81
                                     XFER
                                                          #$81
                                                                              RTS
                                               LDA
1474 e818 b7 24
                                               STA
                                                          WORK3
1475 e81a a6 f4
                                               LDA
                                                          #$F4
                                                                               `BA`
1476 e81c c7 02 10
1477 e81f a6 77
                                               STA
                                                          DTABL+4
                                               LDA
                                                          #$77
1478 e824 c7 02 11
                                                          DTABL+5
                                               STA
1479 e824 cd e6 4c
1480 e827 a6 04
                                               JSR
                                                          DISTAB
                                               LDA
                                                          #$04
                                                                              DEFAULT TO $0400
1481 e829 b7 22
                                               STA
                                                          ADDRH
1482 e82b a6 00
                                               LDA
                                                          #$00
1483 e82d b7 23
                                               STA
                                                          ADDRL
1484 e82f cd e7 9d
1485 e832 25 04
                                               JSR
                                                          BLDA2
                                                                              GET SOURCE ADDR.
                                               BCS
                                                          SKPC1
                                                                              VALID ?
1486 e834 al 11
                                                          #$11
                                                                              NO, ENTER ?
IF NOT THEN ABORT
                                               CMP
1487 e836 26 61
                                               BNE
                                                          XAB
1488 e838 b6 22
1489 e83a b7 27
                                     SKPC1
                                               LDA
                                                          ADDRH
                                                                              YES
                                                                              NO SAVE IT
                                               STA
                                                          TEMP
1490 e83c b6
                                                          ADDRL
                                               LDA
1491 e83e b7 28
                                               STA
                                                          TEMP+1
1492 e840 a6 f1
                                               LDA
                                                                              PRINT 'EA'
1493 e842 c7 02 10
1494 e845 a6 77
                                               STA
                                                          DTABL+4
                                               LDA
                                                          #$77
1495 e847 c7 02 11
                                                          DTABL+5
                                               STA
1496 e84a cd e6
1497 e84d a6 1f
1498 e84f b7 22
                                                          DISTAB
                                               LDA
                                                          #$1F
                                                                              DEFAULT TO $1FFF
                                                          ADDRH
                                               STA
1499 e851 a6 ff
                                                          #$FF
                                               LDA
1500 e853 b7 23
                                               STA
                                                          ADDRL
1501 e855 cd e7 9d
1502 e858 25 04
                                               JSR
                                                          BLDA2
                                                                              GET DESTINATION ADDR
                                               BCS
                                                          SKPC2
                                                                              VALID ?
NO, ENTER ?
1503 e85a al 11
                                                          *$11
                                               CMP
1504 e85c 26 3b
                                                                              IF NOT THEN ABORT
                                               BNE
                                                          XAB
1505 e85e b6 22
1506 e860 be 27
1507 e862 b7 27
                                     SKPC2
                                                LDA
                                                          ADDRH
                                                LDX
                                                          TEMP
                                                                              SWAP ADDRESSES
                                               STA
                                                          TEMP
1508 e864 bf
                22
                                               STX
                                                          ADDRH
1509 e866 b6 23
                                                LDA
                                                          ADDRL
1510 e868 be 28
                                               LDX
                                                          TEMP+1
1511 e86a bf 23
1512 e86c b7 28
                                               STX
                                                          ADDRL
                                                          TEMP+1
                                               STA
1514
```

```
1515
1516
1517
                                                         Transfer code from EPROM to RAM.
1518
1519
1520
1521 e86e b6 22
1522 e870 ab 40
1523 e872 b7 22
                                             XLOOP
                                                         LDA
                                                                      ADDRH
                                                         ADD
                                                                      #$40
                                                          STA
                                                                      ADDRH
1524 e874 cd e7 46
1525 e877 97
1526 e878 b6 22
1527 e87a a0 40
1528 e87c b7 22
                                                          JSR
                                                                      LOAD
                                                          TAX
                                                         LDA
                                                                      ADDRH
                                                                      #$40
                                                          STA
                                                                      ADDRH
1528 e876 B7 22
1529 e87e 9f
1530 e87f cd e7 57
1531 e882 24 03
1532 e884 cc e4 76
                                                         TXA
                                                                      STORE
                                                          BCC
                                                                      RBOK
                                                          JMP
                                                                      ERR2
1532 e884 CC e4
1533 e887 3c 23
1534 e889 26 02
1535 e88b 3c 22
1536 e88d b6 22
                                             RBOK
                                                          INC
                                                                      ADDRL
                                                          BNF
                                                                      KCKP
                                                          INC
                                                                      ADDRH
                                             XSKP
                                                          LDA
                                                                      ADDRH
1537 e88f b1 27
                                                          CMP
                                                                      TEMP
1538 e891 26 db
1539 e893 b6 23
1540 e895 b1 28
                                                         BNE
                                                                      XLOOP
                                                                      ADDRL
                                                          CMP
                                                                      TEMP+1
1541 e897 26 d5
                                                          BNE
                                                                      XLOOP
1542
1543 e899 cc e0 b4
                                                                      GETCMD
                                             XAB
                                                         TMP
1544
1545
1546
1547
1548
                                                         Vectors etc.
1549
1550
                                             SIRQV
TIROAV
1551
1552
1553
                                             TIRQBV
1554 e89c 80
                                             IRQV
                                                          RTI
1555
1556 e89d cd e6 57
1557 e8a0 8e
                                             PWRDWN
                                                                      CLRDIS
                                                         JSR
                                             STP
                                                          STOP
1558 e8a1 20 fd
                                                          BRA
                                                                      STP
1559
1560 e8a3 cd e6 57
1561 e8a6 8f
                                             WDWN
                                                          JSR
                                                                      CLRDIS
                                             WIT
                                                          WAIT
1562 e8a7 20 fd
                                                          BRA
                                                                      WIT
1563
1564 fff4
                                                         ORG
                                                                      SFFF4
1565
1566 fff4 e0 00
1567 fff6 02 06
1568 fff8 02 03
1569 fffa 02 00
1570 fffc e0 50
                                                          FDB
                                                                      RESET
                                                                                               SERIAL
                                                                                               TIMER B
                                                         FDB
                                                                      TIRQB
                                                         FDB
                                                                      TIROA
                                                                      IRQ
SWI
                                                                                               EXTERNAL INTERRUPT
                                                         FDB
                                                          FDB
                                                                                               SWI
                                                                                               RESET
1571 fffe e0 00
                                                         FDB
                                                                      RESET
1572
1573
                                                         END
```



LOW VOLTAGE INHIBIT (LVI) CAPABILITY OF THE M6805 HMOS MICROCOMPUTER (MCU) FAMILY

Prepared by
Ed Edwards
Microprocessor Applications Engineering
Austin, Texas

INTRODUCTION

The low voltage inhibit (LVI) option, as used with many of the M6805 HMOS Family Microcomputer (MCU) devices (EPROM MCUs excluded), provides a means for the MCU to sense a drop in supply voltage (V_{CC}) and then shut itself down in a well-defined manner. The LVI option may be used in applications which require the correct-output during normal operation and no-output during loss of power. The LVI option is also useful in fail-safe and/or fall-back operating modes for minimum systems operation.

An example of this no-output control scheme is in height-positioning applications. With correct-output control signals from the MCU, the position of "cherry-picker" platforms could be controlled and maintained. With inadvertant loss of power due to power supply/battery deterioration and/or cable disconnects, the no-output signal would permit locking methods to be initiated within microseconds. This would allow the "cherry-picker" to maintain its "last position" (thus preventing disasterous falls for personnel or on-board equipment) or to start a predetermined (hydraulic self-locking or hydraulic bleed-off valves) controlled descent. This LVI capability of transition from correct-output to no-output (i.e., high-Z, 3-state) without an intermediate uncontrolled region is defined in the On-Chip Operation paragraph.

Another example of this correct-output usefulness is in starter-controls of multi-horsepower electric motors. During normal power transitions, the controller signals will start up the motor at prescribed voltage and current versus time relationships, and maintain specified shaft RPM and shaft output power afterwards. At low power conditions (i.e., brownout), the electric current required to maintain this same motor-rpm and shaft output power increases proportional to the voltage decrease; e.g., a 20% drop in powerline voltage causes an equivalent 20% increase in motor current. This 20% increase in motor current produces a 44% increase in ternal I²R loss. The internal I²R loss may cause the motor to overheat or even burn out. The M6805 HMOS

MCU can detect this "brownout" (low voltage) condition and immediately place the MCU output control lines (normally used to turn on the motor controller) in the high-impedance state. Bipolar driver devices with built-in pull-down resistors are usually used in these applications to turn themselves off when the control input is open-circuited. Restart can be then prohibited until normal power conditions return and the original current versus time relationships are reestablished, within the controller.

The LVI option is provided at the time of manufacture by on-chip circuitry, as a mask option, contained in part of the users ROM pattern. When the LVI option is provided, no additional external parts are required for normal operation. The LVI option will usually provide for an overall product cost reduction by eliminating the external components required to implement this feature off-chip.

ON-CHIP RESET/LVI OPERATION

A simplified equivalent of the internal reset and LVI circuitry is shown in Figure 1. The circuit consists of three basic sections: (1) internal reset generator, (2) an internal Schmitt trigger which is externally activated, plus bias circuits, clamping diodes and current limiting, and (3) a low voltage detector with gating logic.

LVI DISABLED

Without the LVI option (i.e., LVI disabled), the internal reset generator is only actuated by the external RESET pin via the Schmitt trigger. In this case during power-on reset (POR), external capacitor C_R (0.1 to 1.0 microfarad) is charged through an on-chip resistor (R_c) and the current source from V_{CC} . When the RESET pin voltage rises to the Schmitt trigger positive threshold (V_{IRES+}), the on-chip reset generator allows the CPU to begin executing from ROM. The RC delay (t_{RHL}) allows the on-chip oscillator to stabilize prior to start of program execution. During normal power turn-off, the on-chip reset generator is actuated by the




FIGURE 1 - M6805 HMOS Family LVI Simplified Schematic Diagram

Schmitt trigger after the decreasing voltage on the \overline{RESET} pin falls to the negative threshold voltage (V_{IRES} –). The individual M6805 HMOS Family data sheet and Figure 2 (of this application note) contain information concerning the reset and LVI timing waveforms, and V_{CC} voltage spectrum.

LVI ENABLED

With the LVI mask option (i.e., LVI enabled), the poweron sequence is exactly the same as described above. However, in the power-down condition (resulting from normal power turn off, brownout, or voltage "dip"), the on-chip reset generator is triggered by the low voltage detector before power falls below the reset level. In this case (as shown in Figure 1), the second input to the reset generator OR gate becomes functional and the low voltage detect circuit causes a reset at a voltage point (V_{LVI}) prior to the RESET pin reaching the Schmitt trigger V_{IRES} – threshold. The only requirement is that V_{LVI} remains at its threshold for one t_{cyc} (minimum). In typical applications, the V_{CC} bus filter capacitor will eliminate negative-going voltage glitches of less than one t_{cyc} . Once the V_{LVI} threshold is reached for one t_{cyc} , the low voltage detect circuit outputs a logic 1 which is gated to the on-chip reset generator, resetting the CPU within the next t_{cyc} period.

Simultaneous to the activation of the on-chip reset generator, the low voltage detector turns on the internal R_{OR} device. With the R_{OR} device turned on, the external reset capacitor discharges through internal current limiter R_{D} and continues until the \overline{RESET} pin voltage falls below the minimum reset voltage, holding the CPU in reset. This condition remains until recovery of V_{CC} , at which time normal poweron reset resumes.




FIGURE 2 — M6805 HMOS Family Reset/LVI Timing and VCC Voltage Spectrum Diagrams

LVI TESTING

Figure 3 shows an LVI test circuit connection for the MC6805P4L1 (or P1). Similar connections for other M6805 HMOS Family MCUs could be made to corresponding pins for LVI testing. This circuit, together with the software in Figure 4, is used to determine the V_{LVI} and V_{LVR} for the MCU under test.

Figure 4 is the test pattern (TEST P) software routine to be entered into RAM in order to generate a continuous output square wave on the PB0 pin. By utilizing the on-chip monitor capability of the MC6805P4L1 demonstration program, the TEST P program can be loaded into on-chip RAM via an RS-232-C terminal. This connection is shown schematically in Figure 3. In typical lab applications, the 15 k pullup resistor is adequate to provide the required operating frequency. Alternatively, an adjustable resistor may be used to set the frequency at 3.58 MHz.

In order to activate the LVI state, the supply voltage (V_{CC}) must drop below V_LV_I and remain there for one t_{CVC} (internal clock period) plus 250 nanoseconds. The M6805 HMOS Family V_{CC} voltage spectrum is shown in Figure 2b. To determine the V_LV_I trip point, reduce the V_{CC} from the

normal value (5.25 Vdc) to the point where the TEST P square wave disappears (i.e., PBO switches to high impedance). This is the V_LV_I value for this particular device. When V_LV_I is attained by reducing V_{CC}, the three-state leakage current (I_{TSI}) can then be measured to check that all I/O port pins are in the high-impedance state.

Increase V_{CC} in small increments (10-100 millivolt steps) and reinitiate the test pattern TEST P by keying the Execute address \$040 into the RS-232-C terminal. This determines the V_{LVR} value for the device being tested. (Note that the TEST P program will be retained in the on-chip RAM at the V_{LVI} voltage level.)

TYPICAL APPLICATION

A circuit that can be used to directly control a Darlington bipolar solenoid driver is shown in Figure 5. The MC6805P4L1 was chosen for the circuit because of its larger RAM area (112 bytes versus 64 bytes on other masked ROM devices). As shown in this figure, the port B (PB0) high current drive capability is used for this circuit. When the LVI capability is utilized, the solenoid immediately turns off with loss of power or brownout condition.




FIGURE 3 - MC6805P4 LVI Test Circuit Schematic Diagram




FIGURE 4 - Test Pattern Routine (TEST P)




FIGURE 5 - MC6805P4 With Darlington Connected Solenoid Driver

Software to control the solenoid (via port B, PB0) is shown in Figure 6. This software routine may be entered into on-chip RAM via the RS-232-C terminal with the MC6805P4L1 in the monitor mode. The on-time of the solenoid (Allied Controls #306X-32) is set by the value entered (by the RS-232-C terminal) in RAM location \$04F. The on/off times for this particular solenoid and software timing loops are shown below.

\$04F = 04: 9.6 ms/9.6 ms

= 0F; 36 ms/36 ms

=4F; 188 ms/188 ms

= FF; 620 ms/620 ms

The minimum on/off time of the solenoid shown in Figure 5 is 13 milliseconds. The 9.6 millisecond value (RAM \$04F=04 in Figure 6) only caused the solenoid to chatter; therefore, a higher hexadecimal value may be required in location \$04F.

MONITOR SOFTWARE

A listing of the monitor (and self-check) program in the MC6805P4L1 (P1) is attached to this application note. This monitor program permits selection (via switch positions) of

four baud rates which allows the user to enter and execute small software programs directly from on-chip RAM, as is done in this application note.

PORT I/O CHARACTERISTICS WITH LVI OPTION

The device operates successfully down to the V_{LVI} threshold. During a lowering of V_{CC} voltage, due to a brownout condition of electrical power or other reason, the LVI option provides the user with reduced drive capability but a stable port configuration. A discussion of these characteristics is provided below.

The LVI threshold range may be between +2.7 V and +4.7 Vdc. The exact level could be determined as described above for the LVI Testing. Between the range of +4.7 Vdc and the actual V_LV_I voltage, each I/O port configuration remains as programmed. However, the drive capabilities (as a percentage of the specified port dc electrical characteristics) between the 4.7 Vdc and the actual V_LV_I voltage are as follows:

- I_{LOAD} Sink 100% of specified current sinking capability for ports A and C, and 50% of specified sinking capability for port B.
- (2) I_{LOAD} Source 0% of specified drive current. That is, do not depend upon the M6805 HMOS Family MCU to source current below the lower V_{CC} limit of +4.75 Vdc.

00001			0005	Α.	DDRB	EQU	\$05	
00002			0001	Α	PORT B	EQU	\$01	
00003A	0040					ORG	\$040	
00004A	0040	AG	FF	Α	TEST01	LDA	#\$FF	
00005A	0042	B7	05	Α		STA	DDRB	
00006A	0044	10	01	Α		BSET	0,PORT B	
00007A	0046	AD	06	004E		BSR	DELAY	
A80000	0048	11	01	Α		BCLR	0.PORT B	
00009A	004A	AD	02	004E		BSR	DELAY	
00010A	004C	BC	40	Α		JMP	TEST01	
00011A	004E	AE	04	Α	DELAY	LDX	#\$04	LOAD FROM RS-232
00012A	0050	A6	FF '	А	DELAY1	LDA	#\$FF	
00013A	0052	4A			DELAY2	DECA		
00014A	0053	26	· FD	0052		BNE	DELAY2	
00015A	0055	5A				DEX		
00016A	0056	26	F8	0050		BNE	DELAY1	
00017A	0058	81				RTS		
00018						END		

FIGURE 6 - Software Listing for Controlling Solenoid via PB0

PAGE 001 MONIT .P4:1

MC6805P4 ROM PATTERN

THIS ROM CONTAINS A CUSTOMER PROGRAM, THE STANDBY MONITOR AND A NEW VERSION OF THE SELFCHECK. THE CUSTOMER ROM OCCUPIES \$80-\$FF AND \$3CO-\$5D8. THIS LEAVES \$5D9-\$783 FOR THE MONITOR. MOST OF THE MONITOR COMMANDS HAVE BEEN DELETED TO MAKE IT FIT WITHIN THIS AREA. THE SELFCHECK IS DIFFERENT FROM THE P2 PATTERN SINCE THERE IS MORE RAM ON THIS PART. THE OLD P2 SELFCHECK WAS VERY TIGHTLY CODED AND DEPENDED ON THERE BEING EXACTLY 64 BYTES OF RAM. THE P4 HAS 112 BYTES OF RAM AND REQUIRES A NEW TEST. THIS MESSES THINGS UP SOMEWHAT SINCE THE SAME GOOD TEST CANNOT BE APPLIED TO THE P4.

THE MONITOR IS SELECTED WHEN BIT 7 OF PORT B IS HIGH DURING RESET. OTHERWISE, THE CUSTOMER PROGRAM WILL BE SELECTED. THE MONITOR MODE IS AN ENHANCED VERSION OF THE ORIGINAL P2 VERSION.

SERIAL I/O IS HANDLED ON PORT C. BIT 3 IS THE SERIAL OUTPUT LINE AND BIT 2 IS THE SERIAL INPUT LINE. THE LOWER TWO BITS OF PORT C SELECT THE BAUD RATE FOR ALL SERIAL I/O.

Cl	CO	BIT RATE/SEC
0	0	300
0	1	1200
1	0	4800
1	1	9600

ED RUPP MAY 11,1981

I/O REGISTER ADDRESSES

PORTA	EQU	\$000	I/O PORT 0
PORTB	EQU	\$001	I/O PORT 1
PORTC	EQU	\$002	I/O PORT 2
DDR	EQU	4	DATA DIRECTION REGISTER OFFSET
TIMER	EQU	\$008	8-BIT TIMER REGISTER
TCR	EQU	\$009	TIMER CONTROL REGISTER
RAM	EQU	\$010	START OF ON-CHIP RAM AREA
ZROM	EQU	\$080	START OF PAGE ZERO ROM
ROM	EQU	\$3C0	START OF MAIN ROM AREA
MEMSIZ	EQU	\$800	MEMORY ADDRESS SPACE SIZE
MONST	EQU	\$5D9	START OF MONITOR
CENTRY	EQU	\$5B3	ENTRY POINT TO CUSTOMER PROGRAM

CHARACTER CONSTANTS

0000			CR	EQU	\$OD	CARRIAGE RETURN
0000			LF	EQU	\$OA	LINE FEED
0000	00	20	$_{ m BL}$	EQU	\$20	BLANK
0000		T .	BEEP	EQU	\$07	CONTROL-G (BELL)
0000	00	00	EOS	EQU	\$00	END OF STRING
			*			

```
PAGE 002 MONIT
                  .P4:1
                                         ROM
                                                  MONITOR FOR THE 6805P4
                                 THE MONITOR HAS THE FOLLOWING COMMANDS:
                                       MEMORY EXAMINE/CHANGE.
                                       TYPE M AAA TO BEGIN.
                                         THEN TYPE: . -- TO RE-EXAMINE CURRENT

• -- TO EXAMINE PREVIOUS
                                                     CR -- TO EXAMINE NEXT
                                                     DD -- NEW DATA
                                         ANYTHING ELSE EXITS MEMORY COMMAND.
                                 E -- EXECUTE FROM ADDRESS. FORMAT IS
                                         E AAA. AAA IS ANY VALID MEMORY ADDRESS.
                                 SPECIAL EQUATES
0000 00 2E
                         PROMPT
                                 EOU
                                                  PROMPT CHARACTER
0000 00 OD
                         FWD
                                 EQU
                                         CR
                                                  GO TO NEXT BYTE
0000 00 5E
                         BACK
                                 EQU
                                          ' ©
                                                  GO TO PREVIOUS BYTE
0000 00 2E
                         SAME
                                                  RE-EXAMINE SAME BYTE
                                 EOU
                                 OTHER
0000 00 7F
                         INITSP
                                 EQU
                                         $7F INITIAL STACK POINTER VALUE
                                         INITSP-5 TOP OF STACK
0000 00 7A
                         STACK
                                 EOU
                                 RAM VARIABLES
0000
                                                  ON-CHIP RAM (64 BYTES)
                                 ORG
                                         RAM
0010
                         GET
                                 RMB
                                                  NO-MANS LAND, SEE PICK AND DROP SUBROUTINES
0014
                         ATEMP
                                                  ACCA TEMP FOR GETC, PUTC
                                 RMB
                                                  IX TEMP FOR GETC, PUTC
                                 RMB
0015
                         XTEMP
                                         1
                                                  CURRENT INPUT/OUTPUT CHARACTER
                         CHAR
                                 RMR
0016
                                         1
0017
                         COUNT
                                 RMB
                                                  NUMBER OF BITS LEFT TO GET/SEND
0018
                                 ORG
                                         MONST
                                 MAIN --- PRINT PROMPT AND DECODE COMMANDS
05D9 CD 06 B1
                         MAIN
                                 JSR
                                         CRLF
                                                  GO TO NEXT LINE
05DC A6 2E
                                 LDA
                                          #PROMPT
05DE CD 07 28
                                 JSR
                                         PUTC
                                                  PRINT THE PROMPT
                                                  GET THE COMMAND CHARACTER
05E1 CD 06 F6
                                 JSR
                                         GETC
05E4 A4 7F
                                 AND
                                          #%1111111 MASK PARITY
05E6 CD 06 BE
                                 JSR
                                         PUTS
                                                  PRINT SPACE (WON'T DESTROY A)
05E9 A1 45
05EB 27 OB
                                 CMP
                                          # 'E
                                                  EXECUTE
                                          EXEC
                                 BEO
                                          # ' M
                                                  MEMORY
                                 CMP
05ED A1 4D
05EF 27 17
                                 BEQ
                                         MEMORY
05F1 A6 3F
                                 LDA
                                          #'?
                                                  NONE OF THE ABOVE
05F3 CD 07 28
                                 JSR
                                          PUTC
05F6 20 E1
                                         MATN
                                                  LOOP AROUND
                                 BRA
```

```
PAGE 003 MONIT
                   .P4:1
                                  EXEC --- EXECUTE FROM GIVEN ADDRESS
05F8 CD 06 D8
                          EXEC
                                  JSR
                                           GETNYB
                                                   GET HIGH NYBBLE
05FB 25 DC
                                  BCS
                                           MAIN
                                                    BAD DIGIT
05FD 97
                                  TAX
                                                    SAVE FOR A SECOND
05FE CD 06 C7
0601 25 D6
                                                    NOW THE LOW BYTE
                                   TSR
                                           GETRYT
                                                    BAD ADDRESS
                                   RCS
                                           MAIN
0603 B7 7F
                                  STA
                                           STACK+5 PROGRAM COUNTER LOW
                                           STACK+4 PROGRAM COUNTER HIGH
0605 BF 7E
                                   STX
0607 80
                                  RTI
                                 MEMORY --- MEMORY EXAMINE/CHANGE
0608 CD 06 D8
                          MEMORY
                                  JSR
                                           GETNYB
                                                    BUILD ADDRESS
                                                    BAD HEX CHARACTER
060B 25 CC
                                  BCS
                                           MATN
060D B7 11
                                  STA
                                           GET+1
060F CD 06 C7
                                  JSR
                                           GETBYT
0612 25 C5
                                  BCS
                                           MATN
                                                    BAD HEX CHARACTER
                                                    ADDRESS IS NOW IN GET+1&2
0614 B7 12
                                  STA
                                           GET+2
0616 CD 06 B1
                          MEM2
                                  JSR
                                           CRLF
                                                    BEGIN NEW LINE
                                           GET+1
0619 B6 11
                                  LDA
                                                    PRINT CURRENT LOCATION
061B CD 06 A0
                                  JSR
                                           PUTNYB
061E B6 12
                                  LDA
                                           GET+2
0620 CD 06 93
0623 CD 06 BE
                                  JSR
                                           PUTBYT
                                  JSR
                                           PUTS
                                                    A BLANK, THEN
0626 AD 33
                                  BSR
                                           PICK
                                                    GET THAT BYTE
0628 CD 06 93
                                  JSR
                                           PHTRYT
                                                    AND PRINT IT
062B CD 06 BE
                                  JSR
                                           PUTS
                                                    ANOTHER BLANK,
062E CD 06 C7
                                  JSR
                                           GETBYT
                                                    TRY TO GET A BYTE
0631 25 06
                                                    MIGHT BE A SPECIAL CHARACTER
                                  BCS
                                           MEM3
                                                    OTHERWISE, PUT IT AND CONTINUE
0633 AD 2C
                                  BSR
                                           DROP
                          MEM4
0635 AD 3A
                                  BSR
                                           BUMP
                                                    GO TO NEXT ADDRESS
0637 20 DD
                                           MEM2
                                                    AND REPEAT
                                  BRA
0639 Al 2E
                          мемз
                                  CMP
                                           #SAME
                                                    RE-EXAMINE SAME?
063B 27 D9
                                  BEO
                                           MEM2
                                                    YES, RETURN WITHOUT BUMPING
                                                    GO TO NEXT?
063D A1 OD
                                  CMP
                                           #FWD
063F 27 F4
                                  BEQ
                                           MEM4
                                                    YES, BUMP THEN LOOP
0641 Al 5E
                                                    GO BACK ONE BYTE?
                                  CMP
                                           #BACK
                                                    NO. EXIT MEMORY COMMAND
0643 26 94
                                  BNE
                                           MAIN
0645 3A 12
                                  DEC
                                           GET+2
                                                    DECREMENT LOW BYTE
0647 B6 12
                                  LDA
                                           GET+2
                                                    CHECK FOR UNDERFLOW
0649 A1 FF
                                  CMP
                                           #SFF
064B 26 C9
                                                    NO UNDERFLOW
                                  BNE
                                           MEM<sub>2</sub>
064D 3A 11
                                  DEC
                                           GET+1
                                                    SAME FOR HIGH NYBBLE
064F B6 11
                                  LDA
                                           GET+1
0651 A1 FF
                                  CMP
                                           #$FF
0653 26 C1
                                                    TO WRAP AROUND
                                  BNE
                                           MEM2
0655 A6 07
0657 B7 11
                                  LDA
                                           #$7
                                                    HIGHEST ADDRESS IS $7FF
                                  STA
                                           GET+1
0659 20 BB
                                  BRA
                                           MEM2
                                 UTILITIES
                                 PICK --- GET BYTE FROM ANYWHERE IN MEMORY
                                           THIS IS A HORRIBLE ROUTINE (NOT MERELY
                                           SELF-MODIFYING, BUT SELF-CREATING)
```

		MONIT .P4:1				
				GET+1&2 BYTE IS		ADDRESS TO READ,
				X IS UNC		
			*	A 15 ONC	IIANGED A	i BATT
065B	BF	15	PICK	STX	XTEMP	SAVE X
065D				LDX	#\$D6	D6=LDA 2-BYTE INDEXED
065F	20	04	_	BRA	COMMON	
			*	DROP	_ DIIT BY	TE TO ANY MEMORY LOCATION.
			*	DROI		E SAME UNDESIRABLE PROPERTIES
			*		AS PIC	K
			*			TORE, AND GET+1&2 POINTS
			*		TION TO	
			*	A AND X	UNCHANG	ED AT EXIT
0661	BE	15	DROP	STX	XTEMP	SAVE X
0663			DROF	LDX	#\$D7	D7=STA 2-BYTE INDEXED
,005	n.	<i>D</i> /	*	DDX	#401	DI-SIR Z BITE INDEXED
			*			
0665			COMMON	STX	GET	PUT OPCODE IN PLACE
0667				LDX	#\$81	81=RTS
0669		13		STX	GET+3	NOW THE RETURN
066B 066C		10		CLRX JSR	GET	WE WANT ZERO OFFSET EXECUTE THIS MESS
066E				LDX	XTEMP	RESTORE X
0670		13		RTS	AT DIT	AND EXIT
			*			
			*	BUMP	- ADD ON	E TO CURRENT MEMORY POINTER
			*			nn.
			*	A AND X	UNCHANG	ED
0671	3C	12	BUMP	INC	GET+2	INCREMENT LOW BYTE
0673				BNE	BUMP2	
0675		11		INC	GET+1	INCREMENT HIGH NYBBLE
0677	81		BUMP2	RTS		
			*			
			*	UIMSHE	DDTN	T WORD POINTED TO AS AN ADDRESS, BUMP POINTE
			*	001383		UNCHANGED AT EXIT
			*		10	
0678	AD	El	OUT3HS	BSR	PICK	GET HIGH NYBBLE
067A				AND	#%111	MASK UNUSED BITS
067C				BSR		AND PRINT IT
067E	AD	F1		BSR	BUMP	GO TO NEXT ADDRESS
			*	Ottmane	DDTN	T BYTE POINTED TO, THEN A SPACE, BUMP POINTE
			*	001283		UNCHANGED AT EXIT
			*		Α 10	ONCHANGED AT EXIT
0680	AD	D9	OUT2HS	BSR	PICK	GET THE BYTE
0682		10		STA	GET	SAVE A
0684				LSRA		
0685				LSRA		
0686 0687				LSRA LSRA		SHIFT HIGH TO LOW
0688		16		BSR	PUTNYB	2.121
				LDA	GET	
068A	86	10		DDA	OD 1	

```
PAGE 005 MONIT .P4:1
068E AD E1
                                     BSR
                                              BUMP
                                                      GO TO NEXT
0690 AD 2C
                                     RSR
                                              PUTS
                                                       FINISH UP WITH A BLANK
0692 81
                                     RTS
                                     PUTBYT --- PRINT A IN HEX
                                              A AND X UNCHANGED
0693 B7 10
                           PUTBYT
                                    STA
                                              GET
                                                       SAVE A
0695 44
                                     LSRA
0696 44
                                     LSRA
0697 44
                                     LSRA
                                                       SHIFT HIGH NYBBLE DOWN
0698 44
                                     LSRA
                                              PUTNYB
0699 AD 05
                                     BSR
                                                       PRINT IT
069B B6 10
                                     LDA
                                              GET
069D AD 01
                                              PUTNYB PRINT LOW NYBBLE
                                     RSR
069F 81
                                     RTS
                                     PUTNYB --- PRINT LOWER NYBBLE OF A IN HEX
                                              A AND X UNCHANGED, HIGH NYBBLE OF A IS IGNORED.
06A0 B7 13
                           PUTNYB
                                    STA
                                              GET+3
                                                       SAVE A IN YET ANOTHER TEMP
06A2 A4 OF
                                     AND
                                              #SF
                                                      MASK OFF HIGH NYBBLE
06A4 AB 30
                                     ADD
                                              # 0
                                                       ADD ASCII ZERO
                                              #'9
                                                       CHECK FOR A-F
06A6 Al 39
                                     CMP
06A8 23 02
                                     RT.S
                                              PUTNY2
06AA AB 07
                                     ADD
                                              #'A-'9-1 ADJUSTMENT FOR HEX A-F
OGAC AD 7A
                           PUTNY2
                                    BSR
                                              PUTC
06AE B6 13
                                              GET+3
                                                       RESTORE A
                                     LDA
06B0 81
                                     RTS
                           *
                                     CRLF --- PRINT CARRIAGE RETURN, LINE FEED
                                              A AND X UNCHANGED
06B1 B7 10
                           CRLF
                                     STA
                                              GET
                                                       SAVE
06B3 A6 OD
                                     LDA
                                              #CR
06B5 AD 71
06B7 A6 OA
                                     BSR
                                              PUTC
                                     LDA
                                              #LF
06B9 AD 6D
                                     BSR
                                              PUTC
06BB B6 10
                                     LDA
                                              GET
                                                       RESTORE
06BD 81
                                     RTS
                                    PUTS --- PRINT A BLANK (SPACE)
A AND X UNCHANGED
06BE B7 10
                                              GET
                           PUTS
                                     STA
                                                       SAVE
06C0 A6 20
                                     LDA
                                              #BL
06C2 AD 64
                                     BSR
                                              PUTC
06C4 B6 10
                                                       RESTORE
                                    I.DA
                                              GET
06C6 81
                                     RTS
                                    GETBYT --- GET A HEX BYTE FROM TERMINAL
                                    A GETS THE BYTE TYPED IF IT WAS A VALID HEX NUMBER, OTHERWISE A GETS THE LAST CHARACTER TYPED. THE C-BIT IS SET ON NON-HEX CHARACTERS; CLEARED OTHERWISE. X
                                    UNCHANGED IN ANY CASE.
```

```
PAGE 006 MONIT
                   .P4:1
06C7 AD OF
                         GETBYT
                                 BSR
                                          GETNYB BUILD BYTE FROM 2 NYBBLES
06C9 25 0C
                                                  BAD CHARACTER IN INPUT
                                  BCS
                                          NOBYT
06CB 48
                                  ASLA
06CC 48
                                  ASLA
06CD 48
                                  ASLA
06CE 48
                                                   SHIFT NYBBLE TO HIGH NYBBLE
                                  AST.A
06CF B7 10
                                          GET
                                  STA
                                                   SAVE IT
06D1 AD 05
                                  BSR
                                          GETNYB GET LOW NYBBLE NOW
06D3 25 02
                                  BCS
                                          NOBYT
                                                  BAD CHARACTER
06D5 BB 10
                                  ADD
                                          GET
                                                  C-BIT CLEARED
                         NOBYT
06D7 81
                                  RTS
                                  GETNYB --- GET HEX NYBBLE FROM TERMINAL
                                  A GETS THE NYBBLE TYPED IF IT WAS IN THE RANGE O-F, OTHERWISE A GETS THE CHARACTER TYPED. THE C-BIT IS SET
                                  ON NON-HEX CHARACTERS; CLEARED OTHERWISE.
                                                                                      X IS
                                  UNCHANGED.
06D8 AD 1C
                         GETNYB
                                          GETC
                                                  GET THE CHARACTER
06DA A4 7F
                                  AND
                                          #%1111111 MASK PARITY
                                          GET+3
06DC B7 13
                                  STA
                                                  SAVE IT JUST IN CASE
06DE AO 30
                                  SUB
                                          #'0
                                                  SUBTRACT ASCII ZERO
                                          NOTHEX WAS LESS THAN '0'
06E0 2B 10
                                  BMI
06E2 A1 09
                                  CMP
                                          # a
06E4 23 0A
                                          GOTIT
                                  BLS.
                                          #'A-'9-1 FUNNY ADJUSTMENT
#$F TOO BIG?
06E6 A0 07
                                  SUB
06E8 Al OF
                                  CMP
                                          NOTHEX WAS GREATER THAN 'F'
06EA 22 06
                                  BHI
                                                    CHECK BETWEEN 9 AND A
06EC A1 09
                                  CMP
                                          #9
                                          NOTHEX
06EE 23 02
                                  BLS
06F0 98
                         GOTIT
                                  CLC
                                                   C=0 MEANS GOOD HEX CHAR
06F1 81
                                  RTS
                                                  GET SAVED CHARACTER
06F2 B6 13
                         NOTHEX
                                  LDA
                                          GET+3
06F4 99
                                  SEC
06F5 81
                                  RTS
                                                  RETURN WITH ERROR
                                  SERIAL I/O ROUTINES
                                  DEFINITION OF SERIAL I/O LINES
06F6 00 02
                         PUT
                                  EQU
                                          PORTC
                                                  SERIAL I/O PORT
                                                  SERIAL INPUT LINE#
06F6 00 02
                         ΙN
                                  EOU
                                          2
06F6 00 03
                         OUT
                                  FOU
                                                  SERIAL OUTPUT LINE#
                                  GETC --- GET A CHARACTER FROM THE TERMINAL
                                  A GETS THE CHARACTER TYPED, X IS UNCHANGED.
                                  INTERRUPTS ARE MASKED ON ENTRY
                                  AND UNMASKED ON EXIT.
06F6 BF 15
                         GETC
                                  STX
                                          XTEMP
                                                   SAVE X
06F8 A6 08
06FA B7 17
                                  LDA
                                                  NUMBER OF BITS TO READ
                                          #8
                                          COUNT
                                  STA
                         GETC4
                                          IN, PUT, GETC4 WAIT FOR HILO TRANSITION
06FC 04 02 FD
                                  BRSET
                                  DELAY 1/2 BIT TIME
```

DACE OOZ MONTE	D4 - 1			
PAGE 007 MONIT .	P4:1			
	*			
06FF B6 02		LDA	PUT	
0701 A4 03		AND	#%11	GET CURRENT BAUD RATE
0703 97		TAX		
0704 DE 07 6D	armon.	LDX	-	X GET LOOP CONSTANT
0707 A6 04 0709 4A	GETC3 GETC2	LDA DECA	#4	
070A 26 FD	GLICZ	BNE	GETC2	
070C 4D		TSTA		LOOP PAD
070D 5A		DECX		
070E 26 F7		BNE	GETC3	MAJOR LOOP TEST
	*	MODEL THE	G110111 D D	n th mun atonie on mun cmanm nim
		NOW WE	SHOULD B	E IN THE MIDDLE OF THE START BIT
0710 04 02 E9	-	BRSET	IN DIT	GETC4 FALSE START BIT TEST
0713 7D		TST	, x	MORE TIMING DELAYS
0714 7D		TST	, x	
	*			
	*	MAIN L	OOP FOR G	ETC
0715 10 00	*	202		COMMON DELLA DOMESTIC
0715 AD 3E 0717 05 02 00	GETC7	BSR BRCLR	DELAY IN, PUT,	COMMON DELAY ROUTINE GETC6 TEST INPUT AND SET C-BIT
071A 7D	GETC6	TST	, X	TIMING EQUALIZER
071B 36 16		ROR	CHAR	ADD THIS BIT TO THE BYTE
071D 3A 17		DEC	COUNT	
071F 26 F4		BNE	GETC7	STILL MORE BITS TO GET(SEE?)
	*			
0721 AD 32 0723 B6 16		BSR LDA	DELAY CHAR	WAIT OUT THE 9TH BIT GET ASSEMBLED BYTE
0725 BE 15		LDX	XTEMP	RESTORE X
0723 BE 13	*	BDX	A L Lini	RESTORE X
0727 81		RTS		AND RETURN
	*			
	*	PUTC -	PRINT	A ON THE TERMINAL
	*	V AND	A UNCHANG	RD.
	*	X AND	A UNCHANG	ED
	*	SAME G	AMES ARE	PLAYED WITH THE I-BIT AS IN GETC
	*	OILLE G	IIIDO IIIID	I MAI DE WITH THE I BIT NO IN COTO
0728 B7 16	PUTC	STA	CHAR	
072A B7 14		STA	ATEMP	SAVE IT IN BOTH PLACES
072C BF 15		STX	XTEMP	DON'T FORGET ABOUT X
072E A6 09		LDA	#9	GOING TO PUT OUT
0730 B7 17 0732 5F		STA CLRX	COUNT	9 BITS THIS TIME FOR VERY OBSCURE REASONS
0733 98		CLC		THIS IS THE START BIT
0734 9B.		SEI		MASK INTERRUPTS WHILE SENDING
0735 20 02		BRA	PUTC2	JUMP IN THE MIDDLE OF THINGS
	*			
	*	MAIN L	OOP FOR P	UTC
0737 36 16	PUTC5	ROR	CHAR	GET NEXT BIT FROM MEMORY
0739 24 04	PUTC2	BCC	PUTC3	NOW SET OR CLEAR PORT BIT
073B 16 02		BSET	OUT, PUT	·
073D 20 04		BRA	PUTC4	
073F 17 02	PUTC3	BCLR	OUT, PUT	
0741 20 00	p	BRA	PUTC4	EQUALIZE TIMING AGAIN
0743 DD 07 55	PUTC4	JSR	DELAY, X	MUST BE 2-BYTE INDEXED JSR

```
PAGE 008 MONIT
                   .P4:1
                                                   THIS IS WHY X MUST BE ZERO
0746 3A 17
                                  DEC
                                           COUNT
0748 26 ED
                                  BNE
                                           PUTC5
                                                   STILL MORE BITS
074A 14 02
                                  BSET
                                           IN, PUT
                                                    7 CYCLE DELAY
074C 16 02
                                  BSET
                                           OUT, PUT
                                                      SEND STOP BIT
074E AD 05
                                  BSR
                                           DELAY
                                                   DELAY FOR THE STOP BIT
0750 BE 15
                                  LDX
                                          XTEMP
                                                   RESTORE X AND
0752 B6 14
                                  LDA
                                           ATEMP
                                                   OF COURSE A
0754 81
                                  RTS
                                  DELAY --- PRECISE DELAY FOR GETC/PUTC
0755 B6 02
                         DELAY
                                  LDA
                                          PIIT
                                                   FIRST, FIND OUT
0757 A4 03
                                                   WHAT THE BAUD RATE IS
                                  AND
                                           #%11
0759 97
                                  TAX
075A DE 07 6D
                                  T.DX
                                          DELAYS, X LOOP CONSTANT FROM TABLE
075D A6 F8
                                  LDA
                                           #$F8
                                                   FUNNY ADJUSTMENT FOR SUBROUTINE OVERHEAD
075F AB 09
                          DEL3
                                  ADD
                                           #$09
0761 4A
                         DEL2
                                  DECA
0762 26 FD
                                  BNE
                                          DEL2
0764 5D
                                  TSTX
                                                   LOOP PADDING
0765 14 02
                                  BSET
                                          IN, PUT
                                                   DITTO
0767 5A
                                  DECX
0768 26 F5
                                  BNE
                                           DEL3
                                                   MAIN LOOP
076A A6 00
                                  LDA
                                                   FINAL TINY DELAY
                                           #0
076C 81
                                                   WITH X STILL EQUAL TO ZERO
                                  RTS
                                  DELAYS FOR BAUD RATE CALCULATION
                                  THIS TABLE MUST NOT BE PUT ON PAGE ZERO SINCE THE ACCESSING MUST TAKE 6 CYCLES.
076D 20
                         DELAYS
                                  FCB
                                           32
                                                   300 BAUD
076E 08
                                  FCB
                                                   1200 BAUD
076F 02
                                                   4800 BAUD
                                  FCB
                                          2
0770 01
                                  FCB
                                          1
                                                   9600 BAUD
                                  RESET --- POWER ON RESET ROUTINE
                                  CHECK FOR CUSTOMER
                                                                                  AND
                                                                                         BRANCH
                                                          OR
                                                                MONTTOR
                                                                          MODE
                                  ACCORDINGLY.
0771
                         RESET
0771 OE 01 03
                                  BRSET
                                          7, PORTB, MONIT
0774 CC 05 B3
                                  JMP
                                          CENTRY CUSTOMER PROGRAM ENTRY POINT
0777
                         MONIT
0777 A6 08
                                          #%1000 SETUP PORT FOR SERIAL IO
                                  LDA
0779 B7 02
                                  STA
                                          PUT
                                                   SET OUTPUT TO MARK LEVEL
077B B7 06
                                  STA
                                          PUT+DDR SET DDR TO HAVE ONE OUTPUT
077D B6 02
                                  LDA
                                          PUT
077F 83
                                                   GO TO MONITOR ROUTINE
                                  SWI
0780 20 EF
                                           RESET LOOP AROUND
                                  BRA
                                                6805 SELFTEST
```

PAGE 009 MONIT .P4:1

GENERAL:

SELFTEST PERFORMS THE FOLLOWING TESTS:

PORTC -- TEST PORTC FOR GOOD INPUT I/O -- PORT A AND B FOR INPUT AND OUTPUT

RAM -- WALKING BIT MEMORY TEST

ROM -- EXCLUSIVE OR WITH ODD 1'S PARITY RESULT

INTERRUPT -- INT AND TIMER INTERRUPTS

PORTC TEST IS DONE ONLY ONCE JUST AFTER RESET. THE OTHERS ARE REPEATED AS LONG AS NO ERRORS ARE FOUND.

THE TEST STATUS IS AVAILABLE ON PORTC. AFTER THE PORTC TEST, PORTC IS USED AS AN OUTPUT TO INDICATE WHICH TEST IS RUNNING. IF ANY TEST FAILS, THE OUTPUT LINES REMAIN STABLE AND THE LOWER 2 BITS OF PORTC INDICATE THE TEST THAT FAILED (ASSUMING PORTC WORKS!). SINCE THERE ARE ONLY 4 'CHECKPOINTS' IN THE MAIN LOOP, IT IS NOT POSSIBLE TO ALWAYS DETERMINE EXACTLY WHAT IS WRONG WITH THE PART. HERE ARE THE PROBABLE ERRORS IF THE TEST HAS STOPPED:

B1 B0 PROBLEM

O O INTERRUPT FAILURE

0 1 BAD PORTA OR PORTB

1 O BAD RAM

1 1 BAD ROM

THE TIME REQUIRED FOR ONE CYCLE OF THE PROGRAM IS APPROXIMATELY 800 MILLISECONDS. AFTER EACH TEST, PORTC IS INCREMENTED. THEREFORE, BIT 1 SHOULD APPEAR TO OSCILLATE WITH A PERIOD OF ABOUT 800MS. IT MAY BE DIFFICULT TO DISCERN THIS SINCE THE DUTY CYCLE ON BIT 1 IS NOT ANYWHERE NEAR A SQUARE WAVE. BIT 2 AND BIT 3 WILL HOWEVER HAVE SQUARE WAVE OUTPUTS. BIT 2'S PERIOD WILL BE TWICE AS LONG AS BIT 1, AND BIT 3 SHOULD BLINK AT ABOUT 0.3HZ.

THROUGHOUT THIS PROGRAM, IT MAY SEEM THAT THE PROGRAMMERS HAVE GONE OUT OF THEIR WAY TO USE STRANGE INSTRUCTIONS AND UNUSUAL TECHNIQUES. THIS IS TRUE. THE PURPOSE OF ALL THIS IS TO 1) REDUCE THE PROGRAM SIZE AS MUCH AS POSSIBLE AND 2) TO EXECUTE A BROAD RANGE OF INSTRUCTION TYPES AND ADDRESSING MODES.

0782

PAG

EQUATES

0782 00 00 ANY EQU RANDOM BIT IN A BYTE 0782 00 3F RAMSUR FOU SSE START OF BUILT SUBROUTINE 0782 00 20 USED IN INTERRUPT TEST LOC EQU \$20 0782 00 7C STACKA EQU \$7C A WHEN STACKED BY INTERRUPT 0782 00 7D STACKX EQU \$7D X THE SAME

PAGE 010 MONIT .P4:1			***************************************	
0782	*	ORG	MEMSIZ-	116-8
	*	BEGIN OF	SELF TI	EST
0784 9C 0785 33 02 0787 26 FE		RSP COM BNE	PORTC	RESET JUST IN CASE (AVOID STACK INIT PROBLEM SHOULD HAVE READ \$FF PORTC BAD ON INPUT
	*	COM SET	PORTC TO	O ZERO
0789 10 06	*	BSET	ANY, PORT	rc+DDR AND PROGRAM DATA DIRECTION
	*	MAIN LO	OP (REPE	ATED)
078B 3F 09	LOOP	CLR	TIMER+1	RESET TIMER INTERRUPTS
078D 83	*	SWI .		FIRST TEST
	*	INPUT/OU	JTPUT POI	RT TESTS
078E AE 01 0790 A6 F0		LDX LDA	#PORTB #\$F0	POINT TO PORTB FIRST
0792 AD 44		BSR		RETURNS WITH A=\$54
0794 A9 BA 0796 AD 40		ADC BSR		4-1 A IS SET TO \$0F AGAIN WITH NYBBLES REVERSED
0798 5A 0799 27 F5		DECX BEQ	TOTETTO	AGAIN FOR PORTA
079B 4F		CLRA	101512	CLEAR A FOR NEXT TEST
079C 83	*	SWI		PASSED I/O TEST
	*	RAM TEST	ŗ	
	*	ENTER W	TH C=1,	A=0.
				DIFIED FROM THE ORIGINAL P2 RAM TEST. A
	*	ON THE		OLD RAM TEST WORKED BECAUSE THE TEST
			MOD 9 THE SEEL	IS 1, SO A SINGLE ROTATE WAS SUFFICIENT TO D. 112 MOD 9 IS 4 WHICH REQUIRES 4
			TO GET	r BACK TO THE INITIAL PATTERN. THIS
	*	THE NEW	DAM TECT	T IS MUCH SIMPLER, BUT WILL TEST ALL THE
	*	BYTES.	THIS C	CHANGE AFFECTS THE SUBSEQUENT TESTS SINCE
				NITIALIZE THEIR OWN VARIABLES INSTEAD OF RAM TEST TO DO IT FOR THEM.
	*			ZEROES AFTER THIS TEST.
	*	WWLL MIDI	י סני אויף	BEROES AFTER THIS TEST.
079D 079D AE 10	RAMTST	LDX	#RAM	
079F F7	RAM2	STA	, x	CLEAR OUT A BYTE
07A0 F1 07A1 26 FE		CMP BNE	,X	COMPARE WITH ACCUMULATOR VALUE MEMORY MISMATCH
07A3 4C 07A4 7C		INCA INC	, x	BUMP BOTH VALUES
V/A= /C		INC	,^	BOTH VALUES

PAGE 011 MONIT .P4:1	
07A5 26 F9	BNE RAM3
07A7 5C	INCX ADVANCE TO NEXT RAM BYTE
07A8 2A F5	BPL RAM2 CONTINUE TILL ALL TESTED
*	
*	EXIT WITH A=0, X=\$80
*	212
07AA 83	SWI PASSED RAM TEST
	ROM TEST
·	ROP 1EST
*	FORCE A RESULT OF \$FF (1'S PARITY). THE CHECKSUM HAS BEEN
*	CHOSEN TO FORCE THIS RESULT IF THE ROM ITSELF IS GOOD.
.	ADDRESS AND DATA LINES STUCK HIGH, LOW OR TO EACH OTHER
*	ARE DETECTED WITH HIGH PROBABILITY.
*	
*	FOR A DISCUSSION OF THE RELIABILITY OF THIS METHOD OF
*	TESTING THE ROM, SEE "MICROPROCESSOR BASED DESIGN" BY DR.
<u> </u>	J. B. PEATMAN, PAGES 315-316.
	The Property of the Property o
:	ENTER WITH A=\$00, X=\$80, RAM=00
07AB ROMT	3Cm
07AB BF 41	STX RAMSUB+2
O7AD AE C8	LDX #\$C8 =EOR EXTENDED
O7AF BF 3F	STX RAMSUB
07B1 AE 81	LDX #\$81 =RTS
07B3 BF 42	STX RAMSUB+3
07B5 BD 3F SUM	JSR RAMSUB
07B7 3C 41	INC RAMSUB+2 ADVANCE TO NEXT ADDRESS
07B9 22 FA	BHI SUM
07BB 3C 40 07BD 07 40 F5	INC RAMSUB+1 BRCLR 3,RAMSUB+1,SUM LOOK FOR \$8 IN RAMSUB+1
07C0 43	COMA A SHOULD HAVE BEEN \$FF,
07C1 26 FE	BNE * HANG HERE FOR BAD ROM
*	END MEND TON DID NOT
07C3 83	SWI PASSED ROM TEST
*	
*	INTERRUPTS TEST
*	
*	ENTER WITH: X=\$81
!	A=\$00
!	LOC=\$80
1	
	INTERRUPT TEST ALLOWS INTERRUPTS LONG ENOUGH TO GET ONE
*	TIMER INTERRUPT AND ONE INT INTERRUPT. THE INTERRUPT
(SERVICE ROUTINES SHIFT A BYTE IN MEMORY TO A KNOWN PATTERN
*	WHICH IS CHECKED AFTER THE INTERRUPTS SHOULD HAVE OCCURED.
.	FURTHER, THE A AND X REGISTER ARE COMPARED WITH WHAT WAS
*	STACKED DURING THE INTERRUPTS.
.	
!	A TIMER INTERRUPT IS GUARANTEED PENDING BY ALLOWING ENOUGH
]	TIME TO ELAPSE DURING THE OTHER TESTS TO UNDERFLOW THE
1	COUNTER (EVEN WITH MAXIMUM PRE-SCALE). THE INT INTERRUPT IS ALSO GUARANTEED SINCE THE INT LINE IS TIED TO THE PORTA
	LINE WHICH WIGGLES UP AND DOWN DURING THE I/O TEST.
*	The same of the bonk politic the 1/0 lbor
07C4 INTT	'ST

PAGE 012 MONIT .P4:1	
	AND TIMER INTERRUPT SHOULD BE DONE NOW WORKING WITH STACKED VALUE FAILED
07D2 OB 20 FD BRCLR 5,LOC,* BIT SHOULD	SHIFT HERE
* END OF TESTS, DO IT AGAIN	
* NOTE THE USE OF A 2-BYTE IN FROM THE LOWER BYTE IN COMM	NDEXED JUMP WHICH FORCES A CARRY PUTING THE JUMP ADDRESS.
07D5 DC 07 OA JMP LOOP-\$81,X DO IT AGAIN	N
n de la composition d La composition de la	
* I/O TEST SUBROUTINE	
* ENTERED WITH X POINTING TO * TO TEST. A HAS THE DDR PAT'	
* RETURNS WITH A=\$54 AND C=1	
O7D8 E7 04	l'S AND O'S D SEE S THERE RT(S) ERN TO SAA
* INTERRUPT ROUTINES	
* SOFTWARE INTERRUPT IS RESPO	ONSIBLE FOR ADVANCING THE VALUE
07E4 3C 02 SOFT INC PORTC ADVANCE TO 07E6 80 RTI AND EXIT	NEXT TEST
* INT AND TIMER INTERRUPTS * SHIFT LOC ONE PLACE TO THE	RIGHT.
07E7 1F 09 TIMEUP BCLR 7,TIMER+1 HANDLE II 07E9 37 20 INTR ASR LOC SHIFT FLAG 07EB 80 RTI	
07EC 00 00 00 FCB 0,0,0 SPARE BYTES 07EF 9B CHKSUM FCB \$9B ROM CHECKSU	S UM (ODD 1'S PARITY)
* SELFTEST ALTERNATE INTERRUP	T VECTORS
07F0 07 E7 FDB TIMEUP 07F2 07 E9 FDB INTR 07F4 07 E4 FDB SOFT	

07F6 07 84	*	FDB	START	
07F8		RESET WAZ	ZU	
	*	INTER	RUPT VECTO	DRS
	*			
07F8		ORG	MEMSIZ-	-8 START OF VECTORS
	*			
07F8 05 6C		FDB	\$56C	CUSTOMER TIMER INTERRUPT
07FA 05 B3		FDB	\$5B3	CUSTOMER INT VECTOR
07FC 05 D9		FDB	MAIN	SWI TO MAIN ENTRY POINT OF MONITOR
07FE 07 71		FDB	RESET	POWER ON VECTOR

USING THE M6805 FAMILY ON-CHIP 8-BIT A/D CONVERTER

Prepared By:
Microcontroller Unit (MCU) Systems Application Engineering
Austin, Texas

INTRODUCTION

This application note covers some factors which should be considered when using on-chip analog-to-digital (A/D) converters. It is intended for the digital designer with little or no programming experience.

The task of converting analog signals into digital information is becoming easier using today's technology. The MC6805R3 and MC6805S2 microcomputer (MCUs) have an on-chip 8-bit A/D converter with four user channels to help accomplish this task. These versatile MCU devices are easy to use and serve well in automotive, industrial, medical or environmental systems where analog information is monitored, controlled, or stored.

The merging of analog and digital circuits does present a problem to the designer who is most familiar and comfortable using only one of the two disciplines. The problem arises when the analog designer needs to write a program to process the analog information or the digital designer has to contend with the analog hardware characteristics with which he is not totally familiar.

This application note defines the terminology used when discussing A/D converters, describes the circuit elements pertinent to the user, illustrates a self-test hardware/software technique, and gives an example on how to manipulate the converted analog data from a temperature sensor. Program listings are provided at the end of this application note.

DEFINITION OF TERMS

For a better understanding of the characteristics of the M6805 Family 8-bit A/D converter, the key terms used to describe the capabilities and limitations of an A/D converter, are presented first. Also included in this presentation is a brief interpretation of the specifications in the current MC6805R2 data sheet.

Conversion Range

The voltage reference high (V_{RH}) and the voltage reference low (V_{RL}) pins establish the voltage range that is recognized by the converter. The sum of V_{RH} and V_{RL}

should never exceed the V_{CC} of the MCU. If V_{RH} - V_{RL} is below 4.000 volts, the specification accuracy can not be maintained. Operating below the minimum V_{RH} limit of 4,000 volts may cause the converter to miss steps or lose accuracy.

Conversion Time

The A/D converter in an M6805 Family MCU is a successive approximation type. A hardware binary-search method is used to determine the unknown input voltage. This method significantly reduces the time (total of 30 machine cycles) needed to analyze the input voltage and generate a hexadecimal value accurately. An M6805 Family MCU with a full-speed, 4-MHz crystal has a 1-microsecond machine cycle, and thus a 30 microsecond conversion time.

Monotonicity/Missing Codes

Monotonicity is a function of the integral non-linearity of the converter. An A/D converter is monotonic if the output digital value always increases or remains the same when the analog input voltage is increasing. A non-monotonic A/D converter is one that skips steps or decreases in output digital value when the input is increasing.

Non-Linearity

Studying the relationship of the analog input voltage with respect to the digital value that is derived after a conversion on an ideal A/D converter, yields a linear graph similar to the one shown in Figure 1. Integral non-linearity is defined as the deviation from an ideal straight-line, transfer function. Differential non-linearity is the amount that a particular step differs from one least significant bit (LSB). An ideal A/D converter has equal steps, and thus no differential non-linearity. Total non-linearity error is then the sum of the differential and integral errors.

Quantizing Error

The converter's inability to recognize voltage changes of less than one quantum step is referred to as the quantizing error. Since one increment or quantum is the smallest voltage




FIGURE 1 - Ideal A/D Conversion Points

value that the A/D converter recognizes, there is an inherent offset designed into the circuit. The M6805 Family A/D converter minimizes the impact of the offset error by centering it about the ideal conversion point.

Figure 1 shows the quantizing error to be ± 0.5 LSB. This offset enables the converter to detect input voltage changes ± 0.5 LSB from the center of a step. Thus, the first step occurs at 0.5 LSB and all subsequent steps occur at one LSB increments from this first 0.5 LSB step (that is, 1.5 LSB, 2.5 LSB, etc.). Also, the last step (\$FE to \$FF) is 1.5 LSB long because of this shift in the transfer function.

Ratiometric Reading/Gain Error

The gain error of the A/D comparator is the deviation from the ideal full scale input voltage and the full scale digital output value. The specification limit can be adjusted by trimming the V_{RH} reference voltage when the input voltage is at the transfer point between \$FE and \$FF (5.090 volts for a nominal V_{RH} = 5.120 volts system) and looking for an output value of \$FF.

Reference Voltage (VRH/VRL)

The voltage reference high and voltage reference low pins provide the voltage limits to the digital-to-analog (D/A) converter resistor/capacitor chain in the A/D circuit. The nominal resistance value between these two pins is approx-

imately 6 kilohms. The reference voltage variation during a conversion should not exceed 0.25 LSB.

Resolution

When referring to an analog voltage range, there are an infinite number of steps that can be realized. Since it is unrealistic to try and cover all the possible steps, a method of approximating the unknown value using a digital circuit was developed. If a data converter has 8-bits, the 8 refers to the number of steps in powers of two. For example, an 8-bit A/D converter has 256 steps (28).

The number of steps is used to determine the A/D resolution. Resolution is defined as the full scale input voltage divided by the total number of steps. This can be represented by the equation:

Resolution = $(V_{RH}-V_{RL})/Number$ of Steps

The V_{RH} (voltage reference high) is the highest voltage that can be converted, and V_{RL} (voltage reference low) is the low end of the conversion range.

This means that the converter recognizes input voltage changes no smaller than one incremental value. One increment can be expressed as a fraction of the full scale voltage or one least significant bit (LSB) of the N-bit digital word.

The 8-bit A/D converter implemented in an M6805 Family MCU uses a unipolar binary code. A value of \$00 represents an analog input voltage of 0.000 to 0.020 volts and a value of

\$FF represents an analog input voltage of 5.100 to 5.120 volts, provided $V_{RH} = 5.120$ volts and $V_{RL} = 0.000$ volts. A dollar sign (\$) in front of a symbol identifies it in this document as a hexidecimal number (base 16 number).

Sample Time/Sample and Hold Capacitance

The sample time of the M6805 Family A/D converter is the first five machine cycles. This is the actual aperature window during which the selected analog channel coupler connects the sample and hold capacitor to the input voltage. The internal sample and hold capacitor charges for five machine cycles, and then holds that charge on the comparator input during the remaining 25 cycles of the conversion period.

The analog input voltage ideally should stay constant during the sample period. Any variation contributes to the conversion error. It is desirable to hold the input voltage within 0.5 LSB variation during the sample window. Under extreme operating conditions, the first conversion obtained after selecting a new channel may be less accurate than later conversions of the channel. Input channel changes can affect the stored sample and charge.

The input voltage on the channel coupler should not exceed V_{RH} nor be less than V_{RL} . A voltage greater than V_{RH} converts to \$FF, but no overflow indication is provided. Since the maximum rate of change of the input signal is dependent upon the converter sample time, the maximum frequency of a sine wave input is: $F = I(TS \times pi \times 2(N+1))$ where TS is the sample time and N is the number of bits. With this equation, the slew rate of the signal does not exceed 0.5 LSB during a sample of the input voltage.

Zero Input Reading/Offset Error

The input offset voltage of the A/D comparator causes a shift in its transfer function. The quantizing error inherent in the design of the converter causes the 0.5 LSB shift in the step function. Since a 0.5 LSB error is also allowed in linearity error, an input of 0.000 volts can convert to \$00 or \$01.

THE M6805 FAMILY A/D CONVERTER

Figure 2 is a block diagram of the successive approximation A/D converter implemented in an M6805 Family MCU. There are two unique registers which are addressed under program control. They are used to select a channel, start a conversion, and read the 8-bit result after a conversion has been completed.

There are four separate external input channels which can be individually coupled to the comparator input by writing to the three lower order bits in the A/D control register (ACR). There are also four internal input channels which are coupled to the V_{RH}/V_{RL} resistor chain and can be used as calibration references. Also shown in Figure 2 are the address locations for the external and internal channels.

The converter operates continuously producing a new result every 30 machine cycles. Bit 7 of the ACR flags the user when a conversion has been completed and the digital value of the analog input can be read from the A/D result register (ARR).

When the aperture window closes, the successive approximation register (SAR) addresses the D/A converter (DAC) with a binary word value of \$80. Thus, only the most significant bit (MSB) of the word is set. This value causes the DAC to generate an analog voltage equal to the midway value of the conversion range.

At the comparator, the DAC output is compared with the input voltage stored in the sample and hold capacitor. The comparator then signals the SAR whether the DAC value is greater than the sampled value. If the sampled voltage is greater than the DAC voltage, the SAR binary value is increased to \$CO by setting the bit that is adjacent to the already set MSB. In turn, this increased value increases the DAC output voltage. If the input voltage is less than the DAC voltage, the SAR MSB is cleared and the bit adjacent to the MSB is set, resulting in less DAC voltage to the comparator. This binary-search method continues until all eight SAR bits have been determined.

At the end of the conversion, the SAR value is transferred to the A/D result register (ARR). This binary value is the approximate digital representation of the analog input within one LSB of error. A conversion complete flag is set in the ACR indicating to the user program that a new result may be retrieved.

The equivalent analog input circuit for one channel entering the multiplexer is illustrated in Figure 3. The worst case instantaneous current draw is at the beginning of the sample period. Since the RC time constant of the sample and hold circuit is approximately 500 nanoseconds, the five machine-cycle sample time is more than sufficient to charge the sample and hold capacitor.

The average analog channel input current is less than one microampere. Thus, no additional buffering of external transducer signals is required. The analog channel input impedance should not be greater than 1K ohms to prevent capacitor leakage currents from producing unwanted voltage drops.

A/D CONVERTER SELF-TEST

Designing a test capability into a system simplifies maintenance, decreases the need for costly test equipment in the field, and provides an excellent way to learn the system characteristics. Using a minimum amount of hardware an M6805 Family MCU can test its own A/D converter in less than one second for 8-bit accuracy. The objective of this example is to self-adjust the A/D converter under test for full scale error within two LSB and then to test for a correct conversion at the center of each step. The MCU used in this example is an MC68705R3.

The hardware schematic for the A/D converter self-test shown in Figure 4 consists of a voltage stimulus, a programmable voltage reference, and a program storage unit. A 12-bit resolution monolithic current output DAC (U2) presents the voltages to the MCU A/D converter input/An operational amplifier converts the DAC current output to a voltage and is fed into the device under test (DUT).

In order to download the test program to the MCU RAM, a 12-bit binary counter (U7) is used to address an EPROM (U3). Another 12-bit counter (U1) addresses the DAC in order to ramp the test voltages to the DUT. The two 12-bit counters are used to minimize the MCU pins needed for calibration in user systems. A variable-precision voltage reference (U5) and a quad analog switch (U6) are used to derive the voltage reference to the DUT.

BOOTSTRAP PROGRAM (BOOT)

To minimize the amount of ROM occupied by the self-test program, a 28-byte bootstrap loader routine is suggested. The bootstrap loader is a short program which is executed




FIGURE 2 - A/D Converter Block Diagram and Input Select Code




FIGURE 3 - Analog Channel Input Circuit




FIGURE 4 — On-Chip A/D Converter Self-Test and Self-Calibration-Schematic Diagram

when a particular condition is met after the MCU comes out of reset. The bootstrap program loads a short test program from an external memory device into on-chip RAM and executes the program.

The condition selected in order to execute the bootstrap loader program is a logic low level on the interrupt pin when coming out of reset. When the interrupt pin has a logic high level, the user main program is entered. The address of the label "load" in the bootstrap program is used in the self-test program to jump back to load new routines. The bootstrap loader approach is not limited to the A/D converter self-test program. It can be used to examine or test other system features.

SELF-TEST SOFTWARE (A/DTST)

The self-test software consists of three sequential loads. This requires the bootstrap loader to jump to RAM after downloading, execute a program from RAM, then return to the bootstrap loader to download the next routine. When the MCU comes out of reset, the interrupt pin is held low in order to enter the bootstrap loader routine.

The bootstrap program uses port B bit 1 to clear the counter and port B bit 0 to increment the count on a negative transition. The program is fed into port A and stored to RAM.

The index register is used as the RAM pointer and is tested for a negative value after each RAM byte load. Since the negative status bit in the condition code register is set when the accumulator holds a value between \$80 and \$FF, the loading routine ends when the index register reaches a value of \$80. The Figure 5 flow chart illustrates the interaction between the bootstrap loader routine (BOOT) and the A/D converter self-test routines (A/DTST).

12-Bit DAC Calibration

The first routine is used to calibrate the 12-bit DAC (U2) and the precision voltage reference (U5). The ideal V_{RH} level selected is 5.120 volts for 0.020-volt steps. Therefore, the first step is to preset U5 with R5 to 5.160 volts (2 LSB above the ideal V_{RH}) while the MCU is held in reset.

The next step is to calibrate the 12-bit DAC zero output for 0.000 volts and the full scale output for 5.100 volts. This routine is executed only if port C bits 4 and 5 are held low. This is done by closing S1 (zero calibrate select) and S2 (full scale calibrate select) before bringing the MCU under test out of reset.

The 12-bit DAC zero offset adjustment is set by varying R6 while monitoring the DAC output for a value of 0.000 volts. Opening the bit 4 switch causes the DAC to be incremented to \$FF0 and held there for the full-scale error adjust provided the bit 5 switch is closed.

The DAC should then be calibrated to 5.100 volts by varying R15. Opening the bit 5 switch causes the calibration routine to terminate, and the second routine is then downloaded. The DAC calibration routine is normally done once after initial power-up and is skipped if the port C switches are open.

On-Line A/D Calibration

The second routine in the self-test exercise is the A/D converter automatic full-scale error adjust. The DAC is incremented to \$FE8 (5.090 V), which is the A/D converter switch point between \$FE and \$FF. All analog switches on U6 are off at this time so the voltage reference to the DUT is 5.160 volts (V_{RH} ideal + 2 LSB). The A/D converter should

output a value of \$FE since the analog input switch point from \$FE to \$FF would be 5.140 volts using this reference value. Table 1 represents the voltage inputs that cause a switch in the digital output of the A/D converter when using a $V_{RH} + V_{RL}$ of 5.120 V.

The analog switch is controlled by the four lower order bits of port C. As port C is incremented, it causes a decrease of 10 millivolts on the output of the voltage reference, U5. An A/D conversion is done after each port C increment to check for a value of \$FF.

When the A/D converter recognizes the input voltage as an \$FF, port C is left constant at that value for the next test. This self-adjusting routine compensates for the variation of full-scale error from one device to another and eliminates having to manually adjust each unit before test.

A/D Linearity Test

The third and last routine is the actual A/D converter voltage ramp test. The 12-bit DAC is cleared then ramped in 20-millivolt increments to check the center of each A/D step for a correct conversion. At the end of the 256 voltage steps, the program outputs a logic low level on the port B bit 2 to turn on an LED, indicating a good device.

If at any point during the 256 voltage steps a conversion is incorrect, testing is stopped and the program outputs a logic low on port B bit 3 to signal that the A/D converter failed the test. The A/D converter linearity is thus confirmed to be within one LSB (20 millivolts) of the proper reading.

TEMPERATURE SENSOR CONVERSION

Monitoring temperature for display or control is a key factor for energy conservation or process control in closed loop systems. The objective in this portion of the application note is to demonstrate how to manipulate the converted analog signal from a temperature sensor for display.

By monitoring the base-emitter voltage variations on the Motorola MTS-102 silicon temperature sensor, the MCU converts that analog information into an equivalent digital value in degrees fahrenheit and displays it on three 7-segment displays.

Many tasks can be performed after the conversion is complete. One typical application for this circuit is a ceiling fan control to increase room air flow for a period of time before turning on the main central air conditioning unit. If the temperature does not decrease after a timeout period, then the central air is turned on for a period of time.

The Figure 6 schematic shows how the sensor voltage is amplified to give 20-millivolt steps per degree fahrenheit. A dual differential amplifier (U2) buffers the sensor voltage and then inverts and amplifies the signal before entering the A/D converter on the MCU. An amplifier gain of eight produces 10 millivolts per degree fahrenheit, and a gain of 4.444 produces 10 millivolts per degree centigrade.

In order for the A/D converter to recognize one degree steps, the gain must be doubled. The maximum output voltage on the differential amplifier is approximately 3.8 volts using a V_{CC} of 5 volts. Therefore, the temperature sensing range is from -40 degrees to +140 degrees fahrenheit.

The Monsanto LED displays have a common anode and are driven directly by the MCU port B. To update the displays, port C bits 0, 1 and 2 enable each display sequentially every 2048 machine cycles. The regulated voltage from U1 is tied to the MCU V_{CC} as well as to the displays and is used ratiometrically with respect to the V_{RH} pin and the




FIGURE 5 — Boot and A/D TST Program Flow Chart (Sheet 1 of 2)




FIGURE 5 — Boot and A/D TST Program Flow Chart (Sheet 2 of 2)




FIGURE 6 — Temperature Sensing A/D Demonstration-Schematic Diagram

sensor supply. Thus, any variation on the amplifiers also occurs on the VPH pin.

Since the MC68705R3 has an EPROM erasing window, it is necessary to cover it after programming so that the A/D converter will maintain its 8-bit accuracy. It is also recommended that the MTS102 sensor leads be moistured-sealed with epoxy. About 12 to 18 inches of twisted, stranded, 22-gauge wire was used to connect the sensor to the amplifier input.

The Figure 7 flow chart describes the sequence of events in the temperature sensor program (TMPSNS). After port initialization, the timer is enabled to periodically update the 7-segment displays. An A/D conversion is performed and the result is converted to binary-coded-decimal (BCD) format for the display routine.

Zero degrees fahrenheit is equal to a conversion of \$30 so the A/D conversion result must be offset before converting to a BCD number. Since the displays are updated during a timer interrupt, the MCU goes into a wait loop before doing another A/D conversion. This is a good entrypoint for appending new tasks to the basic program such as time of day or controlling a heater or air conditioner.

Calibration of the temperature sensor is performed by varying the 50 kilohms potentiometer (R1) on the differential amplifier for a reading of 32 degrees after a piece of ice has been placed on the sensor for approximatley one minute. Refer to the MTS-102 specification for further details.

SUMMARY

The terminology used to describe an A/D converter characteristics has been discussed and related to the electrical characteristics in the M6805 Family A/D converter specifications. A circuit and program which tests the on-chip A/D converter was also discussed to familiarize the reader with a method of calibrating the A/D converter. A typical temperature sensor application was covered with the intent of showing the sequence of events that take place when converting the A/D result to a displayable value.

TABLE 1 — Voltage Versus Output for 8-Bit A/D Converter

V_{RH} = 5.120 V V_{RL} = 0.000 V

Hi/Lo	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
.0	0.010	0.330	0.650	0.970	1.290	1.610	1.930	2.250	2.570	2.890	3.210	3.530	3.850	5.170	4.490	4.810
1	0.030	0.350	0.670	0.990	1.310	1.630	1.950	2.270	2.590	2.910	3.230	3.550	3.870	4.190	4.510	4.830
2	0.050	0.370	0.690	1.010	1.330	1.650	1.970	2.290	2.610	2.930	3.250	3.570	3.890	4.210	4.530	4.850
3	0.070	0.390	0.710	1.030	1.350	1.670	1.990	2.310	2.630	2.950	3.270	3.590	3.910	4.230	4.550	4.870
4	0.090	0.410	0.730	1.050	1.370	1.690	2.010	2.330	2.650	2.970	3.290	3.610	3.930	4.250	4.570	4.890
5	0.110	0.430	0.750	1.070	1.390	1.710	2.030	2.350	2.670	2.990	3.310	3.630	3.950	4.270	4.590	4.910
6	0.130	0.450	0.770	1.090	1.410	1.730	2.050	2.370	2.690	3.010	3.330	3.650	3.970	4.290	4.610	4.930
7	0.150	0.470	0.790	1.110	1.430	1.750	2.070	2.390	2.710	3.030	3.350	3.670	3.990	4.310	4.630	4.950
8	0.170	0.490	0.810	1.130	1.450	1.770	2.090	2.410	2.730	3.050	3.370	3.690	4.010	4.330	4.650	4.970
9	0.190	0.510	0.830	1.150	1.470	1.790	2.110	2.430	2.750	3.070	3.390	3.710	4.030	4.350	4.670	4.990
A	0.210	0.530	0.850	1.170	1.490	1.810	2.130	2.450	2.770	3.090	3.410	3.730	4.050	4.370	4.690	5.010
В	0.230	0.550	0.870	1.190	1.510	1.830	2.150	2.470	2.790	3.110	3.430	3.750	4.070	4.390	4.710	5.030
C	0.250	0.570	0.890	1.210	1.530	1.850	2.170	2.490	2.810	3.130	3.450	3.770	4.090	4.410	4.730	5.050
D	0.270	0.590	0.910	1.230	1.550	1.870	2.190	2.510	2.830	3.150	3.470	3.790	4.110	4.430	4.750	5.070
E	0.290	0.610	0.930	1.250	1.570	1.890	2.210	2.530	2.850	3.170	3.490	3.810	4.130	4.450	4.770	5.090
F	0.310	0.630	0.950	1.270	1.590	1.910	2.230	2.550	2.870	3.190	3.510	3.830	4.150	4.470	4.790	5.110*

NOTES: (1) Voltages in the chart represent the switch point between steps. For example, 0.010 volts is the switch point between \$00 and \$01.

(2) Due to quantizing error, the center of each step is the chart value minus 10 millivolts. The last step does not overflow.

(3) The first step (*) equals 10 millivolts; the last step (*) equals 30 millivolts.




FIGURE 7 — Temperature Sensor (TEMPSNS) Program Flow Chart (Sheet 1 of 2)




FIGURE 7 — Temperature Sensor (TEMPSNS) Program Flow Chart (Sheet 2 of 2)

```
PAGE 001 BOOT
                   .SA:1 BOOT
00001
                                 NAM
                                        BOOT
00002
                                 OPT
                                        LLEN=100
00003
00004
00005
                          *****LABEL DEFINITION****
00006
00007
               0000
                        A PORTA
                                 EQU
                                        0
00008
               0001
                        A PORTB EQU
00009
               0005
                        A DDRB
                                 EQU
                                        5
00010
                          *****GENERAL PURPOSE BOOTSTRAP LOADER ROUTINE*****
00011
00012
00013A 0080
                                 ORG
                                        $80
                                                 NORMALLY THE START LOCATION WILL BE
00014A 0080 9C
                                                  THE USER RESET VECTOR.
                                 RSP
                                                 TEST INTERRUP PIN FOR BOOTSTRAP ENTRY.
00015A 0081 2F 16
                     0099
                                 BIH
                                        EXIT
00016A 0083 A6 03
                                 LDA
                                         #$03
                                                  MAKE PORTB BITS 0 AND 1 OUTPUTS.
00017A 0085 B7 01
                                        PORTB
                        Α
                                 STA
                                                  RESET 12-BIT COUNTER.
00018A 0087 B7 05
                        Α
                                 STA
                                        DDRB
00019A 0089 13 01
                                 BCLR
                                        1, PORTB ENABLE 12-BIT COUNTER.
00020A 008B AE 40
                        A LOAD
                                 LDX
                                         #$40
00021A 008D B6 00
                                        PORTA
                                                  PORTA IS INPUT WHEN COMING OUT OF RESET.
                                 LDA
00022A 008F F7
                                                  STORE CONTENTS OF PORTA TO RAM.
                                 STA
                                         . х
                                        O,PORTB
00023A 0090 11 01
                                                 INCREMENT 12-BIT COUNTER.
                                 BCLR
00024A 0092 10 01
                                 BSET
                                        O,PORTB
00025A 0094 5C
                                 INCX
00026A 0095 2A F6
                                                  CONTINUE LOADING TILL X REG=80.
                     0080
                                        LOAD+2
                                 BPL.
00027A 0097 BC 40
                                 JMP
                                        $40
                                                  JUMP TO RAM AND EXECUTE PROGRAM.
00028A 0099 CC 0100
                        A EXIT
                                 JMP
                                         $100
                                                 JUMP TO USER MAIN PROGRAM OR EXECUTE FROM HERE.
00029
                                 END
TOTAL ERRORS 00000--00000
```

297

PAGE 001 SLFTST .SA:1 A/DTST

```
10000
                                  NAM
                                         A/DTST
00002
                                  OPT
                                         LLEN=100
00003A 0000
                                  ORG
                                         $00
00004
                           *****LABEL DEFINITION*****
                        A PORTA EQU
               0000
00005
                                         O
               0001
000006
                         A PORTB
                                  EOU
                                         1
00007
               0002
                         A PORTC
                                  EQU
00008
               0003
                        A PORTD
                                  EQU
იღღი
               0004
                         A DDRA
                                  EOU
000010
               0005
                         A DDRB
                                  EOU
                                         5
                        A DDRC
11000
               0006
00012
               0007
                        A NC7
                                  EOU
               0008
                        A TDR
00013
                                  FOU
                                         R
               0009
00014
                         A TCR
                                  EOU
00015
               000A
                         A MSR
                                  EQU
                                         10
00016
               U00B
                        A PCR
                                  EQU
00017
               000C
                         A NC2
                                  EQU
                                         12
               0000
                        A NC3
00018
                                  EOU
                                         13
00019
               000E
                         A ACR
                                  EQU
                                         14
00020
               000F
                        A ARR
                                  EQU
                                         1 5
00021
                                                   EXAMPLE LOCATION OF BOOTSTRAP LOADER
               0088
                        A LOAD
                                         SAB
                                  EOU
00022
                           *****SEGMENT 1 DAC CALIBRATION ROUTINE****
00023
00024
00025A 0000 9C
                                  RSP
                                                   INITIALIZE STACK
                                         #SFD
                                                   INITIALIZE PORTB BUT INSURE
00026A 0001 AE FD
                                  LDX
00027A 0003 BF 01
                                  STX
                                         PORTR
                                                   BITS 0 AND 1 DO NOT CHANGE
00028A 0005 3F 02
                                  CLR
                                         PORTC
00029A 0007 AE OF
                                  LDX
                                         #SOF
                                                   PORTC 0-3=OUTPUTS
                         Α
00030A 0009 BF 06
                                  STX
                                         DORG
00031A 000B AE 3F
                         Α
                                  LDX
                                         #S3F
                                                   PORTB 0-5=OUTPUTS
00032A 000D BF 05
                                  STX
                                         DDRB
00033A 000F 1A 01
                        A CAL
                                  BSET
                                         5, PORTB CLEAR DAC 12-BIT COUNTER
00034A 0011 1B 01
                                         5, PORTB
                                  BCLR
00035A 0013 09 02 FD 0013
                                  BRCLR
                                         4, PORTC, * STOP HERE AND CAL. 0.000V IF PC4=0
00036A 0016 0A 02 14 002D
                                  BRSET
                                          5, PORTC, END! EXIT CAL. ROUTINE IF PC5=1
00037A 0019 AE FF
                                  LDX
                                          #SFF
                       Α
00038A 001B A6 10
                                  LDA
                                         #310
                        Α
00039A 001D 19 01
                        Α
                                  BCLR
                                         4, PORTB TOGGLE DAG 12-BIT COUNTER
00040A 001F 18 01
                                  BSET
                                          4, PORTB 16 X 255 TIMES
00041A 0021 4A
                                  DECA
00042A 0022 26 F9
                     0010
                                  BNE
00043A 0024 5A
                                  DECX
00044A 0025 26 F4
                     001B
                                  BNE
                                          *-10
00045A 0027 OB 02 FD 0027
                                  BRCLR
                                         5, PORTC, * STOP HERE AND CAL. 5.100V IF PC5=0
00046A 002A 09 02 E2 000F
                                         4, PORTC, CAL RECAL. ZERO OFFSET?
                                  BRCLR
00047A 002D BC 8B
                      A END1
                                                   RETURN TO BOOTSTRAP TO LOAD NEXT ROUTINE
                                  JMP
                                         LOAD
00048
```

PAGE	002	SLFTST	. SA - 1	A/DTST

00050			
00051	****SEGMENT	2 FULL SC	CALE ERROR ADJUST****
00052			
00053			
00054A 0040	ORG	\$40	SECOND ROUTINE MUST START 64 BYTES LATER
00055			
00056A 0040 1A 01	A BSET		RESET DAC 12-BIT COUNTER
00057A 0042 1B 01	A BCLR		
00058A 0044 AE 08	A LDX	#\$08	
00059A 0046 19 01	A BCLR		
00060A 0048 18 01	A BSET	4,PORTB	
00061A 004A 5A	DECX		
00062A 004B 26 F9	0046 BNE	*- 5	
00063A 004D AE FE	A LDX	#SFE	
00064A 004F A6 10	A LOOP1 LDA	#\$10	INCREMENT DAC 12-BIT COUNTER
00065A 0051 19 01	A BCLR	4,PORTB	UP TO FE8 (5.090V)
00066A 0053 18 01	A BSET	4,PORTB	
00067A 0055 4A	DECA		
00068A 0056 26 F9	0051 BNE	*- 5	
00069A 0058 5A	DECX		
00070A 0059 26 F4	004F BNE	LOOPI	
00071A 005B 5A	DECX		MAKE X-REG=FF
00072A 005C 3F 0E	A ADJUST CLR	ACR	CLEAR CONVERSION COMPLETE FLAG
00073A 005E B6 0E	A LDA	ACR	WAIT FOR CONVERSION (30CYCLES)
00074A 0060 2A FC	005E BPL	*-2	
00075A 0062 B3 OF	A CPX	ARR	TEST RESULT FOR FF
00076A 0064 27 0A	0070 BEQ	END2	AND EXIT ADJUST ROUTINE WHEN ARR=FF
00077A 0066 3C 02	A INC	PORTC	ELSE DECREMENT VRH VOLTAGE
00078A 0068 B3 02	A CPX	PORTC	
00079A 006A 26 F0	005C BNE	ADJUST	CONTINUE SEARCH TILL PORTC=OF
00080A 006C 17 01	A FAIL1 BCLR	3,PORTB	IF UNSUCCESSFUL THEN STOP
00081A 006E 20 FE	006E BRA	*	AFTER SETTING FLAG
00082A 0070 3A 02	A END2 DEC	PORTC	READJUST FOR LAST PORTC INCREMENT
00083A 0072 BC 8B	A JMP	LOAD	RETURN TO BOOTSTRAP LOADER
00084			

PAGE 003 SLFTST .SA:1 A/DTST

00086			
00087	****SEGMENT	#\$3 A/D	TEST ROUTINE****
00088	,		
00089A 0080	ORG	\$80	
00090			
00091A 0080 AE 01 A	LDX	#801	INITIALIZE X-REG AS COUNTER
00092A 0082 1A 01 A	BSET	5, PORTB	RESET DAC 12-BIT COUNTER
00093A 0084 1B ∂1 A	BCLR	5,PORTB	
00094A 0086 3F 0E A	CLR	ACR	CLEAR CONVERSION FLAG
00095A 0088 B6 0E A	LDA	ACR	
00096A 008A 2A FC 0088	BPL	*-2	WAIT FOR END OF CONVERSION
00097A 008C B3 0F A	CPX	ARR	
00098A 008E A1 01 A	CMP	#\$01	TEST FOR ZERO INPUT READING OF
00099A 0090 25 1A 00AC	BLO	FAIL2	00 OR 01 AND STOP IF ARR-REG > X-REG
00100A 0092 A6 10 A	LOOP2 LDA	#\$10	INCREMENT DAC BY 16 STEPS
00101A 0094 19 01 A	BCLR	4, PORTB	TO STAY IN CENTER OF 8-BIT STEP
00102A 0096 18 01 A	BSET	4,PORTB	
00103A 0098 4A	DECA		
00104A 0099 26 F9 0094	BNE	*-5	
00105A 009B 3F 0E A	CLR	ACR	CLEAR CONVERSION FLAG AND
00106A 009D B6 0E A	LDA.	ACR	WAIT FOR END OF CONVERSION
00107A 009F 2A FC 009E	BPL	*-2	
00108A 00A1 B3 0F A	CPX	ARR	TEST FOR CORRECT CONVERSION AND
00109A 00A3 26 07 00AC	BNE	FAIL2	STOP IF ARR-REG. NOT EQUAL TO X-REG.
00110A 00A5 3C	INCX		
00111A 00A6 26 EA 0092	BNE	LOOP2	CONTINUE TESTING TILL X-REG.=00
00112A 00A8 15 01 A	BCLR	2, PORTB	TURN LED ON FOR TEST PASS
00113A 00AA 20 FE 00AA	BRA	*	AND STOP
00114A 00AC 17 01 A	FAIL2 BCLR	3,PORTB	TURN LED ON FOR TEST FAIL
00115A 00AE 20 FE 00AE	BRA	*	AND STOP
00116	END		
TOTAL ERRORS 0000000000			

```
PAGE 001 TMPSNS .SA:1 TEMPSN
00001
                                  NAM
                                         TEMPSNS
00002
                                  OPT
                                         LLEN=120
00003
00004
                          *****TEMPERATURE DISPLAY PROGRAM*****
00005
00006
                          ****REGISTER ADDRESS DEFINITION****
00007
กกกกล
               0001
                         A PORTB EOU
00009
               0002
                         A PORTC
                                  EQU
00010
               0005
                         A DDRB
                                  EQU
00011
               0006
                        A DDRC
                                  EOU
                                         6
00012
               0008
                        A TDR
                                  EOU
                                         8
00013
               0009
                         A TCR
                                  EQU
00014
               000E
                        A ACR
                                  EQU
                                         14
00015
               000F
                        A ARR
                                  EOU
                                         15
00016
               0040
                         A RCDHT
                                  FOU
                                         $40
00017
               0041
                         A BCDLO
                                  EQU
                                         S41
00018
               0042
                         A SEGMNT EQU
                                         $42
00019
00020A 0080
                                  ORG
                                         $80
00021
00022
                          *****7-SEGMENT DISPLAY LOOKUP TABLE****
00023
00024
               0080
                         A SEVSEG FOR
00025
00026A 0080
               40
                                  FCB
                                         201000000 0
00027A 0081
               79
                                         201111001 1
                                  FCB
00028A 0082
                                         200100100 2
                                  FCB
               24
                         Α
000294 0083
               30
                                  FCB
                                         200110000 3
00030A 0084
               19
                                  FCB
                                         %00011001 4
00031A 0085
                                  FCB
                                         200010010 5
00032A 0086
               02
                         Α
                                  FCB
                                         200000010 6
00033A 0087
               78
                                  FCB
                                         201111000 7
00034A 0088
               00
                                  FCB
                                         200000000 8
00035A 0089
               18
                                  FCB
                                         200011000 9
00036A 008A
               3F
                                  FCB
                                         200111111 -
                         Α
00037A 008B
               7 F
                                  FCB
                                         %01111111 BLANK
00038
00039
00040A 0090
                                  ORG
                                         $90
                                                  PROGRAM START
00041
00042A 0090 9C
                          START RSP
00043A 0091 A6 F7
                                  LDA
                                         #$F7
                                                   INITIALIZE PORTO TO SELECT THE
00044A 0093 B7 02
                                  STA
                                         PORTC
                                                  MOST SIGNIFICANT DISPLAY FIRST
                         Α
00045A 0095 B7 42
                                  STA
                                         SEGMNT
00046A 0097 A6 07
                         ٨
                                  LDA
                                         #$07
                                                  MAKE PORTCO-2 OUTPUTS
00047A 0099 B7 06
                                  STA
                                         DDRC
00048A 009B A6 FF
                                  LDA
                                         #SFF
                         Α
                                                  INITIALIZE PORTS TO
00049A 009D B7 01
                                  STA
                                         PORTR
                                                  TURN OFF ALL DISPLAYS
00050A 009F B7 05
                                  STA
                                         DDRB
00051A 00A1 B7 08
                                  STA
                                         TDR
00052A 00A3 A6 OF
                                  LDA
                                         #SOF
                                                  PRESET TIMER FOR PRESCALE OF 128
00053A 00A5 B7 09
                                  STA
                                         TCR
                                                  AND UNMASK TIMER INTERRUPT
```

PAGE	00	2 '	TMP	SNS	. SA : 1	TEMPSN			
00055		247	0.0			ADC	SEI		
00056				OF	А	ADC	CLR	ACR	CLEAR CONVERSION COMPLETE FLAG
00057					A		LDA	ACR	AND SELECT CHANNEL 0
00058					00AA		BPL	*-2	CHECK FOR A CONVERSION COMPLETE
00059					A		LDA	-	ADJUST THE RESULT REGISTER
00060					A		SBC	ARR #\$30	SO ZERO DEGREES F=30 HEX
00061					A		CLR	BCDHI	SU ZERU DEGREES F=30 HEX
00062					Â		CMP	#SCF	
00063					00BD		BLO	CONVRT	CHECK FOR NEGATIVE NUMBER
00064				03	0080		NEGA	CONVRI	CHECK FOR NEGATIVE NUMBER
00065				0.4	A		LDX	#\$0A	STORE A MINUS SIGN IN BCDHI
00066					A		STX	BCDHI	STOKE A MINUS SIGN IN BODAL
00067				40	A	CONVRT		PCDUI	LOAD X REG WITH VALUE
00068				0.5	00C5	CONVRI	BSR	BCD	AND BRANCH TO CONVERSION ROUTINE
00069		JDE	AD	0,5	0003	*	DOK	BCD	AND BRANCH TO CONVERSION ROUTINE
00070						* NO	PE . MANI	OTUED T	ASKS CAN BE PERFORMED BEFORE
00070						*			R CONVERSION.
00071						*	DOI	NO ANOTHE	CONVERSION.
00072		າດດ	۵,				CLI		
00074				24	00E7		BSR	DELAY	KILL TIME BEFORE DOING ANOTHER CONVERSION
00075					00A7		BRA	ADC	GO CHECK THE TEMPERATURE AGAIN
00076		,,,			00117		DINA	ADC	OU CHECK THE TENTERATORE AGAIN
00077									
00078						****p	NARV TO	BCD ROUT	
00079						*			
00080						* THE	REGIST	ER ENTERS	WITH THE BINARY VALUE
00081									HE CONVERTED BINARY TO
00082									O IN RAM FOR THE DISPLAY ROUTINE.
00083						*		ind i birobi	THE MILE TO THE DESIGNATION OF THE PROPERTY OF
00084									
00085				00C5	Α	BCD	EOU	* .	
00086	A 00	OC 5	9B				SEI		MASK INTERRUPS TILL YOU EXIT
00087	A 00	0C6	3F	41	Α		CLR	BCDLO	BCD LOW BYTE INITIALIZE
00088						LOOP	TSTX		
00089	A 0)C9	27	1 B	00E6		BEO	EXIT	LOOP ENDS WHEN X REG=00
00090	A 01	осв	5 A				DECX		
00091	A 0	occ	3C	4 1	A		INC	BCDLO	MOVE X CONTENTS TO LOW BYTE BCD
00092	A 00	OCE	А6	OF	А		LDA	#SOF	MASK OFF HIGH NYBBLE OF LOW BYTE BCD
00093	A 00	ουο	B4	41	А		AND	BCDLO	
00094	A 00)D2	Αl	0A	Α		CMP	#SOA	CHECK IF LOW BYTE BCD NEEDS ADJUSTING
00095	A 00)D4	26	F2	00C8		BNE	LOOP	
00096	A 00	0D6	В6	41	А		LDA	BCDLO	
00097	A 00	อบ8	AB	06	А		ADD	#\$06	ADJUST FOR A BCD VALUE
00098	A 0	AGC	В7	41	Α.		STA	BCDLO	
00099	A 0	DOC	Αl	A0	Α		CMP	#\$A0	CHECK IF HIGH BYTE BCD NEEDS ADJUSTING
00100					00C8		BNE	LOOP	GO DO IT AGAIN
00101					A		CLR	BCDLO	CLEAR LOW BYTE BCD
00102	A 0)E2	3C	40	А		INC	BCDHI	AND INCREMENT HIGH BYTE BCD
00103	A 00	DE4	20	E2	00C8		BRA	LOOP	GO DO IT AGAIN
00104						EXIT	RTS		END OF BCD ADJUST
00105									

```
PAGE 003 TMPSNS .SA:1 TEMPSN
00107
              00E7
                       A DELAY FOIL
                                               THIS LOOP IS JUST TO KILL TIME
00108A 00E7 AE FF
                                       #SEE
                      Α
                                LDX
00109A 00E9 A6 FF
                       Α
                                LDA
                                       #$FF
00110A 00EB 4A
                                DECA
00111A 00EC 26 FD
                   OOEB
                                BNE
                                       DELAY+4
00112A 00EE 5A
                                DECX
00113A 00EF 26 F8
                   00E9
                                BNE
                                       DELAY+2
00114A 00F1 81
                                RTS
00115
00116
                         ****BCD TO 7-SEGMENT DISPLAY ROUTINE****
00117
00118
                         * DISPLAYS ARE REFRESHED EVERY 30MSEC WHEN
00119
                            A TIMER INTERRUP OCCURS. THE MOST SIGNIFICANT DIGIT
00120
                         * IS DISPLAYED FIRST. THE ROUTINE IS FOR DISPLAYS WITH
00121
                         * COMMON ANODE LEDS.
00122
                       A TMRINT EQU
00123
              00F2
00124A 00F2 99
                                SEC
                                                SET THE CARRY BIT
00125A 00F3 A6 FF
                                       #SFF
                                                TURN 7-SEGMENT DRIVERS OFF
                       Α
                                L.DA
00126A 00F5 B7 01
                      Α
                                STA
                                       PORTR
00127A 00F7 36 42
                                ROR
                                       SEGMNT
                                                SELECT NEXT DISPLAY
00128A 00F9 25 04 00FF
                                BCS
                                       LOBYTE
                                                CHECK CARRY BIT FOR RESTART
00129A 00FB A6 FB
                                                RESTART WITH MOST SIGNIFICANT DIGIT
                       Δ
                                I DA
                                       #SFR
00130A 00FD B7 42
                       Α
                                STA
                                       SEGMNT
00131A 00FF B6 41
                       A LOBYTE LDA
                                       BCDLO
00132A 0101 02 42 04 0108
                                BRSET
                                       1, SEGMNT, HIBYTE
00133A 0104 44
                                LSRA
                                                SHIFT HIGH NYBBLE OF BCDLO
00134A 0105 44
                                I.SRA
                                                TO LOW NYBBLE FOR DISPLAY
00135A 0106 44
                                LSRA
00136A 0107 44
                                LSRA
00137A 0108 04 42 06 0111 HIBYTE BRSET 2, SEGMNT, DISPLY
00138A 010B B6 40
                     A
                                I.DA
                                       BCDH (
                    0111
00139A 010D 26 02
                                RNE
                                       DISPIV
00140A 010F A6 0B
                                LDA
                                       #$OB
                                                BLANK IF ZERO
00141A 0111 A4 OF
                       A DISPLY AND
                                       #SOF
00142A 0113 97
                                TAX
00143A 0114 EE 80
                                LDX
                                       SEVSEG,X
00144A 0116 BF 01
                                STX
                                       PORTB
                                                ENABLE DISPLAY DRIVERS
00145A 0118 B6 42
                                LDA
                                       SEGMNT
00146A 011A B7 02
                                       PORTC
                                STA
                                                ENABLE DISPLAY
                       Α
00147A 011C A6 10
                                                LOAD TIMER FOR 2048 MACHINE CYCLES
                                I.DA
                                       #$10
00148A 011E B7 08
                                STA
                                       TDR
00149A 0120 A6 OF
                                LDA
                                       #$OF
                                                RESET TIMER INTERRUPT FLAG
00150A 0122 B7 09
                                STA
                                       TCR
00151A 0124 80
                                RTI
00152
```

303

00154A OF38				ORG	\$F38	PROGRAM MASK OPTION REGISTER
00155A OF38	80	A		FCB	\$80	FOR RC CLOCK AND PROGRAMMABLE PRESCALE
00156						
00157A OFF8				ORG	\$FF8	RESET VECTORS USING AN MC68705R3
00158						
00159A OFF8	00F2	Α	TMRVEC	FDB	TMRINT	
00160A OFFA	0090	Α	IRQVEC	FDB	START	
00161A OFFC	0090	Α	SWIVEC	FDB	START	
00162A OFFE	0090	Α	RESET	FDB	START	
00163				FND		

REFERENCES AND ADDITIONAL READING

Clayton, G.B. Data Converters. New York, NY: Halsted Press Books, 1982.

Jung, Walter G. IC Converter Cookbook. Indianapolis, IN: Howard W. Sams & Co., 1978.

Motorola, Inc. MC3412 Laser Trimmed High-Speed 12-Bit D/A Converter Data Sheet. Phoenix, AZ: Motorola Literature Distribution Center, 1982.

Motorola, Inc. M6805 HMOS M146805 CMOS Family Microcomputer/Microprocessor User's Manual. Phoenix, AZ: Motorola Literature Distribution Center, 1983.

Motorola, Inc. MC68(7)05R/U 8-Bit Microcomputers Advance Information (ADI-977). Phoenix, AZ: Motorola Literature Distribution Center, 1984.

Motorola, Inc. MTS102 Silicon Temperature Sensor Data Sheet. Phoenix, AZ: Motorola Literature Distribution Center, 1981.

Sheingold, Daniel H., ed. Transducer Interfacing Handbook—A Guide to Analog Signal Conditioning. Norwood, MA: Analog Devices, 1980.

Titus, Jonathan A. Microcomputer-Analog Converter Software & Hardware Interfacing. Indianapolis, IN: Howard W. Sams & Co., 1979.

TELEPHONE DIALING TECHNIQUES USING THE MC6805

Prepared by Robert Fischer Downsview, Ontario, Canada

INTRODUCTION

Telephones and associated ancillary equipment providing intelligent features are fast becoming commonplace. Often, it is necessary for the microprocessor providing the intelligence to also dial a telephone number.

The M6805 Family microcomputers (MCU), with their proven hardware/software versatility, are ideal candidates for such applications. Illustrated here are two cost-effective methods of telephone dialing. Hardware and software is given for both Dual Tone Multi-Frequence (DTMF) and rotary-pulse type dialing.

DEMONSTRATION BOARD DESCRIPTION

Figure 1 shows the schematic of the demonstration board designed around a MC68705P3 single-chip MCU. This board is capable of pulse or DTMF dialing. The type of dialing is selected by switch S1. A 12-contact keyboard is used for input. While this is an extravagant use of I/O, it is acceptable for the purposes of a demonstration board.

Pulse dialing requires a direct connection to the telephone line. Interface to the line is made by a 600-ohm, 1:1 line transformer and a relay that provides on/off hook capability. An indicator light (LED #1) shows the current hook status.

After a power-on reset, the board is in an on-hook state (LED #1 off). The pressing of any key will result in an off-hook state without the digit being dialed. Subsequent key presses will result in the dialing of the corresponding digit. Pressing of the cancel button (S2) returns the board to the on-hook state.

The hardware and software to accomplish either form of dialing is readily applicable to any number of the M6805 Family.

ROTARY PULSE DIALING

From both a hardware and software viewpoint, pulse dialing is by far the simplest form of dialing to implement.

Pulse dialing requires that the telephone line circuit receive a make/break sequence at a 10-pulse-per-second (PPS) rate (see Figure 2). The dialing of the digit 3, for example, requires three make/break sequences. The 10-PPS rate requires the use of either a transistor or high speed relay for line looping. Note that if a low current reed relay is used, port B may be capable of driving the relay directly (eliminating the 2N3904 driver).

Subroutine PDIAL provides the proper timing sequences for pulse dialing. The routine is called with the digit to be dialed resident in the accumulator. Because the timing is not particularly critical, interrupts that can be quickly serviced are permissible.

DTMF DIALING

Dual tone multi-frequency tone dialing is considerably more complex in terms of ROM usage and external hardware. The M6805 MCU is required to generate two simultaneous sine waves of different frequencies. Table 1 shows the key pad digit and the frequencies of the corresponding tone pairs. Note that the tones fall into two groups:

Group	Frequency (Hz)
Low Tones	697, 770, 852, 941
High Tones	1209, 1336, 1477, 1633

TABLE 1 - Keypad Digit and Frequencies for Tone Pairs

Keypad Digit	DTONE Entry	Tone	Pair (Hz)
0	\$0	941	1336
1	\$1	697	1209
2	\$2	697	1336
3	\$3	697	1477
4	\$4	770	1209
5	\$5	770	1336
6	\$6	770	1477
7 .	\$7	852	1209
8	\$8	852	1336
. 9	\$9	852	1477
Α	\$A	697	1633
В	* \$B	770	1633
C	\$C	852	1633
D	\$D	941	1633
*	\$E	941	1209
#	\$F	941	1477

Also note that if the seldom used keys A, B, C, and D are not required, it is not necessary to generate a 1633-Hz tone.

The method used to generate the tones uses a series of 3-bit look-up tables. Consider a sine wave that has been sampled




FIGURE 1 - Demonstration Board Schematic

at a constant interval, starting at the positive peak (see Figure 3). Sampling is continued until the next positive peak is encountered. There is, of course, some quantization error associated with this next found peak. If this group of samples were to be continuously cycled, a frequency error would result.




FIGURE 2 - Timing for Rotary Pulse Dialing

To cure this, continue sampling until the next peak is encountered and determine if the resultant frequency error falls within acceptable limits. Figure 3 is actually the output of a program written in BASIC for the EXORciser. This listing is included at the end of this application note. This program is used to design the look-up table for incorporation into the M6805 program according to the error rates acceptable in the end equipment.

This program prompts the user for the sample interval and the frequency of the tone which is to be generated. Sampling of the tone is thus automated and after a peak is encountered, the cumulative frequency error is calculated and displayed along with the sample count. If the user is satisfied with the percentage error, a table of the samples is generated. If the error is still unacceptable, the program continues sampling until the next peak is encountered. Note that the samples have all been "dc shifted".

This program was used to generate the look-up tables for all the tones given in Table 1 with a criteria of 1% maximum frequency error.

The subroutine DTONE actually operates on these tables to generate the DTMF tone pairs. The routine is entered with

the DTMF digit (see Table 1) is resident in the accumulator. Note that interrupts cannot be tolerated by this routine.

The first task of this routine is to convert the digit into the table start addresses for the high and low tones. This routine requires that the tables be resident in page 0 ROM to allow use of indexed addressing with 0 offset. The structure chosen for the tables puts the high group tones in the right nibble and the low group tones in the left nibble. Because the tables are all of different lengths, the table end is marked by an entry of \$F. In defiance of Murphy's Law, the DTMF tables fit exactly into page 0 ROM.

Generation of the tones involves cycling around a loop which plucks a 3-bit low tone sample and adds it to the 3-bit high tone sample. The 4-bit sum is then output to a D/A converter. If the end of the table marker is encountered for either sample, the pointer must be reset to the table start. This loop also keeps track of the duration of the tone burst by counting loops in TIMEH and TIMEL.

Notice that every program path through the loop takes a constant time (122 microseconds). The actual sequence of program development was to first write the loop, determine the execution time, and then, with the sample interval defined, generate the tone tables.

The 4-bit D/A converter is economically implemented with standard 5% resistors (60 kilohms = 30 kilohms + 30 kilohms). Port B was used because of its slightly superior high output voltage drive. It is still necessary to supplement the high drive with pull-up resistors.

One unfortunate by-product of this tone generation technique is the production of subharmonics (and, of course, harmonics). This necessitates the use of an active bandpass filter. This filter consists of separate high pass and low pass sections. The filter response is shown in Figure 4.

The output level to the telephone line is adjusted with a 470-ohm resistor in series with the line transformer primary. This also provides the RX point, where received audio can be obtained for duplex communication.

Using the BASIC software at the end of this application note, the generation of custom tone groups is readily accomplished. Single tone generation is also possible by using the table entry TNOFF at the end of the given DTMF tables. This allows the muting of either the high or low group tones.

```
:
7 :*
6
5
1
  HORIZONTAL = 122.000
                                  uSEC
FREQUENCY
           = 697.000
                     Hz
ERROR
           = 0.800
NO. SAMPLES = 35.000
NO. CYCLES
           = 3.000
SAMPLE 1
                    SAMPLE 2
        = 7
SAMPLE 3
                             = 2
        = 3
                    SAMPLE 4
SAMPLE 5
        = 0
                    SAMPLE 6
                             = 0
      7
                    SAMPLE 8
                             = 2
SAMPLE
         = 1
                    SAMPLE 10
SAMPLE 9
         = 4
SAMPLE 11
          = 7
                    SAMPLE 12
          = 6
                              = 5
                    SAMPLE 14
SAMPLE 13
          = 3
                    SAMPLE 16
                               = 1
SAMPLE 15
SAMPLE 17
          = 0
                     SAMPLE
                           18
                    SAMPLE 20
                                 2
SAMPLE 19
          = 1
SAMPLE 21
                    SAMPLE 22
          = 4
          = 7
SAMPLE 23
                    SAMPLE 24
SAMPLE 25
          = E
                     SAMPLE 26
                               = 4
SAMPLE 27
                     SAMPLE 28
                               = 1
          = 3
                     SAMPLE 30
SAMPLE 29
          = 0
                               = 0
SAMPLE 31
          = 1
                     SAMPLE 32
                                 3
                     SAMPLE 34
SAMPLE 33
          = 5
                               = 6
SAMPLE 35
          = 7
```

FIGURE 3 — Sine Wave Sampling




FIGURE 4 — Cumulative High-Pass, Low-Pass, and Line Transformer Response

```
PAGE 001 DEMO
                  .SA: DEMO
                                - MC68705P3 SOURCE FOR DIALER DEMO
00201
                                NAM
                                       DEMO
20002
                                 774
                                       - MC68705P3 SOURCE FOR DIALER DE
20023
                                750
                                       ABS, CRE
22005
                          ***************
0000E
00007
                               DIALER DEMONSTRATION PROGRAM
20008
                                    MC58705P3 VERSION
                                      ROBERT FISCHER
00009
00010
                            MOTOROLA SEMICONDUCTOR PRODUCTS INC.
00011
                                     TORONTO, CANADA
00012
                                        11/23/83
00013
                         00015
                             SET MOR
00015
00017
00018A 0784
                                080
                                       $784
000198 0784
              5F
                       A
                                FCB
                                       701011111
20021
                                PORT DEFINITION
00022
200023
ØØØ25
              0000
                       A PORTA EQU
                                       $0
                                                PORT A 170
                       A PORTB
                                                PORT B I/O
00026
              2221
                                EQU
                                       $1
00027
              Ø6002
                       A PORTO
                                                PORT C 1/0
                                       $2
                                EQU
                                                PORT A DDR
00028
              0004
                       A PORTAD EQU
                                       $4
00029
              0005
                       A PORTED EQU
                                       $5
                                                PORT B DDR
                                                eda: C bba
00030
              000E
                       A PORTOD EQU
                                       $6
000031
              0003
                       A TMRDAT EQU
                                       $8
                                                TIMER DATA REGISTER
                       A TMRCON EQU
00032
              0009
                                       $9
                                                TIMER CONTROL REGISTER
22234
00235
                         *
                                RAM ALLOCATION
2223E
00037A 0040
                                ORG
                                       $40
000388 0040
              2001
                       A TIMES
                                RMB
                                                TONE TIME (MS)
200390 0041
                       A TIMEL
                                RMB
                                                TONE TIME (LS)
              0001
                       A STARTH RMB
                                                HI TONE TABLE START
00040A 0042
              0001
                       A STARTL RMB
                                                LO TONE TABLE STARY
00041A 0043
              0001
                                               HI TONE CURRENT POINTER
LO TONE CURRENT POINTER
000428 0044
              0001
                       A TONEH RMB
                                       1
00043A 0045
              0001
                       A TONEL RMB
                                       1.
00044A 0045
              0001
                       A SCRTCH RMB
                                       1
                                                TEMPORARY SCRATCH
                                      1.
                                                LAST DIALED DIGIT USED
00045A 0047
              0021
                       A LSTKEY RMB
```

```
PAGE 002 DEMO
                    .SA:1
                           DEMO
                                   - MC68705P3 SOURCE FOR DIALER DEMO
00047
                           *
00048
                                              MAIN ROM
                            *:
00049
00050A 0100
                                   ORG
                                          $100
20051
00052
                                 COLD START.
                                 INITIALIZE PORTS.
00053
00054
00055A 2100 3F 00
                         A START CLR
                                          208TA
00056A 0102 3F 01
                         Α
                                   CLR
                                          PORTB
000578 0104 3F 02
                         A
                                   CLR
                                          PORTO
                                          **00001111
00058A 2106 A6 0F
                         Α
                                   _DA
00059A 0108 B7 05
                         А
                                   STA
                                          PORTED
                                                   SET PORT B DDR
00060A 010A A6 04
                         A
                                   LDA
                                          #7.000001.00
                                                   ממם מהפכי הפכי
00061A 010C B7 06
                         Δ
                                   STA
                                          PORTOD
200E2
000E3
                              CHECK KEYBOARD FOR CLOSURE
20264
                           34:
00065A 0105 CD 01B5
                         A SCAN
                                   JSR
                                          KEYIN
0006EA 0111 25 07
                      Ø11A
                                   BCS
                                          DIAL
                            * NO CLOSURE- CHECK "ON HOOK" SWITCH
00067
00068A 0113 02 02 F8 0105
                                          1. PORTC, SCAN
                                   BRSET
00069A 0116 15 02
                         A
                                   BCLR
                                          2, PORTO GO ON HOOK
20070A 0118 20 F4
                      0:2E
                                   BRA
                                          SCAN
00071
00072
                           * DIGIT HAS BEEN PUSHED.
00073
                           * IF PREVIOUSLY ON-HOOK, COME OFF-HOOK
                           * AND WAIT FOR NEXT KEY.
00074
00075
0007EA 011A 04 02 04 0121 DIAL
                                   BREET
                                         2, PORTO, DODIAL
00077A 011D 14 02
                                          2, PORTO OFF-HOOK
                         Α
                                   BSET
00078A 011F 20 ED
                                   BSA
                                          SCAN
                      010E
00079
20080
                           * SEE IF PULSE DIALING OR DYME
20081
00082A 0121 01 02 05 0129 DODIAL BROLK 0, PORTO, PULSE
00083A 0124 CD 013B
                         Α
                                  JSR
                                          DTONE
                                                 DIME DIAL
00084A 0127 20 E5
                      010E
                                   BRA
                                          SCAN
00085
2008E
                           * PULSE DIALING
00087
                           * "*" AND "#" KEYS ARE NOT RECOGNIZED
00038
00039A 0129 A1 0A
                         A PULSE
                                 CMP
                                          4 $A
00090A 012B 22 E1
                      010E
                                   B⊢iI
                                          SCAN
00091A 012D CD 01F5
                         A
                                   JSR
                                          PDIA.
00092A 0130 20 DC
                      010E
                                   BRA
                                          SCAN
```

```
PAGE
               003 DEMO
                                            .SA:1 DEMO - MC68705P3 SOURCE FOR DIALER DEMO
 SIGNORAL
                                                               plicates de la despesa de ples de ples
 00095
00096
                                                               *
                                                                                                 SUBROUTINES
00097
                                                               4
                                                                                                                                                                 ٠.
00098
                                                               20100
00101
                                                                                                        WAITINS
                                                                        WAITS THE NUMBER OF MSECS GIVEN IN ACC.
00102
                                                               *
00:03
                                                                        BOTH ACC AND X ARE DESTROYED.
20104
                                                          A WAITMS LDX
00105A 0132 AE 70
                                                                                                 #124
                                                               WAITI DECK
00106A 0134 5A
00107A 0135 26 FD
                                                   0134
                                                                                BNE
                                                                                                 WAITI
00108A 0137 4A
                                                                                DECA
00109A 0138 26 F8
                                                   Ø132
                                                                                RNE
                                                                                                WAITES
00110A 013A 81
                                                                                RTS
00112
00113
                                                                                                        DITONE
                                                                           GENERATES 2 TONE BURST OF 65 MSEC
20114
00115
                                                                           FOLLOWED BY A FORCED 25 MSEC SILENT
00115
                                                                           PERIOD FOR DIME DIALING.
00117
                                                                           DTMF DIGIT ($0-$F) IS GIVEN IN ACC.
00118
                                                               *
                                                                           INTERRUPTS MUST BE MASKED BEFORE ENTRY.
00119
00120
                                                         A DIONE AND
Z0121A 013B A4 0F
                                                                                                 林生产
00122A 013D 97
                                                                                TAX
ØØ123A Ø13E 58
                                                                                LSLX
                                                                                                                       X 2 FOR DISPLACEMENT
00124A 013F D6 0195
                                                                                LDA
                                                                                                TTAB, X
                                                                                                                       HI TONE START POINTER
20125A 0142 B7 42
                                                          А
                                                                                STA
                                                                                                 STARTH
ØØ125A Ø144 B7 44
                                                          A
                                                                                STA
                                                                                                 TONEH
                                                                                                                      HI TONE CURRENT POINTER
00127A 0146 DE 0196
                                                          Α
                                                                                                 TTAB+1,X
                                                                                LDA
                                                                                                                       LO TONE START POINTER
20128A 0149 B7 43
                                                          Α
                                                                                STA
                                                                                                 STARTL
20129A 014B B7 45
                                                                                STA
                                                                                                 TONEL
                                                                                                                      LO TONE CURRENT POINTER
                                                          Α
00130
00131
                                                               * SET TONE TIME COUNTER
221
22:339 0:40 A6 FD
                                                          А
                                                                                LDA
                                                                                                 #$FD
00134A 014F B7 40
                                                                                                 TIMEH
                                                         A
                                                                                STA
                                                                                                                      MS
00135A 0151 A6 EC
                                                          Α
                                                                                LDA
                                                                                                 #$EC
ØØ136A Ø153 B7 41
                                                                                                 TIMEL
                                                         Α
                                                                                STA
                                                                                                                      LS
00137
00138
                                                                           TONE GENERATION LOOP.
                                                                           CONSTANT LOOP TIME OF 122 USECS.
00139
00:40
                                                          A TONELP INC
00141A 0155 3C 41
                                                                                                 TIMEL
00142A 0157 26 08
                                                   0161
                                                                                BNE
                                                                                                NCARRY
20143A 0159 3C 40
                                                                                                TIME
                                                          ρ
                                                                                INC
                                                                                                GETTLO
Ø2144A Ø15B 2E Ø7
                                                   0154 CONT
                                                                              BNE
20:45
00:46
                                                                      ALL DONE
00147
```

```
PAGE 004 DEMO
                   .SA:1 DEMO - MC68705P3 SOURCE FOR DIALER DEMO
00:48A 015D AS 19
                                  LDA
                                         #25
02149A 015F 20 D)
                                         WAITMS
                     0132
                                  BRA
00150
201519 0161 9D
                           NCARRY NOP
                                                   NO CARRY- BURN 6 USECS
                                         CONT
00:52A 0162 20 F7
                     2155
                                  BRA
00153
00154
                           * GET LO TONE
00155
20:56A 0:64 BE 45
                        A GETLO LDX
                                         TONEL
                                                  LO TONE CURRENT POINTER
                                                  GET BYTE
221570 2166 F6
                                  LDA
                                         v X
                           * LO TONES ARE IN LEFT NIBBLE
Ø0158
                          * SEE IF TABLE END (MS BIT =1)
20159
20160A 0167 2B 04
                     Ø1ED.
                                  BM-
                                         GETNLO
20161A 2169 9D
                                  VO9
20162A 016A 9D
                                  MDb
                                                   FILL FOR CONSTANT TIME
00163A 016B 20 03
                     0:70
                                  BRA
                                         SHELD
00164
Z2165
                           * TABLE END- RESET TO TABLE START
22166
201679 016D BE 43
                        A GETNLO LDX
                                         STARTL
22168A 015F F6
                                  _D⊜
                                         , X
ZZ 169
                             SWAP NIBBLES
00170
                           *
00:71
Ø0172A 0170 44
                          S-FLO LSRA
00173A 0171 44
                                  LSRA
00:74A 0172 44
                                  SRA
ØØ175A Ø173 44
                                  LSRA
00175
                          * LO BYTE VALID- SAVE
00177A 0174 B7 4E
                                STA
                                        SCRTC-
                        r)
00.78
                           * FIX POINTER AND SAVE
201799 0176 5C
                                  INCX
00180A 0177 BF 45
                        R
                                  STX
                                         TONEL
00121
                               GET HI TONE
00182
00133
00184A 0179 BE 44
                                  \square DX
                                         TONEH
                                                  HI TONE CURRENT POINTER
001859 017B F5
                                                   GET BYTE
                                  LDA
                                         νX
                          * SEE IF TABLE END
00185
201879 0170 94 0F
                      · A
                                  AND
                                         #$=
00188A 017E A: 0F
30189A 0180 27 04
                        Α
                                  CMP
                                         林事产
                    . 0186
                                  BEO
                                         GENET
00190A 0182 9D
                                  NOP
201918 0183 9D
                                  NOP
                                                  FILL FOR CONSTANT TIME
00192A 2184 20 03
                     0:89
                                  BRA
                                         ADDNUM
20193
                           * AT TABLE END- RESET TO START
00:34
20195
20196A 2186 BE 42
                         A GENHII LDX
                                         STARTH
00197A 0188 F6
                                  LDA
                                         , X
20138
                           * GCT HI NIBBLE- FIX X
00199A 0189 5C
                           ADDNUM INCX
                                         TONEH
00200A 01SA BF 44
                                 STX
00201
                           * ADD LO AND HI TONES
30202
Z0203
202249 2180 BB 46
                        A
                                  ADD
                                         SCRICH
00205
                           * OUTPUT THIS SAMPLE
```

```
PAGE 205 DEMO .SA:1 DEMO - MOS8705P3 SOURCE FOR DIALER DEMO
202068 0:85 87 0: A
                          STA PORTE
20237
                     * KEEP GOING
20208
20209
002:0A 0190 9D
                           VO ≥
002110 0191 90
                           NO o
NOP FILE FOR 122 USEC LOOP
202134 0:90 20 C0 0:55 BRA TOWELP
00215
20216
                     * TONE PAIR LOOK-UP TABLE
00217
                                 TN1335 (2)
                                TN1209 (1)
                                        -(8)
                                        CGN
                                        (C)
                                       ( ≠: )
00251
92252
                             KEYIN
80:253
                     * SCANS KEYBOARD FOR PRESSED KEY.
                     * WHEN A NEW KEY IS PRESSED, RETURN
* WITH CARRY SET AND KEY VALUE IN ACC.
00254
00255
00255
                     345
ØØ259
```

```
PAGE 006 DEMO .SA:1 DEMO - MOSS705P3 SOURCE FOR DIALER DEMO
00250
                          * NO KEY PRESSED.
                          * OF FIRST TIME, WAIT OUT DEBOUNCE.
00261
00262
                                         LSTKEY
ØØ263A Ø199 B5 47
                        Α
                                  _DA
00264A 01BB A1 0A
                        A
                                 CMP
                                         電生品
202559 218D 27 2D
                     Øicc
                                 BEQ
                                         KEY22
                          * FIRST TIME
00266
00267A 018F AS 19
                        B
                                 LDA
                                         #25
                                         WAITES
00268A 01C1 CD 0132
                        Α
                                  JSR
00269A 01C4 AD 10
                                         CHECK
                     Ø1DE
                                  BSS
00270A 01CE 25 0E
                     Øice
                                 BCS
                                         KEY:
00271
                         * STILL NO KEY
                                 LDA
00272A 0108 A6 0A
                        C
                                         结集公
20273A 21CA B7 47
                        A
                                  STA
                                         LSTKEY
202748 01CC 98
                          KEY22 CLC
                                  RTS
20275A 01CD 81
00278
                          * GOT A KEY.
ØØ277
00279
                          * CHECK THAT IT IS FIRST TIME.
00279
                                         LSTKEY
00280A 01CE B: 47
                        A KEY11
                                 CMP
00281A 0100 27 FA
                     Ø100
                                  BEO
                                         KEY22
00282A 01D2 B7 47
                                  STA
                       Α
                                         LISTKEY
20283A 01D4 99
                                  SEC
20284A Ø1D5 81
                                  275
20285
00287
                                 CHECK
20288
                           * SCAMS KEYBOARD FOR CLOSURE.
                          * IF KEY CLOSED, RETURNS WITH KEY
00289
20290
                           * VALUE IN ACC AND CARRY SET.
00291
20292A 01D6 4F
                          CHECK CLRA
00293A 01D7 BE 00
                                 -DX
                                         PORTA
                                                  GET KEYS
00294A 01DS 58
                        KEYI
                                  LSLX
                     Ø1F3
                                         GOTKEY
                                                  KEY CLOSED?
00295A 01DA 24 17
                                  BCC
ØØ236A Ø1DC 4C
                                  INCA
                                                  NO
00297A 01DD A1 08
                        A
                                  CMP
                                         #8
00298A 01DF 26 F8
                     Ø1D9
                                  BNE
                                         KEY1
                          * CHECK BALANCE OF KEYS ON PORTB
00299
00300A 01E1 0F 01 0F 01F3
                                  BROLR 7, PORTB, GOTKEY "8"?
00301A 01E4 4C
                                  INCA
                                  BROLR 6, PORTB, GOTKEY "9"?
003028 0165 00 01 0B 01F3
20333A 01E8 A6 0E
                      Α
                                 LDA
                                         #$E
00304A 01EA 08 01 06 01F3
                                  BROLR 5, PORTB, GOTKEY "#"?
00305A 01ED 4C
                                  INCA
20326A 01EE 09 01 02 01F3
                                 BROLR 4, PORTB, GOTKEY "*"?
00307
00308
                           * NO KEY PRESSED.
00009
                          st:
00310A 01F1 98
                                  CLC
00311A 01F2 81
                                  375
00312
                              GOT A KEY.
20313
003.4
20315A 21F3 99
                          GOTKEY SEC
```

```
28GE 207 DEMO
                   .SA:1 DEMO
                                 - MC68705P3 SOURCE FOR DIALER DEYO
00316A 01F4 81
                                  375
20318
02519
                               PDIAL
00320
                           * PULSE DIALS THE DIGIT GIVEN IN
00321
                           * ACC. FOLLOWED BY A 200 MSEC. WAIT.
00322
00323P 01F5 4D
                           PDUAL TSTA
                                                   BNE PDIAL1
                                         PDIAL1
20324A 21F6 26 02
                     21FA
                                  BNE
00325
                          # CHANGE "0" TO #$A
00325A 01F8 96 0A
                         А
                                  LDA
                                         */$A
00327A 01FA B7 46
                         A PDIALI STA
                                         SCRTCH
                                                   SAVE
                           * MAKE A PULSE
00323
00329A 01FC 15 02
00330A 01FE A6 3D
                         A PDIAL2 BOLR
                                          2, PORTO / ON HOOK
                         Α
                                  LDA
                                          作日1
                                         WAITMS
223318 2222 CD 2132
                         A
                                  JSR
00332A 0203 14 02
                                  PSET
                                          2, PORTO OFF HOOK
00333A 0205 AS 27
                                  ∟DA
                                          ₩39
223349 2227 CD 2:32
                         a
                                  JSR
                                          WAITMS
00335A 020A 3A 46
                         A
                                  DEC
                                          SCRTCH
02336A 020C 26 EE
                      Ø1FC
                                  BNE
                                          PDIAL2
                          * WAIT 200 MSEC INTER-DIGIT
00337
                                          #200
22338A 220E A6 C8
                         ρ
                                  LDA
20339A 0210 CC 0132
                         Α
                                  JMP
                                         WAITMS
```

```
PAGE 008 DEMO
                   .SA:: DEMO
                                   - MC68705P3 SOURCE FOR DIALER DEMO
00341
00342
                                  TOUCH TONE GENERATOR TABLE
00343
00345A 0080
                                   ORG
                                          $80
00346A 0080
               77
                       A TN697
                                   FCB
                                          477
20347A 0081
                76
                                   FCB
                         A
                                          $7E
                53
                                   FCB
00348A 0082
                         Α
                                          $53
                                   FCB
                30
                         Δ
00349A 0083
                                          530
00350A 0084
                21
                         Α
                                   FCB
                                          $21
00351A 0085
                03
                         Α
                                   FCB
                                          $03
00352A 008E
                                   FCB
               Ø6
                        Α
                                          $05
22353A 2287
               17
                        А
                                   FCB
                                          $17
00354A 0088
               25
                         Α
                                   FCB
                                          $25
                        Α
20355A 0089
                                   FCB
               42
                                          $4.7
00356A 008A
               60
                         А
                                  FC9
                                          $62
20357A 008B
                71
                         Α
                                   FOB
                                          $71
00358A 008C
               74
                         9
                                   FCB
                                          $74
                                   FCB
                         A.
20359A 008D
               67
                                          $5.7
202562A 2028E
               57
                         A
                                  FCB
                                          $57
00361A 008F
                34
                                   FCB
                                          $34
                                   FCB
                        А
20362A 2092
               2.1
                                          $ 1.1
00363A 0091
                        Α
                                   FCB
               CACA.
                                          $00
00364A 0092
               02
                         9
                                   FCB
                                          $02
                                   FCB
20355A 0093
               15
                        Α
                                          $15
                                  FCB
                        Α
202566A 20294
               27
                                          $27
20367A 0095
               46
                        Α
                                   FCB
                                          $45
20358A 0096
               E4
                         A
                                   FCB
                                          $E4
               71.
                        A
                                   FCB
20059A 0097
                                          47:
20072A 0098
               70
                         Α
                                  FCB
                                          $70
22371A 0099
               62
                         А
                                   FCB
                                          $62
                                   FCB
00372A 009A
               45
                         A
                                          $45
00373A 009B
               3F
                        А
                                   FCB
                                          $35
               17
00374A 0090
                         A TN1336 FCB
                                          $17
20375A 009D
               25
                        ρ
                                   FCB
                                          $05
00376A 009E
               Ø2
                        Α
                                   FCB
                                          $02
20377A 009F
                        Α
                                   FCB
               10
                                          $12
00378A 00A0
                31
                         Α
                                   FCB
                                          $31
                                   FCB
00379A 00A1
               55
                         Α
                                          $55
                                   FCB
00380A 00A2
               67
                        Α
                                          $67
20381A 20A3
               ΞΕ
                         Α
                                   FCB
                                          $FE
                        A TN770 FCB
00382A 00A4
               72
                                          $72
20383A 20A5
               EØ
                        A
                                   FCB
                                          $EØ
20384A 00AE
                         A
                                   FCB
               51
                                          $51
                                   FCB
00385A 00A7
                34
                         Α
                                          $34
00386A 00AS
               17
                         Ω
                                   FCB
                                          $17
22387A 00A9
               ØE.
                         Α
                                   FCB
                                          $0E
00388A 00AA
               Ø3
                         А
                                   FCB
                                          $Ø3
                                   FCB
00389A 00AB
               20
                         А
                                          $20
00390A 00AC
               41
                        Α
                                   FCB
                                          $41
20391A 00AD
                54
                         Α
                                   FCB
                                          $54
               77
                         A
00392A 00AE
                                   FCB
                                          $77
               76
                                   FCB
20393A 20AF
                         Α
                                          $76
                         A
                                   FCB
00394A 00E0
               63
                                          $63
               40
                                   FCB
20395A 20B1
                         Α
                                          $40
                        A
00396A 00B2
               20
                                  FCB
                                          $20
```

PAGE	009	DEMO	.SA:L	DEMO	- M	10687 0 5P3	SOURCE	FOR	DIALER	DEMO	
003978	9 ØØBC	13	А		FCE	3 \$ 13					
2003986			А		FCE	3 \$Ø 6					
223996			A		FCE						
204026			A		FCE						
20401			Ä		FCE						
004029			Ä		FCE						
2040Z			Ä		FCE						
					FCE						
204049 004056			A		FCE						
			A								
20405			A		FCE						
204076			A		FCE						
204086 204096			A A		FCE						
204106 204116			A A		FCE						
224126				TN1477							
004136			A	1162477	FCE						
					FCE						
204146			A	75.050							
204156				TN852	FCE						
004156			. A		FCE						
204176			A		FCE						
004196			A		FCE						
004196			A		FCE						
004206			A		FCE						
204216			A		FCE						
@24226			А		FCE						
00 4236			A		FCB						
204246			A		FCE						
00425F			A		FCE						
204256			A		FCE						
004276			A		FCE						
ØØ4286			A		FCE						
00429F			A		FCB						
ØØ43Ø6			A		FCE						
00431F			A		FCE						
204326			9		FCE						
00433 6			A		FCS						
204346			A	2004-0-200	FCE						
22435A				TN1633							
め 図4356			A		FCE						
00437 9			A		FCE						
004386 004396			A A		FCB						
204409			H A		FCE						
20441F			H A		FCB						
ØØ4426			Ä		FCE						
20443F			H A		FCB						
00444F			I A		FOR						
00445F				TN941	FCB						
20446F			А	×34	FCE						
00447F			A		FCB						
224486			A		FOE						
00443F			A		FCB						
2045 0 6			н 9		FCE						
00450F			α		FCE						
00451F			Ä		FCE						
00453F			H A		FCE						
204546			A		FCE						
e/40 +4 (4) }	1 606021		-		1 6	. 414					

PAGE	010	DEMO	.SA:1	DEMO	- MCE	87 05 23	SOURCE	FOR	DIALER	DΞ	* O	
ØØ4556	00EI	57	А		FCB	\$67						
ØØ4566	ODE	35	A		FCB	\$35						
004576	00EF	11	А		FCB	\$11						
ØØ4586	90F	2 ØØ	Α		FCB	\$ØØ						
ØØ4596	20F	1 14	A		FCB	\$14						
00460A	90F:	2 37	A		FCB	\$37						
00461F	00F	3 55	A		FCB	\$5 5						
00462F	200F4	4 71	A		FCB	\$71						
20463A	OCF5	5 70	А		FCB	\$70						
00464F	A WOFE	5 54	A.		FCB	\$54						
00465A	OOF?	7 37	А		FCB	\$37						
204666	a ØØ=3	3 15	А		FCB	\$15						
004676	00FS	9 201	А		FCB	\$01						
20463F	900FA	a 10	А		FCB	\$1.0						
20469F	2 DOFE	3 44	A		FCB	\$44						
00470F	9 00F	65	ค		FCB	\$6F						
004716	00FI) FF	А		FCB	\$FF						
ØØ4726	00=	E 00	.9	TNOFF	=CB	\$00						
00473F	1 DOFF	- FF	А		FCB	\$FF						
00475		00 08	0 A	TN1209	EQU	TN697	7 (S	HARE	START	ADD	RESS)	

ORG

FDB

*:

Α

0100

INTERRUPT VECTORS

\$7F8

START

TIMER INERRUPY

00478 **00**479

00480 00481A 07F8

00482A 07F8

```
00483A 07FA
                                  FDB
                                         START
                                                  HARDWARE INTERRUPT
               0100
                        Δ
00484A 07FC
               0100
                        A
                                  FDB
                                         START
                                                  SWI
                                                  RESET
00485A 07FE
               0100
                        Δ
                                  EDB
                                         START
202426
                                  END
TOTAL ERRORS 00000--000000
   0189 ADDNUM 00192 00199*
   0:D6 CHECK 00257 00269 00292*
               00144*00152
   015B CONT
   Ø11A DIAL
               00066 00076*
   0121 DODIAL 00076 00082*
   0185 BENHI
               00189 00136*
   0164 GEYCO 00144 00156*
   0%6D GETNLO 00160 00167*
   #123 GOTKEY 00295 00300 00302 00304 00306 00315*
   Ø1D9 KEY1
               00294*00298
   DICE KEYII
               00258 00270 00280*
  01CC KEY22
              00265 00274*00281
   0185 KEYIN 00065 00257*
  0047 LSTKEY 00045*00263 00273 00280 00282
   0161 NCARRY 00142 00151*
  01F5 PDIAL 00091 00323*
   01FA PD1A_1 00324 00327*
  01FC PDIAL2 00329*00336
  ୬୯୭୯ PORTA 00025*00055 00293
  2004 PORTAD 00028*
   2001 PORTE 202026*00056 00206 00300 00302 00304 00305
  0005 PORTED 00029*00059
   ᲙᲗᲓ2 20RTC ᲓᲓᲓ27*ᲚᲓᲓᲓ57 ᲓᲓᲓ68 ᲓᲓᲓ69 ᲓᲓᲓ76 ᲓᲓᲓ77 ᲓᲓᲓ82 ᲢᲓ329 ᲓᲓ332
  ØØØ6 PORTOD ØØØ3Ø*ØØØ61
  0129 PULSE 02082 00089*
  ØLIZE SCAN
               20065*20068 00070 00078 00084 00090 00092
  0046 SCRTCH 20044*00177 20204 00327 00335
  0170 SHFLO 00163 00172*
  0:00 START 00055*00482 00483 00484 00485
  0042 STARTH 00040*00125 00196
  0043 STARTL 00004: *00128 00167
  0040 FIMEH 00038*00134 00143
  0041 TIMEL 00039*00136 00141
  0209 TYROON 20032*
  2008 TYRDAY 20031*
   2082 TN1229 2222 20225 20233 00246 20475*
  0290 TN1336 00218 00222 00228 00234 00374*
0001 TN1477 00224 00230 00236 00248 00412*
  00D9 TN1633 00238 00240 00242 00244 00435*
```

```
PAGE 012 DEMO .SA:1 DEMO - MC6870593 SOURCE FOR DIALER DEMO

0080 TN697 00221 00223 00235 00239 00346+00475
0064 TN770 00227 00229 00231 00241 00382*
0065 TN852 00233 00235 00237 00243 00415*
00665 TN941 00219 00245 00247 00249 00445*
00665 TN954 00472*
0044 TONEL 00423 00236 00236 00288
0155 TONEL 0043*00129 00156 00180
0155 TONEL 00141*00213
0155 TONEL 00105*00107
0132 WAITH 00105*00109 00149 00268 00231 00334 00339
```

```
PAGE 001 TONCAL .SA:1
0100 DIM T(100)
Ø1.Ø1 H=1
     P=122E-6
0102
0:10 C=0
0120 W=P*155
0121 PRINT "PERIOD = ";W;"uSECS (Y/N)";
0122 INPUT A$
0123 IF A$="Y" THEN GOTO 130
0124 IF A$ (> "N" THEN GOTO 121
0125 INPUT "PERIOD (USECES)=", P
0126 P=P*1E-6
0130 PRINT "TONE FREQ=";
0140 INPUT F
Ø15Ø X=2*3.141593*F*P
0:60 FOR N=1 TO 100
0170 = T(N) = INT(3.5*COS(N*X)+4)
0171 GOSUB 8000
0190 IF T(N) (7 THEN GOTO 370
2200 REM GOT A CREST- CALCULATE CUMULATIVE ERROR
2230 E=(C/F-Q)*100/Q
0240 GOSUB 7000
2252 PRINT "ERROR
                        =" ; E ; "%"
0270 PRINT "SAMPLE COUNT=", N
0275 PRINT "FREQUENCY =";F;"Hz"
0280 PRINT "CONTINUE (Y/N)";
0290 INPUT A$
2320 IF A$="Y" THEN GOTO 370
2310 IF A$ () "N" THEN GOTO 280
2322 REM DONE- PRINT SAMPLE LIST
0330 GOSUB 9000
2332 GOTO 110
0370 NEXT N
2380 PRINT "SAMPLE COUNT > 100"
0390 END
7000 REM PLOT SUBROUTINE
7001 PRINT CHR$(27);"a"
7002 FOR I=1 TO 50
7003 NEXT I
7205 PRINT
700E PRINT " 1"
7010 FOR I = 1 TO 8
7020 1=8-1
70030 PRINT L:":";
7040 REM PRINT THIS LINE
7050 FOR J=1 TO N
7060 IF T(J)=L THEN GOTO 7090
7070 PRINT " ";
7080 6000 7100
7090 PRINT "*";
7120 NEXT J
7110 PRINT
7120 NEXT I
7152 PRINT " ";
7140 FOR I=1 TO 70
7150 PRINT ":";
7160 NEXT I
7165 W=P*1E6
```

```
PAGE 002 TONCAL .SA:1
71.70 PRINT "
                                      HORIZONTAL =":W:"uSEC"
7180 PRINT
7190 PRINT
7200 RETURN
8000 REM CREST COUNT ROUTINE- LOOK FOR A ZERO CROSSING
8010 IF T(N) )3 THEN GOTO 8040
2020 H=0
8030 RETURN:
8040 IF H=0 THEN C=C+1
8050 5=1
8060 RETURN
9000 REM PRINTER OUTPUT SUBROUTINE
9011 FOR J=1 TO 4
9012 PRINT #2
901.0 NEXT J
9020 PRINT #2
9030 PRINT #2," :"
9040 FOR I=1 TO 8
9050 L=8-I
9050 PRINT #2, 1;":";
9070 FOR J=1 TO N
9280 IF T(J)=L THEN GOTO 9110
9090 PRINT #2," ";
9100 6000 9120
9110 PR(NT #2, "*";
9120 NEXT J
9130 PRIVE #2
9:40 NEXT I
9:50 PRINT #2," ";
9160 FOR I=1 TO 70
9170 PRINT #2,":";
9180 NEXT I
9190 W=P*1E6
9191 DIGETS= 3
9192 PRINT #2
9200 PRINT #2,"
                                         HORIZONTAL = ";W;" USEC"
9210 PRINT #2
9220 PRINT #2
9230 PRINT #2, "FREQUENCY = ":F:" Hz"
9240 PRINT #2, "ERROR = ":E:" %"
9250 PRINT #2, "NO. SAMPLES = "; N
9260 PRINT #2, "NO. CYCLES = ";C
9270 PRINT #2
9271 DIGITS= Ø
9280 PRINT #2
9290 FOR J=1 TO N STEP 2
9300 PRINT #2, "SAMPLE ";J;" = ";"(J);
9310 B=J+1
9320 IF BON THEN GOTO 9340
9330 PRINT #2,"
9340 PRINT #2
                   SAMPLE ":B:" = ":"(B):
9350 NEXT J
9360 PRINT #2, CHR$(12)
9370 RETURN
```

MC68HC11 Floating-Point Package

INTRODUCTION

The MC68HC11 is a very powerful and capable singlechip microcomputer. Its concise instruction set combined with six powerful addressing modes, true bit manipulation, 16-bit arithmetic operations and a second 16-bit index register make it ideal for control applications requiring both high-speed I/O and high-speed calculations.

While most applications can be implemented by using the 16-bit integer precision of the MC68HC11, certain applications or algorithms may be difficult or impossible to implement without floating-point math. The goal in writing the MC68HC11 floating-point package was to provide a fast, flexible way to do floating-point math for just such applications.

The HC11 floating-point package (HC11FP) implements more than just the four basic math functions (add, subtract, multiply, and divide); it also provides routines to convert from ASCII to floating point and from floating point to ASCII. For those applications that require it, the three basic trig functions SINe, COSine, and TANgent are provided along with some trig utility functions for converting to and from both radians and degrees. The square root function is also included.

For those applications that can benefit by using both integer and floating-point operations, there are routines to convert to and from integer and floating-point format.

The entire floating-point package requires just a little over 2k bytes of memory and only requires ten bytes of page-zero RAM in addition to stack RAM. All temporary variables needed by the floating-point routines, reside on the stack. This feature makes the routines completely reentrant as long as the ten bytes of page zero RAM are saved before using any of the routines. This will allow both interrupt routines and main line programs to use the floating-point package without interfering with one another.

FLOATING-POINT FORMAT

FLOATING-POINT ACCUMULATOR FORMAT

The ten bytes of page-zero RAM are used for two software floating-point accumulators FPACC1 and FPACC2. Each five-byte accumulator consists of a one-byte exponent, a three-byte mantissa, and one byte that is used to indicate the mantissa sign.

The exponent byte is used to indicate the position of the binary point and is biased by decimal 128 (\$80) to make floating-point comparisons easier. This one-byte exponent gives a dynamic range of about $1 \times 10 \pm 38$.

The mantissa consists of three bytes (24 bits) and is used to hold both the integer and fractional portion of the floating-point number. The mantissa is always assumed to be "normalized" (i.e., most-significant bit of the most-significant byte a one). A 24-bit mantissa will provide slightly more than seven decimal digits of precision.

A separate byte is used to indicate the sign of the mantissa rather than keeping it in twos complement form so that unsigned arithmetic operations may be used when manipulating the mantissa. A positive mantissa is indicated by this byte being equal to zero (\$00). A negative mantissa is indicated by this byte being equal to minus one (\$FF).

FPACC1 82 C90FDB 00 + 3.1415927 FPACC2 82 C90FDB FF - 3.1415927

MEMORY FORMAT

The way that floating-point numbers are stored in memory or the "memory format" of a floating-point number is slightly different than its floating-point accumulator format. In order to save memory, floating-point numbers are stored in memory in a format called "hidden bit normalized form".

In this format, the number is stored into four consecutive bytes with the exponent residing at the lowest address. The mantissa is stored in the next three consecutive bytes with the most-significant byte stored in the lowest address. Since the most-significant bit of the mantissa in a normalized floating-point number is always a one, this bit can be used to store the sign of the mantissa. This results in positive numbers having the most-significant bit of the mantissa cleared (zero) and negative numbers having their most-significant bit set (one). An example follows:

82 490FDB + 3.1415927 82 C90FDB - 3.1415927

There are four routines that can be used to save and load the floating-point accumulators and at the same time convert between the floating-point accumulator and memory format. These routines are discussed in detail in FLOATING-POINT ROUTINES.

ERRORS

There are seven error conditions that may be returned by the HC11 floating-point package. When an error occurs, the condition is indicated to the calling program by setting the carry bit in the condition code register and returning an error code in the A-accumulator. The error codes and their meanings are explained below.

Error #	Meaning
1	Format Error in ASCII to Floating-Point Conversion
2	Floating-Point Overflow
3	Floating-Point Underflow
4	Division by Zero (0)
5	Floating-Point Number too Large or Small to Convert to Integer
6	Square Root of a Negative Number
7	TAN of π 2 (90)

NOTE

None of the routines check for valid floating-point numbers in either FPACC1 or FPACC2. Having illegal floating-point values in the floating-point accumulators will produce unpredictable results.

FLOATING-POINT ROUTINES

The following paragraphs provide a description of each routine in the floating-point package. The information provided includes the subroutine name, operation performed, subroutine size, stack space required, other subroutines that are called, input, output, and possible error conditions.

The Stack Space required by the subroutine includes not only that required for the particular routines local variables, but also stack space that is used by any other subroutines that are called including return addresses. Note that the trig functions require a good deal of stack

Since some applications may not require all the routines provided in the floating-point package, the description of each routine includes the names of other subroutines that it calls. This makes it easy to determine exactly which subroutines are required for a particular function

ASCII-TO-FLOATING-POINT CONVERSION

Subroutine Name:

Operation:

ASCII (X) ♦ FPACC1

Size:

352 Bytes (includes NUMERIC subroutine)

Stack Space:

14 Bytes

Calls:

NUMERIC, FPNORM, FLTMUL, PSHFPAC2, PULFPAC2

Input: Output: X register points to ASCII string to convert. FPACC1 contains the floating-point number. Floating-point format error may be returned.

Error Conditions: Notes:

This routine converts an ASCII floating-point number to the format required by all of the floating-point routines. Conversion stops either when a non-decimal character is encountered before the exponent or after one or two exponent digits have been converted. The

input format is very flexible. Some examples are shown below.

20.095 0.125 7.2984E + 10 167.824E5 005.9357E -- 7 500

FLOATING-POINT MULTIPLY

Subroutine Name:

FLTMUL

Operation:

FPACC1 × FPACC2 ♦ FPACC1

Size:

169 Bytes 10 Bytes

Stack Space: Calls:

Input:

PSHFPAC2, PULFPAC2, CHCK0

Output:

FPACC1 and FPACC2 contain the numbers to be multiplied. FPACC1 contains the product of the two floating-point accumulators. FPACC2 remains

unchanged.

Error Conditions:

Overflow, Underflow.

FLOATING-POINT ADD

Subroutine Name: FLTADD

Operation: FPACC1 + FPACC2 ♦ FPACC1

Size: 194 Bytes Stack Space: 6 Bytes

Calls: PSHFPAC2, PULFPAC2, CHCK0

Input: FPACC1 and FPACC2 contain the numbers to be added.

Output: FPACC1 contains the sum of the two numbers. FPACC2 remains unchanged.

Error Conditions: Overflow, Underflow.

Notes: The floating-point add routine performs full signed addition. Both floating-point accumu-

lators may have mantissas with the same or different sign.

FLOATING-POINT SUBTRACT

Subroutine Name: FLTSUB

Operation: FPACC1 - FPACC2 • FPACC1

Size: 12 Bytes Stack Space: 8 Bytes

Calls: FLTADD

Input: FPACC1 and FPACC2 contain the numbers to be subtracted.

Output: FPACC1 contains the difference of the two numbers (FPACC1-FPACC2). FPACC2 remains unchanged.

Error Conditions: Overflow, Underflow,

Notes: Since FLTADD performs full signed addition, the floating-point subtract routine inverts the

sign byte of FPACC2, calls FLTADD, and then changes the sign of FPACC2 back to what it

was originally.

FLOATING-POINT DIVIDE

Subroutine Name: FLTDIV

Operation: FPACC1 ÷ FPACC2 ♦ FPACC1

Size: 209 Bytes Stack Space: 11 Bytes

Calls: PSHFPAC2, PULFPAC2

Input: FPACC1 and FPACC2 contain the divisor and dividend respectively.

Output: FPACC1 contains the quotient. FPACC2 remains unchanged.

Error Conditions: Divide by zero, Overflow, Underflow

FLOATING-POINT-TO-ASCII CONVERSION

Subroutine Name: FLTASC
Operation: FPACC1 ♦ (X)
Size: 370 Bytes

Stack Space: 28 Bytes

Calls: FLTMUL, FLTCMP, PSHFPAC2, PULFPAC2

Input: FPACC1 contains the number to be converted to an ASCII string. The index register X points

to a 14 byte string buffer.

Output: The buffer pointed to by the X index register contains an ASCII string that represents the

number in FPACC1. The string is terminated with a zero (0) byte and the X register points

to the start of the string.

Error Conditions: None

FLOATING POINT COMPARE

Subroutine Name:

FLTCMP

Operation: FPACC1 - FPACC2 Size: 42 Bytes

Stack Space: None

Calls: None

Input: FPACC1 and FPACC2 contain the numbers to be compared.

Output: Condition codes are properly set so that all branch instructions may be used to alter program

flow. FPACC1 and FPACC2 remain unchanged.

Error Conditions: None

UNSIGNED INTEGER TO FLOATING POINT

Subroutine Name:

UINT2FLT

Operation:

(16-bit unsigned integer) ♦ FPACC1

Size: Stack Space: 18 Bytes 6 Bytes

Calls:

FPNORM, CHCK0

Input:

The lower 16-bits of the FPACC1 mantissa contain an unsigned 16-bit integer. FPACC1 contains the floating-point representation of the 16-bit unsigned integer.

Output: **Error Conditions:**

None

SIGNED INTEGER TO FLOATING POINT

Subroutine Name:

SINT2FLT

Operation:

(16-bit signed integer) ▶ FPACC1 24 Bytes

Size: Stack Space:

7 Bytes

Calls:

UINT2FLT

Input: Output: The lower 16-bits of the FPACC1 mantissa contain a signed 16-bit integer. FPACC1 contains the floating-point representation of the 16-bit signed integer.

Error Conditions:

None

FLOATING POINT TO INTEGER

Subroutine Name:

FLT2INT

Operation:

FPACC1 (16-bit signed or unsigned integer)

Size:

74 Bytes 2 Bytes

Calls:

CHCK0

Input: Output:

FPACC1 may contain a floating-point number in the range 65535≤FPACC1≥ - 32767. The lower 16-bits of the FPACC1 mantissa will contain a 16-bit signed or unsigned number.

Error Conditions:

Stack Space:

None

Notes:

If the floating-point number in FPACC1 is positive, it will be converted to an unsigned integer. If the number is negative it will be converted to a signed twos complement integer. This type of conversion will allow 16-bit addresses to be represented as positive numbers

in floating-point format. Any fractional part of the floating-point number is discarded.

TRANSFER FPACC1 TO FPACC2

Subroutine Name:

TFR1TO2

Operation:

FPACC1 • FPACC2

Size: Stack Space: 13 Bytes 0 Bytes

Calls:

None

Input:

FPACC1 contains a floating-point number.

Output:

FPACC2 contains the same number as FPACC1.

Error Conditions:

None

FLOATING-POINT FUNCTIONS

The following paragraphs describe the supplied floating-point functions, returned results, and possible error conditions. Note that even though the Taylor series which is used to calculate the trig functions requires that the input angle be expressed in radians; less precision is lost through angle reduction if the angle being reduced is expressed in degrees. Once the angle is reduced, the DEG2RAD subroutine is called to convert the angle to radians.

To reduce the number of factors in the Taylor expansion series all angles are reduced to fall between 0° and 45° by the ANGRED subroutine. This subroutine returns the reduced angle in FPACC1 along with the quad number that the original angle was in, and a flag that tells the calling routine whether it actually needs to calculate the sine or the cosine of the reduced angle to obtain the proper answer.

SQUARE ROOT

Subroutine Name: FLTSQR

Operation: *FPACC1 ♦ FPACC1

Size: 104 Bytes Stack Space: 21 Bytes

Calls: TFR1TO2, FLTDIV, FLTADD, PSHFPAC2, PULFPAC2 Input: FPACC1 contains a valid floating-point number.

Output: FPACC1 contains the square root of the original number. FPACC2 is unchanged.

Error Conditions: NSQRTERR is returned if the number in FPACC1 is negative and FPACC1 remains un-

changed.

SINE

Subroutine Name: FLTSIN

Operation: SIN (FPACC1) ▶ FPACC1

Size: 380 Bytes (Includes SINCOS subroutine)

Stack Space: 50 Bytes

Calls: ANGRED, SINCOS, DEG2RAD, PSHFPAC2, PULFPAC2

Input: FPACC1 contains an angle in radians in the range $-2\pi \le FPACC1 \le +2\pi$. Output: FPACC1 contains the sine of FPACC1, and FPACC2 remains unchanged.

Error Conditions: None

Notes: The Taylor Expansion Series is used to calculate the sine of the angle between 0° and 45°

 $(\pi \div 4)$. The subroutine ANGRED is called to reduce the input angle to within this range.

Spot checks show a maximum error of $+1.5 \times 10^{-7}$ throughout the input range.

COSINE

Subroutine Name: FLTCOS

Operation: COS(FPACC1) ♦ FPACC1

Size: 384 Bytes (Includes SINCOS subroutine)

Stack Space: 50 Bytes

Calls: ANGRED, FLTSIN, DEG2RAD, PSHFPAC2

Input: FPACC1 contains an angle in radians in the range $-2\pi \le \text{FPACC1} \le +2\pi$. Output: FPACC1 contains the cosine of FPACC1, and FPACC2 remains unchanged.

Error Conditions: None

Notes: The Taylor Expansion Series is used to calculate the cosine of the angle between 0° and

45° (π ÷ 4). The subroutine ANGRED is called to reduce the input angle to within this range.

Spot checks show a maximum error of $+1.5 \times 10^{-7}$ throughout the input range.

TANGENT

Subroutine Name:

FLTTAN

Operation:

TAN (FPACC1) ▶ FPACC1

Size: Stack Space: 35 Bytes (Also requires FLTSIN and FLTCOS)

Calls:

56 Bytes

Input:

TFR1TO2, EXG1AND2, FLTSIN, FLTCOS, FLTDIV, PSHFPAC2, PULFPAC2 FPACC1 contains an angle in radians in the range $-2\pi \le \text{FPACC1} \le +2\pi$.

Output:

FPACC1 contains the tangent of the input angle, and FPACC2 remains unchanged.

Error Conditions:

Returns largest legal number if tangent of $\pm \pi \div 2$ is attempted.

Notes:

The tangent of the input angle is calculated by first obtaining the sine and cosine of the input angle and then using the following formula: TAN = SIN - COS, At 89.9° the tangent function is only accurate to 5 decimal digits. For angles greater than 89.9° accuracy de-

creases rapidly.

DEGREES TO RADIANS CONVERSION

Subroutine Name:

DEG2RAD

Operation:

FPACC1 × π ÷ 180 ♦ FPACC1

Size:

15 Bytes

Stack Space:

16 Bytes

Calls: Input: GETFPAC2, FLTMUL

Any valid floating-point number representing an angle in degrees.

Output:

Input angles equivalent in radians.

Error Conditions:

None

RADIANS TO DEGREES CONVERSION

Subroutine Name:

RAD2DEG

Operation:

FPACC1 × 180 ÷ π ♦ FPACC1

Size:

8 Bytes (Also requires DEG2RAD subroutine)

Stack Space:

16 Bytes DEG2RAD

Calls: Input:

Any valid floating-point number representing an angle in radians.

Output:

Input angles equivalent in degrees.

Error Conditions:

Overflow, Underflow,

PI

Subroutine Name:

GETPI

Operation:

π ▶ FPACC1 6 Bytes

Size: Stack Space:

None

Input:

None

Output:

The value of π is returned in FPACC1. None

Error Conditions: Notes:

This routine should be used to obtain the value of π if it is required in calculations since

it is accurate to the full 24 bits of the mantissa.

FORMAT CONVERSION ROUTINES

As discussed in **FLOATI9NG-POINT ACCUMULATOR FORMAT** and **MEMORY FORMAT**, the format for floating-point numbers as they appear in the floating-point accumulators is different than the way numbers are stored in memory. This was done primarily to save memory when a large number of floating-point variables are used in a program. Four routines are provided to convert to and from the different formats while at the same time moving a number into or out of the floating-point accumulators. By always using these routines to move num-

bers into and out of the floating-point accumulators, it would be extremely easy to adapt this floating-point package to work with any other floating-point format.

One example might be to interface this package with code produced by Motorola's 68HC11 'C' compiler. The Motorola' C' compiler generates code for single-precision floating-point numbers whose internal format is that defined by the *IEEE Standard for Binary Floating-Point Arithmetic*. By rewriting the four routines described below the IEEE format could be easily converted to the format required by this floating-point package.

Get FPACC(x)

Subroutine Name:

GETFPAC1 and GETFPAC2

Operation: Size: (X) ♦ FPACC1; (X) ♦ FPACC2 22 Bytes each

Stack Space:

None

Input:

The X index register points to the 'memory formatted' number to be moved into the floating-

point accumulator.

Output:

The number pointed to by X is in the specified floating-point accumulator.

Error Conditions:

None

Put FPACC(x)

Subroutine Name:

PUTFPAC1 and PUTFPAC2

Operation:

FPACC1 ♦ (X); FPACC2 ♦ (X)

Size:

22 Bytes each.

Stack Space:

None

Input:

The X index register points to four consecutive memory locations where the number will

be stored

Output:

The floating point accumulator is moved into consecutive memory locations pointed to by

the X index register.

Error Conditions:

None

```
0001
0002
                                                                HC11FP
0003
0004
                                                            Copyright 1986
0005
                                                                  by
0006
                                                            Gordon Doughman
0007
0008
                             * The source code for this floating point package for the MC68HC11
0009
                               may be freely distributed under the rules of public domain. However
                                it is a copyrighted work and as such may not be sold as a product
0011
                                or be included as part of a product for sale without the express
0012
                                permission of the author. Any object code produced by the source
0013
                                code may be included as part of a product for sale.
0014
0015
                                If there are any questions or comments about the floating point
0016
                                package please feel free to contact me.
0017
0018
                                                            Gordon Doughman
0019
                                                            Motorola Semiconductor
0020
                                                            3490 South Dixie Drive
0021
                                                            Dayton, OH 45439
                                                            (513) 294-2231
0022
0023
0024
0025
0026
0027
                                             $0000
0028 0000
                                      ORG
0029
0030 0000
                             FPACC1EX RMB
                                                          FLOATING POINT ACCUMULATOR #1..
0031 0001
                             FPACC1MN RMB
                                                          MANTISSA SIGN FOR FPACC1 (0=+, FF=-).
0032 0004
                             MANTSGN1 RMB
0033 0005
                             FPACCZEX RMB
                                                          FLOATING POINT ACCUMULATOR #2.
0034 0006
                             FPACCZMN RMB
0035 0009
                             MANTSGN2 RMB
                                                          MANTISSA SIGN FOR FPACC2 (0=+, FF=-).
0036
0037
0038 0001
                              FLTFMTER EQU
                                                         /* floating point format error in ASCFLT */
                                                         /* floating point overflow error */
0039 0002
                             OVFERR EQU
0040 0003
                             UNFERR EQU
                                             3
                                                         /* floating point underflow error */
0041 0004
                             DIVOERR EQU
                                                         /* division by 0 error */
0042 0005
                              TOLGSMER EQU
                                             5
                                                          /* number too large or small to convert to int. */
0043 0006
                              NSQRTERR EQU
                                                         /* tried to take the square root of negative # */
0044 0007
                                                         /* TANgent of 90 degrees attempted */
                              TAN90ERR EQU
0045
0046
```

```
0047
                                     TTL ASCFLT
0048
0049
0050
                                                    ASCII TO FLOATING POINT ROUTINE
0051
0052
                                    This routine will accept most any ASCII floating point format
0053
                                    and return a 32-bit floating point number. The following are
0054
                                    some examples of legal ASCII floating point numbers.
0055
0056
                                    20.095
0057
                                    0.125
0058
                                    7.2984E10
0059
                                    167.824E5
0060
                                    5.9357F · 7
0061
0062
0063
                                    The floating point number returned is in "FPACC1".
0064
0065
0066
                                    The exponent is biased by 128 to facilitate floating point
0067
                                    comparisons. A pointer to the ASCII string is passed to the
0068
                                    routine in the D-register.
0069
0070
0071
0072
0073
0074
                                          $0000
0075
0076
                                     EPACCIEX RMB
                                                                 FLOATING POINT ACCUMULATOR #1..
0077
                                     FPACC1MN RMB 3
0078
                                     MANTSGN1 RMB 1
                                                                 MANTISSA SIGN FOR FPACC1 (0=+, FF=-).
0079
                                                   1
                                     FPACC2EX RMB
                                                                 FLOATING POINT ACCUMULATOR #2.
0080
                                     FPACC2MN RMB
                                                   3
0081
                                     MANTSGN2 RMB
                                                                MANTISSA SIGN FOR FPACC2 (0=+, FF=-).
0082
0083
0084
                                     FLTFMTER EQU 1
0085
0086
0087
                                     LOCAL VARIABLES (ON STACK POINTED TO BY Y)
8800
0000 9800
                            EXPSIGN EQU
                                                        EXPONENT SIGN (0=+, FF=-).
0090 0001
                            PURTOEXP FOLL
                                          1
                                                       POWER 10 EXPONENT.
0091
0092
0093 C000
                                     ORG
                                           $0000
                                                        (TEST FOR EVB)
0094
0095 C000
                            ASCFLT EQU
                                                        SAVE POINTER TO ASCII STRING.
0096 0000 30
                                     PSHX
                                           PSHFPAC2
0097 C001 BD C8 39
                                     JSR
                                                        SAVE FPACC2.
0098 C004 CE 00 00
                                     LDX
                                                        PUSH ZEROS ON STACK TO INITIALIZE LOCALS.
0099 0007 30
                                     PSHX
                                                        ALLOCATE 2 BYTES FOR LOCALS.
0100 C008 DF 00
                                     STX
                                            FPACC1EX
                                                        CLEAR FPACC1.
0101 C00A DF 02
                                     STX
                                            FPACC1EX+2
0102 COOC 7F 00 04
                                            MANTSGN1
                                                        MAKE THE MANTISSA SIGN POSITIVE INITIALLY.
                                     CLR
0103 COOF 18 30
                                     TSY
                                                        POINT TO LOCALS.
0104 C011 CD EE 06
                                           6.Y
                                                        GET POINTER TO ASCLI STRING.
                                     LDX
0105 C014 A6 00
                                                        GET 1ST CHARACTER IN STRING.
                            ASCFLT1 LDAA 0,X
0106 C016 BD C1 55
                                     JSR
                                            NUMERIC
                                                        IS IT A NUMBER.
0107 0019 25 28
                                     BCS
                                           ASCFLT4
                                                        YES. GO PROCESS IT.
0108
0109
                                     LEADING MINUS SIGN ENCOUNTERED?
0110
                           ASCFLT2 CMPA #1-
0111 C01B 81 2D
                                                      NO. IS IT A MINUS SIGN?
```

```
0112 CO1D 26 OB
                                     BNE
                                            ASCFLT3
                                                         NO. GO CHECK FOR DECIMAL POINT.
0113 CO1F 73 00 04
                                     COM
                                            MANTSGN1
                                                         YES. SET MANTISSA SIGN. LEADING MINUS BEFORE?
0114 0022 08
                                                         POINT TO NEXT CHARACTER.
                                     INX
0115 C023 A6 00
                                                         GET IT.
                                            0 Y
                                     LDAA
0116 C025 BD C1 55
                                            NUMERIC
                                                         IS IT A NUMBER?
                                     JSR
0117 C028 25 19
                                     BCS
                                            ASCFLT4
                                                         YES. GO PROCESS IT.
0118
0119
                                     LEADING DECIMAL POINT?
0120
0121
0122 C024 81 2F
                            ASCFLT3 CMPA #1.
                                                         IS IT A DECIMAL POINT?
0123 CO2C 26 OB
                                     BNE
                                            ASCFLT5
                                                         NO. FORMAT ERROR.
0124 CO2E 08
                                     INX
                                                         YES. POINT TO NEXT CHARACTER.
0125 CO2F A6 00
                                     LDAA
                                            0.X
                                                         GET IT.
0126 C031 BD C1 55
                                     JSR
                                            NUMERIC
                                                         MUST HAVE AT LEAST ONE DIGIT AFTER D.P.
0127 C034 24 03
                                            ASCFLT5
                                                         GO REPORT ERROR.
                                     BCC
0128 C036 7E C0 C1
                                     JMP
                                            ASCELT11
                                                         GO BUILD FRACTION.
0129
0130
                                     FLOATING POINT FORMAT ERROR
0131
0132 C039 31
                            ASCFLT5 INS
                                                         DE-ALLOCATE LOCALS.
0133 C03A 31
                                     INS
0134 C03B BD C8 43
                                            PULFPAC2
                                                         RESTORE FPACC2.
                                     JSR
0135 C03E 38
                                     PULX
                                                         GET POINTER TO TERMINATING CHARACTER IN STRING.
0136 C03F 86 01
                                            #FLTFMTER
                                                         FORMAT ERROR.
                                     LDAA
0137 C041 OD
                                     SEC
                                                         SET ERROR FLAG.
0138 C042 39
                                     RTS
                                                         RETURN.
0130
0140
                                     PRE DECIMAL POINT MANTISSA BUILD
0141
0142 C043 A6 00
                            ASCFLT4 LDAA
                                           0.X
0143 C045 BD C1 55
                                     JSR
                                            NUMERIC
0144 C048 24 72
                                            ASCFLT10
                                     RCC
0145 C04A BD C0 D2
                                     JSR
                                            ADDNXTD
0146 C04D 08
                                     INY
0147 CO4E 24 F3
                                     BCC
                                            ASCFLT4
0148
0149
                                     PRE DECIMAL POINT MANTISSA OVERFLOW
0150
0151 C050 7C 00 00
                             ASCFLT6 INC
                                             FPACC1EX
                                                         INC FOR EACH DIGIT ENCOUNTERED PRIOR TO D.P.
0152 C053 A6 00
                                     LDAA 0.X
                                                         GET NEXT CHARACTER.
0153 C055 08
                                      INX
                                                         POINT TO NEXT.
0154 C056 BD C1 55
                                             NUMERIC
                                                          IS IT S DIGIT?
                                      JSR
0155 C059 25 F5
                                      BCS
                                             ASCFLT6
                                                          YES. KEEP BUILDING POWER 10 MANTISSA.
0156 C058 81 2F
                                           #1
                                                          NO IS IT A DECIMAL POINT?
                                      CMPA
0157 C05D 26 OA
                                             ASCFLT7
                                                          NO. GO CHECK FOR THE EXPONENT.
                                      BNE
0158
                                      ANY FRACTIONAL DIGITS ARE NOT SIGNIFIGANT
0159
0160
0161 C05F A6 00
                             ASCFLT8 LDAA
                                            0,X
                                                          GET THE NEXT CHARACTER.
0162 C061 BD C1 55
                                      JSR
                                             NUMERIC
                                                          IS IT A DIGIT?
                                                          NO. GO CHECK FOR AN EXPONENT.
0163 C064 24 03
                                      RCC
                                             ASCFLT7
0164 0066 08
                                      INX
                                                          POINT TO THE NEXT CHARACTER.
0165 C067 20 F6
                                             ASCFLT8
                                                          FLUSH REMAINING DIGITS.
                                      BRA
0166 C069 81 45
                             ASCFLT7 CMPA
                                            #'E
                                                          NO. IS IT THE EXPONENT?
0167 COAR 27 03
                                      BEQ
                                             ASCELT13
                                                          YES GO PROCESS IT
0168 C060 7E C1 17
                                      JMP
                                             FINISH
                                                          NO. GO FINISH THE CONVERSION.
0169
0170
                                      PROCESS THE EXPONENT
0171
0172 C070 08
                             ASCFLT13 INX
                                                          POINT TO NEXT CHARACTER.
0173 C071 A6 00
                                      LDAA 0,X
                                                          GET THE NEXT CHARACTER.
0174 C073 BD C1 55
                                      JSR
                                             NUMERIC
                                                          SEE IF IT'S A DIGIT.
0175 C076 25 15
                                      BCS
                                             ASCFLT9
                                                          YES. GET THE EXPONENT.
0176 C078 81 2D
                                      CMPA
                                             #1-
                                                          NO. IS IT A MINUS SIGN?
0177 C07A 27 06
                                      BEQ
                                             ASCFLT15
                                                          YES. GO FLAG A NEGATIVE EXPONENT.
```

```
0178 C07C 81 2B
                                   CMPA #1+
                                                     NO IS IT A PILIS SIGNS
0179 CO7E 27 05
                                  BFO
                                        ASCELT16
                                                     YES. JUST IGNORE IT.
0180 C080 20 B7
                                   BRA
                                         ASCFLT5
                                                     NO. FORMAT ERROR.
0181 C082 18 63 00
                         ASCELT15 COM
                                         EXPSIGN,Y FLAG A NEGATIVE EXPONENT. IS IT 1ST?
0182 C085 08
                          ASCFLT16 INX
                                                     POINT TO NEXT CHARACTER.
                                   LDAA 0,X
0183 C086 A6 00
                                                     GET NEXT CHARACTER.
0184 C088 BD C1 55
                                         NUMERIC
                                   JSR
                                                    IS IT A NUMBER?
0185 C08B 24 AC
                                        ASCFLT5 NO. FORMAT ERROR.
                                  RCC
0186 C08D 80 30
                          ASCFLT9 SUBA #$30
                                                     MAKE IT BINARY.
0187 C08F 18 A7 01
                                  STAA PWR10EXP,Y BUILD THE POWER 10 EXPONENT.
0188 0092 08
                                   INY
                                                     POINT TO NEXT CHARACTER
0189 C093 A6 00
                                   LDAA 0,X
                                                     GET IT.
                                                     IS IT NUMERIC?
0190 C095 BD C1 55
                                   JSR
                                         NUMERIC
0191 0098 24 13
                                         ASCFLT14
                                   BCC
                                                     NO. GO FINISH UP THE CONVERSION.
0192 C09A 18 E6 01
                                  LDAB PWR10EXP,Y YES. GET PREVIOUS DIGIT.
0193 C09D 58
                                  LSLB
                                                     MULT. BY 2.
0104 COOF 58
                                  LSLB
                                                     NOW BY 4.
0195 CO9F 18 EB 01
                                   ADDB PWR10EXP,Y BY 5.
0196 COA2 58
                                   LSLB
                                                     BY 10.
0197 COA3 80 30
                                   SUBA
                                         #$30
                                                     MAKE SECOND DIGIT BINARY.
0198 C0A5 1B
                                   ARA
                                                     ADD IT TO FIRST DIGIT
                                  STAA PWR10EXP,Y
0199 COA6 18 A7 01
0200 COA9 81 26
                                   CMPA #38
                                                     IS THE EXPONENT OUT OF RANGE?
0201 COAB 22 8C
                                   BHI
                                         ASCFLT5
                                                     YES. REPORT ERROR.
0202 COAD 18 A6 01
                         ASCFLT14 LDAA PWR10EXP,Y GET POWER 10 EXPONENT.
0203 C080 18 60 00
                                  TST
                                         EXPSIGN,Y
                                                     WAS IT NEGATIVE?
0204 COB3 2A 01
                                   BPL
                                         ASCFLT12
                                                     NO. GO ADD IT TO BUILT 10 PWR EXPONENT.
0205 COR5 40
                                   NEGA
0206 C086 9B 00
                          ASCFLT12 ADDA FPACC1EX FINAL TOTAL PWR 10 EXPONENT.
0207 COB8 97 00
                                  STAA FPACC1EX
                                                     SAVE RESULT.
0208 COBA 20 5B
                                   BRA FINISH
                                                     GO FINISH UP CONVERSION.
0200
0210
                                   PRE-DECIMAL POINT NON-DIGIT FOUND. IS IT A DECIMAL POINT?
0211
0212 COBC 81 2F
                          ASCFLT10 CMPA #1.
                                                     IS IT A DECIMAL POINT?
0213 COBE 26 A9
                                        ASCFLT7
                                  BNE
                                                     NO. GO CHECK FOR THE EXPONENT.
0214 COCO 08
                                   INX
                                                     YES. POINT TO NEXT CHARACTER.
0215
0216
                                  POST DECIMAL POINT PROCESSING
0217
0218 0001 46 00
                          ASCFLT11 LDAA 0,X
                                                     GET NEXT CHARACTER.
0219 COC3 BD C1 55
                                JSR
                                        NUMERIC
                                                     IS IT NUMERIC?
0220 COC6 24 A1
                                  BCC ASCFLT7 NO. GO CHECK FOR EXPONENT.
0221 COC8 80 08
                                  BSR ADDNXTD
                                                  YES. ADD IN THE DIGIT.
0222 COCA 08
                                  INY
                                                     POINT TO THE NEXT CHAPACTER
                                  BCS ASCFLT8
DEC FPACC1EX
0223 COCR 25 92
                                                     IF OVER FLOW, FLUSH REMAINING DIGITS.
0224 COCD 7A 00 00
                                                     ADJUST THE 10 POWER EXPONENT.
                                   BRA ASCFLT11 PROCESS ALL FRACTIONAL DIGITS.
.0225 CODO 20 FF
0226
0227
0228
0229 COD2 96 01
                          ADDNXTD LDAA FPACC1MN
                                                     GET UPPER 8 BITS.
0230 C004 97 06
                                                     COPY INTO FPACE.
                                   STAA
                                         FPACC2MN
                                         FPACC1MN+1 GET LOWER 16 BITS OF MANTISSA.
0231 C0D6 DC 02
                                   LDD
                                         FPACC2MN+1 COPY INTO FPACC2.
0232 COD8 DD 07
                                   STD
0233 CODA 05
                                   LSLD
                                                     MULT. BY 2.
                                         FPACC1MN
0234 CODB 79 00 01
                                   ROL
                                                     OVERFLOW?
                                                     YES. DON'T ADD THE DIGIT IN.
0235 CODE 25 2E
                                   RCS
                                         ADDNXTD1
0236 C0E0 05
                                                     MULT BY 4.
                                   LSLD
0237 COE1 79 00 01
                                   ROL
                                         FPACC1MN
                                                     OVER FLOU?
0238 COE4 25 28
                                   BCS
                                         ADDNXTD1
                                                     YES. DON'T ADD THE DIGIT IN.
                                         FPACC2MN+1 BY 5.
0239 COF6 03 07
                                   ADDD
                                                     SAVE A.
0240 COE8 36
                                   PSHA
0241 COE9 96 01
                                   LDAA FPACC1MN
                                                     GET UPPER 8 BITS.
                                                     ADDIN POSSABLE CARRY FROM LOWER 16 BITS.
0242 COEB 89 00
                                   ADCA
                                         #0
                                   ADDA FPACC2MN
                                                     ADD IN UPPER 8 BITS.
0243 COED 9B 06
```

```
0244 COFF 97 01
                                     STAA
                                           FPACC1MN
                                                         SAVE IT
                                                         RESTORE A.
0245 COF1 32
                                     PULA
0246 COF2 25 1A
                                     BCS
                                            ADDNXTD1
                                                         OVERFLOW? IF SO DON'T ADD IT IN.
0247 CDF4 05
                                     LSID
                                                         DV 10
0248 COF5 79 00 01
                                     ROI
                                            FPACC1MN
0249 COF8 DD 02
                                     STD
                                            FPACC1MN+1
                                                         SAVE THE LOWER 16 BITS.
0250 COFA 25 12
                                     BCS
                                            ADDNXTD1
                                                         OVERFLOW? IF SO DON'T ADD IT IN.
0251 COEC E6 00
                                                         GET CURPENT DIGIT
                                     LDAB
                                            0.X
0252 COFE CO 30
                                     SUBB
                                            #$30
                                                         MAKE IT BINARY.
0253 C100 4F
                                     CLRA
                                                         16-BIT.
0254 C101 D3 02
                                     ADDD
                                            FPACC1MN+1
                                                         ADD IT IN TO TOTAL.
0255 C103 DD 02
                                            FPACC1MN+1
                                     STD
                                                         SAVE THE RESULT.
0256 0105 96 01
                                     LDAA
                                            FPACC1MN
                                                         GET UPPER 8 BITS.
0257 C107 89 00
                                     ADCA
                                            #0
                                                         ADD IN POSSIBLE CARRY. OVERFLOW?
0258 0109 25 03
                                                         YES COPY OLD MANTISSA FROM FPACC2.
                                     RCS
                                            ADDNYTD1
0259 C10B 97 01
                                     STAA
                                            FPACC1MN
                                                         NO. EVERYHING OK.
0260 C10D 39
                                     RTS
                                                         PETURN
0261 C10F DC 07
                            ADDNXTD1 LDD
                                            FPACC2MN+1
                                                         RESTORE THE ORIGINAL MANTISSA RECAUSE
0262 C110 DD 02
                                            FPACC1MN+1
                                                         OF OVERFLOW.
                                     STD
0263 C112 96 06
                                     LDAA
                                            FPACC2MN
0264 C114 97 01
                                     STAA
                                            FPACC1MN
0265 C116 39
                                     RIS
                                                         RETURN.
0266
0267
0268
                                     NOW FINISH UP CONVERSION BY MULTIPLYING THE RESULTANT MANTISSA
0260
0270
                                     BY 10 FOR EACH POSITIVE POWER OF 10 EXPONENT RECIEVED OR BY .1
                                     (DIVIDE BY 10) FOR EACH NEGATIVE POWER OF 10 EXPONENT RECIEVED.
0271
0272
0273
0274 0117
                             FINISH EQU
0275 C117 CD EF 06
                                     STX
                                            6.Y
                                                         SAVE POINTER TO TERMINATING CHARACTER IN STRING.
0276 C11A CE 00 00
                                      LDX
                                             #FPACC1EX
                                                         POINT TO FPACC1.
0277 C110 BD C1 80
                                                         SEE IF THE NUMBER IS ZERO.
                                     JSR
                                            CHCKO
0278 C120 27 2C
                                            FINISH3
                                                         QUIT IF IT IS.
                                     REQ
0279 0122 96 00
                                     LDAA
                                            FPACC1FX
                                                         GET THE POWER 10 EXPONENT.
0280 C124 18 A7 01
                                      STAA
                                             PWR10EXP,Y
                                                         SAVE IT.
                                                         SET UP INITIAL EXPONENT (# OF BITS + BIAS).
0281 0127 86 98
                                     LDAA
                                             #$80+24
0282 C129 97 00
                                     STAA
                                             FPACC1EX
0283 C128 BD C1 61
                                             FPNORM
                                                         GO NORMALIZE THE MANTISSA.
                                      JSR
                                             PWR10EXP,Y IS THE POWER 10 EXPONENT POSITIVE OR ZERO?
0284 C12F 18 60 01
                                      TST
0285 C131 27 1B
                                             FINISH3
                                      BEQ
                                                         IT'S ZERO. WE'RE DONE.
0286 C133 2A 0B
                                      BPL
                                             FINISH1
                                                         IT'S POSITIVE MULTIPLY BY 10.
0287 C135 CE C1 88
                                      LDX
                                             #CONSTP1
                                                         NO. GET CONSTANT .1 (DIVIDE BY 10).
0288 C138 BD C8 66
                                      JSR
                                             GETFPAC2
                                                         GET CONSTANT INTO FPACC2.
0289 C13B 18 60 01
                                      NEG
                                             PWR10EXP,Y
                                                         MAKE THE POWER 10 EXPONENT POSITIVE.
0290 C13E 20 06
                                                          GO DO THE MULTIPLIES.
                                      BRA
                                             FINISH2
0291 C140 CE C1 8F
                             FINISH1 LDX
                                             #CONST10
                                                          GET CONSTANT '10' TO MULTIPLY BY.
0292 C143 BD C8 66
                                                         GET CONSTANT INTO FPACC2.
                                             GETFPAC2
                                      JSR
0293 C146 BD C1 93
                             FINISH2 JSR
                                             FLTMUL
                                                          GO MULTIPLY FPACC1 BY FPACC2, RESULT IN FPACC1.
0294 C149 18 6A 01
                                      DEC
                                             PWR10EXP,Y
                                                         DECREMENT THE POWER 10 EXPONENT.
0295 C14C 26 F8
                                      BNE
                                             FINISH2
                                                          GO CHECK TO SEE IF WE'RE DONE.
0296 C14E 31
                             FINISH3 INS
                                                          DE-ALLOCATE LOCALS.
0297 C14F 31
                                      INS
0298 C150 BD C8 43
                                      JSR
                                             PULFPAC2
                                                          RESTORE FPACC2.
                                                          GET POINTER TO TERMINATING CHARACTER IN STRING.
0299 C153 38
                                      PULX
                                                          RETURN WITH NUMBER IN FPACC1.
0300 0154 39
                                      RTS
0301
0302
0303 C155
                             NUMERIC EQU
0304 C155 81 30
                                      CMPA
                                             #10
                                                          IS IT LESS THAN AN ASCII 0?
0305 C157 25 06
                                             NUMERIC1
                                                          YES. NOT NUMERIC.
                                      BLO
0306 C159 81 39
                                      CMPA
                                             #10
                                                          IS IT GREATER THAN AN ASCII 9?
                                                          YES. NOT NUMERIC.
0307 0158 22 02
                                      BHI
                                             NUMERIC1
0308 C15D OD
                                      SEC
                                                          IT WAS NUMERIC. SET THE CARRY.
0309 C15E 39
                                      PTS
                                                          RETURN.
```

0310 C15	F OC		NUMERIC1	CLC		NON-NUMERIC	CHARACTER. CLEAR THE CARRY.
0311 C160	0 39			RTS		RETURN.	
0312			*				
0313 C16	1		FPNORM	EQU	*		
0314 C16	1 CE 00	00		LDX	#FPACC1EX	POINT TO FP	ACC1.
0315 C164	4 8D 1A			BSR	CHCK0	CHECK TO SE	E IF IT'S O.
0316 C166	6 27 14			BEQ	FPNORM3	YES. JUST R	ETURN.
0317 016	8 70 00	01		TST	FPACC1MN	IS THE NUMB	ER ALREADY NORMALIZED?
0318 C16	B 2B OF			BMI	FPNORM3	YES. JUST R	ETURN
0319 C16	D DC 02		FPNORM1	LDD	FPACC1MN+1	GET THE LOW	ER 16 BITS OF THE MANTISSA.
0320 C16	F 7A 00	00	FPNORM2	DEC	FPACC1EX	DECREMENT T	HE EXPONENT FOR EACH SHIFT.
0321 C17	2 27 OA			BEQ	FPNORM4	EXPONENT WE	NT TO O. UNDERFLOW.
0322 C17	4 05			LSLD		SHIFT THE L	OWER 16 BITS.
0323 C17	5 79 00	01		ROL	FPACC1MN	ROTATE THE	UPPER 8 BITS. NUMBER NORMALIZED?
0324 017	8 2A F5			8PL	FPNORM2	NO. KEEP SH	IFTING TO THE LEFT.
0325 C17	A DD 02			STD	FPACC1MN+1	PUT THE LOW	ER 16 BITS BACK INTO FPACC1.
0326 C17	c oc		FPNORM3	CLC		SHOW NO ERR	ORS.
0327 C17	D 39			RTS		YES. RETURN	
0328 C17	E 00		FPNORM4	SEC		FLAG ERROR.	
0329 C17	F 39			RTS		RETURN.	
0330			*				
0331 C18	0		CHCK0	EQU	*	CHECKS FOR	ZERO IN FPACC POINTED TO BY X.
0332 C18	0 37			PSHB		SAVE D.	
0333 C18	1 36			PSHA			
0334 C18	2 EC 00			LDD	0,x	GET FPACC E	XPONENT & HIGH 8 BITS.
0335 C184	4 26 02			BNE	CHCK01	NOT ZERO. R	ETURN.
0336 C18	6 EC 02			LDD	2,X	CHECK LOWER	16 BITS.
0337 C18	8 32		CHCK01	PULA		RESTORE D.	
0338 C189	9 33			PULB			
0339 C18/	A 39			RTS		RETURN WITH	CC SET.
0340			*				
0341 C18	B 70 4C	CC CD	CONSTP1	FCB	\$70,\$40,\$CC,	SCD	0.1 DECIMAL
0342 C18	F 84 20	00 00	CONST10	FCB	\$84,\$20,\$00,	\$00	10.0 DECIMAL
0343			*				
0344			*				

```
0345
                                   TTL
                                         FL TMUIL
0346
0347
0348
                                                FPMULT: FLOATING POINT MULTIPLY
0340
0350
                                  THIS FLOATING POINT MULTIPLY ROUTINE MULTIPLIES "FPACC1" BY
0351
                                  "FPACC2" AND PLACES THE RESULT IN TO FPACC1. FPACC2 REMAINS
0352
                                  UNCHANGED.
0353
                                                    WORSE CASE = 2319 CYCLES = 1159 us a 2MHz
0354
0355
                           *******
0356
0357
0358 0193
                           FLTMUL EQU
0359 C193 BD C8 39
                                          PSHFPAC2
                                   JSR
                                                     SAVE FPACC2.
0360 C196 CE 00 00
                                   LDX
                                          #FPACC1EX
                                                     POINT TO FPACC1
0361 C199 BD C1 80
                                   JSR
                                          CHCKO
                                                     CHECK TO SEE IF FPACC1 IS ZERO.
0362 C19C 27 31
                                   BEQ
                                          FPMULT3
                                                     IT IS. ANSWER IS O.
0363 C19E CE 00 05
                                   LDX
                                          #FPACC2EX
                                                     POINT TO FPACC2.
0364 C1A1 BD C1 80
                                   JSR
                                          CHCKU
                                                     15 17 02
0365 C1A4 26 08
                                   BNE
                                          FPMULT4
                                                     NO. CONTINUE
0366 C1A6 4F
                                   CLRA
                                                     CLEAR D.
0367 C147 SE
                                   CLRB
0368 C1A8 DD 00
                                  STD
                                          FPACC1EX
                                                     MAKE EPACCI O
                             STD
0369 C1AA DD 02
                                          FPACC1MN+1
0370 C1AC 20 21
                                   BRA
                                          FPMULT3
                                                     RETURN.
0371 C1AE 96 04
                          FPMULT4 LDAA MANTSGN1
                                                     GET FPACC1 EXPONENT.
0372 C180 98 09
                                  FORA
                                         MANTSGN2
                                                     SET THE SIGN OF THE RESULT
0373 C1B2 97 04
                                   STAA
                                         MANTSGN1
                                                     SAVE THE SIGN OF THE RESULT.
0374 0184 96 00
                                  LDAA
                                          FPACC1EX
                                                     GET FPACC1 EXPONENT.
0375 C186 98 05
                                  ADDA
                                          FPACC2FX
                                                     ADD IT TO EPACC2 EXPONENT
0376 C188 2A 07
                                   BPL
                                          FPMULT1
                                                     IF RESULT IS MINUS AND
0377 C1BA 24 OC
                                   BCC
                                          FPMULT2 THE CARRY IS SET THEN:
0378 C18C 86 02
                          FPMULT5 LDAA #OVFERR
                                                     OVERFLOW ERROR.
0379 C18E 0D
                                   SEC
                                                     SET ERROR FLAG.
0380 C1BF 20 14
                                   BRA
                                          FPMULT6
                                                     RETURN.
0381 C1C1 25 05
                          FPMULT1 BCS
                                                     IF RESULT IS PLUS & THE CARRY IS SET THEN ALL OK.
                                          FPMULT2
0382 C1C3 86 03
                                   LDAA #UNFERR
                                                     ELSE UNDERFLOW ERROR OCCURED.
0383 C1C5 OD
                                   SEC
                                                     FLAG ERROR.
0384 C1C6 20 0D
                                   RPA
                                          FPMULT6
                                                     RETURN.
0385 C1C8 8B 80
                           FPMULT2 ADDA
                                         #$80
                                                     ADD 128 BIAS BACK IN THAT WE LOST.
0386 C1CA 97 00
                                   STAA
                                          FPACC1EX
                                                     SAVE THE NEW EXPONENT.
0387 C1CC BD C1 D9
                                   JSR
                                         UMULT
                                                     GO MULTIPLY THE "INTEGER" MANTISSAS.
0388 C1CF 7D 00 00
                           FPMULT3 TST
                                          FPACC1EX
                                                     WAS THERE AN OVERFLOW ERROR FROM ROUNDING?
0389 C1D2 27 E8
                                   REO
                                          FPMULT5
                                                     YES. RETURN ERROR.
0390 C1D4 OC
                                   CLC
                                                      SHOW NO ERRORS.
0391 C1D5 BD C8 43
                           FPMULT6 JSR
                                          PUL FPAC2
                                                     RESTORE FPACC2.
0392 C1D8 39
                                   RTS
0393
0394
0395 C1D9
                           UMULT
                                   EQU
0396 C1D9 CE 00 00
                                   LDX
0397 C1DC 3C
                                   PSHX
                                                      CREATE PARTIAL PRODUCT REGISTER AND COUNTER.
0398 C100 3C
                                   PSHX
0399 C1DE 30
                                   TSX
                                                     POINT TO THE VARIABLES.
0400 C1DF 86 18
                                   LDAA
                                          #24
                                                      SET COUNT TO THE NUMBER OF BITS.
0401 C1E1 A7 00
                                   STAA
                                          0,X
0402 C1E3 96 08
                           UMULT1 LDAA
                                          FPACC2MN+2 GET THE L.S. BYTE OF THE MULTIPLIER.
0403 C1E5 44
                                   LSRA
                                                     PUT L.S. BIT IN CARRY.
0404 C1E6 24 OC
                                   BCC
                                          UMULT2
                                                      IF CARRY CLEAR, DON'T ADD MULTIPLICAND TO P.P.
0405 C1E8 DC 02
                                   LDD
                                          FPACC1MN+1 GET MULTIPLICAND L.S. 16 BITS.
0406 C1EA E3 02
                                   ADDD
                                          2.X
                                                      ADD TO PARTIAL PRODUCT.
0407 C1EC ED 02
                                   STD
                                          2,X
                                                      SAVE IN P.P.
0408 C1EE 96 01
                                   LDAA
                                         FPACC1MN
                                                      GET UPPER 8 BITS OF MULTIPLICAND.
0409 C1F0 A9 01
                                                     ADD IT W/ CARRY TO P.P.
                                   ADCA 1.X
```

0410 C1F2 A7 01		STAA	1.x	SAVE TO PARTIAL PRODUCT.
0411 C1F4 66 01	UMULT2	ROR	1,X	ROTATE PARTIAL PRODUCT TO THE RIGHT.
0412 C1F6 66 02		ROR	2,X	
0413 C1F8 66 03		ROR	3,X	
0414 C1FA 76 00 06		ROR	FPACC2MN	SHIFT THE MULTIPLIER TO THE RIGHT 1 BIT.
0415 C1FD 76 00 07		ROR	FPACC2MN+1	
0416 C200 76 00 08		ROR	FPACC2MN+2	
0417 C203 6A 00		DEC	0,X	DONE YET?
0418 C205 26 DC		BNE	UMULT 1	NO. KEEP GOING.
0419 C207 6D 01		TST	1,X	DOES PARTIAL PRODUCT NEED TO BE NORMALIZED?
0420 C209 28 OC		BMI	UMULT3	NO. GET ANSWER & RETURN.
0421 C208 78 00 06		LSL	FPACC2MN	GET BIT THAT WAS SHIFTED OUT OF P.P REGISTER.
0422 C20E 69 03		ROL	3,X	PUT IT BACK INTO THE PARTIAL PRODUCT.
0423 C210 69 02		ROL	2,X	
0424 C212 69 01		ROL	1,X	
0425 C214 7A 00 00		DEC	FPACC1EX	FIX EXPONENT.
0426 C217 7D 00 06	UMULT3	TST	FPACC2MN	DO WE NEED TO ROUND THE PARTIAL PRODUCT?
0427 C21A 2A 18		BPL	UMULT4	NO. JUST RETURN.
0428 C21C EC 02		LDD	2,X	YES. GET THE LEAST SIGNIFIGANT 16 BITS.
0429 C21E C3 00 01		ADDD	#1	ADD 1.
0430 C221 ED 02		STD	2,X	SAVE RESULT.
0431 C223 A6 01		LDAA	1,X	PROPIGATE THROUGH.
0432 C225 89 00		ADCA	#0	
0433 C227 A7 01		STAA	1,X	
0434 C229 24 09		BCC	UMULT4	IF CARRY CLEAR ALL IS OK.
0435 C228 66 01		ROR	1,X	IF NOT OVERFLOW. ROTATE CARRY INTO P.P.
04 3 6 C22D 66 02		ROR	2,X	
0437 C22F 66 03		ROR	3,X	
0438 C231 7C 00 00		INC	FPACC1EX	UP THE EXPONENT.
0439 C234 31	UMULT4	INS		TAKE COUNTER OFF STACK.
0440 C235 38		PULX		GET M.S. 16 BITS OF PARTIAL PRODUCT.
0441 C236 DF 01		STX	FPACC1MN	PUT IT IN FPACC1.
0442 C238 32		PULA		GET L.S. 8 BITS OF PARTIAL PRODUCT.
0443 C239 97 03		STAA	FPACC1MN+2	PUT IT IN FPACC1.
0444 C23B 39		RTS		RETURN.
0445	*			
0446	-			
0447	-			

```
0448
                                TTL FLTADD
0449
0450
0451
                                               FLOATING POINT ADDITION
0452
0453
                               This subroutine performs floating point addition of the two numbers
0454
                                in FPACC1 and FPACC2. The result of the addition is placed in
0455
                                FPACC1 while FPACC2 remains unchanged. This subroutine performs
                                full signed addition so either number may be of the same or opposite *
0456
0457
                                sian.
0458
                                                  WORSE CASE = 1030 CYCLES = 515 uS a 2MHz
0450
                          **********
0460
0461
0462
0463 0230
                         FLTADD EQU
0464 C23C BD C8 39
                                 JSR
                                       PSHFPAC2
                                                    SAVE FPACC2.
                                       #FPACC2EX POINT TO FPACC2
0465 C23F CE 00 05
                                 LDX
0466 C242 BD C1 80
                                      CHCK0
                                 JSR
                                                   IS IT ZERO2
                                BNE FLTADD1 NO. GO CHECK FOR O IN FPACC1.
0467 C245 26 05
0468 C247 OC
                        FLTADD6 CLC
                                                    NO ERRORS.
0469 C248 BD C8 43
                        FLTADD10 JSR PULFPAC2
                                                    RESTORE FPACC2.
0470 C248 39
                                                    ANSWER IN FPACC1. RETURN.
                                RTS
0471 C24C CE 00 00
                          FLTADD1 LDX
                                       #FPACC1EX POINT TO FPACC1.
0472 C24F BD C1 80
                                  JSR
                                       CHCKO
                                                    IS IT ZERO?
0473 C252 26 DE
                                                    NO. GO ADD THE NUMBER.
                                 BNE
                                       FLTADD2
0474 C254 DC 05
                        FLTADD4 LDD FPACC2EX
                                                    ANSWER IS IN FPACC2. MOVE IT INTO FPACC1.
0475 C256 DD 00
                                 STD FPACC1EX
0476 C258 DC 07
                                 LDD
                                        FPACC2MN+1 MOVE LOWER 16 BITS OF MANTISSA.
0477 C25A DD 02
                                 STD
                                        FPACC1MN+1
0478 C25C 96 09
                                                    MOVE FPACC2 MANTISSA SIGN INTO FPACC1.
                                  LDAA
                                        MANTSGN2
0479 C25E 97 04
                                  STAA MANTSGN1
0480 C260 20 E5
                                  BRA FLTADD6
                                                   RETURN.
0481 C262 96 00
                        FLTADD2 LDAA FPACC1EX
                                                 GET FPACC1 EXPONENT.
0482 C264 91 05
                                  CMPA FPACCZEX ARE THE EXPONENTS THE SAME?
0483 0266 27 23
                                  BEQ
                                        FLTADD7
                                                   YES. GO ADD THE MANTISSA'S.
                                        FPACC2EX
0484 C268 90 05
                                  SUBA
                                                   NO. FPACC1EX-FPACC2EX. IS FPACC1 > FPACC2?
0485 C26A 2A OF
                                  BPL
                                        FLTADD3
                                                    YES. GO CHECK RANGE.
0486 0260 40
                                  NEGA
                                                    NO. FPACC1 < FPACC2. MAKE DIFFERENCE POSITIVE.
0487 C260 81 17
                                  CMPA #23
                                                    ARE THE NUMBERS WITHIN RANGE?
0488 C26F 22 E3
                                  BHI
                                        FLTADD4
                                                   NO. FPACC2 IS LARGER. GO MOVE IT INTO FPACC1.
0489 C271 16
                                  TAB
                                                    PUT DIFFERENCE IN B.
0490 C272 DB 00
                                  ADDB FPACC1EX CORRECT FPACC1 EXPONENT.
                                  STAB FPACC1EX
0491 C274 D7 00
                                                    SAVE THE RESULT.
0492 C276 CE 00 01
                                  LDX .
                                        #FPACC1MN
                                                   POINT TO FPACC1 MANTISSA.
0493 0279 20 07
                                 BRA
                                        FLTADD5
                                                    GO DENORMALIZE FPACC1 FOR THE ADD.
0494 C27B 81 17
                        FLTADD3 CMPA #23
                                                   FPACC1 > FPACC2. ARE THE NUMBERS WITHIN RANGE?
0495 C27D 22 C8
                                  BHI FLTADD6
                                                   NO. ANSWER ALREADY IN FPACCI. JUST RETURN.
0496 C27F CE 00 06
                                  LDX #FPACC2MN POINT TO THE MANTISSA TO DENORMALIZE.
0497 0282 64 00
                        FLTADD5 LSR 0,X
                                                    SHIFT THE FIRST BYTE OF THE MANTISSA.
0498 C284 66 01
                                  ROR
                                                    THE SECOND.
                                        1.X
                                        2,X
0499 C286 66 02
                                  ROR
                                                    AND THE THIRD.
0500 C288 4A
                                  DECA
                                                    DONE YET?
0501 C289 26 F7
                                  BNE
                                        FLTADD5
                                                   NO. KEEP SHIFTING.
0502 C28B 96 04
                        FLTADD7 LDAA MANTSGN1 GET FPACC1 MANTISSA SIGN.
0503 C280 91 09
                                  CMPA MANTSGN2 ARE THE SIGNS THE SAME?
0504 C28F 27 4R
                                  RFQ
                                        FL TADD 11
                                                   YES. JUST GO ADD THE TWO MANTISSAS
0505 C291 7D 00 04
                                  TST
                                        MANTSGN1
                                                    NO. IS FPACC1 THE NEGATIVE NUMBER?
0506 C294 2A 14
                                  RPI
                                        FLTADD8
                                                    NO. GO DO FPACC1-FPACC2.
0507 C296 DE 06
                                 LDX
                                        FPACC2MN
                                                    YES. EXCHANGE FPACC1 & FPACC2 BEFORE THE SUB.
0508 C298 3C
                                  PSHX
                                                    SAVE IT.
0509 C299 DE 01
                                  LDX FPACC1MN
                                                    GET PART OF FPACC1.
0510 C298 DE 06
                                  STX
                                         FPACC2MN PUT IT IN FPACC2.
0511 C290 38
                                  PULX
                                                    GET SAVED PORTION OF FPACC2
0512 C29E DF 01
                                                   PUT IT IN FPACC1.
                                  STX
                                        FPACC1MN
```

```
0513 C2A0 DE 08
                                   LDX
                                          FPACC2MN+2 GET LOWER 8 BITS & SIGN OF FPACC2.
                                 PSHX
0514 C2A2 3C
                                                     SAVE IT
0515 C2A3 DE 03
                                          FPACC1MN+2 GET LOWER 8 BITS & SIGN OF FPACC1.
                                   LDX
0516 C2A5 DE 08
                                   STX
                                          FPACC2MN+2 PUT IT IN FPACC2.
0517 C2A7 38
                                   PHILY
                                                     GET SAVED PART OF FPACC2.
0518 C2A8 DF 03
                                   STX
                                         FPACC1MN+2 PUT IT IN FPACC1.
                        FLTADD8 LDD
0519 C2AA DC 02
                                          FPACC1MN+1
                                                     GET LOWER 16 BITS OF FPACC1.
0520 C2AC 93 07
                                   SUBD FPACC2MN+1
                                                     SUBTRACT LOWER 16 BITS OF FPACC2.
0521 C2AE DD 02
                                   STD FPACC1MN+1 SAVE RESULT.
0522 C280 96 01
                                  LDAA FPACCIMN GET HIGH 8 BITS OF FPACCI MANTISSA.
0523 C2R2 92 06
                                  SBCA FPACC2MN
                                                     SUBTRACT HIGH 8 BITS OF FPACC2.
                                  STAA FPACCIMN SAVE THE RESULT. IS THE RESULT NEGATIVE?
BCC FLTADD9 NO. GO NORMALIZE THE RESULT.
LDAA FPACCIMN YES. NEGATE THE MANTISSA.
0524 C2B4 97 01
0525 C2B6 24 16
0526 C288 96 01
0527 C2BA 43
                                  COMA
0528 C288 36
                                  PSHA
                                                     SAVE THE RESULT.
0529 C2BC DC 02
                                 LDD
                                         FPACC1MN+1 GET LOWER 16 BITS.
0530 C2BE 53
                                  COMB
                                                     FORM THE ONE'S COMPLEMENT.
0531 C2BF 43
                                   COMA
0532 C2C0 C3 00 01
                                   ADDD
                                                     FORM THE TWO'S COMPLEMENT.
0533 C2C3 DD 02
                                          FPACC1MN+1 SAVE THE RESULT.
                                   STD
0534 C2C5 32
                                  PULA
                                                     GET UPPER 8 BITS BACK.
0535 C2C6 89 00
                                  ADCA #0
                                                     ADD IN POSSIBLE CARRY.
0536 C2C8 97 01
                                  STAA FPACCIMN SAVE RESULT.
0537 C2CA 86 FF
                                  LDAA #SFF
                                                     SHOW THAT FPACC1 IS NEGATIVE.
0538 0200 97 04
                                  STAA MANTSGN1
0539 C2CE BD C1 61 FLTADD9 JSR
                                         FPNORM
                                                     GO NORMALIZE THE RESULT.
                                         FLTADD12
0540 C2D1 24 06
                                   BCC
                                                     EVERYTHING'S OK SO RETURN.
0541 C2D3 86 03
                                  LDAA #UNFERR UNDERFLOW OCCURED DURING NORMALIZATION.
0542 C205 OD
                                  SEC
                                                     FLAG ERROR.
0543 C2D6 7E C2 48
                                   JMP
                                        FLTADD10 RETURN.
0544 C2D9 7E C2 47
                          FLTADD12 JMP FLTADD6 CAN'T BRANCH THAT FAR FROM HERE.
0545
                                         FPACC1MN+1 GET LOWER 16 BITS OF FPACC1.
0546 C2DC DC 02
                          FLTADD11 LDD
0547 C2DE D3 07
                                  ADDD FPACC2MN+1
                                                     ADD IT TO THE LOWER 16 BITS OF FPACC2.
                                        FPACC1MN+1 SAVE RESULT IN FPACC1.
0548 C2E0 DD 02
                                   STD
0549 C2E2 96 01
                                  LDAA FPACCIMN GET UPPER 8 BITS OF FPACCI.
0550 C2E4 99 06
                                  ADCA FPACC2MN ADD IT (WITH CARRY) TO UPPER 8 BITS OF FPACC2.
0551 C2E6 97 01
                                  STAA FPACCIMN SAVE THE RESULT.
                                         FLTADD12
0552 C2E8 24 EF
                                  BCC
                                                     NO OVERELOW SO JUST RETURN
                                 ROR
0553 C2EA 76 00 01
                                         FPACC1MN
                                                      PUT THE CARRY INTO THE MANTISSA.
                                 ROR
                                         FPACC1MN+1 PROPIGATE THROUGH MANTISSA.
0554 C2ED 76 00 02
                                 ROR
0555 C2F0 76 00 03
                                         FPACC1MN+2
0556 C2F3 7C 00 00
                                INC FPACC1EX
                                                     UP THE MANTISSA BY 1.
0557 C2F6 26 E1
                                 BNE
                                         FLTADD12
                                                     EVERYTHING'S OK JUST RETURN.
0558 C2F8 86 02
                                 LDAA #OVFERR
                                                     RESULT WAS TOO LARGE. OVERFLOW.
0559 C2FA OD
                                  SEC
                                                     FLAG FRROR
0560 C2FB 7E C2 48
                                   JMP
                                         FLTADD10
                                                     RETURN.
0561
0562
```

0563

0564	11.1	TTL	FLTSUB		
0565	***	******	******	*********	*****
0566	*				*
0567	* .		FLOA	TING POINT SUBTRACT SUBROUTINE	
0568	*				*
0569	*	This su	broutine pe	rforms floating point subtraction (FPACC1-FPACC2) *
0570	*	by inve	rting the s	ign of FPACC2 and then calling FLTAD	DD since *
0571	*	FLTADD	performs co	mplete signed addition. Upon return	ning from *
0572	*	FLTADD	the sign of	FPACC2 is again inverted to leave	it unchanged *
0573	•	from it	s original	value.	
0574	*				*
0575				WORSE CASE = 1062 CYCLES = 531 us a	3 2MHz *
05.77					
0576	•				*
0576 0577	***	*****	******	***********	* *********
	****	******	*****	************	*
0577	*	******	*****	*************************	*
0577 0578	***** * * FLTSI	**************************************	*****	***************************************	*
0577 0578 0579	**** * * FLTSI	JB EQU BSR	************ * FLTSUB1	INVERT SIGN.	*
0577 0578 0579 0580 C2FE			********** * FLTSUB1 FLTADD	INVERT SIGN. GO DO FLOATING POINT ADD.	*
0577 0578 0579 0580 C2FE 0581 C2FE 8D 03		BSR JSR			***********
0577 0578 0579 0580 C2FE 0581 C2FE 8D 03 0582 C300 BD C2 3	С	BSR JSR	FLTADD	GO DO FLOATING POINT ADD.	************
0577 0578 0579 0580 C2FE 0581 C2FE 8D 03 0582 C300 BD C2 3 0583 C303 96 09	С	BSR JSR JB1 LDAA	FLTADD MANTSGN2	GO DO FLOATING POINT ADD. GET FPACC2 MANTISSA SIGN.	***************************************
0577 0578 0579 0580 C2FE 0581 C2FE 8D 03 0582 C300 8D C2 3 0583 C303 96 09 0584 C305 88 FF	С	BSR JSR JB1 LDAA EORA	FLTADD MANTSGN2 #\$FF	GO DO FLOATING POINT ADD. GET FPACC2 MANTISSA SIGN. INVERT THE SIGN.	
0577 0578 0579 0580 C2FE 0581 C2FE 80 03 0582 C300 80 C2 3 0583 C303 96 09 0584 C305 88 FF 0585 C307 97 09	С	BSR JSR JB1 LDAA EORA STAA	FLTADD MANTSGN2 #\$FF	GO DO FLOATING POINT ADD. GET FPACC2 MANTISSA SIGN. INVERT THE SIGN. PUT BACK.	
0577 0578 0579 0580 C2FE 0581 C2FE 80 03 0582 C300 8D C2 3 0583 C303 96 09 0584 C305 8B FF 0585 C307 97 09	С	BSR JSR JB1 LDAA EORA STAA	FLTADD MANTSGN2 #\$FF	GO DO FLOATING POINT ADD. GET FPACC2 MANTISSA SIGN. INVERT THE SIGN. PUT BACK.	*

```
0590
                                   TTI
                                        FLTDIV
0591
0592
                                                   FLOATING POINT DIVIDE
0593
0594
0595
                                   This subroutine performs signed floating point divide. The
0596
                                   operation performed is FPACC1/FPACC2. The divisor (FPACC2) is left *
0597
                                   unaltered and the answer is placed in FPACC1. There are several
0598
                                   error conditions that can be returned by this routine. They are:
0500
                                   a) division by zero. b) overflow. c) underflow. As with all
0600
                                   other routines, an error is indicated by the carry being set and
0601
                                   the error code being in the A-reg.
0602
0603
                                                    MORSE CASE = 2011 CYCLES = 1455 US & 2MHz
0604
                           ****************************
0605
0606
0607
0608 C30A
                           FLTDIV EQU
0609 C30A CE 00 05
                                   LDX
                                          #FPACC2EX POINT TO FPACC2.
0610 C30D BD C1 80
                                   ICP
                                          CHCKU
                                                      IS THE DIVISOR OF
0611 C310 26 04
                                   BNE
                                          FLTD1V1
                                                      NO. GO SEE IF THE DIVIDEND IS ZERO.
0612 C312 86 04
                                   LDAA #DIVOERR
                                                      YES. RETURN A DIVIDE BY ZERO ERROR.
0613 C314 OD
                                                      FLAG FRROR
                                   SEC
0614 C315 39
                                   RTS
                                                      RETURN.
0615 C316 CE 00 00
                        FLIDIV1 LDX #FPACC1EX POINT TO FPACC1.
0616 C319 BD C1 B0
                                   JSR CHCKO
                                                    IS THE DIVIDEND OF
0617 C31C 26 02
                                   BNE
                                         FLTDIV2
                                                      NO. GO PERFORM THE DIVIDE.
0618 C31F OC
                                   CLC
                                                      YES. ANSWER IS ZERO. NO ERRORS.
0619 C31F 39
                                   RTS
                                                      RETURN.
0620 C320 BD C8 39
                         FLTDIV2 JSR
                                          PSHFPAC2
                                                      SAVE FPACC2.
0621 C323 96 09
                                   LDAA MANTSGN2
                                                      GET FPACC2 MANTISSA SIGN.
0622 0325 98 04
                                          MANTSGN1
                                   EORA
                                                    SET THE SIGN OF THE RESULT.
0623 C327 97 04
                                   STAA
                                          MANTSGN1
                                                      SAVE THE RESULT.
0624 C329 CE 00 00
                                                      SET UP WORK SPACE ON THE STACK.
                                   LDX
0625 0320 30
                                   PSHX
0626 C32D 3C
                                   PSHX
0627 C32E 3C
                                   PSHX
0628 C32F 86 18
                                   LDAA
                                          #24
                                                      PUT LOOP COUNT ON STACK.
0629 C331 36
                                   PSHA
0630 C332 30
                                   TSX
                                                      SET UP POINTER TO WORK SPACE.
0631 C333 DC 01
                                                      COMPARE FPACC1 & FPACC2 MANTISSAS.
                                   LDD
                                          FPACC1MN
0632 C335 1A 93 06
                                   CPD
                                          EPACC2MN
                                                      ARE THE UPPER 16 BITS THE SAME?
0633 C338 26 04
                                   BNF
                                        FLTDIV3
                                                      NO.
0634 C33A 96 03
                                   LDAA FPACC1MN+2 YES. COMPARE THE LOWER 8 BITS.
0635 C33C 91 08
                                   CMPA FPACC2MN+2
0636 C33E 24 10
                           FLTDIV3 BHS FLTDIV4
                                                      IS FPACC2 MANTISSA > FPACC1 MANTISSA? NO.
0637 C340 7C 00 05
                                         FPACC2EX
                                                      ADD 1 TO THE EXPONENT TO KEEP NUMBER THE SAME.
                                   INC
0638
                                                      DID OVERFLOW OCCUR?
0639 C343 26 19
                                   BNE
                                          FLTDIV14
                                                      NO. GO SHIFT THE MANTISSA RIGHT 1 BIT.
0640 C345 86 02
                          FLTDIV8 LDAA #OVFERR
                                                      YES. GET ERROR CODE.
0641 C347 OD
                                    SEC
                                                      FLAG ERROR.
0642 C348 38
                           FLTDIV6 PULX
                                                      REMOVE WORKSPACE FROM STACK.
0643 C349 38
                                   PULX
0644 C34A 38
                                   PUI X
0645 C34B 31
                                    INS
0646 C34C BD C8 43
                                    JSR
                                        PULFPAC2
                                                      RESTORE FPACC2.
0647 C34F 39
                                   RTS
                                                      RETURN.
0648 C350 DC 02
                           FLTDIV4 LDD FPACC1MN+1 DO AN INITIAL SUBTRACT IF DIVIDEND MANTISSA IS
0649 C352 93 07
                                    SUBD FPACC2MN+1
                                                      GREATER THAN DIVISOR MANTISSA.
0650 C354 DD 02
                                    STD
                                          FPACC1MN+1
0651 C356 96 01
                                          FPACC1MN
                                   LDAA
0652 C358 92 06
                                    SBCA
                                          FPACC2MN
0653 C35A 97 01
                                    STAA
                                          FPACC1MN
0654 C35C 6A 00
                                   DEC
                                                       SUBTRACT 1 FROM THE LOOP COUNT.
                                          0.X
```

```
0655 C35E 74 00 06
                         FLTDIV14 LSR
                                        FPACC2MN
                                                    SHIFT THE DIVISOR TO THE RIGHT 1 BIT.
0656 C361 76 00 07
                         ROR
                                        FPACC2MN+1
0657 C364 76 00 08
                                 ROR
                                         FPACC2MN+2
0658 C367 96 00
                                 LDAA
                                        FPACC1EX
                                                    GET FPACC1 EXPONENT.
                                                 GET FPACC2 EXPONENT.
0659 C369 D6 O5
                                 LDAB
                                        FPACC2EX
0660 C36B 50
                                 NEGR
                                                    ADD THE THOIS COMPLEMENT TO SET FLAGS PROPERLY
0661 C36C 1B
                                 ABA
0662 C36D 2B 06
                                 BMI
                                        FLTDIV5
                                                  LF RESULT MINUS CHECK CARRY FOR POSS. OVERFLOW.
0663 C36F 25 06
                                 RCS
                                        FLTDIV7
                                                   IF PLUS & CARRY SET ALL IS OK.
0664 C371 86 03
                                 LDAA #UNFERR
                                                    IF NOT, UNDERFLOW ERROR.
0665 C373 20 D3
                                  BRA
                                         FLTDIV6
                                                    RETURN WITH ERROR.
0666 C375 25 CE
                        FLTDIV5 BCS
                                        FLTDIV8
                                                    IF MINUS & CARRY SET OVERFLOW ERROR.
0667 C377 8B 81
                         FLTDIV7 ADDA #$81
                                                    ADD BACK BIAS+1 (THE '1' COMPENSATES FOR ALGOR.)
C668 C379 97 00
                                 STAA FPACC1EX
                                                    SAVE RESULT.
                       FLTDIV9 LDD
0669 C37B DC 01
                                        FPACCIMN SAVE DIVIDEND IN CASE SUBTRACTION DOESN'T GO.
0670 C37D ED 04
                                 STD
                                         4 ¥
0671 C37F 96 03
                                  LDAA
                                        FPACC1MN+2
0672 C381 A7 06
                                 STAA
                                        6.X
0673 C383 DC 02
                                        FPACC1MN+1 GET LOWER 16 BITS FOR SUBTRACTION.
                                 LDD
0674 0385 93 07
                                 SUBD FPACC2MN+1
0675 C387 DD 02
                                 STD
                                        FPACC1MN+1 SAVE RESULT.
0676 0389 96 01
                                 LDAA FPACCIMN
                                                    GET HIGH 8 BITS.
0677 0388 92 06
                                        FPACC2MN
                                 SRCA
0678 C380 97 01
                                  STAA
                                        FPACC1MN
0679 C38F 2A 08
                                  BPL
                                         FLTDIV10
                                                    SUBTRACTION WENT OK. GO DO SHIFTS.
0680 C391 FC 04
                                                    RESTORE OLD DIVIDEND.
                                 ממו
                                        4.X
0681 C393 DD 01
                                STD
                                        FPACC1MN
0682 C395 A6 06
                                 IDAA 6 X
0683 0397 97 03
                                 STAA FPACC1MN+2
                       FLTDIV10 ROL
0684 0399 69 03
                                        3 X
                                                    ROTATE CARRY INTO QUOTIENT
0685 C398 69 02
                                 ROL
                                        2,X
0686 0390 69 01
                                  ROL
                                        1.X
0687 C39F 78 00 G3
                                 1.51
                                       FPACC1MN+2 SHIFT DIVIDEND TO LEFT FOR NEXT SUBTRACT.
0688 C3A2 79 00 C2
                                 ROL
                                        FPACC1MN+1
0689 C3A5 79 00 01
                                 ROL FPACC1MN
                                                 DONE YET?
00 A6 8AEC 0900
                                 DEC 0,X
                                        FLTDIV9
9691 C3AA 26 CF
                                  BNE
                                                   NO. KEEP GOING.
0692 C3AC 63 01
                                 MCC
                                        1,X
                                                    RESULT MUST BE COMPLEMENTED.
0693 C3AE 63 02
                                 COM
                                        2 X
0694 0380 63 03
                                 COM
                                       3.X
0695 C382 DC 02
                                 LDD
                                        FPACC1MN+1 DO 1 MGRE SUBTRACT FOR ROUNDING.
0696 0384 93 07
                                 SUBD
                                        FPACC2MN+1 ( DON'T NEED TO SAVE THE RESULT. )
0697 C386 96 01
                                 LDAA
                                        FPACC1MN
0698 C388 92 06
                                 SBCA
                                        FPACC2MN
                                                    ( NO NEED TO SAVE THE RESULT. )
0699 C38A EC 02
                                 LDD
                                        2,x
                                                    GET LOW 16 BITS.
                                        FLTDIV11 IF IT DIDNT GO RESULT OK AS IS.
0700 C3BC 24 03
                                 BCC
0701 C3BE OC
                                 CLC
                                                   CLEAR THE CARRY.
0702 C3BF 20 03
                                 BRA
                                       FLTDIV13 GO. SAVE THE NUMBER.
0703 0301 03 00 01
                       FLTDIV11 ADDD #1
                                                    ROUND UP BY 1.
0704 C3C4 DD C2
                         FLTDIV13 STD
                                        FPACC1MN+1. PUT IT IN FPACC1.
0705 C3C6 A6 01 '
                                 LDAA
                                        1,x
                                                    GET HIGH 8 BITS.
0706 C3C8 89 00
                                 ADCA
                                        #0
C707 C3CA 97 01
                                 STAA FPACCIMN SAVE RESULT.
0768 C3CC 24 69
                                 BCC
                                        FLTD1V12 IF CARRY CLEAR ANSWER OK.
0709 C3CE 76 00 C1
                                        FPACC1MN
                                                    IF NOT OVERFLOW, ROTATE CARRY IN.
                                 ROR
0710 0301 76 00 02
                              ROR
                                        FPACC1MN+1
0711 0304 76 00 03
                                 ROR
                                        FPACC1MN+2
0712 C3D7 OC
                         FLTDIV12 CLC
                                                    NO ERRORS.
0713 C3D8 7E C3 48
                                  JMP
                                        FLTDIV6
                                                    RETURN.
0714
0715
0716
```

```
0717
                                   TTL FLIASC
0718
0710
0720
                                           FIGATING POINT TO ASCIT CONVERSION SURPORTINE
0721
0722
                                    This subroutine performs floating point to ASCII conversion of
0723
                                    the number in FPACC1. The ascii string is placed in a buffer
0724
                                   pointed to by the X index register. The buffer must be at least
0725
                                   14 bytes long to contain the ASCII conversion. The resulting
                                    ASCII string is terminated by a zero (0) byte. Upon exit the
0726
0727
                                    X Index register will be pointing to the first character of the
0728
                                    string. FPACC1 and FPACC2 will remain unchanged.
0729
                           0730
0731
0732
0733 C3DB
                           FLTASC EQU
0734 C3DR 3C
                                    PSHY
                                                       SAVE THE POINTER TO THE STRING BUFFER.
0735 C3DC CE 00 00
                                    LDX
                                          #FPACC1EX POINT TO FPACC1.
0736 C3DF BD C1 80
                                    JSR
                                          CHCKO
                                                       IS FPACC1 0?
0737 C3E2 26 07
                                    BNE
                                           FLTASC1
                                                       NO. GO CONVERT THE NUMBER.
0738 C3E4 38
                                    PUI X
                                                       RESTORE POINTER.
0739 C3E5 CC 30 00
                                    LDD
                                          #$3000
                                                       GET ASCII CHARACTER + TERMINATING BYTE.
0740 C3E8 ED 00
                                    STD
                                                       PUT IT IN THE BUFFER.
                                          0.X
0741 C3EA 39
                                    RTS
                                                       RETURN.
0742 C3EB DE 00
                           FLTASC1 LDX
                                          FPACC1EX
                                                       SAVE FPACC1.
0743 C3ED 3C
                                    PSHX
0744 C3EE DE 02
                                    LDX
                                           FPACC1MN+1
0745 C3F0 3C
                                    PSHX
0746 C3F1 96 04
                                    LDAA
                                          MANTSGN1
0747 C3F3 36
                                    PSHA
0748 C3F4 RD C8 39
                                    JSR
                                          PSHFPAC2
                                                       SAVE FRACC2
0749 C3F7 CE 00 00
                                    IDX
                                          #0
0750 C3FA 3C
                                    PSHX
                                                       ALLOCATE LOCALS.
0751 C3FR 3C
                                    PSHY
0752 C3FC 3C
                                    PSHX
                                                       SAVE SPACE FOR STRING BUFFER POINTER.
0753 C3FD 18 30
                                    TSY
                                                       POINT TO LOCALS.
0754 C3FF CD EE OF
                                   LDX
                                          15 Y
                                                       GET POINTER FROM STACK.
0755 C402 86 20
                                          #$20
                                                       PUT A SPACE IN THE BUFFER IF NUMBER NOT NEGATIVE.
                                   LDAA
0756 C404 7D 00 04
                                    TST
                                          MANTSCH1
                                                       IS IT NEGATIVE?
0757 C407 27 05
                                    BEQ
                                          FLTASC2
                                                       NO. GO PUT SPACE.
                                                       MAKE NUMBER POSITIVE FOR REST OF CONVERSION.
0758 C409 7F 00 04
                                   CLR
                                          MANTSGN1
                                   LDAA #1
0759 C40C 86 2D
                                                       YES. PUT MINUS SIGN IN BUFFER.
0760 C40E A7 00
                           FLTASC2 STAA
0761 0410 08
                                    INX
                                                       PGINT TO NEXT LOCATION.
0762 C411 CD EF 00
                                    STX
                                          0.Y
                                                       SAVE POINTER.
0763 C414 CE C5 45
                           FLTASC5 LDX
                                          #10000000
                                                       POINT TO CONSTANT 9999999.
0764 C417 BD C8 66
                                   JSR
                                          GETFPAC2
                                                       GET INTO FPACC2.
0765 C414 RD C5 4D
                                    JSR
                                          FLTCMP
                                                       COMPARE THE NUMBERS. IS EPACC1 > 9999999?
0766 C41D 22 19
                                   BHI
                                          FLTASC3
                                                       YES. GO DIVIDE FPACC1 BY 10.
0767 C41F CE C5 41
                                  LDX
                                           #P9999999
                                                       POINT TO CONSTANT 999999.9
0768 C422 BD C8 66
                                    JSR
                                          GETFPAC2
                                                       MOVE IT INTO FPACC2.
                                                       COMPARE NUMBERS. IS FPACC1 > 999999.9?
0769 C425 BD C5 4D
                                    JSR
                                          FLTCMP
                                                       YES. GO CONTINUE THE CONVERSION.
0770 C428 22 16
                                    BHI
                                           FLTASC4
0771 C42A 18 6A 02
                                    DEC
                                                       DECREMENT THE MULT./DIV. COUNT.
                                           2.Y
                                                       NO MILITIPLY BY 10 POINT TO CONSTANT.
0772 C42D CE C1 8F
                                    LDX
                                           #CONST10
0773 C430 BD C8 66
                           FLTASC6 JSR
                                          GETFPAC2
                                                       MOVE IT INTO FPACC2.
0774 C433 BD C1 93
                                    JSR
                                           FLTMUL
                                                       GO DO COMPARE AGAIN.
0775 C436 20 DC
                                    BRA
                                          FLTASC5
                                                       INCREMENT THE MULT./DIV. COUNT.
0776 0438 18 60 02
                           FLTASC3 INC
                                          2.Y
                                                       POINT TO CONSTANT ".1".
0777 C43B CE C1 8B
                                    LDX
                                          #CONSTP1
0778 C43E 20 F0
                                    BRA
                                          FLTASC6
                                                       GO DIVIDE FPACC1 BY 10.
                           FLTASC4 LDX
0779 C440 CE C5 49
                                          #CONSTPS
                                                       POINT TO CONSTANT OF ".5".
0780 C443 BD C8 66
                                    JSR
                                           GETFPAC2
                                                       MOVE IT INTO FPACC2.
0781 C446 BD C2 3C
                                    JSR FLTADD
                                                       ADD .5 TO NUMBER IN FPACC1 TO ROUND IT.
```

0782	C449	D6	00			LDAB	FPACC1EX	GET FPACC1 EXPONENT.
0783						SUBB	#\$81	TAKE OUT BIAS +1.
0784	C44D	50				NEGB	* * * * * * * * * * * * * * * * * * * *	MAKE IT NEGATIVE.
0785	C44E	СВ	17			ADDB	#23	ADD IN THE NUMBER OF MANTISSA BITS -1.
0786	C450	20	OA			BRA	FLTASC17	GO CHECK TO SEE IF WE NEED TO SHIFT AT ALL.
0787	C452	74	00	01	FLTASC7	LSR	FPACC1MN	SHIFT MANTISSA TO THE RIGHT BY THE RESULT (MAKE
0788	C455	76	00	02		ROR	FPACC1MN+1	THE NUMBER AN INTEGER).
0789	C458	76	00	03		ROR	FPACC1MN+2	
0790	C458	5A				DECB		DONE SHIFTING?
0791	C45C	26	F4		FLTASC17	BNE	FLTASC7	NO. KEEP GOING.
0792	C45E	86	01			LDAA	#1	GET INITIAL VALUE OF "DIGITS AFTER D.P." COUNT.
0793	C460	18	Α7	03		STAA	3,Y	INITIALIZE IT.
0794	C463	18	A6	02		LDAA	2,Y	GET DECIMAL EXPONENT.
0795	C466	88	80			ADDA	#8	ADD THE NUMBER OF DECIMAL +1 TO THE EXPONENT.
0796					*			WAS THE ORIGINAL NUMBER > 9999999?
0797	C468	28	0A			BMI	FLTASC8	YES. MUST BE REPRESENTED IN SCIENTIFIC NOTATION.
0798	C46A	81	80			CMPA	#8	WAS THE ORIGINAL NUMBER < 1?
0799	C46C	24	06			BHS	FLTASC8	YES. MUST BE REPRESENTED IN SCIENTIFIC NOTATION.
0800	C46E	4A				DECA		NO. NUMBER CAN BE REPRESENTED IN 7 DIGITS.
0801	C46F	18	A7	03		STAA	3,Y	MAKE THE DECIMAL EXPONENT THE DIGIT COUNT BEFORE
0802					*			THE DECIMAL POINT.
0803	C472	86	02			LDAA	#2	SETUP TO ZERO THE DECIMAL EXPONENT.
0804	C474	80	02		FLTASC8	SUBA	#2	SUBTRACT 2 FROM THE DECIMAL EXPONENT.
0805	C476	18	A7	02		STAA	2,Y	SAVE THE DECIMAL EXPONENT.
0806	C479	18	60	03		TST	3,Y	DOES THE NUMBER HAVE AN INTEGER PART? (EXP. >0)
0807	C47C	2E	15			BGT	FLTASC9	YES. GO PUT IT OUT.9
0808	C47E	86	2E			LDAA	#1.	NO. GET DECIMAL POINT.
0809	C480	CD	EE	00		LDX	0,4	GET POINTER TO BUFFER.
0810	C483	Α7	00			STAA	0,x	PUT THE DECIMAL POINT IN THE BUFFER.
0811	C485	08				INX	•	POINT TO NEXT BUFFER LOCATION.
0812	C486	18	60	03		TST	3,Y	IS THE DIGIT COUNT TILL EXPONENT =0?
0813	C489	27	05			BEQ	FLTASC18	NO. NUMBER IS <.1
0814	C488	86	30			LDAA	#10	YES. FORMAT NUMBER AS .OXXXXXXX
0815	C480	Α7	00			STAA	0,x	PUT THE O IN THE BUFFER.
0816	C48F	80				INX	•	POINT TO THE NEXT LOCATION.
0817	C490	CD	EF	00	FLTASC18	STX	0,Y	SAVE NEW POINTER VALUE.
0818	C493	CE	C5	2Ċ	FLTASC9		#DECDIG	POINT TO THE TABLE OF DECIMAL DIGITS.
0819	C496	86	07			LDAA	#7	INITIALIZE THE THE NUMBER OF DIGITS COUNT.
0820	C498	18	A7	05		STAA	5,Y	
0821	C498	18	6F	04	FLTASC10		4,Y	CLEAR THE DECIMAL DIGIT ACCUMULATOR.
0822	C49E	DC	02		FLTASC11	LDD	FPACC1MN+1	GET LOWER 16 BITS OF MANTISSA.
0823	C4A0	A3	01			SUBD	1,X	SUBTRACT LOWER 16 BITS OF CONSTANT.
0824	C4A2	DD	02			STD	FPACC1MN+1	SAVE RESULT.
	C4A4					LDAA	FPACC1MN	GET UPPER 8 BITS.
	C4A6					SBCA	0,x	SUBTRACT UPPER 8 BITS.
0827	C4A8	97	01			STAA	FPACC1MN	SAVE RESULT. UNDERFLOW?
	C4AA					BCS	FLTASC12	YES. GO ADD DECIMAL NUMBER BACK IN.
	C4AC			04		1NC	4,Y	ADD 1 TO DECIMAL NUMBER.
	C4AF					BRA	FLTASC11	TRY ANOTHER SUBTRACTION.
0831	C4B1	DC	02		FLTASC12	LDD	FPACC1MN+1	GET FPACC1 MANTISSA LOW 16 BITS.
	C483					ADDD	1,X	ADD LOW 16 BITS BACK IN.
0833	C485	DD	02			STD	FPACC1MN+1	SAVE THE RESULT.
0834	C4B7	96	01			LDAA	FPACC1MN	GET HIGH 8 BITS.
0835	C489	A9	00			ADCA	0,x	ADD IN HIGH 8 BITS OF CONSTANT.
0836	C488	97	01			STAA	FPACC1MN	SAVE RESULT.
0837	C480	18	A6	04		LDAA	4.Y	GET DIGIT.
	C4C0					ADDA	#\$30	MAKE IT ASCII.
	C4C2					PSHX		SAVE POINTER TO CONSTANTS.
	C4C3			00		LDX	0,4	GET POINTER TO BUFFER.
	C4C6					STAA	0,x	PUT DIGIT IN BUFFER.
	C4C8					INX	-	POINT TO NEXT BUFFER LOCATION.
	C4C9			03		DEC	3,Y	SHOULD WE PUT A DECIMAL POINT IN THE BUFFER YET?
	C4CC					BNE	FLTASC16	NO. CONTINUE THE CONVERSION.
	C4CE					LDAA	#1.	YES. GET DECIMAL POINT.
	C400					STAA	0,x	PUT IT IN THE BUFFER.
0847	C4D2	08				INX		POINT TO THE NEXT BUFFER LOCATION.

```
0848 C4D3 CD FF 00
                          FLTASC16 STX
                                           0. Y
                                                        SAVE UPDATED POINTER.
0849 C4D6 38
                                                        RESTORE POINTER TO CONSTANTS.
                                     PHILY
0850 C4D7 08
                                     INX
                                                        POINT TO NEXT CONSTANT.
0851 C408 08
                                     INV
0852 C4D9 08
                                    INX
0853 C4DA 18 6A 05
                                     DEC
                                           5.Y
                                                        DONE YET?
0854 C4DD 26 BC
                                           FLTASC10
                                                        NO. CONTINUE CONVERSION OF "MANTISSA".
                                     BNE
0855 C4DF CD FF 00
                                                        YES. POINT TO BUFFER STRING BUFFER.
                                     LDX
                                           0.Y
0856 C4E2 09
                          FLTASC13 DEX
                                                        POINT TO LAST CHARACTER PUT IN THE BUFFER.
0857 C4E3 A6 00
                                     LDAA
                                           0,X
                                                        GET IT.
0858 C4E5 81 30
                                     CMDA
                                           #$30
                                                        UAS IT AN ASCII 02
0859 C4E7 27 F9
                                     BEQ
                                            FLTASC13
                                                        YES. REMOVE TRAILING ZEROS.
0860 C4F9 08
                                     INX
                                                        POINT TO NEXT AVAILABLE LOCATION IN BUFFER.
0861 C4FA 18 F6 02
                                     IDAR
                                           2 Y
                                                        DO WE NEED TO PUT OUT AN EXPONENT?
0862 C4ED 27 2A
                                     BEQ
                                            FLTASC15
                                                        NO. WE'RE DONE.
0863 C4EF 86 45
                                     LDAA
                                           #'E
                                                        YES. PUT AN 'E' IN THE BUFFER.
0864 C4F1 A7 00
                                     AATZ
                                            0.X
0865 C4F3 08
                                    INX
                                                        POINT TO NEXT BUFFER LOCATION.
0866 C4F4 86 2B
                                     LDAA
                                                        ASSUME EXPONENT IS POSITIVE.
0867 C4F6 A7 00
                                                        PUT PLUS SIGN IN THE BUFFER.
                                     STAA
                                            0.X
0868 C4F8 5D
                                     TSTB
                                                        IS IT REALLY MINUS?
0869 C4F9 2A 05
                                            FLTASC14
                                                         NO. IS'S OK AS IS.
                                     BPI
0870 C4FR 50
                                     NEGB
                                                        YES. MAKE IT POSITIVE.
0871 C4FC 86 2D
                                           #1-
                                                        PUT THE MINUS SIGN IN THE BUFFER.
                                     LDAA
0872 C4FE A7 00
                                     STAA
                                           0,X
0873 C500 08
                           FLTASC14 INX
                                                        POINT TO NEXT BUFFER LOCATION.
0874 C501 CD FF 00
                                     STX
                                            0.Y
                                                         SAVE POINTER TO STRING BUFFER.
0875 C504 4F
                                     CLRA
                                                         SET UP FOR DIVIDE.
0876 C505 CE 00 0A
                                            #10
                                                        DIVIDE DECIMAL EXPONENT BY 10.
                                     LDX
0877 0508 02
                                     IDIV
0878 C509 37
                                     PSHR
                                                        SAVE REMAINDER.
0879 C50A 8F
                                     XGDX
                                                         PUT QUOTIENT IN D.
                                           #$30
0880 C50B CB 30
                                     ADDB
                                                         MAKE IT ASCII.
0881 C50D CD EE 00
                                     LDX
                                                         GET POINTER.
                                            0.Y
0882 C510 E7 00
                                     STAB
                                            0,X
                                                         PUT NUMBER IN BUFFER.
0883 C512 08
                                     INX
                                                         POINT TO NEXT LOCATION.
0884 C513 33
                                     PUI B
                                                         GET SECOND DIGIT.
0885 C514 CB 30
                                           #$30
                                                         MAKE IT ASCII.
                                     ADDB
0886 C516 E7 00
                                           0,X
                                                         PUT LIT IN THE BUFFER.
0887 0518 08
                                     INX
                                                         POINT TO NEXT LOCATION.
0888 C519 6F 00
                           FLTASC15 CLR
                                                         TERMINATE STRING WITH A ZERO BYTE.
                                            0.X
0889 C51B 38
                                     PULX
                                                         CLEAR LOCALS FROM STACK.
0890 C51C 38
                                     PUI X
0891 C510 38
                                     PULX
0892 C51E BD C8 43
                                     ISR
                                            PULEPAC2
                                                        RESTORE FPACC2.
0893 0521 32
                                     PULA
0894 C522 97 04
                                     STAA
                                            MANTSGN1
0895 C524 38
                                     PULX
                                                         RESTORE FPACC1.
0896 C525 DF 02
                                     STX
                                            FPACC1MN+1
0897 C527 38
                                     PUI X
0898 C528 DF 00
                                     STX
                                            FPACC1EX
0899 C52A 38
                                                         POINT TO THE START OF THE ASCII STRING.
                                     PUL X
0900 C52B 39
                                     RTS
                                                         RETURN.
0901
0902
0903 C52C
                            DECDIG
                                     EQU
0904 C52C OF 42 40
                                     FCB
                                            $0F,$42,$40 DECIMAL 1,000,000
0905 C52F 01 86 A0
                                            $01,$86,$A0 DECIMAL 100,000
                                     FCB
                                            $00,$27,$10 DECIMAL
0906 C532 00 27 10
                                     FCB
0907 C535 00 03 E8
                                     FCB
                                            $00,$03,$E8 DECIMAL
                                                                  1,000
                                            $00,$00,$64 DECIMAL
0908 C538 00 00 64
                                     FCR
                                                                      100
0909 C53B 00 00 0A
                                     FCB
                                            $00,$00,$0A DECIMAL
                                                                       10
0910 C53E 00 00 01
                                     FCB
                                            $00,$00,$01 DECIMAL
0911
0912
                           P9999999 EQU *
                                                       CONSTANT 999999.9
0913 C541
```

```
0914 C541 94 74 23 FE
                                    FCB $94,$74,$23,$FE
0915
                            N9999999 EQU
0916 C545
                                                       CONSTANT 9999999.
0917 C545 98 18 96 7F
                                    FCB
                                           $98,$18,$96,$7F
0918
0010 0540
                            CONSTPS EQU
                                                       CONSTANT .5
0920 C549 80 00 00 00
                                         $80,$00,$00,$00
                                    FCB
0921
0922
0923 C54D
                            FLTCMP EQU
0924 C54D 7D 00 04
                                    TST
                                           MANTSGN1
                                                        IS FPACC1 NEGATIVE?
0925 C550 2A 12
                                     BPL
                                           FLTCMP2
                                                        NO. CONTINUE WITH COMPARE.
0926 C552 7D 00 09
                                    TST
                                           MANTSGN2
                                                        IS FPACC2 NEGATIVE?
0927 C555 2A 0D
                                           FLTCMP2
                                    BPL
                                                        NO. CONTINUE WITH COMPARE.
0928 C557 DC 05
                                           FPACC2EX
                                                        YES. BOTH ARE NEGATIVE SO COMPARE MUST BE DONE
                                    LDD
0929 C559 1A 93 00
                                     CPD
                                           FPACC1EX
                                                        BACKWARDS. ARE THEY EQUAL SO FAR?
0930 C55C 26 05
                                           FI TOMP1
                                                        NO. RETURN WITH CONDITION CODES SET.
                                    BNE
0931 C55E DC 07
                                           FPACC2MN+1
                                                       YES. COMPARE LOWER 16 BITS OF MANTISSAS.
                                     LDD
0932 C560 1A 93 02
                                     CPD
                                           FPACC1MN+1
                            FLTCMP1 RTS
0933 C563 39
                                                        RETURN WITH CONDITION CODES SET.
0934 C564 96 04
                            FLTCMP2 LDAA
                                           MANTSGN1
                                                        GET FPACC1 MANTISSA SIGN.
0935 C566 91 09
                                     CMPA
                                           MANTSGN2
                                                        BOTH POSITIVE?
0936 C568 26 F9
                                     BNE
                                            FLTCMP1
                                                        NO. RETURN WITH CONDITION CODES SET.
0937 C56A DC 00
                                                        GET FPACC1 EXPONENT & UPPER 8 BITS OF MANTISSA.
                                     100
                                            FPACC1EX
0938 C56C 1A 93 05
                                     CPD
                                            FPACC2EX
                                                        SAME AS FPACCE?
0939 C56F 26 F2
                                     BNE
                                            FLTCMP1
                                                        NO. RETURN WITH CONDITION CODES SET.
                                            FPACC1MN+1 GET FPACC1 LOWER 16 BITS OF MANTISSA.
0940 C571 DC 02
                                     LDD
0941 C573 1A 93 07
                                     CPD
                                            FPACC2MN+1 COMPARE WITH FPACC2 LOWER 16 BITS OF MANTISSA.
0942 C576 39
                                     RTS
                                                        RETURN WITH CONDITION CODES SET.
0943
0944
```

0945

```
0946
                                  TTL INT2FLT
0947
0948
0949
                                              UNSIGNED INTEGER TO FLOATING POINT
กจรก
0951
                                  This subroutine performs "unsigned" integer to floating point
0952
                                  conversion of a 16 bit word. The 16 bit integer must be in the
0953
                                  lower 16 bits of FPACC1 mantissa. The resulting floating point
0054
                                  number is returned in FPACC1.
0955
0956
                          0957
0058
0959 C577
                         UINT2FLT FOU
0960 C577 CE 00 00
                                        #FPACC1EX POINT TO FPACC1.
                                 LDX
0961 C57A BD C1 80
                                  JSR
                                       CHCKU
                                                    IS IT ALREADY 0?
0962 C57D 26 01
                                        UINTFLT1
                                                    NO. GO CONVERT.
                                  RNF
0963 C57F 39
                                  RTS
                                                    YES. JUST RETURN.
0964 C580 86 98
                         UINTFLT1 LDAA
                                       #$98
                                                    GET BIAS + NUMBER OF BITS IN MANTISSA.
0965 0582 97 00
                                 STAA FPACC1EX
                                                    INITIALIZE THE EXPONENT.
0966 C584 BD C1 61
                                  JSR
                                                    GO MAKE IT A NORMALIZED FLOATING POINT VALUE.
                                        FPNORM
0967 C587 OC
                                 CLC
                                                    NO ERRORS.
0968 C588 39
                                  RTS
                                                    RETURN.
0969
0970
0971
0972
0973
097/
                                              SIGNED INTEGER TO FLOATING POINT
0975
0976
                                 This routine works just like the unsigned integer to floating
0977
                                  point routine except the the 16 bit integer in the FPACC1
0978
                                  mantissa is considered to be in two's complement format. This
                                  will return a floating point number in the range -32768 to +32767. *
0980
                          ****
0981
0982
0983
0984 C589
                          SINT2FLT EQU
0985 C589 DC 02
                                 LDD
                                        FPACC1MN+1 GET THE LOWER 16 BITS OF FPACC1 MANTISSA.
0986 C58B 36
                                  PSHA
                                                    SAVE SIGN OF NUMBER.
0987 C58C 2A 07
                                  BPL
                                         SINTFLT1
                                                  IF POSITIVE JUST GO CONVERT.
0988 C58E 43
                                  COMA
                                                    MAKE POSITIVE.
0989 C58F 53
                                  COMB
0990 C590 C3 00 01
                                  ADDD
                                        #1
                                                    TWO'S COMPLEMENT.
0991 C593 DD 02
                                        FPACC1MN+1
                                                   PUT IT BACK IN FPACC1 MANTISSA.
                                  STD
0992 C595 8D E0
                          SINTFLT1 BSR
                                        UINT2FLT
                                                    GO CONVERT.
0993 C597 32
                                                    GET SIGN OF ORIGINAL INTEGER.
                                  PULA
0994 C598 C6 FF
                                  LDAB
                                                    GET "MINUS SIGN".
0995 C59A 4D
                                  TSTA
                                                    WAS THE NUMBER NEGATIVE?
0996 C59B 2A 02
                                  RPI
                                        SINTFLT2
                                                    NO. RETURN.
0997 C59D D7 04
                                  STAB MANTSGN1
                                                    YES. SET FPACC1 SIGN BYTE.
0998 C59F OC
                          SINTFLT2 CLC
                                                    NO ERRORS.
0999 C5A0 39
                                  RTS
                                                    RETURN.
1000
1001
1002
```

```
1003
                                    TTL
                                           FLT21NT
1004
1005
1006
                                               FLOATING POINT TO INTEGER CONVERSION
1007
1008
                                    This subroutine will perform "unsigned" floating point to integer
1000
                                    conversion. The floating point number if positive, will be
1010
                                    converted to an unsigned 16 bit integer ( 0 \le X \le 65535 ). If
1011
                                     the number is negative it will be converted to a twos complement
1012
                                    16 bit integer. This type of conversion will allow 16 bit
1013
                                    addresses to be represented as positive numbers when in floating
1014
                                    point format. Any fractional number part is disguarded
1015
                            1016
1017
1018
                           FLT21NT EQU.
1019 C5A1
1020 C5A1 CE 00 00
                                           #EDACCIEY POINT TO EDACCI
                                    IDY
1021 C5A4 BD C1 80
                                    JSR
                                           CHCK0
                                                        IS IT 0?
1022 C5A7 27 41
                                    BEQ
                                           FLT2INT3
                                                        YES. JUST RETURN.
1023 C5A9 D6 00
                                    LDAB
                                           EPACC1EX
                                                        GET FPACC1 EXPONENT.
1024 C5AB C1 81
                                    CMPB
                                           #$81
                                                        IS THERE AN INTEGER PART?
1025 C5AD 25 34
                                           FLT21NT2
                                                        NO. GO PUT A O IN FPACC1.
                                    BLO
1026 C5AF 7D 00 04
                                    TST
                                           MANTSGN1
                                                        IS THE NUMBER NEGATIVE?
1027 C582 2B 16
                                                        YES. GO CONVERT NEGATIVE NUMBER.
                                           FLT2INT1
                                    BMI
1028 C584 C1 90
                                                        IS THE NUMBER TOO LARGE TO BE MADE AN INTEGER?
                                    CMPR
                                           #$90
1029 C586 22 27
                                    BHI
                                           FLT2INT4
                                                        YES. RETURN WITH AN ERROR.
1030 C5RR C0 OR
                                    SURB
                                           #¢OR
                                                        SUBTRACT THE BIAS PLUS THE NUMBER OF BITS.
1031 C5BA 74 00 01
                           FLT2INT5 LSR
                                           FPACC1MN
                                                        MAKE THE NUMBER AN INTEGER.
1032 C58D 76 00 02
                                           FPACC1MN+1
1033 C5C0 76 00 03
                                    POP
                                           FPACC1MN+2
1034 C5C3 5C
                                    INCB
                                                        DONE SHIFTING?
1035 C5C4 26 F4
                                    BNE
                                           FLT2INT5
                                                        NO. KEEP GOING.
1036 C5C6 7F 00 00
                                    CLR
                                           FPACC1EX
                                                        ZERO THE EXPONENT (ALSO CLEARS THE CARRY).
1037 C5C9 39
                                    RTS
1038 C5CA C1 8F
                           FLT2INT1 CMPB
                                                        IS THE NUMBER TOO SMALL TO BE MADE AN INTEGER?
                                           #$8F
1039 C5CC 22 11
                                    BHI
                                            FLT2INT4
                                                        YES. RETURN ERROR.
1040 C5CE CO 98
                                           #$98
                                                        SUBTRACT BIAS PLUS NUMBER OF BITS.
                                     SURR
1041 C500 8D E8
                                     BSR
                                            FLT2INTS
                                                        GO DO SHIFT.
1042 C5D2 DC 02
                                    LDD
                                            FPACC1MN+1
                                                        GET RESULTING INTEGER.
1043 C504 43
                                     COMA
                                                        MAKE IT NEGATIVE.
1044 C5D5 53
                                    COMB
1045 C5D6 C3 00 01
                                                        TWO'S COMPLEMENT.
                                     ADDD
1046 C5D9 DD 02
                                    STD
                                            FPACC1MN+1
                                                        SAVE RESULT.
1047 C50B 7F 00 04
                                                        CLEAR MANTISSA SIGN. (ALSO CLEARS THE CARRY)
                                    CLR
                                            MANTSGN1
1048 C5DE 39
                                    RTS
1049 C5DF 86 05
                            FLT2INT4 LDAA
                                            #TOLGSMER
                                                        NUMBER TOO LARGE OR TOO SMALL TO CONVERT TO INT.
1050 C5F1 0D
                                     SEC
                                                        FLAG ERROR.
1051 CSE2 39
                                                        DETIIDN
                                     PTS
1052 C5E3 CC 00 00
                            FLT2INT2 LDD
1053 C5E6 DD 00
                                     STD
                                            FPACC1EX
                                                         ZERO FPACC1.
                                            FPACC1MN+1
                                                        (ALSO CLEARS THE CARRY)
1054 C5E8 DD 02
                                     STD
1055 C5EA 39
                            FLT2INT3 RTS
                                                        RETURN.
1056
1057
1058
```

```
1059
                                   TTL FLTSQR
                          1060
1061
1062
                                                   SQUARE ROOT SUBROUTINE
1063
1064
                                   This routine is used to calculate the square root of the floating
1065
                                   point number in FPACC1. If the number in FPACC1 is negative an
1066
                                   error is returned.
1067
1068
                                                   WORSE CASE = 16354 CYCLES = 8177 us a 2MHz
1069
                          *************************
1070
1071
1072
                          FLTSQR EQU
1073 C5EB
1074 C5EB CE 00 00
                                   LDX
                                         #FPACC1EX
                                                     POINT TO FPACC1.
1075 CSEE BD C1 80
                                                     IS IT ZERO?
                                   JSR
                                         CHCKO
1076 C5F1 26 01
                                   BNE
                                         FLTSQR1
                                                     NO. CHECK FOR NEGATIVE.
1077 C5F3 39
                                   RTS
                                                     YES. RETURN.
1078 C5F4 7D 00 04
                          FLTSQR1 TST
                                         MANTSGN1 IS THE NUMBER NEGATIVE?
1079 C5E7 2A 04
                                   RPI
                                         FLTSOR2
                                                     NO GO TAKE ITS SQUARE ROOT.
1080 C5F9 86 06
                                   LDAA
                                         #NSQRTERR
                                                     YES, ERROR.
1081 C5FB OD
                                   SEC
                                                     FLAG ERROR.
1082 CSEC 39
                                                     RETURN
                                   RTS
1083 C5FD BD C8 39
                          FLTSQR2 JSR
                                         PSHFPAC2
                                                     SAVE FPACC2.
1084 C600 86 04
                                   LDAA
                                                     GET ITERATION LOOP COUNT.
1085 0602 36
                                   PSHA
                                                     SAVE IT ON THE STACK.
1086 C603 DE 02
                                         FPACC1MN+1 SAVE INITIAL NUMBER.
                                   LDX
1087 C605 3C
                                   PSHX
1088 C606 DE 00
                                   LDX
                                          FPACC1EX
1089 C608 3C
                                   PSHX
1090 C609 18 30
                                   TSY
                                                     POINT TO IT.
1091 C60B 8D 39
                                   BSR
                                          TFR1TO2
                                                     TRANSFER FPACC1 TO FPACC2.
1092 C600 96 05
                                   LDAA
                                         FPACC2EX
                                                     GET FPACC1 EXPONENT.
1093 C60F 80 80
                                   SURA
                                         #$80
                                                     REMOVE RIAS FROM EXPONENT.
                                                      COMPENSATE FOR OOD EXPONENTS (GIVES CLOSER GUESS)
1094 C611 4C
                                   INCA
1095 C612 2A 03
                                   BPL
                                          FLTSQR3
                                                     IF NUMBER >1 DIVIDE EXPONENT BY 2 & ADD BIAS.
1096 C614 44
                                                     IF <1 JUST DIVIDE IT BY 2.
                                   LSRA
1097 C615 20 03
                                   BRA
                                          FLTSQR4
                                                     GO CALCULATE THE SQUARE ROOT.
1098 C617 44
                          FLTSQR3 LSRA
                                                     DIVIDE EXPONENT BY 2.
1099 C618 88 80
                                                     ADD BIAS BACK IN.
                                   ADDA
                                         #$80
1100 C61A 97 05
                          FLTSQR4 STAA
                                                     SAVE EXPONENT/2.
                                         FPACC2FX
1101 C61C BD C3 OA
                          FLTSQR5 JSR
                                          FLTDIV
                                                     DIVIDE THE ORIGINAL NUMBER BY THE GUESS.
1102 C61F BD C2 3C
                                   JSR
                                          FLTADD
                                                     ADD THE "GUESS" TO THE QUOTIENT.
1103 C622 7A 00 00
                                         FPACC1EX
                                                     DIVIDE THE RESULT BY 2 TO PRODUCE A NEW GUESS.
                                   DEC
1104 C625 8D 1F
                                   BSR
                                         TFR1TO2
                                                     PUT THE NEW GUESS INTO FPACC2.
1105 C627 18 EC 00
                                   LDD
                                         0.Y
                                                     GET THE ORIGINAL NUMBER.
1106 C62A DD 00
                                   STD
                                         FPACC1FX
                                                     PUT IT BACK IN FPACC1.
1107 C62C 18 EC 02
                                                      GET MANTISSA LOWER 16 BITS.
                                   LDD
                                         2.Y
1108 C62F DD 02
                                          FPACC1MN+1
                                   STD
1109 C631 18 6A 04
                                   DEC
                                         4,Y
                                                      BEEN THROUGH THE LOOP 4 TIMES?
1110 C634 26 E6
                                         FLTSQR5
                                                     NO. KEEP GOING.
                                   BNE
                                                     THE FINAL GUESS IS THE ANSWER.
1111 C636 DC 05
                                   LDD
                                         FPACC2EX
1112 C638 DD 00
                                   STD
                                         FPACC1EX
                                                      PUT IT IN FPACC1.
1113 C63A DC 07
                                          FPACC2MN+1
                                   100
1114 C63C DD 02
                                   STD
                                          FPACC1MN+1
1115 C63E 38
                                                      GET RID OF ORIGINAL NUMBER.
                                   PULX
1116 C63F 38
                                   PULX
1117 0640 31
                                   INS
                                                      GET RID OF LOOP COUNT VARIABLE.
1118 C641 BD C8 43
                                   JSR
                                          PULFPAC2
                                                      RESTORE FPACC2.
1119 C644 OC
                                   CLC
                                                      NO ERRORS.
1120 C645 39
                                   RIS
1121
1122
1123 C646
                          TFR1TO2 EQU
```

1124 C646 DC 00		LDD	FPACC1EX	GET FPACC1 EXPONENT & HIGH 8 BIT OF MANT	ISSA.
1125 C648 DD 05		STD	FPACCZEX	PUT IT IN FPACC2.	
1126 C64A DC 02		LDD	FPACC1MN+1	GET FPACC1 LOW 16 BITS OF MANTISSA.	
1127 C64C DD 07		STD	FPACCZMN+1	PUT IT IN FPACC2.	
1128 C64E 96 04		LDAA	MANTSGN1	TRANSFER THE SIGN.	
1129 C650 97 09		STAA	MANTSGN2		
1130 C652 39		RTS		RETURN.	
1131	*				
1132	*				
1133	*				

1134	TTL	FLTSIN		
1135 *****	******	*******	*********	*****
1136 *				*
1137 *		F	LOATING POINT SINE	*
1138 *				. *
1139 *****	******	*****	****************************	*****
1140 *				
1141 *				
1142 C653 FLTS	N EQU	*		
1143 C653 BD C8 39	JSR	PSHFPAC2	SAVE FPACC2 ON THE STACK.	
1144 C656 BD C7 59	JSR	ANGRED	GO REDUCE THE ANGLE TO BETWEEN +/-PI.	
1145 C659 37	PSHB		SAVE THE QUAD COUNT.	
1146 C65A 36	PSHA		SAVE THE SINE/COSINE FLAG.	
1147 C65B BD C8 13	JSR	DEG2RAD	CONVERT DEGREES TO RADIANS.	
1148 C65E 32	PULA		RESTORE THE SINE/COSINE FLAG.	
1149 C65F BD C6 8F FLTS	IN1 JSR	SINCOS	GO GET THE SINE OF THE ANGLE.	
1150 C662 32	PULA		RESTORE THE QUAD COUNT.	
1151 C663 81 02	CMPA	#2	WAS THE ANGLE IN QUADS 1 OR 2?	
1152 C665 23 03	BLS	FLTSIN2	YES. SIGN OF THE ANSWER IS OK.	
1153 C667 73 00 04	COM	MANTSGN1	NO. SINE IN QUADS 3 & 4 IS NEGATIVE.	
1154 C66A OC FLTS	IN2 CLC		SHOW NO ERRORS.	
1155 C66B BD C8 43	JSR	PULFPAC2	RESTORE FPACC2	
1156 C66E 39	RTS		RETURN.	
1157 *				
1158 *				
1159 *				

1160		TTL	FLTCOS	
1161	******	*****	******	***********
1162	• 1			
1163	*		F	LOATING POINT COSINE
1164	*			
1165	*****	*****	******	************
1166	*			
1167	*			
1168 C66F	FLTCOS	EQU	•	
1169 C66F BD C8 39		JSR	PSHFPAC2	SAVE FPACC2 ON THE STACK.
1170 C672 BD C7 59		JSR	ANGRED	GO REDUCE THE ANGLE TO BETWEEN +/-PI.
1171 C675 37		PSHB		SAVE THE QUAD COUNT.
1172 C676 36		PSHA		SAVE THE SINE/COSINE FLAG.
1173 C677 BD C8 13		JSR	DEG2RAD	CONVERT TO RADIANS.
1174 C67A 32		PULA		RESTORE THE SINE/COSINE FLAG.
1175 C67B 88 01		EORA	#\$01	COMPLIMENT 90'S COPMLIMENT FLAG FOR COSINE.
1176 C670 BD C6 8F		JSR	SINCOS	GO GET THE COSINE OF THE ANGLE.
1177 C680 32		PULA		RESTORE THE QUAD COUNT.
1178 C681 81 01		CMPA	#1	WAS THE ORIGINAL ANGLE IN QUAD 1?
1179 C683 27 07		BEQ	FLTCOS1	YES. SIGN IS OK.
1180 C685 81 04		CMPA	#4	WAS IT IN QUAD 4?
1181 C687 27 03		BEQ	FLTCOS1	YES. SIGN IS OK.
1182 C689 73 00 04		COM	MANTSGN1	NO. COSINE IS NEGATIVE IN QUADS 2 & 3.
1183 C68C 7E C6 6A	FLTCOS1	JMP	FLTSIN2	FLAG NO ERRORS, RESTORE FPACC2, & RETURN.
1184	*			
1185	•			
1186	*			

```
1187
                                TTL SINCOS
                         *********************
1188
1189
1190
                                         FLOATING POINT SINE AND COSINE SUBROUTINE
1191
1192
                         *****
1103
1194
1195 C68F
                        SINCOS EQU
1196 C68F 36
                                PSHA
                                                  SAVE SINE/COSINE FLAG ON STACK.
1197 C690 DE 02
                                LDX FPACC1MN+1 SAVE THE VALUE OF THE ANGLE.
1198 C692 3C
                                PSHX
1199 C693 DE 00
                                LDX
                                       FPACC1EX
1200 0695 30
                                PSHX
1201 C696 96 04
                                      MANTSGN1
                                LDAA
1202 C698 36
                                PSHA
1203 C699 CF C7 C3
                                LDX
                                       #SINFACT
                                               POINT TO THE FACTORIAL TABLE.
1204 C69C 3C
                                DCHY
                                                 SAVE POINTED TO THE SINE FACTORIAL TARLE
1205 C69D 3C
                                PSHX
                                                 JUST ALLOCATE ANOTHER LOCAL (VALUE NOT IMPORTANT)
1206 C69E 86 04
                                LDAA
                                                GET INITIAL LOOP COUNT.
1207 C640 36
                                PSHA
                                                 SAVE AS LOCAL ON STACK
1208 C6A1 18 30
                                TSY
                                                  POINT TO LOCALS.
1209 C6A3 BD C6 46
                                      TFR1TO2
                                                  TRANSFER FPACC1 TO FPACC2.
                                JSR
                                      FLTMUL
1210 C6A6 BD C1 93
                                JSR
                                                  GET X^2 IN FPACC1.
                              TST
1211 C6A9 18 6D OA
                                       10.Y
                                                 ARE WE DOING THE SINE?
                              BEQ SINCOS7
1212 C6AC 27 OB
                                                 YES. GO DO IT.
1213 C6AE CE C7 D3
                               LDX #COSFACT NO. GET POINTER TO COSINE FACTORIAL TABLE.
                                               SAVE IT.
1214 C681 CD EF 01
                               STX 1,Y
                                      TFR1TO2 COPY X^2 INTO FPACC2.
SINCOS4 CFUEDATE
                                JSR
1215 C684 BD C6 46
                                      TFR1TO2
1216 C6B7 20 06
                                BRA
                                                 GENERATE EVEN POWERS OF "X" FOR COSINE.
1217 C6B9 BD C7 AA
                     SINCOS7 JSR
SINCOS1 JSR
                                      EXG1AND2 PUT X^2 IN FPACC2 & X IN FPACC1.
1218 C6BC BD C1 93
                                                CREATE X^3,5,7,9 OR X^2,4,6,8.
                                      FLTMUL
                       SINCOS4 LDX FPACCIMN+1 SAVE EACH ONE ON THE STACK.
1219 C6BF DE 02
1220 C6C1 3C
                                PSHX
1221 C6C2 DE 00
                                LDX
                                       FPACC1FX
1222 C6C4 3C
                                PSHX
1223 C6C5 96 04
                                       MANTSGN1
                                 LDAA
1224 C6C7 36
                                PSHA
                                                  SAVE THE MANTISSA SIGN.
                                                 HAVE WE GENERATED ALL THE POWERS YET?
1225 C6C8 18 6A 00
                                DEC
                                       0.Y
                                      SINCOS1 NO. GO DO SOME MORE.
1226 C6CB 26 EF
                                BNE
1227 C6CD 86 04
                                LDAA #$4
                                                SET UP LOOP COUNT.
1228 C6CF 18 A7 00
                                STAA 0,Y
1229 0602 30
                                                 POINT TO POWERS ON THE STACK.
                                TSX
1230 C6D3 CD EF 03
                  SINCOS2 STX
                                       3,Y
                                                  SAVE THE POINTER.
                                       1,Y
                                 LDX
                                                  GET THE POINTER TO THE FACTORIAL CONSTANTS.
1231 C6D6 CD EE 01
                                       GETFPAC2 PUT THE NUMBER IN FPACC2.
1232 C6D9 BD C8 66
                                 JSR
1233 C60C 08
                                 INX
                                                  POINT TO THE NEXT CONSTANT.
1234 C6DD 08
                                 INX
1235 C6DE 08
                                 INX
1236 C6DF 08
                                INX
1237 C6E0 CD EF 01
                                                  SAVE THE POINTER.
                                 STX
                                       1,Y
                                                  GET POINTER TO POWERS.
1238 C6E3 CD EE 03
                                 LDX
                                       3.Y
1239 C6E6 A6 00
                                LDAA 0,X
                                                 GET NUMBER SIGN.
                                STAA MANTSGN1 PUT IN FPACC1 MANTISSA SIGN.
1240 C6E8 97 04
                                                 GET LOWER 16-BITS OF THE MANTISSA.
1241 C6EA EC 01
                                LDD
                                       1.X
                                       FPACCIEX PUT IN FPACCI MANTISSA.
1242 C6EC DD 00
                                STD
                                                 GET HIGH 8 BITS OF THE MANTISSA & EXPONENT.
1243 C6EE EC 03
                                LDD 3,X
                                STD
                                       FPACC1MN+1 PUT IT IN FPACC1 EXPONENT & MANTISSA.
1244 C6F0 DD 02
                                       FLTMUL MULTIPLY THE TWO.
1245 C6F2 BD C1 93
                                JSR
1246 C6F5 CD EE 03
                                LDX
                                       3,Y
                                                  GET POINTER TO POWERS BACK.
                                       FPACC1MN+1 SAVE RESULT WHERE THE POWER OF X WAS.
1247 C6F8 DC 02
                                LDD
1248 C6FA ED 03
                                STD
                                       3.x
                                       FPACC1EX
1249 C6FC DC 00
                                LDD
1250 C6FE ED 01
                                STD
                                       1,x
                                 LDAA MANTSGN1 SAVE SIGN.
1251 C700 96 04
```

```
1252 C702 A7:00
                                     STAA 0.X
1253 C704 08
                                                         POINT TO THE NEXT POWER.
                                     INX
1254 C705 08
                                     INX
1255 C706 08
                                     INX
1256 C707 08
                                     INX
1257 C708 08
                                     INX
                                                         DONE?
1258 C709 18 6A 00
                                     DEC
1259 C70C 26 C5
                                                         NO. GO DO ANOTHER MULTIPLICATION.
                                     RNF
                                            SINCOS2
1260 C70E 86 03
                                     LDAA
                                           #$3
                                                         GET LOOP COUNT.
1261 C710 18 A7 00
                                     STAA
                                            0.Y
1262 C713 CD FF 03
                            SINCOS3 LDX
                                            3,Y
                                                         POINT TO RESULTS ON THE STACK.
1263 C716 09
                                     DEX
                                                         POINT TO PREVIOUS RESULT.
1264 C717 09
                                     DEX
1265 C718 09
                                     DEX
1266 C719 09
                                     DEX
1267 0714 09
                                     DEX
1268 C718 CD EF 03
                                     STX
                                            3,Y
                                                         SAVE THE NEW POINTER.
1269 C71E A6 00
                                     LDAA
                                           0,X
                                                         GET NUMBERS SIGN.
1270 C720 97 09
                                     STAA
                                            MANTSGN2
                                                         PUT IT IN FPACC2.
1271 C722 EC 01
                                     LDD
                                            1,X
                                                         GET LOW 16 BITS OF THE MANTISSA.
1272 C724 DD 05
                                     STD
                                            FPACC2EX
                                                         PUT IN FPACC2.
1273 C726 EC 03
                                                         GET HIGH 8 BIT & EXPONENT.
                                     1 DD
                                            3 X
1274 C728 DD 07
                                     STD
                                            FPACC2MN+1
                                                         PUT IN FPACC2.
1275 C72A BD C2 3C
                                     JSR
                                            FLTADD
                                                         GO ADD THE TWO NUMBERS.
1276 C720 18 64 00
                                     DEC
                                            0.Y
                                                         DONE 2
1277 C730 26 E1
                                     BNE
                                            SINCOS3
                                                         NO. GO ADD THE NEXT TERM IN.
1278 C732 18 60 0A
                                     TST
                                            10,Y.
                                                         ARE WE DOING THE SINE?
1279 C735 27 NR
                                                         YES. GO PUT THE ORIGINAL ANGLE INTO FPACC2.
                                     REO
                                            SINCOSS
1280 C737 CE C7 E3
                                            #ONE
                                                         NO. FOR COSINE PUT THE CONSTANT 1 INTO FPACC2.
                                     LDX
1281 C73A BD C8 66
                                     JSR
                                            GETFPAC2
1282 C73D 20 OF
                                     RRA
                                                         GO ADD IT TO THE SUM OF THE TERMS.
                                            SINCOS6
1283 C73F 18 A6 05
                                                         GET THE VALUE OF THE ORIGINAL ANGLE.
                            SINCOSS LDAA
                                            5 Y
1284 C742 97 09
                                                         PUT IT IN FPACC2.
                                     STAA
                                            MANTSGN2
1285 C744 18 EC 06
                                     LDD
                                            6.Y
1286 C747 DD 05
                                     STD
                                            FPACC2EX
1287 C749 18 EC 08
                                     LDD
                                            8.Y
1288 C74C DD 07
                                     STD
                                            FPACC2MN+1
1289 C74F BD C2 3C
                            SINCOS6 JSR
                                            FI TADD
                                                         GO ADD IT TO THE SUM OF THE TERMS.
1290 C751 30
                                     TSX
                                                         NOW CLEAN UP THE STACK.
1291 C752 8F
                                     XGDX
                                                         PUT STACK IN D.
                                                         CLEAR ALL THE TERMS & TEMPS OFF THE STACK.
1292 C753 C3 00 1F
                                     ADDD
                                            #31
1293 C756 8F
                                     XGDX
1294 C757 35
                                     TXS
                                                         UPDATE THE STACK POINTER.
1295 C758 39
                                     RIS
                                                         RETURN.
1296
1298 C759
                             ANGRED
                                     EQU
1299 C759 4F
                                                         INITIALIZE THE 45'S COMPLIMENT FLAG.
                                     CLRA
1300 C75A 36
                                                         PUT IT ON THE STACK.
                                      PSHA
                                                         INITIALIZE THE QUAD COUNT TO 1.
1301 C75B 4C
                                      INCA
1302 C75C 36
                                     PSHA
                                                         PUT IT ON THE STACK.
1303 C750 18 30
                                     TSY
                                                         POINT TO IT.
1304 C75F CE C7 EB
                                     LDX
                                            #THREE60
                                                          POINT TO THE CONSTANT 360.
1305 C762 BD C8 66
                                      JSR
                                            GETFPAC2
                                                         GET IT INTO FPACC.
1306 C765 7D 00 04
                                            MANTSGN1
                                                         IS THE INPUT ANGLE NEGATIVE:
                                     TST
1307 C768 2A 03
                                            ANGRED 1
                                                         NO. SKIP THE ADD.
                                     RPI
                                                         YES. MAKE THE ANGLE POSITIVE BY ADDING 360 DEG.
1308 C76A BD C2 3C
                                      JSR
                                            FLTADD
1309 C76D 7A 00 05
                             ANGRED1 DEC
                                            FPACC2EX
                                                         MAKE THE CONSTANT IN FPACC2 90 DEGREES.
1310 C770 74 00 05
                                     DEC
                                            FPACC2FX
1311 C773 BD C5 4D
                             ANGRED2 JSR
                                            FLTCMP
                                                          IS THE ANGLE LESS THAN 90 DEGREES ALREADY?
1312 C776 23 08
                                      BLS
                                            ANGRED3
                                                         YES. RETURN WITH QUAD COUNT.
                                            FLTSUB
                                                          NO. REDUCE ANGLE BY 90 DEGREES.
1313 C778 BD C2 FE
                                     JSR
1314 C77B 18 6C 00
                                                          INCREMENT THE QUAD COUNT.
                                      INC
                                            O.Y
1315 C77E 20 F3
                                      BRA
                                            ANGRED2
                                                          GO SEE IF IT'S LESS THAN 90 NOW.
1316 C780 18 A6 00
                             ANGRED3 LDAA O.Y
                                                         GET THE QUAD COUNT.
1317 C783 81 01
                                      CMPA #1
                                                         WAS THE ORIGINAL ANGLE IN QUAD 1?
```

```
1318 C785 27 OB
                                             ANCRED4
                                                          YES. COMPUTE TRIG FUNCTION AS IS.
                                      BEO
1319 C787 81 03
                                      CMPA
                                             #3
                                                          NO. WAS THE ORIGINAL ANGLE IN QUAD 3?
1320 C789 27 07
                                      BEQ
                                             ANGRED4
                                                          YES, COMPUTE THE TRIG FUNCTION AS IF IN QUAD 1.
1321 C788 86 FF
                                      LDAA
                                             #SFF
                                                          NO. MUST COMPUTE THE TRIG FUNCTION OF THE 90'S
1322 C780 97 04
                                             MANTSGN1
                                                          COMPLIMENT ANGLE
                                      STAA
1323 C78F BD C2 3C
                                      JSR
                                             FLTADD
                                                          ADD 90 DEGREES TO THE NEGATED ANGLE.
1324 C792 7A 00 05
                             ANGRED4 DEC
                                             FPACC2EX
                                                          MAKE THE ANGLE IN FPACC2 45 DEGREES.
1325 C795 BD C5 4D
                                      JSR
                                             FLTCMP
                                                          IS THE ANGLE < 45 DEGREES?
1326 C798 23 OD
                                             ANGREDS
                                                           YES. IT'S OK AS IT IS.
                                      RIS
1327 C79A 7C 00 05
                                      INC
                                             FPACC2EX
                                                          NO. MUST GET THE 90'S COMPLIMENT.
1328 C790 86 FF
                                      LDAA
                                             #SFF
                                                          MAKE FPACC1 NEGATIVE.
1329 C79F 97 04
                                             MANTSGN1
                                      STAA
1330 C7A1 BD C2 3C
                                                          GET THE 90'S COMPLIMENT.
                                      JSR
                                             FI TADD
1331 C7A4 18 6C 01
                                      INC
                                                           SET THE FLAG.
                                             1,Y
1332 C7A7 33
                             ANGRED5 PULB
                                                           GET THE QUAD COUNT.
1333 C7A8 32
                                                          GET THE COMPLIMENT FLAG.
                                      PULA
1334 C7A9 39
                                      RTS
                                                           RETURN WITH THE QUAD COUNT & COMPLIMENT FLAG.
1335
1336
1337 C7AA
                             EXG1AND2 EQU
1338 C7AA DC 00
                                             FPACC1EX
                                      LDD
1339 C7AC DE 05
                                      LDX
                                             FPACC2EX
1340 C7AE DD 05
                                      STD
                                             FPACC2FX
1341 C7BO DF 00
                                      STX
                                             FPACC1EX
1342 C7B2 DC 02
                                      LDD
                                             FPACC1MN+1
1343 C784 DE 07
                                      LDX
                                             FPACC2MN+1
1344 C7B6 DD 07
                                             FPACC2MN+1
                                      STD
1345 C788 DF 02
                                             FPACC1MN+1
                                      STX
1346 C7BA 96 04
                                      LDAA
                                             MANTSGN1
1347 C7BC D6 09
                                      LDAB
                                             MANTSGN2
1348 C7BE 97 09
                                      STAA
                                             MANTSGN2
1349 C7C0 D7 04
                                      STAB
                                             MANTSGN1
1350 C7C2 39
                                      RTS
                                                          RETURN.
1351
1352
1353 C7C3
                             SINFACT FOU
1354 C7C3 6E 38 EF 1D
                                      FCB
                                             $6E,$38,$EF,$1D
                                                                     +(1/9!)
1355 C7C7 74 DO OD 01
                                      FCB
                                             $74,$00,$00,$01
                                                                      -(1/7!)
1356 C7CB 7A 08 88 89
                                      FCB
                                             $7A,$08,$88,$89
                                                                      +(1/5!)
1357 C7CF 7E AA AA AB
                                      FCB
                                             $7E,$AA,$AA,$AB
                                                                      -(1/3!)
1358
1359
1360 C703
                             COSFACT EQU
1361 C703 71 50 0D 01
                                      FCB
                                             $71,$50,$0D,$01
                                                                     +(1/8!)
1362 C7D7 77 B6 0B 61
                                      FCB
                                             $77,$86,$0B,$61
                                                                      -(1/6!)
1363 C7DR 7C 2A AA AR
                                      FCB
                                             $7C,$2A,$AA,$AB
                                                                      +(1/4!)
1364 C7DF 80 80 00 00
                                             $80,$80,$00,$00
                                      FCR
                                                                      -(1/2!)
1365
1366
1367 C7E3 81 00 00 00
                                             $81,$00,$00,$00
                             ONE
                                      FCB
                                                                      1.0
1368 C7E7 82 49 OF DB
                                             $82,$49,$0F,$DB
                                                                      3.1415927
                             ΡI
                                      FCB
1369 C7EB 89 34 00 00
                             THREE60 FCB
                                             $89,$34,$00,$00
                                                                      360.0
1370
1371
1372
```

1373		TTL	FLTTAN	
1374	******	*****	*******	*********
1375	*			*
1376	*		FLO	DATING POINT TANGENT *
1377	*			*
1378	******	*****	******	*************
1379				
1380	•			
1381 C7EF	FLTTAN	EQU	*	
1382 C7EF BD C8 39		JSR	PSHFPAC2	SAVE FPACC2 ON THE STACK.
1383 C7F2 BD C6 46		JSR	TFR1T02	PUT A COPY OF THE ANGLE IN FPACC2.
1384 C7F5 BD C6 6F		JSR	FLTCOS	GET COSINE OF THE ANGLE.
1385 C7F8 BD C7 AA		JSR	EXG1AND2	PUT RESULT IN FPACC2 & PUT ANGLE IN FPACC1.
1386 C7FB BD C6 53		JSR	FLTSIN	GET SIN OF THE ANGLE.
1387 C7FE BD C3 OA		JSR	FLTDIV	GET TANGENT OF ANGLE BY DOING SIN/COS.
1388 C801 24 08		BCC	FLTTAN1	IF CARRY CLEAR, ANSWER OK.
1389 C803 CE C8 OF		LDX	#MAXNUM	TANGENT OF 90 WAS ATTEMPTED. PUT LARGEST
1390 C806 BD C8 50		JSR	GETFPAC1	NUMBER IN FPACC1.
1391 C809 86 07		LDAA	#TAN90ERR	GET ERROR CODE IN A.
1392 C808 BD C8 43	FLTTAN1	JSR	PULFPAC2	RESTORE FPACC2.
1393 C80E 39		RTS		RETURN.
1394	*			
1395	*			
1396 C80F	MAXNUM	EQU	*	
1397 C80F FE 7F FF FF		FCB	\$FE,\$7F,\$FF	,\$FF LARGEST POSITIVE NUMBER WE CAN HAVE.
1398	*			•
1399	*			
1400	*			

```
1401
                                 TTL TRIGUTIL
1402
                          *********************************
1403
1404
                                                     TRIG UTILITIES
1405
1406
                                 The routines "DEG2RAD" and "RAD2DEG" are used to convert angles
1407
                                 from degrees-to-radians and radians-to-degrees respectively. The
1408
                                 routine "GETPI" will place the value of PI into FPACC1. This
1409
                                  routine should be used if the value of PI is needed in calculations *
1410
                                 since it is accurate to the full 24-bits of the mantissa.
1411
                          ********************
1412
1413
1414
1415 C813
                          DEG2RAD EQU
1416 C813 BD C8 39
                                  JSR
                                       PSHFPAC2 SAVE FPACC2.
1417 C816 CE C8 31
                                 LDX
                                       #PIOV180 POINT TO CONVERSION CONSTANT PI/180.
1418 C819 BD C8 66
                          DEG2RAD1 JSR
                                        GETFPAC2
                                                   PUT IT INTO FPACC2.
1419 C81C BD C1 93
                                 JSR
                                        FLTMUL
                                                   CONVERT DEGREES TO RADIANS.
1420 C81F BD C8 43
                                  JSP.
                                        PULFPAC2
                                                   RESTORE FRACC2
1421 C822 39
                                  RTS
                                                   RETURN. (NOTE! DON'T REPLACE THE "JSR/RTS" WITH
1422
                                                    A "JMP" IT WILL NOT WORK.)
1423
1424
1425 C823
                          RADZDEG EQU
1426 C823 BD C8 39
                                  JSR
                                        PSHFPAC2
                                                    SAVE FPACC2.
1427 C826 CE C8 35
                                        #C1800VP1
                                                   POINT TO CONVERSION CONSTANT 180/PI.
                                  LDX
1428 C829 20 EE
                                        DEG2RAD1
                                                   GO DO CONVERSION & RETURN.
                                  BRA
1429
1430
1431 C82B
                          GETPI
                                  EQU
1432 C82B CE C7 E7
                                  LDX
                                        #PI
                                                    POINT TO CONSTANT "PI".
1433 C82E 7E C8 50
                                        GETFPAC1 PUT IT IN FPACC1 AND RETURN.
                                  JMP
1434
1435
1436 C831
                          PIOV180 EQU
1437 C831 7B OE FA 35
                                  FCB
                                        $78,$0E,$FA,$35
1438
1439 C835
                          C1800VPI EQU
1440 C835 86 65 2E E1
                              FCB
                                        $86,$65,$2E,$E1
1441
1442
1443
```

1444		TTL	PSHPULFPAC	2	
1445	*****	****	*******	*************	****
1446	*				,,,,, *
1447	*	The f	ollowing two	subroutines, PSHFPAC2 & PULPFAC2, push FPACC2	.*
1448		onto	and pull FPAC	CC2 off of the hardware stack respectively.	. *
1449	•	The n	umber is sto	red in the "memory format".	, , *
1450	•				. *
1451	*****	*****	********	**********	****
1452	•				
1453	•				
1454 C839	PSHFPAC	2 EQU	* ,		
1455 C839 38		PULX		GET THE RETURN ADDRESS OFF OF THE STACK.	
1456 C83A 3C		PSHX		ALLOCATE FOUR BYTES OF STACK SPACE.	
1457 C83B 3C		PSHX			
1458 C83C 8F		XGDX		PUT THE RETURN ADDRESS IN D.	
1459 C830 30		TSX		POINT TO THE STORAGE AREA.	
1460 C83E 37		PSHB		PUT THE RETURN ADDRESS BACK ON THE STACK.	
1461 C83F 36		PSHA			
1462 C840 7E C8 8C		JMP	PUTFPAC2	GO PUT FPACC2 ON THE STACK & RETURN.	
1463	•				
1464	*				
1465 C843	PULFPAC	2 EQU	*		
1466 C843 30		TSX		POINT TO THE RETURN ADDRESS.	
1467 C844 08		INX		POINT TO THE SAVED NUMBER.	
1468 C845 08		INX			
1469 C846 BD C8 66		JSR	GETFPAC2	RESTORE FPACC2.	
1470 C849 38		PULX		GET THE RETURN ADDRESS OFF THE STACK.	
1471 C84A 31		INS		REMOVE THE NUMBER FROM THE STACK.	
1472 C848 31		INS			
1473 C84C 31		INS			
1474 C84D 31		INS			
1475 C84E 6E 00		JMP	0.X	RETURN.	
1476			- • • •		
1477					
1478	•				

```
1479
                                      TTL
                                             GETEPAC
1480
1481
1482
                                                         GETEPACX SUBROUTINE
1483
1484
                                     The GETFPAC1 and GETFPAC2 subroutines get a floating point number
1485
                                     stored in memory and put it into either FPACC1 or FPACC2 in a format *
1486
                                     that is expected by all the floating point math routines. These
1487
                                     routines may easily be replaced to convert any binary floating point
1488
                                     format (i.e. IEEE format) to the format required by the math
1480
                                     routines. The "memory" format converted by these routines is shown
1490
                                     below:
1491
1492
                                            24 23 22
1403
                                      exponent s
                                                           mantissa
1494
1495
                                     The exponent is biased by 128 to facilitate floating point
1496
                                     comparisons. The sign bit is 0 for positive numbers and 1
1497
                                     for negative numbers. The mantissa is stored in hidden bit
1498
                                     normalized format so that 24 bits of precision can be obtained.
1400
                                     Since a normalized floating point number always has its most
1500
                                     significant bit set, we can use the 24th bit to hold the mantissa
1501
                                     sign. This allows us to get 24 bits of precision in the mantissa
1502
                                     and store the entire number in just 4 bytes. The format required by *
1503
                                     the math routines uses a seperate byte for the sign, therfore each
1504
                                     floating point accumulator requires five bytes.
1505
1506
1507
1508
1509 C850
                             GETFPAC1 EQU
1510 C850 FC 00
                                                          GET THE EXPONENT & HIGH BYTE OF THE MANTISSA.
                                      1 DD
                                             0.X
1511 C852 27 OB
                                      BEQ
                                             GETFP12
                                                          IF NUMBER IS ZERO. SKIP SETTING THE MS BIT.
1512 C854 7F 00 04
                                      CLR
                                             MANTSGN1
                                                          SET UP FOR POSITIVE NUMBER.
1513 C857 50
                                      TSTR
                                                          IS NUMBER NEGATIVE?
1514 C858 2A 03
                                      RPI
                                             GETFP11
                                                          NO. LEAVE SIGN ALONE.
1515 C85A 73 00 04
                                      COM
                                             MANTSGN1
                                                          YES. SET SIGN TO NEGATIVE.
1516 C85D CA 80
                             GETFP11 ORAB
                                             #$80
                                                          RESTORE MOST SIGNIFICANT BIT IN MANTISSA.
1517 C85F DD 00
                             GETFP12 STD
                                             FPACC1EX
                                                          PUT IN FPACC1.
1518 C861 EC 02
                                      100
                                             2 X
                                                          GET LOW 16-BITS OF THE MANTISSA.
1519 C863 DD 02
                                                          PUT IN FPACC1.
                                      STD
                                             FPACC1MN+1
1520 C865 39
                                      RTS
                                                          RETURN
1521
1522
1523 C866
                             GETFPAC2 EQU
1524 C866 EC 00
                                      LDD
                                             0.X
                                                          GET THE EXPONENT & HIGH BYTE OF THE MANTISSA.
1525 C868 27 OB
                                      RFO
                                             GETEP22
                                                          IF NUMBER IS O. SKIP SETTING THE MS BIT.
1526 C86A 7F 00 09
                                                          SET UP FOR POSITIVE NUMBER.
                                      CLR
                                             MANTSGN2
1527 C86D 5D
                                      TSTB
                                                          IS NUMBER NEGATIVE?
1528 CRAF 24 03
                                      RPI
                                             GETEP21
                                                          NO LEAVE SIGN ALONE.
1529 C870 73 00 09
                                      COM
                                             MANTSGN2
                                                          YES. SET SIGN TO NEGATIVE.
1530 C873 CA 80
                             GETFP21 ORAB
                                             #$80
                                                          RESTORE MOST SIGNIFICANT BIT IN MANTISSA.
1531 C875 DD 05
                             GETFP22 STD
                                             FPACC2EX
                                                          PUT IN FPACC1.
                                                          GET LOW 16-BITS OF THE MANTISSA.
1532 C877 FC 02
                                      LDD
                                             2.X
1533 C879 DD 07
                                      STD
                                             FPACC2MN+1
                                                          PUT IN FPACC1.
1534 C878 39
                                      RTS
                                                          RETURN.
1535
1536
1537
```

```
1538
                                     TTL PUTFPAC
1539
1540
1541
                                                     PUTFPACX SUBROUTINE
1542
1543
                                    These two subroutines perform to opposite function of GETFPAC1 and
1544
                                    GETFPAC2. Again, these routines are used to convert from the
1545
                                    internal format used by the floating point package to a "memory"
1546
                                    format. See the GETFPAC1 and GETFPAC2, documentation for a
1547
                                    description of the "memory" format.
1548
1549
1550
1551
1552 C87C
                            PUTFPAC1 EQU
1553 C87C DC 00
                                                         GET FPACC1 EXPONENT & UPPER 8 BITS OF MANT.
                                     ממו
                                            FPACC1FY
1554 C87E 7D 00 04
                                     TST
                                            MANTSGN1
                                                        IS THE NUMBER NEGATIVE?
1555 C881 2B 02
                                     BMI
                                            PUTFP11
                                                         YES. LEAVE THE M.S. BIT SET.
1556 C883 C4 7F
                                           #$7F
                                                         NO. CLEAR THE M.S. BIT.
                                     ANDB
1557 C885 ED 00
                            PUTFP11 STD
                                            0.X
                                                         SAVE IT IN MEMORY
1558 C887 D€ 02
                                     LDD
                                            FPACC1MN+1 GET L.S. 16 BITS OF THE MANTISSA.
1559 C889 ED 02
                                     STD
                                            2,X
1560 C88B 39
                                     RTS
1561
1562
1563 C88C
                            PUTFPAC2 EQU
1564 C88C DC 05
                                            FPACC2EX
                                                         GET FPACC1 EXPONENT & UPPER 8 BITS OF MANT.
1565 C88E 7D 00 09
                                     TST
                                            MANTSGN2
                                                        IS THE NUMBER NEGATIVE?
1566 C891 2B 02
                                     BMI
                                            PUTFP21
                                                         YES. LEAVE THE M.S. BIT SET.
1567 C893 C4 7F
                                     ANDB
                                            #$7F
                                                         NO. CLEAR THE M.S. BIT.
1568 C895 ED 00
                            PUTFP21 STD
                                            0,X
                                                         SAVE IT IN MEMORY
                                            FPACC2MN+1 GET L.S. 16 BITS OF THE MANTISSA.
1569 C897 DC 07
                                     LDD
1570 C899 ED 02
                                     STD
1571 C89B 39
                                     RTS
1572
1573
1574
```

```
COD2 *0229 0145 0221
ADDNXTD
ANGRED
         c759 *1298 1144 1170
ANGRED1 C76D *1309 1307
ANGRED2 C773 *1311 1315
ANGRED3 C780 *1316 1312
ANGRED4 C792 *1324 1318 1320
ANGRED5 C7A7 *1332 1326
ASCFLT
         C000 *0095
ASCFLT1
        C014 *0105
ASCFLT10 COBC *0212 0144
ASCFLT12 C0B6 *0206 0204
ASCFLT13 C070 *0172 0167
ASCFLT14 COAD *0202 0191
ASCFLT15 C082 *0181 0177
ASCFLT3 C02A *0122 0112
ASCFLT4 C043 *0142 0107 0117 0147
ASCFLT5 C039 *0132 0123 0127 0180 0185 0201
ASCFLT6 C050 *0151 0155
ASCFLT7
        C069 *0166 G157 O163 O213 O220
ASCFLT8
        CO5F *0161 0165 0223
ASCFLT9
        CO8D *0186 0175
C1800VPI C835 *1439 1427
CHCK0
        C180 *0331 0277 0315 0361 0364 0466 0472 0610 0616 0736
                  0961 1021 1075
CHCK01
        C188 *0337 0335
CONST10
        C18F *0342 0291 0772
CONSTP1
        C18B *0341 0287 0777
CONSTP5 C549 *0919 0779
COSFACT C7D3 *1360 1213
DECDIG
        C52C *0903 0818
DEG2RAD C813 *1415 1147 1173
DEG2RAD1 C819 *1418 1428
DIVOERR
        0004 *0041 0612
EXG1AND2 C7AA *1337 1217 1385
EXPSIGN 0000 *0089 0181 0203
        C117 *0274 0168 0208
FINISH
FINISH1 C140 *0291 0286
FINISH2 C146 *0293 0290 0295
FINISH3 C14E *0296 0278 0285
FLT2INT
        C5A1 *1019
FLT2INT1 C5CA *1038 1027
FLT21NT2 C5E3 *1052 1025
FLT21NT3 C5EA *1055 1022
FLT2INT4 C5DF *1049 1029 1039
FLT2INT5 C5BA *1031 1035 1041
FLTADD
        C23C *0463 0582 0781 1102 1275 1289 1308 1323 1330
FLTADD1
        C24C *0471 0467
FLTADD11 C2DC *0546 0504
FLTADD12 C2D9 *0544 0540 0552 0557
FLTADD2 C262 *0481 0473
FLTADD3 C278 *0494 0485
FLTADD4 C254 *0474 0488
FLTADD5
        C282 *0497 0493 0501
FLTADD6
        C247 *0468 0480 0495 0544
FLTADD7
        C28B *0502 0483
FLTADD8 C2AA *0519 0506
FLTADD9 C2CE *0539 0525
FLTASC
        C3DB *0733
        C3EB *0742 0737
FLTASC1
FLTASC10 C49B *0821 0854
FLTASC11 C49E *0822 0830
```

```
FLTASC12 C4B1 *0831 0828
FLTASC13
          C4E2 *0856 0859
FLTASC14 C500 *0873 0869
FLTASC15 C519 *0888 0862
         C4D3 *0848 0844
FLTASC16
FLTASC17 C45C *0791 0786
FLTASC18 C490 *0817 0813
FLTASC2
          C40E *0760 0757
FLTASC3
          C438 *0776 0766
FLTASC4
         C440 *0779 0770
FLTASC5 C414 *0763 0775
FLTASC6 C430 *0773 0778
FLTASC7
          C452 *0787 0791
FLTASC8
         C474 *0804 0797 0799
FLTASC9
          C493 *0818 0807
FLTCMP
          C54D *0923 0765 0769 1311 1325
FLTCMP1
          C563 *0933 0930 0936 0939
FLTCMP2 C564 ±0934 0925 0927
FLTCOS
          C66F *1168 1384
FLTCOS1
          C68C *1183 1179 1181
FLIDIV
          C30A *0608 1101 1387
FLTDIV1
          C316 *0615 0611
FLTDIV10
          C399 *0684 0679
FLTDIV11
         C3C1 *0703 0700
FLTDIV12 C3D7 *0712 0708
FLTD1V13 C3C4 *0704 0702
FLTDIV14 C35E *0655 0639
FLTD1V2 C320 *0620 0617
FLTD1V3
          C33E *0636 0633
FLTDIV4
          C350 *0648 0636
          C375 *0666 0662
FLTDIV5
         C348 *0642 0665 0713
FLTDIV6
          C377 *0667 0663
FLTDIV7
FLTDIV8
          C345 *0640 0666
          C37B *0669 0691
FLTD I V9
FLTFMTER 0001 *0038 0136
FLTMUL
          C193 *0358 0293 0774 1210 1218 1245 1419
FLTSIN
          C653 *1142 1386
FLTSIN1
        C65F *1149
FLTSIN2 C66A *1154 1152 1183
FLTSQR
          C5EB *1073
FLTSQR1
         C5F4 *1078 1076
FLTSQR2
          C5FD *1083 1079
FLTSQR3
          C617 *1098 1095
FLTSQR4
          C61A *1100 1097
FLTSQR5
         C61C *1101 1110
FLTSUB
          C2FE *0580 1313
FLTSUB1
         C303 *0583 0581
FLTTAN
          C7EF *1381
FLTTAN1
          C80B *1392 1388
FPACC1EX 0000 *0030 0100 0101 0151 0206 0207 0224 0276 0279 0282
                     0314 0320 0360 0368 0374 0386 0388 0425 0438 0471 0475
                     0481 0490 0491 0556 0615 0658 0668 0735 0742 0782 0898
                     0929 0937 0960 0965 1020 1023 1036 1053 1074 1088 1103
                     1106 1112 1124 1199 1221 1242 1249 1338 1341 1517 1553
FPACC1MN 0001 *0031 0229 0231 0234 0237 0241 0244 0248 0249 0254
                     0255 0256 0259 0262 0264 0317 0319 0323 0325 0369 0405
                     0408 0441 0443 0477 0492 0509 0512 0515 0518 0519 0521
                     0522 0524 0526 0529 0533 0536 0546 0548 0549 0551 0553
                     0554 0555 0631 0634 0648 0650 0651 0653 0669 0671 0673
                     0675 0676 0678 0681 0683 0687 0688 0689 0695 0697 0704
                     0707 0709 0710 0711 0744 0787 0788 0789 0822 0824 0825
                     0827 0831 0833 0834 0836 0896 0932 0940 0985 0991 1031
                     1032 1033 1042 1046 1054 1086 1108 1114 1126 1197 1219
                     1244 1247 1342 1345 1519 1558
FPACC2EX 0005 *0033 0363 0375 0465 0474 0482 0484 0609 0637 0659
```

```
0928 0938 1092 1100 1111 1125 1272 1286 1309 1310 1324
                    1327 1339 1340 1531 1564
FPACC2MN 0006 *0034 0230 0232 0239 0243 0261 0263 0402 0414 0415
                    0416 0421 0426 0476 0496 0507 0510 0513 0516 0520 0523
                    0547 0550 0632 0635 0649 0652 0655 0656 0657 0674 0677
                    0696 0698 0931 0941 1113 1127 1274 1288 1343 1344 1533
                    1569
FPMULT1
          C1C1 *0381 0376
FPMIII T2
         C1C8 *0385 0377 0381
FPMULT3
          C1CF *0388 0362 0370
FPMULT4
          C1AE *0371 0365
FPMULT5
         C1BC *0378 0389
FPMULT6
         C1D5 *0391 0380 0384
FPNORM
          C161 *0313 0283 0539 0966
FPNORM1
         C160 *0319
FPNORM2
         C16F *0320 0324
FPNORM3
          C17C *0326 0316 0318
FPNORM4
          C17E *0328 0321
GETEP11
         C850 *1516 1514
GETFP12
         C85F *1517 1511
GETFP21
         C873 *1530 1528
          C875 *1531 1525
GETFP22
GETFPAC1 C850 *1509 1390 1433
          C866 *1523 0288 0292 0764 0768 0773 0780 1232 1281 1305
                    1418 1469
GETPI
          CR2R *1431
MANTSGN1 0004 *0032 0102 0113 0371 0373 0479 0502 0505 0538 0622
                    0623 0746 0756 0758 0894 0924 0934 0997 1026 1047 1078
                    1128 1153 1182 1201 1223 1240 1251 1306 1322 1329 1346
                    1349 \512 1515 1554
MANTSGN2
          0009 *0035 0372 0478 0503 0583 0585 0621 0926 0935 1129
                    1270 1284 1347 1348 1526 1529 1565
          C80F *1396 1389
MAYNUM
N9999999 C545 *0916 0763
NSQRTERR
          0006 *0043 1080
NUMERIC
          C155 *0303 0106 0116 0126 0143 0154 0162 0174 0184 0190
                    0219
NUMERIC1
          C15F *0310 0305 0307
          C7E3 *1367 1280
ONE
OVFERR
          0002 *0039 0378 0558 0640
P9999999
          C541 *0913 0767
ΡI
          C7E7 *1368 1432
PIOV180
          C831 *1436 1417
1416 1426
PULFPAC2 C843 *1465 0134 0298 0391 0469 0646 0892 1118 1155 1392
                    1420
PUTFP11 C885 *1557 1555
PUTFP21
          C895 *1568 1566
PUTEPAC1 C87C *1552
PUTFPAC2 C88C *1563 1462
PWR10EXP
          0001 *0090 0187 0192 0195 0199 0202 0280 0284 0289 0294
          C823 *1425
RAD2DEG
SINCOS
          C68F *1195 1149 1176
SINCOS1
          C6BC *1218 1226
          C6D3 *1230 1259
SINCOS2
          C713 *1262 1277
SINCOS3
SINCOS4
          C6BF *1219 1216
SINCOS5
          C73F *1283 1279
         C74E *1289 1282
SINCOS6
SINCOS7
          C689 *1217 1212
SINFACT
          C7C3 *1353 1203
SINT2FLT C589 *0984
SINTFLT1 C595 *0992 0987
SINTFLT2 C59F *0998 0996
TAN90ERR 0007 *0044 1391
```

TFR1TO2	C646	*1123	1091	1104	1209	1215	1383	
THREE60	C7EB	*1369	1304					
TOLGSMER	0005	*0042	1049					
UINT2FLT	C577	*0959	0992					
UINTFLT1	C580	*0964	0962					
UMULT	C109	*0395	0387					
UMULT'1	C1E3	*0402	0418					
UMULT2	.C1F4	*0411	0404					
UMULT3	C217	*0426	0420					
UMULT4	C234	*0439	0427	0434				
IMEEDD	0003	*0040	0382	0541	0664			

AN991

Using the Serial Peripheral Interface to Communicate Between Multiple Microcomputers

As the complexity of user applications increases, many designers find themselves needing multiple microprocessors to provide necessary functionality in a circuit. Communication between multiple processors can often be difficult, especially when differing processors are used. A possible solution to this problem is usage of the serial peripheral interface (SPI), an interface intended for communication between integrated circuits on the same printed wire board. The MC68HC05C4 is one of the first single-chip microcomputers to incorporate SPI into hardware. One advantage of the SPI is that it can be provided in software, allowing communication between two microcomputers where one has SPI hardware and one does not. Special interfacing is necessary when using the hardware SPI to communicate with a microcomputer that does not include SPI hardware. This interface can be illustrated with a circuit used to display either temperature or time, that incorporates both a MC68HC05C4 and a MC68705R3. The MC68HC05C4 monitors inputs from a keypad and controls the SPI data exchange, while the MC68705R3 determines temperature by performing an analog-to-digital conversion on inputs from a temperature sensor and controls the LED display. Communication between the microcomputers is handled via SPI, with the MC68HC05C4 handling exchanges in hardware, and the MC68705R3 handling them in software.

Usage of software SPI can be expanded to include circuits where the single-chip implementing the SPI in software controls the data exchange, and those in which neither single-chip has hardware SPI capability. Minor modifications to the SPI code are necessary when data exchanges are controlled by the software.

Debugging designs including multiple processors can often be confusing. Some of the confusion can be alleviated by careful planning of both the physical debugging environment and the order in which software is checked.

SERIAL PERIPHERAL INTERFACE

Communication between the two processors is handled via the serial peripheral interface (SPI). Every SPI system consists of one master and one or more slaves, where a master is defined as the microcomputer that provides the SPI clock, and a slave is any integrated circuit that receives the SPI clock from the master. It is possible to have a system where more than one IC can be master, but there can only be one master at any given time. In this design, the MC68HC05C4 is the master and the MC68705R3 is the slave. Four basic signals, master-out/slave-in (MOSI), master-in/slave-out (MISO), srial clock (SCK), and slave select (SS), are needed for an SPI. These four signals are provided on the MC68HC05C4 on port D, pins 2-5.

SIGNALS

The MOSI pin is configured as a data output on the master and a data input on the slave. This pin is used to transfer data serially from the master to a slave, in this case the MC68HC05C4 to the MC68705R3. Data is transferred most significant bit first.

Data transfer from slave to master is carried out across the MISO, master-in/slave-out, line. The MISO pin is configured as an input on the master device and an output on the slave device. As with data transfers across the MOSI line, data is transmitted most significant bit first.


All data transfers are synchronized by the serial clock. One bit of data is transferred every clock pulse, and one byte can be exchanged in eight clock cycles. Since the serial clock is generated by the master, it is an input on the slave. The serial clock is derived from the master's internal processor clock, and clock rate is selected by setting bits 0 and 1 of the serial peripheral control register to choose one of four divide-by values. Values for the MCUs crystal oscillators and the SPI divide-by must be chosen so that the SPI clock is no faster than the internal processor clock on the slave.

The last of the four SPI signals is the slave select (SS). Slave select is an active low signal, and the SS pin is a fixed input which is used to enable a slave to receive data. A master will become a slave when it detects a low level on its SS line. In this design, the MC68HC05C4 is always the master, so its SS line is tied to VDD through a pull-up resistor.

REGISTERS

Three registers unique to the serial peripheral interface provide control, status, and data storage.

The Serial Peripheral Control Register (SPCR), shown below, provides control for the SPI.



SPIE - Serial Peripheral Interrupt Enable

0 = SPIF interrupts disabled

1 = SPI interrupt if SPIF = 1

SPE-Serial Peripheral System Enable

0 = SPI system off

1 = SPI system on

MSTR - Master Mode Select

0 = Slave mode

1 = Master mode




Figure 1. Data Clock Timing Diagram

CPOL-Clock Polarity

When the clock polarity bit is cleared and data is not being transferred, a steady state low value is produced at the SCK pin of the master device. Conversely, if this bit is set, the SCK pin will idle high. This bit is also used in conjunction with the clock phase control bit to produce the desired clock-data relationship between master and slave. See Figure 1.

CPHA-Clock Phase

The clock phase bit, in conjunction with the CPOL bit, controls the clock-data relationship between master and slave. The CPOL bit can be thought of as simply inserting an inverter in series with the SCK line. The CPHA bit selects one of two fundamentally different clocking protocols. When CPHA = 0, the shift clock is the OR of SCK with \overline{SS} . As soon as \overline{SS} goes low the transaction begins and the first edge on SCK involves the first data sample. When CPHA = 1, the \overline{SS} pin may be thought of as a simple output enable control. Refer to Figure 1.

SPR1 and SPR0-SPI Clock Rate Selects

These two serial peripheral rate bits select one of four baud rates (Table 1) to be used as SCK if the device is a master; however, they have no effect in the slave mode.

Table 1. Serial Peripheral Rate Selection

SPR1	SPR0	Internal Processor Clock Divide By		
0 0		2		
0	1	4		
1	0	16		
1	1	32		

Data for the SPI is transmitted and received via the Serial Peripheral Data Register (SPDR). A data transfer is initiated by the master writing to its SPDR. If the master is sending data to a slave, it first loads the data into the SPDR and then transfers it to the slave. When reading data, the data bits are gathered in the SPDR and then the complete byte can be accessed by reading the SPDR.

DEMONSTRATION BOARD DESCRIPTION

A keypad input from the user is used to choose the output display function. The MC68HC05C4 monitors the keypad, decodes any valid inputs, and sends the data to the MC68705R3. If the user has requested a temperature display, the MC68705R3 sends a binary value of temperature in degrees farenheit to the MC68HC05C4, where the value is converted to a celcius binary coded decimal value and returned to the MC68705R3 to be displayed. The LEDs are common anode displays and are driven directly off of port B on the MC68705R3. If the user desires the circuit to function as a real-time clock, a starting time must be entered and transmitted from the MC68HC05C4 to the MC68705R3. Once the clock has been initialized, the MC68705R3 updates the clock every minute. Clock values are stored in memory, and when the circuit is functioning as a thermometer, the values in memory are updated as required to maintain clock accuracy.

USING THE A/D CONVERTOR TO MONITOR TEMPERATURE

Temperature monitoring is performed by the Motorola MTS102 silicon temperature sensor and the LM358 Dual Low-Power Operational Amplifier, as shown in the schematic in

Figure 2. Variations in the base-emitter voltage of the Motorola MTS102 silicon temperature sensor are monitored by the MC68705R3, which converts these analog inputs to equivalent digital values in degrees farenheit. The sensor voltage is buffered, inverted, and amplified by a dual differential amplifier before entering the A/D converter. An amplifier gain of 16 is used, resulting in 20-millivolt steps per degree farenheit. Using a V_{CC} of 5 volts, the maximum differential amplifier output is 3 volts, resulting in a temperature sensing range from -40 degrees to +140 degrees farenheit.

The output from the differential amplifier is connected to the A/D converter on the MC68705R3. A block diagram of the successive approximation A/D converter is shown in Figure 3. Provision is made for four separate external inputs and four internal analog channels.

Two different registers associated with the converter control channel selection, initiate a conversion, and store the result of a completed conversion. Both the external and the internal input channels are chosen by setting the lower 3 bits of the A/D Control Register (ACR). The internal input channels are connected to the VRH/VRL resistor chain and may be used for calibration purposes.

The converter operates continuously, requiring 30 machine cycles per conversion. Upon completion of a conversion, the digital value of the analog input is placed in the A/D result register (ARR) and the conversion complete flag, bit 7 of the ACR, is set. Another sample of the selected input is taken, and a new conversion is started.

Conversions are performed internally in hardware by a simple bisection algorithm. The D/A converter (DAC) is initially set to \$80, the midpoint of the available conversion range. This value is compared with the input value and, if the input value is larger, \$80 becomes the new minimum conversion value and the DAC is once again set to the midpoint of the conversion range, which is now \$C0. If the input value is less than \$80, \$80 becomes the maximum conversion value and the DAC is set to the midpoint of the new conversion range, in this case \$40. This process is repeated until all eight bits of the conversion are determined.

Quantizing errors are reduced to +1/2 LSB, rather than +0, -1 LSB, through usage of a built-in 1/2 LSB offset. Ignoring errors, the transition between 00 and 01 will occur at 1/2 LSB above the voltage reference low, and the transition between \$FE and \$FF will occur 1-1/2 LSBs below voltage reference high.

The A/D convertor returns a value of \$30 when given an input of zero degrees farenheit, so \$30 must be subtracted from the result before converting to celcius. This offset must also be considered when calibrating the sensor. Calibration of the temperature sensor can be performed by adjusting the variable resistor to produce a display of \$00 after a piece of ice has been placed on the temperature sensor for approximately one minute. A 00 display results from a value of \$50 in the ARR, so the variable resistor should be adjusted until this value is reached.

COMMUNICATION CONSIDERATIONS

In this application, an SPI read or write is initiated via an interrupt from the MCU desiring to write data. When any of

the three function keys, display temperature, set time, or display time, are pressed, the MC68HC05C4, as master, sends the MC68705R3 an interrupt on the MC68705R3's INT pin. The MC68HC05C4 writes the key value to its serial peripheral data register, thereby initiating the SPI. It then waits for the SPIF bit to go high and returns to scanning the keypad.

At the same time the MC68HC05C4 is writing to its SPDR, the MC68705R3 sets a bit counter to eight and waits for the first SCK from the MC68HC05C4. After each clock pulse, the MC68705R3 checks the status of the data bit, sets the carry bit equal to the data bit, and rotates the carry bit left into a result register. The bit counter is decremented, compared to zero, and if not zero, the MC68705R3 waits for the next clock pulse and repeats the cycle.

To ensure proper data transfers, the internal processor clock of the MC68705R3 must be sufficiently faster than the SPI clock of the MC68HC05C4 to allow the MC68705R3 time to complete this routine before the MC68HC05C4 can send another bit. This requires the user to first write the code to handle the software SPI, count machine cycles, and then choose MCU oscillator values that allow the additional machine cycles required in a software SPI to be completed before the master can send another clock pulse to the slave.

For example, consider the following piece of code for the MC68705R3, a slave receiving data from the master.

DATA IN PORTC pin 5 SCK PORTC pin 4

Cycles		<u>In</u>	struction	
2		LDA	#\$08	
5		STA	BITCT	Set bit counter
10	NXT	BRSET	4,PORTC,*	Wait for clock transition
10		BRSET	5,PORTC,STR	Check data status
6	STR	ROL	RESULT	Store in result
6		DEC	BITCT	Check for end of byte
4		BNE	NXT	Get next bit
43				

Execution of this code requires 43 machine cycles. The maximum oscillator speed for an MC68705R3 is 1 MHz, requiring an SPI clock no greater than 1/43 MHz. One way of obtaining this rate for the SPI clock is to run the MC68HC05C4 at 0.5 MHz and choose a divide-by 32 to generate the SPI clock.

If the user has selected a temperature display, it is necessary for the MC68705R3, as a slave, to send data to the MC68HC05C4 master. When the MC68705R3 is ready to send data, it interrupts the MC68HC05C4 via the MC68HC05C4's IRQ line. The MC68HC05C4 then writes to its serial peripheral data register to initiate the transfer and shifts in data bits sent from the MC68705R3 until the SPIF bit goes high. While the MC68HC05C4 is writing to its SPDR, the MC68705R3 program is setting a bit counter to 8. When it detects a clock pulse on the SCK pin, the data register is rotated left one bit, placing the MSB in the carry. The MOSI pin is then set equal to the carry bit, the bit counter is decremented and, if it is greater than zero, the process is repeated.




Figure 2. Serial Peripheral Interface Demonstration Schematic




Figure 3. A/D Block Diagram

ADDITIONAL USES OF SPI

Many variations of this usage of the SPI are possible. The three possibilities are hardware SPI at both master and slave, software SPI at the master and hardware at the slave, and software SPI at both master and slave. Table 1 shows the various MCUs that have SPI implemented in hardware.

SPI is fairly straightforward in a circuit where both master and slave have hardware SPI capability. In this case, the MCUs are connected as shown in Figure 4. Figure 4a illustrates a single master system, and Figure 4b shows a system where either MCU can be system master. When both master and slave have SPI capability in hardware, data transfers can be handled full duplex. For a single master system, both master and slave write the data to be transferred to their respective serial peripheral data registers. A data transfer is initiated when the master writes to its serial peripheral data register. A slave device can shift data at a maximum rate equal to the CPU clock, so clock values must be chosen that allow the slave to transfer data at a rate equal to the master's transfer rate. In a multiple master system, the master must pull the slave's SS line low prior to writing to its serial peripheral data register and initiating the transfer.

PROGRAMMING A MASTER FOR SOFTWARE SPI

When the master in an SPI system does not have hardware SPI capabilities, the resulting system is quite different. An SPI system with a master providing the SPI in software is shown in Figure 5. This system only requires two lines between the microcomputers; data and clock. A slave select line can be added for use with multiple slaves. If operated with one data line, the SPI will function half-duplex only. Data is stored in a register, rotated left one bit at a time, and a port pin is set equal to the data bit. The master then provides the serial clock by toggling a different port pin. A bit counter must also be used to count the eight bits in the byte. Bit manipulation instructions are very useful for implementing SPI in software.

One possible software implementation for a write from the master to the slave is shown below.

DATA OUT	PORT	C pin 0				
SCK	PORT	C pin 1				
		LDX #\$08	Bit counter			
		LDA DATA	Put data in register A			
	RPT	ROLA	Shift a data bit into carry			
		BCS SET	Check for a 1			
		BCLR 0,PORTC	Set data out line to 0			
	CLK	BSET 1,PORTC				
		BCLR 1,PORTC	Toggle clock pin			
		DECX	Check for end of byte			
		BNE RPT	If not, repeat			
	SET	BSET 0,PORTC	Set data out line to 1			
		BRA CLK	Go to clock			

Full duplex operation requires a second data line. One port pin is then devoted to data-out and one to date-in. Data transfer from slave to master is accomplished immediately before the SCK pin is toggled. The state of the data-in pin is tested, and the carry is then set equal to the data-in pin. This value is then rotated in to a result register. The modified code is shown below.

DATA OUT	PC	ORTC pin 0	
SCK	PC	ORTC pin 1	
DATA IN	PC	ORTC pin 2	
		LDX #\$08	Bit counter
		LDA DATA	Put data in register A
		BCLR 1,PORTC	Clear clock pin
	RPT	ROLA	Shift a data bit into carry
		BCS SET	Check for a 1
		BCLR 0,PORTC	Set data out line to 0
		BSET 1,PORTC	Set clock pin
	DIN	BRCLR 3, PORTC, CLK	Check state of data
	CLK	ROL DATAIN	Rotate input data one bit
		DECX	Check for end of byte
		BNE RPT	If not, repeat
	SET	BSET 0,PORTC	Set data out line to 1
		BRA DIN	Go to data input




Figure 4a. Single Master SPI




Figure 4b. Multiple Master SPI




Figure 5. Software SPI

PROGRAMMING A SLAVE FOR SOFTWARE SPI

If the slave in the system is a MCU with hardware SPI capability, the data transfer will happen automatically, one bit per clock pulse. If the slave is a MCU that does not have SPI implemented in hardware, a read requires the following actions. A bit counter is set to eight, the slave polls its SCK pin waiting for a clock transition, once it perceives a clock it checks its data-in pin, sets the carry equal to the data and rotates the carry into a results register. One possible code implementation is shown in the previous timing example.

Converting this to full duplex operation requires the addition of a write from slave to master. The slave rolls a data register to place the data bit to be sent into the carry, and the data-out pin is set equal to the carry. These actions occur prior to the read of data from the master. With these modifications, the code looks as shown below.

DATA OUT	PORTC pi	in 6	
DATA IN	PORTC pi	in 5	
SCK	PORTC pi	in 4	
	LDA	#\$08	
	STA	BITCT	Set bit counter
AC	N BRSET	4,PORTC,*	Wait for clock
	ROL	RES1	Shift data to send
	BCS	SET1	Check data status
	BCLR	6,PORTC	If 0, clear data out
	BRCLR	4,PORTC,*	Wait for clock transition
	BRSET	5,PORTC,STR	Check input data status
ST	R ROL	RESULT	Store in result
	DEC	BITCT	Check for end of byte
	BNE	AGN	

DEBUGGING TIPS

Debugging a circuit containing two microcomputers presents various problems not evident when working with a single microcomputer circuit. The first problem is simultaneously providing emulation for both microcomputers. Once emulation capability is arranged, the designer needs to keep track of the progress of each single-chip, and monitor how the actions of one affects the actions of the other. One of the easiest methods to debug a circuit of this type is to use two emulator stations, complete with separate terminals. Any emulators can be used, but user confusion is reduced if the emulators have similar commands and syntax. Physical separation also helps reduce confusion. It is somewhat easier to keep track of the concurrent operations if one side of the prototype board is devoted to each single-chip and the majority of peripherals they each must interface with, and the emulator for that microcomputer is placed to that side of the printed circuit board.

Before starting simultaneous debugging, it is best to individually debug the code for each microcomputer wherever possible. Once it becomes necessary for the microcomputers to communicate with one another, halt one of the microcomputers anytime they are not actually talking and work with the remaining microcomputer. As the debugging progresses, keep in mind that an error in the function of one single-chip does not necessarily indicate an error in the corresponding code for that single-chip, but rather, the error may have been caused by an incorrect or unintended transmission from the other single-chip.

Although the aforementioned suggestions reduce debugging problems, some will remain. Long periods of debug can result in an obscuring of the separation of the functions of the two programs. It helps to take periodic breaks to get away from the system and clear the thought processes. Expect to occasionally be confused, be willing to retrace sections of code multiple numbers of times, and the debugging will proceed fairly smoothly.

CONCLUSION

The Serial Peripheral Interface can be used as a tool to innerconnect to MCU with various other MCUs or peripherals, and can be used with any microcomputer. A special case occurs when one, or more, of the MCUs in a circuit do not have SPI capability in hardware. In this case, a simple software routine can be written to perform the SPI. Used in this manner, the SPI eliminates the need for costly, inconvenient parallel expansion buses and Universal Asynchronous Receiver/Transmitters (UARTs) and simplifies the design effort.

```
0001
0002
                               nam spicnt
0003
0004
                               ******* REGISTER ADDRESS DEFINITION ********
0005
0006 0000
0007 0002
                                              п
                               porta equ
                              porto
                                      equ
                                              2
0008 0003
                               portd
                                              3
                                      equ
0009 0004
                               ddra
                                      equ
                                              4
0010 0006
                               ddrc
                                              6
                                      eqù
0011 000A
                                              $Da
                               SPCT
                                      equ
0012 000B
                               SpSr
                                      equ
                                              $□b
0013 000C
                                              $0c
                               spdr
                                      equ
0014 0012
                                              $12
                               tcr
                                      equ
0015
0016
0017 0080
                                      ora $b0
0018
0019 00B0
                               rwno
                                      rmb 1
0020 00B1
                               tmpa
                                      rmb 1
0021 00B2
                               dctr
                                      rmb 1
0022 00B3
                               ct1
                                      rmb 1
0023 00B4
                               base
                                      rmb 4
0024 0088
                               lsb
                                      rmb 1
0025 00B9
                                      rmb 1
                               msb
0026
0027 0020
                                      org
                                              $20
0028
                               ***** KEYPAD LOOKUP TABLE *****
0029
0030
0031 0020
                               kypd
                                      e q u
0032
0033 0020 07
                                      fcb
                                              $07
0034 0021 04
                                              $П4
                                      fch
0035 0022 01
                                              $01
                                      fcb
0036 0023 00
                                      fcb
                                              $00
0037 0024 08
                                              $08
                                      fcb
0038 0025 05
                                              $05
                                       fcb
0039 0026 02
                                       fcb
                                              $02
0040 0027 0A
                                              $0a
                                      fcb
                                                         disp. temp.
                                              $09
0041 0028 09
                                      fcb
0042 0029 06
                                      fcb
                                              $06
0043 002A 03
                                              $03
                                      fcb
0044 002B 0E
                                              $0e
                                      fcb
                                                         set time
0045 002C 0D
                                              $∏d
                                      fcb
                                                         am
0046 002D OC
                                      fcb
                                              $0c
                                                         РM
0047 002E OF
                                                         disp. time
                                      fcb
                                              $ D f
0048 002F 0B
                                       fcb
                                              $0b
                                                         blank
0049
0050 0100
                                      org $100 program start
0051
0052 0100 9C
                               start
                                       rsp
0053 0101 3F 12
                                        clr tcr
                                                   mask timer interrupts
0054 0103 AE 7B
                                        1dx #$7b
0055 0105 BF 02
                                        stx portc
                                                      initialize port c
0056 0107 AE 7F
                                        ldx #$7f
0057 0109 BF 0A
                                                    set spi cont. reg.
                                        stx spcr
0058 010B BF 06
                                        stx ddrc
                                                      set cO as output
0059 010D 3F 00
                                       cir porta
                                                     clear keypad inputs
0060 010F A6 F0
                                       lda #$f0
                                                      set up port a
0061 0111 B7 04
                                        sta ddra
                                                      a7-a4 out., a0-a3 in
0062 0113 9B
                                        sei
```

```
0064
                         . ** check keypad **
3065
0066 0114 CD 01 67
                             key
                                     jsr keypad
0067 0117 A1 0A
                                     стр #$Оа
                                                  check for disp. temp
0068 0119 27 DE
                                     beg dtmp
0069 011B A1 DE
                                     cmp #$0e
                                                  check for set time
0070 0110 27 2B
0071 011F A1 0F
                                     beq sttm
                                     cmp #$0f
                                                  check for disp. time
0072 0121 27 06
                                     beq dtmp
0073 0123 A1 0B
                                                  check for disp. sec
                                     cmp #$0b
0074 0125 27 02
                                     beq dtmp
0075 0127 20 EB
                                     bra key
                                                 wait for next input
0076
0077
                             ** display temp **
0078
0079 0129 11 02
                             dtmp
                                     bolr Opporto send interrupt for spi
0080 012B CD 01 59
                                     jsr spiwr
                                                send byte
0081 012E A1 0A
                                     cmp #$0a
                                                  check for disp. temp.
0082 0130 27 02
                                     beq cir
0083 0132 20 E0
                                     bra key
0084
0085 0134 9A
                           clr cli
0086 0135 20 DD
                                     bra key
0087
0088
                             ** set time **
                             nudig jsr keypad
0089 0137 CD 01 67
0090 013A A1 0A
                                     cmp #$Da
0091 013C 27 F9
                                     beg nudig
0092 013E A1 DB
                                     cmp #$0b
0093 0140 27 F5
                                     beg nudig
                                                 look for valid digit
0094 0142 A1 0E
                                     cmp #$0e
0095 0144 27 F1
                                     beq nudig
                                     cmp #$0f
0096 0146 A1 OF
0097 0148 27 ED
                                     beq nudig
0098 014A 11 02
                            sttm
                                    bolr Opporto send int. for spi
0099 014C CD 01 59
                                     jsr spiwr send value
0100 014F A1 0C
                                     cmp #$0c
                                                  check for pm
0101 0151 27 C1
                                     beg key
                                                 yes, wait for next input
0102 0153 A1 0D
                                     cmp #$Od
                                                 check for am
0103 0155 27 BD
                                     beg key
                                                 yes, wait for next input
0104 0157 20 DE
                                     bra nudig
                                                  get next time digit
0105
0106
                             ** spi write subroutine **
0107
0108 0159
                             Spiwr
                                     equ *
                                     sta spdr put data in data reg.
0109 0159 B7 0C
0110 015B OF OB FD
                                     brolm 7, spsm,* wait for end of byte
0111 015E 10 02
                                     bset O,portc
0112 0160 81
                             spiflg rts
                                                  done
0113
3114
                             ** spi read subroutine **
0115
0116 0161
                            spird
                                    equ 💥
0117 0161 BF 0C
                                     stx spdr initiate transfer
0118 0163 OF OB FD
                                     brcir 7, spsr, * wait for end of byte
0119 0166 81
                            rdend rts
0120
```

```
** keypad scanning routine **
0121
T122
                             keypad equ *
0123 0167
D124
0125
                             ** 32 msec delay **
0126
0127 0167 A6 20
                                     lda #$20
                                                  set up outer loop
                             Wtlp
0128 0169 B7 B3
                                                  counter
                                     sta ct1
D129 D16B A6 32
                                     lda #$32
                                                  set up inner loop
                             otlp
                                     deca dec. inner loop
0130 016D 4A
                             inle
0131 016E 26 FD
                                     bne inle
                                                  when D,
0132 0170 3A B3
                                                  decrement outer loop
                                     dec ct1
0133 0172 26 F7
                                     bne atle
0134 0174 5F
                                     cirx
                                                  set up row counter
                                     lda #$80
0135 0175 A6 80
                                                 check first row
0136 0177 B7 00
                                     sta porta
                                                  check for key
0137 0179 86 00
                                     lda porta
                             nxtr
0138 017B A4 OF
                                     and #$Of
                                                 mask upper nibble
                                                  look for zero
0139 017D A1 00
                                     cmp #$00
0140 017F 26 09
                                     bne debno
                                                  branch if have a key
0141 0181 37 00
                                     asr porta
                                                  try next row
0142 0183 5C
                                     incx
                                                  decrement row counter
0143 0184 A3 03
                                     CPX #$03
                                                  check for zero
0144 0186 23 F1
                                     bls nxtr
                                                  test next row
0145 0188 20 DD
                                                  no key pressed
                             invai
                                   bra wtlp
0146
0147
                             ** debounce key input **
0148
0149 018A B7 B1
                             debnc
                                     sta tmpa
                                                  save value
0150 018C BF B0
                                     stx rwno
                                                  save row number
0151 018E A6 FF
                                     lda #$ff
                                                  set up delay
0152 0190 4A
                             1000
                                     deca
0153 0191 26 FD
                                     bne loop
                                                  wait
D154 D193 B6 DD
                                                  check row again
                                     lda porta
                                                 mask upper nibble
0155 0195 A4 OF
                                     and #$0f
0156 0197 B1 B1
                                                 check for same key
                                     cmp tmpa
0157 0199 26 CC
                                                  return if invalid
                                     bne wtlp
0158
0159
                             ** wait for key release **
0160
0161 019B B6 00
                                     Ida porta | check value
                             wtr
0162 019D A4 OF
                                     and #$Of
                                                  mask upper nibble
                                                 look for zero
0163 019F A1 00
                                     cmp #$00
0164 01A1 26 F8
                                     bne wtr
                                                  wait for release
01.65
0166
                             ** decode key value **
0167
0168 01A3 B6 B1
                                                  restore value
                                     ida tmpa
0169 01A5 5F
                                     clrx
                                                  set up column ctr.
0170 01A6 44
                                     isra
                                                  shift columns
                             nxtc
3171 01A7 25 03
                                     bcs col
                                                  branch if have column
0172 01A9 5C
                                     incx
3173 01AA 20 FA
                                                  try next column
                                     bra nxtc
0174 01AC 58
                                     Islx
                             col
                                     Islx
                                                  x=4*col. no.
3175 01AD 58
0176 01AE 9F
0177 01AF BB B0
                                                  place x in a
                                     txa
                                      add rwno
                                                  key value =4*col + row
0178 0181 97
                                                  place a in x
                                     tax
0179 01B2 E6 20
                                      lda kypdix
                                                  convert to decimal
                                      sta tmpa
2180 C1B4 B7 B1
0181 0186 81
                                      rts
0182
```

```
0183
                             ***** temperature conversion routine ******
0184
0185
                             * farenheit value is received from 705r3 via
0186
                             * spi and received in the a register. the value
0187
                             * is converted to celcius and the leftmost
0188
                             * led is blanked.
0189
0190 01B7
                             r3int
                                     equ *
0191 01B7 CD 01 61
                                     jsr spird
                                                  read value
0192 01BA B6 0C
                                     lda spdr
                                                  transfer value to register
0193 01BC A0 20
                                     sub #$20
                                                  subtract 32
0194 01BE 24 05
                                     bhs conv
                                                  if pos. convert
0195 0100 40
                                     nega
                                                  negate
0196 01C1 AE 0A
                                     ldx #$∏a
0197 01C3 BF B6
                                     stx base+2 '-' pattern
0198
0177
                             *** temperature conversion ***
0200
                             ** a 16-bit multiply by 5 is performed on the
0201
                             ** value received from the r3. this number
0202
                             ** is then divided by 9.
0203
0204 01C5 3F B9
                             CUDA
                                    cir msb
                                                  clear counters
0205 01C7 3F B8
                                     cir Isb
0206 01C9 B7 B8
                                     sta Isb
0207 01CB 48
                                     Isla
                                                  multiply by 2
0208 01CC 39 B9
                                     rol msb
                                                  load overflow into msb
0209 01CE 48
                                                  multiply by 2
                                     Isla
0210 D1CF 39 B9
                                     ral msb
                                                  load overflow into msb
0211 01D1 BB B8
                                     add Isb
                                                  a contains value x5
0212 0103 24 02
                                     bcc div
0213 01D5 3C B9
0214 01D7 3F B2
                                     inc msb
                                                  if overflow, inc msb
                            div
                                     cir detr
0215 0109 B7 B8
                                     sta Isb
0216 01DB 98
                                     cic
0217 01DC 3C B2
                             nxt9
                                     inc dctr
0218 01DE B7 B8
                                     sta Isb
0219 01E0 B6 B9
                                     lda msb
0220 01E2 A2 00
                                     sbc #$00
                                                  subtract borrow from msb
0221 01E4 B7 B9
                                     sta msb
0222 01E6 B6 B8
                                     ida isb
                                                  count factors of 9
0223 01E8 A0 09
                                     sub #$09
0224 01EA 24 F0
                                     bcc nxt9
                                                  if no borrow, repeat
0225 01EC 3D B9
                                     tst msb
                                                  if borrow, check for end
0226 D1EE 26 EC
                                     bne nxt9
                                                  repeat if not end
0227
0228
0229
                             *** end of divide, add last 9 back in and
0230
                             *** check remainder for rounding
0231
0232 D1F0 AB 09
                                     add #$89
                                                  find remainder
0233 01F2 A1 04
                                     cmp #$04
                                                  if greater
0234 01F4 22 02
                                     bhi done
                                                  than 4, round up
0235 01F6 3A B2
                                     dec dctr
0236 01F8 B6 B2
                             done
                                     ida detr
0237
0238 01FA AE 0B
                             POS
                                     idx #$Ob
                                                  blank pattern
0239 01FC BF B7
                                     stx base+3
                                                  blank most sig. digit
0240
N241
                             **** convert binary value to bcd value ****
0242
0243
                             * the x registers begins with the binary value
0244
                             * and exits with zero. each digit, units, tens
```

```
0245
                             * and hundreds; is stored separately and checked
0246
                             * for a value equal to 10.
0247
0248 01FE 97
                                                 place a into x
                                     tax
0249 01FF 4F
                                     cira
0250 0200 3F B5
                                     cir base+1 clear values
0251 0202 3F B6
                                    clr base+2
0252 0204 5D
                                                 check for end
                             st
                                    tstx
                                                if complete, send to r3
0253 0205 27 17
                                    beg send
0254 0207 5A
                                                 decrement hex number
                                    decx
D255 D2D8 4C
                                    inca
                                                 increment decimal number
0256 0209 A1 0A
                                     cmp #$0a
                                                equal to 10?
0257 020B 26 F7
                                     bne st
                                                no, keep going
0258 020D 3C B5
                                     inc base+1
                                                increment tens
0259 020F B6 B5
                                    lda base+1
                                                test for 10
0260 0211 A1 0A
                                     cmp #$0a
0261 0213 27 03
                                     beg hund
                                                 if equal, set hundreds
0262 0215 4F
                                                 clear ones
                            zero
                                     cira
0263 0216 20 EC
                                     bra st
                                                 count next 10
0264 0218 3F B5
                                     cdr base+1
                                                 clear tens
                            hund
0265 021A 3C B6
                                     inc base+2
                                                 increment hundreds
0266 021C 20 F7
                                     bra zero
0267
0268
                             * send all digits to 705r3 via spi
0269
                             * start by interrupting r3 and then
0270
                            * sequentially sending four values
0271
0272 021E B7 B4
                            send
                                     sta base
                                                  store ones
0273 0220 B6 B6
                                     lda base+2
0274 0222 27 OB
                                     beg blk
0275 0224 E6 B4
                                    lda base,x
                                                  start at base
                             nxtdg
0276 0226 CD 01 59
                                     jsr spiwr
                                                 send to r3
0277 0229 5C
                                     incx
0278 022A A3 03
                                     cex #$03
                                                 look for end
0279 022C 26 F6
                                     bne nxtdg
                                                 if no, next digit
                                     rti
0280 022E 80
0281 022F A6 0B
                             Ыk
                                    lda #$Ob
0282 0231 B7 B6
                                     sta base+2
0283 0233 20 EF
                                     bra nxtdg
0284
0285
0286
                            *** initialize interrupt vectors ***
0287
0288 1FF4
                                    org $1ff4
0289
0290 1FF4 01 00
                            spivec fdb start
0291 1FF6 01 00
                            scivec fdb start
0292 1FF8 01 00
                            tmrvec fdb start
0293 1FFA 01 B7
                            irquec fdb r3int
0294 1FFC 01 00
                            swivec fdb start
0295 1FFE 01 00
                            reset
                                    fdb start
```

```
0001
0002
                              nam r3disp
0003
0004
                             ***** REGISTER DEFINITION ******
0005
0006 0001
                             portb equ
0007 0002
                                           2
                             portc equ
0008 0005
                             ddrb
                                           5
                                     equ
0009 0006
                             ddrc
                                     equ
                                           ٨
0010 0008
                             tdr
                                     equ
                                           8
0011 0009
                                           9
                             ter
                                     equ
0012 000E
                                          14
                             acr
                                     equ
0013 000F
                                     equ 15
                             arr
0014
0015
0016 0040
                                    org $40
0017
0018
0019 0040
                             wrdat rmb
0020 0041
                             timtmp rmb
0021 0042
                                  rmb
                             ct
                                          1
0022 0043
                             ct1
                                    rmb
                                          1
0023 0044
                             result rmb
                                          1
0024 0045
                             res1 rmb
                                          1
0025 0046
                             bitct
                                    rmb
                                          1
0026 0047
                             sec
                                     rmb
                                          1
0027 0048
                             segmnt rmb
                                          1
0028 0049
                                     rmb
                                          1
                             Рm
0029 004A
                             base
                                     rmb
                                          4
0030
0031 0080
                                     org $80
0032
0033
                             **** display look-up table ****
0034
0035 0080
                             segtab equ *
0036 0080 01
                                    fcb %00000001 0
0037 0081 4F
                                     fcb %01001111 1
0038 0082 12
                                     fcb %00010010 2
0039 0083 06
                                     fcb %00000110 3
0040 0084 4C
                                     fcb %01001100 4
0041 0085 24
                                     fcb %00100100 5
0042 0086 20
                                     fcb %00100000 6
0043 0087 OF
                                     fcb %00001111 7
                                     fcb %00000000 8
0044 0088 00
0045 0089 DC
                                     fcb %00001100 9
0046 008A 7E
                                     fcb %01111110 -
0047 008B 7F
                                     fcb %01111111 blank
0048 008C 7F
                                     fcb %01111111 pm
0049 0080 18
                                     fcb %00011000 p
0050
                                     org $90
0051 0090
                                               program start
0052
0053
                             *** initialize variables ***
0054
0055 0090
                             start equ *
0056 0090 A6 07
                                     lda #$07
0057 0092 C7 OF 38
                                     sta $f38
                                                    set MOR
0058 0095 A6 FF
                                     Ida #$ff
0059 0097 B7 05
                                     sta ddrb
                                                     set up port b as output
0060 0099 B7 08
                                     sta tdr
                                                     set timer for prescale of 128
0061 009B B7 4A
                                     sta base
0062 009D B7 4B
                                     sta base+1
                                                    blank time display
```

```
0063 009F B7 4C
                                     sta base+2
0064 00A1 B7 4D
                                     sta base+3
0065 00A3 A6 EF
                                     Ida #$ef
0044 00A5 B7 02
                                     sta porto
                                                      set parta to choose mad
0067 00A7 B7 48
                                     sta segmnt
0068 00A9 A6 CF
                                     Ida #$cf
0069 00AB B7 06
                                                      set up c0-3,c6,c7 as outputs
                                     sta ddrc
0070 00AD A6 DF
                                     ida #$Of
0071 00AF B7 09
                                     sta tcr
                                                      unmask timer interrupt
0072 00B1 3F 41
                                                      start with time disp.
                                     cir timtmp
                                                      set seconds to zero
0073 00B3 3F 47
                                     cir sec
0074 00B5 3F 49
0075 00B7 A6 3B
                                     cir pm
                                                      start with am
                                     lda #$3b
0076 DDB9 B7 42
                                     sta ct
                                                      set up timing loops
0077 00BB A6 08
                                     lda #$08
0078 00BD B7 43
                                     sta ct1
0079 00BF 9A
                                     cli
0080
0081
                                     delay for
0082
0083 00C0 AE FF
                              dlay
                                     Idx #$ff
0084 00C2 A6 FF
                                     Ida #$ff
0085 00C4 4A
                                     deca
0086 00C5 26 FD
                                     bne dlay+4
0087 00C7 5A
                                     decx
0088 00C8 26 F8
                                     bne dlay+2
0089
0090
                                      temperature measurement *
0091
0092 00CA 3F DE
                                     clr acr
                                                      clear conv. complete flag
0093 00CC 86 0E
0094 00CE 2A FC
                                     lda acr
                                     bpl *-2
0095 00D0 B6 OF
                                     lda arr
                                                    get result
0096 00D2 A2 30
                                     sbc #$30
                                                     adjust so 0 deg =$30
0097 00D4 B7 45
                                     sta resi
                                                    store in spi data register
0098 00D6 B6 41
                                     ida timtmp
                                     cmp #$07
0099 00D8 A1 07
                                                    check for temp. update
0100 00DA 26 E4
                                     bne dlay
0101
0102
                              ***
                                      send temperature value to hc05c4 for
0103
                                      conversion into celcius, start by
                              ×
0104
                                      interrupting the hc05c4 and then transmit
                              ¥
0105
                                      data via the spi.
0106
0107 00DC 9B
0108 00DD 1F 02
                                     bolr 7, porto interrupt hc05c4
0109 00DF CD 01 18
                                     jsr spiwr
                                                write data to hc05c4
0110 00E2 AE 04
                                     Idx #$04
0111
0112
                                      wait for return data ~ 140 cycles *
0113
0114 00E4 A6 0B
                                     Ida #$Ob
0115 00E6 B7 51
                                     sta base+7
0116 00E8 A6 DE
                                     lda #$De
0117 DOEA 4A
                              timle deca
0118 00EB 26 FD
                                     bne timlp
0119
0120
                                      get decimal values in celcius from
0121
                                      hc05c4
0122
                           nxtdg jsr spird
0123 DOED CD 01 01
0124 00F0 B6 44
                                     lda result
                                                    get value
```

```
0125 00F2 E7 4A
                                    sta base,x
                                                     store
0126 00F4 5C
                                    incx
0127 00F5 A3 07
                                     cpx #$07
                                                    check for end
0128 00F7 26 F4
                                    bne nxtda
0129 00F9 9A
                                    r I i
0130 00FA 20 C4
                                    bra dlav
0131
0132
                             **
                                     select temperature display **
0133
0134 00FC A6 07
                            temp
                                    lda #$07
0135 00FE B7 41
                                     sta timtmp
                                                  choose temp, display
0136 0100 80
                                     rti
0137
0138
0139
                             ****
                                         spi routines ****
0140
                             ×
                                     the three pins used for the spi are
                                                miso bit 6, portc
mosi bit 5, portc
0141
0142
0143
                             ×
                                                sck bit 4, portc
0144
                                     the r3 waits for a high-to-low
                             ×
                                     transition of the spi clock, which
0145
                             ×
0146
                             ×
                                     is provided by the hc05c4 and sent
                                     on porte pin 4. a bit of data is
D147
                             ×
0148
                                     transferred on each high-to-low
0149
                                     transition of the clock.
0150
                                     spi read *
0151
0152
0153 0101
                             spird equ *
0154 0101 A6 08
                                    lda #$08
0155 0103 B7 46
                                    sta bitct
                                                    set bit counter
0156 0105 08 02 FD
                             nxt
                                    brset 4, portc, * wait for clock transition
0157 0108 0A 02 00
                                    brset 5, portc, str check data status
0158
0159
                             ×
                                    note: the breet command automatically
0160
                             ×
                                     sets the carry bit to be equal to the
0161
                             ¥
                                     bit under test
0162
                             *
0163 010B 39 44
                                    rol result store in result
                             str
0164 010D A6 02
                                     lda #$02
                                                    delay loop
0165 010F 4A
                             stall
                                    deca
0166 0110 26 FD
                                    bne stall
0167 0112 9D
                                    n a p
                                    dec bitct
0168 0113 3A 46
                                                  check for end of byte
0169 0115 26 EE
                                    bne nxt
                                                     get next bit
0170 0117 81
                                    rts
0171
0172
                                     spi write *
0173
                                     data to be sent is in result at
0174
                                     start of write
0175
0176 0118
                             spiwr equ *
0177 0118 A6 08
                                    lda #$08
0178 011A B7 46
                                    sta bitct
                                                    set bit counter
0179 011C 39 45
0180 011E 25 12
                                    roi res1
                                                    shift data
                            agn
                                    bcs set1
                                                    check data status
0181 0120 1D 02
                                    bolr 6, porto
                                                    if O, clear miso
0182 0122 1E 02
                                    bset 7, portc clear interrupt
0183 0124 19 02
                                    boir 4, porto
0184 0126 90
0185 0127 90
                                    NOP
                                    nop
                                                    timing delay.
```

tst brset 4, portc, * wait for clock trans.

0186 0128 08 02 FD

```
0187 0128 3A 46
                                     dec bitct
                                                    check for end of byte
0188 012D 26 ED
                                     bne agn
0189 012F 1E 02
                                     bset 7, ports
                                                    clear interrupt
0190 0131 81
                                     rts
0191
0192 0132 1C 02
                                     bset 6, portc
                                                    if 1, set miso
                              set1
0193 0134 1E 02
                                     bset 7, portc
                                                    clear interrupt
0194 0136 18 02
                                     bset 4, portc
0195 0138 20 EE
                                     bra tst
0196
0197
                              **
                                      initialization of data read via spi **
0198
                              ×
0199
                              ¥
                                      a data read is initiated via an interrupt
0200
                              ¥
                                     from the hc05c4. the value received is
0201
                              ×
                                      tested to determine which function is
0202
                              ×
                                      requested and the processor jumps to the
0203
                              ×
                                      proper routine.
0204
0205
0206 013A CD 01 01
                                     jsr spird
                             c4int
                                                     get value
0207 013D A6 03
                                     lda #$03
0208 013F B7 41
                                     sta timtmp
                                                     choose time
0209 0141 B6 44
                                     lda result
0210 0143 A1 0A
                                     cmp #$Da
                                                     check for disp temp
0211 0145 27 B5
                                     beq temp
                                     cmp #$0f
0212 0147 A1 DF
                                                     check for display time
0213 0149 27 30
                                     beg rtry
0214 014B A1 DE
                                     cmp #$0e
                                                     check for set time
0215 014D 27 39
                                     beg cirtm
0216 014F A1 0D
                                     cmp #$Od
                                                     check for am
0217 0151 27 OC
                                     beq am
                                    cmp #$0b
0218 0153 A1 0B
                                                     check for secs
0219 0155 27 6A
                                    beq dsec
0220 0157 A1 0C
                                     cmp #$0c
                                                     check for pm
0221 0159 26 39
                                     bne dig
                                                     no, set digit
0222 015B A6 FF
                                     Ida #$ff
                                                     set pm address
0223 015D B7 49
                                     sta em
0224
0225
                                       check for valid input **
                              ××
0226
0227 015F B6 4D
                                     lda base+3
                                                     check tens of hours
                              am
0228 0161 27 08
                                     bea blhr
                                                     if zero, blank digit
0229 0163 A1 01
                                     cmp #$01
0230 0165 27 46
                                     beg twoc
0231 0167 A1 0B
                                     cmp #$0b
                                                     look for blank
0232 0169 26 48
                                     bne blank
                                                     if not, blank display
0233 016B A6 0B
                                     lda #$Ob
                             blhr
0234 016D B7 4D
                                     sta base+3
                                                     blank tens of hours
0235 016F B6 4B
                                     lda base+1
                                                     check tens of minutes
                              mtn
0236 0171 A1 05
                                     cmp #$05
                                                     check against 5
0237 0173 22 3E
                                     bhi blank
                                                     if greater, blank display
0238
0239
                                     valid input, set timer counter *
0240
0241 0175 A6 OF
                                     Ida #$Of
0242 0177 B7 09
                                     sta tcr
                                                     unmask timer interrupt
0243 0179 A6 43
                                     Ida #$43
0244 017B B7 42
                                                     load inner loop counter
                                     sta ct
0245 0170 A6 06
                                     lda #$06
0246 017F B7 43
                                    sta ct1
                                                     load outer loop counter
0247 0181 3F 47
                                    cir sec
0248 0183 3F 52
                                     cir base+8
```

```
0249 0185 3F 53
                                    cir base+9
0250 0187 80
                             rtry
                                    rti
0251
0252
                                    clear displays *
0253
0254 0188 A6 0B
                                    lda #$0b
                             cirtm
0255 018A B7 4A
                                     sta base
0256 018C B7 4B
                                     sta base+1
0257 018E B7 4C
                                     sta base+2
0258 0190 B7 4D
                                     sta base+3
0259 0192 20 F3
                                    bra rtry
0260
0261
0262
                                     input digit *
                             ¥
0263
0264
                             ***
                                       time setting routine ***
0265
                                     time is inputted left to right
0266
                                      and the end of input is indicated
0267
             *
                              ×
                                      be pressing either the am or pm
0268
                              ×
                                      button. pm is denoted on the
0269
                                      display by lighting the decimal
0270
                                      point, counters are set to zero out
0271
                                      after each second.
0272
0273
0274
0275 0194 9A
                             dia
                                    cli
0276 0195 B6 4C
                                     lda base+2
0277 0197 B7 4D
                                     sta base+3
0278 0199 B6 4B
                                     lda base+1
                                                     shift data left one
0279 019B B7 4C
                                     sta base+2
                                                     digit
0280 019D B6 4A
                                    lda base
0281 019F B7 4B
                                     sta base+1
0282 01A1 B6 44
                                     lda result
                                                     enter digit 1
0283 01A3 B7 4A
                                     sta base
0284 01A5 A1 09
0285 01A7 22 DE
                                     cmp #$09
                                                     check for valid digit
                                     bhi rtry
0286 01A9 B7 4A
                                     sta base
0287 01AB 20 DA
                                    bra rtry
                                                     get next number
0288
0289
                                     check if time less than 12 o'clock
0290
                                    blank display if not
0291
0292 01AD B6 4C
                             twoc
                                    lda base+2
                                                     check hours units
0293 01AF A1 02
                                     cmp #$02
0294 01B1 23 BC
                                     bis mtn
                                                     okay, check tens of min.
0295 01B3 3F 4D
                                    clr base+3
                             blank
0296 01B5 3F 4C
                                     clr base+2
0297 01B7 A6 0D
                                     lda #$Od
0298 01B9 B7 4B
                                     sta base+1
                                                     send error message
0299 01BB A6 05
                                     lda #$05
0300 01BD B7 4A
                                     sta base
0301 01BF 20 C6
                                     bra rtry
0302
0303
                             **** seconds display ****
0304
                             * blank first two leds
0305
0306 01C1 B7 41
                             dsec
                                   sta timtmp
                                                     set timtmp to $0b
0307 01C3 B7 55
                                     sta base+$b
                                                     blank 1st two leds
0308 01C5 B7 54
                                    sta base+$a
0309 0107 80
                                     rti
0310
```

```
0311
0312
                             ****
                                         display routine ****
0313
0314
                                     displays are refreshed every
                                                                     mser
0315
                                     when a timer interrupt occurs, the
0316
                                     most significant digit is displayed
0317
                                     first. at the conclusion of each
0318
                                     minute, the time is updated
0319
0320
0321 0108
                             tmrint equ *
0322
0323 0108 99
                                    SPC
0324 01C9 BE 41
                                    ldx timtmp
                                                    choose time or temp
0325 01CB A6 FF
                                    lda #$ff
                                                    blank displays
0326 01CD B7 01
                                    sta portb
                                                    send to leds
0327 01CF 36 48
                                    ror segmnt .
                                                    select display
0328 01D1 25 04
                                    bcs min2
                                                    look for restart
0329
0330
0331 0103 A6 F7
                                    ida #$f7
                                                    restart with msd
0332 01D5 B7 48
                                    sta segmnt
0333 01D7 E6 4A
                             min2
                                    Ida base,x
                                                    load a with minutes
0334 01D9 5A
                                                    point to next digit
                                    decv
0335 01DA 02 48 02
                                    brset 1, segmnt, hrs1 check hours units
0336 01DD E6 4A
                                    Ida base,x load a with tens of min.
0337 01DF 5A
                             hrs1
                                    decx
                                                    point to next digit
0338 D1ED D4 48 D2
                                    brset 2, segmnt, hrs2 check tens of hrs.
0339 01E3 E6 4A
                                    Ida base,x load a with hours units
0340 01E5 5A
                                                    point to next digit
                             hrs2
                                    decx
0341 D1E6 D6 48 D2
                                    brset 3, segmnt, disp display value
0342 01E9 E6 4A
                                    Ida base,x load a with tens of hrs
0343 01EB A4 OF
                             disp
                                    and #$Of
                                                    mask upper nibble
0344 D1ED 97
                                     tax
                                                    set x equal to a
0345 01EE EE 80
                                    ldx segtab,x
                                                   display value table
0346 01F0 BF 01
                                     stx partb
                                                   enable display drivers
0347 01F2 B6 48
                                    lda segmnt
0348 01F4 B7 02
                                    sta portc
                                                   enable display
0349
0350
                             * *
                                      count display refreshes. 402 refreshes
0351
                                     equals one second. after 402 refreshes,
0352
                                     update clock
0353
0354
0355 01F6 A6 10
                                     lda #$10
                                                    set timer to interrupt
0356 D1F8 B7 D8
                                    sta tdr
                                                    after 2048 cycles
0357 01FA A6 0F
                                    |da #$0f
0358 01FC B7 09
                                    sta tcr
                                                    reset timer interrupt flag
0359 01FE 3A 42
                                    dec ct
                                                    decrement inner loop
0360 0200 26 08
                                    bne ret
0361 0202 A6 3B
                                     lda #$3b
                                                    reset inner loop
0362 0204 B7 42
                                     sta ct
0363 0206 3A 43
                                    dec ct1
                                                    decrement outer loop
0364 0208 27 01
                                    beg tmchg
                                                    if one sec., to time change
0365 020A 80
                             ret
                                    rti
0366
0367
                             ****
                                         time change routine, ****
0368
                                     when 60 seconds are counted,
0369
                             ×
                                     increase minutes by one, if
0370
                             ×
                                     necessary, blank minutes and increase
0371
                             ×
                                     hours. change am/pm if needed.
0372
```

```
0373
0374 020B
                             tmchg equ *
0375 020B 3C 47
                                     inc sec
                                                     increase seconds
                                     inc base+8
0376 0200 3C 52
                                                     inc. secs. units
0377 020F B6 52
                                     lda base+8
0378 0211 A1 0A
                                     cmp #$0a
                                                     look for ten
0379 0213 27 38
0380 0215 A6 3C
                                                     if yes, inc. tens
                                     beg tens
                            minck Ida #$3c
                                                     look for a minute
0381 0217 B1 47
                                     cmp sec
0382 0219 26 54
                                     bne ret1
                                                     wait for next second
0383 021B 3F 47
                                     cir sec
                                    cir base+9
0384 021D 3F 53
                                                     zero display
0385 021F B6 4A
                                    lda base
                                                     check min. units
0386 0221 A1 09
                                    cmp #$09
                                                     less than 9?
0387 0223 26 20
                                    bne inm1
                                                     increase
0388 0225 3F 4A
                                   clr base
                                                     min. units = 0
0389 0227 B6 4B
                                    lda base+1
                                                     check tens of min.
0390 0229 A1 05
                                    cmp #$05
                                                     less than 5?
0391 022B 26 1C
                                    bne inm2
                                                     increase
0392 0220 3F 4B
                                    clr base+1
                                                     tens of min =0
0393 022F B6 4D
                                    lda base+3
                                                     check tens of hrs.
0394 0231 A1 OB
                                                     look for blank
                                    cmp #$0b
0395 0233 27 1E
                                     beg hrck
                                                     less than 10:00
0396 0235 B6 4C
0397 0237 A1 02
                                    lda base+2
                                                     check hrs. units
                                                     less than 2?
                                     cmp #$02
0398 0239 26 2A
                                     bne inhr1a
                                                     increase
0399 023B A6 0B
                                     lda #$Ob
0400 0230 B7 40
                                                     set time to 1:00
                                     sta base+3
0401 023F A6 01
                                     lda #$01
0402 0241 B7 4C
                                     sta base+2
0403 0243 20 2A
                                     bra ret1
                                                     done
0404 0245 3C 4A
                            inm1
                                     inc base
                                                     increase min. units
0405 0247 20 26
                                     bra ret1
                                                     done
0406 0249 3C 4B
                             inm2
                                     inc base+1
                                                     increase tens of min.
0407 024B 20 22
                                     bra ret1
0408
0409 024D 3F 52
                             tens
                                     clr base+8
                                                     zero sec. units
0410 024F 3C 53
                                     inc base+9
                                                    inc sec. tens
0411 0251 20 C2
                                     bra minck
0412
0413
                                     increase hours *
0414
0415 0253 B6 4C
                             hrck
                                     lda base+2
                                                     check hours units
0416 0255 A1 09
                                     cmp #$09
                                                     less than 9?
0417 0257 26 08
                                     bne inhr1
                                                     increase
0418 0259 3F 4C
                                     clr base+2
                                                     hours units =0
0419 025B 3F 4D
                                     clr base+3
0420 025D 3C 4D
                                     inc base+3
                                                     tens of hours =1
0421 025F 20 DE
                                     bra ret1
                                                     done
D422 D261 3C 4C
                             inhr1 inc base+2
                                                     increase hours units
0423 0263 20 DA
                                     bra ret1
                                                     done
D424 D265 3C 4C
                             inhrla inc base+2
                                                     increase hours units
0425 0267 B6 4C
                                                     check value
                                     Ida base+2
                                                     for 12:00
0426 0269 A1 02
                                     cmp #$02
0427 026B 26 9D
                                     bne ret
                                                     no, done
0428 026D 33 49
                                     com pm
                                                     switch pm indicator
0429 026F A6 3B
                                     lda #$3b
                            ret1
0430 0271 B7 42
                                                     reset inner loop counter
                                     sta ct
0431 0273 A6 08
                                     lda #$08
0432 0275 B7 43
                                     sta ct1
                                                     reset outer loop counter
0433 0277 80
                                     rti
0434
```

0435 0436			***	i	nitialize	interrupt	vectors	***
0437 0438 0					# 1 1 B			
0436 0	irro			org	\$ffB			
0440 0	FF8 01	C8	tmrvec	fdb	tmrint			
0441 0	IFFA 01	3A	intveq	fdb	c4int			
0442 0	IFFC 00	9 0	swiveq	fdb	start			
0443 0	IFFE OO	90	reset	fdb	start			

AN1010

MC68HC11 EEPROM Programming from a Personal Computer

This application note describes a simple and reliable method of programming either the MC68HC11's internal EEPROM, or EEPROM connected to the MCU's external bus. The data to be programmed is downloaded from any standard personal computer (PC) fitted with a serial communications port. In addition to the programming procedure, the software incorporates the facility to verify the contents of the MCU's internal or external memory against code held on a PC disc. Both program and verify options use data supplied in S record format, which is downloaded from the PC to the MC68HC11 using the RS232 protocol supported by the MCU's SCI port.


The minimum MCU configuration required to program the MC68HC11's internal EEPROM is shown in Figure 1. This consists only of the MCU, an RS232 level shifting circuit, plus an 8 MHz crystal and a few passive components.

To initiate the download, the PC is connected to the MC68HC11 SCI transmit and receive lines via a level shifter. The circuit of Figure 1 uses a Maxim MAX232 to

eliminate the need for additional $\pm 12~V$ supplies. The MCU's special bootstrap mode is invoked by applying a logic zero to the MODA and MODB pins, followed by a hardware RESET.

Removing the RESET condition causes the MCU to start execution of its bootloader program, located in internal ROM, between addresses \$BF40 and \$BFFF. In normal single-chip or expanded modes, the boot ROM is not accessible, and reads from these memory locations will result respectively in irrelevant data or external memory fetches.

An additional consequence of bootstrap operation is that all vectors are relocated to the boot ROM area. With the exception of the RESET vector, which points to the start of the boot ROM, the remaining interrupt vectors all point to an uninitialized jump table in RAM. Three bytes are reserved for each entry in the jump table, to allow for an extended jump instruction. Tables 1 and 2 detail the memory map of the bootstrap vectors and an example RAM jump table.



C1, C2, C3, C4 — 22 µF 25 V Aluminium or Tantalum

NOTE: To improve reliability of the MCU, all its unused inputs should be connected to VSS or VDD

Figure 1. MC68HC11 Bootstrap Mode Connection to RS232 Line

Table 1. Bootstrap Vector Assignments

Boot ROM						
Address	Vector	Description				
BFFE	BF40	Bootstrap Reset				
BFFC	00FD	Clock Monitor				
BFFA	00FA	COP Fail				
BFF8	00F7	Illegal Opcode				
BFF6	00F4	SWI				
BFF4	00F1	XIRQ				
BFF2	00EE	IRQ				
BFF0	00EB	Real Time Interrupt				
BFEE	00E8	Timer Input Capture 1				
BFEC	00E5	Timer Input Capture 2				
BFEA	00E2	Timer Input Capture 3				
BFE8	00DF	Timer Output Compare 1				
BFE6	00DC	Timer Output Compare 2				
BFE4	00D9	Timer Output Compare 3				
BFE2	00D6	Timer Output Compare 4				
BFE0	00D3	Timer Output Compare 5				
BFDE	00D0	Timer Overflow				
BFDC	00CD	Pulse Accumulator Overflow				
BFDA	00CA	Pulse Accumulator Input Edge				
BFD8	00C7	SPI				
BFD6	00C4	SCI				

Table 2. RAM Jump Table

Internal RAM							
Address	Typical Instruction						
00FD	JMP CLKMON						
00FA	JMP COPFL						
etc							

Note that, before any interrupts are enabled in bootstrap mode, it is the software designer's responsibility to initialize all appropriate entries in the jump table.

As this application note does not make use of the MC68HC11's interrupt system, the jump table is not set up.

The bootstrap program continues by initializing the SCI transmitter and receiver to 7812 baud and proceeds to examine the state of the NOSEC bit in the CONFIG register. If this is at logic zero (security enabled) the bootloader will erase the entire contents of internal EEPROM and also the CONFIG register.

This feature is particularly useful for security conscious applications, where the internal EEPROM contains information of a proprietary or confidential nature. If the NO-SEC bit is at logic one, then the erasing sequence is not carried out.

Note also that erasing the CONFIG register disables the security feature.

The bootstrap program then issues a break condition on the SCI transmit line, and waits for the reception of the first byte. In this application, no use is made of the break transmitted by the SCI.

At this point, it is necessary to initiate the PC S record downloader program, called EELOAD.BAS (written in BASIC). It will display a header message, and prompt the user for the number of the COM channel (either one or two) which is connected to the MC68HC11. A listing of EELOAD.BAS is given at the back of this application note.

The PC-resident program will now configure the appropriate COM channel to 1200 baud, one stop bit, no parity, and download the binary file EEPROGIX.BOO from the PC to the MC68HC11.

The MC68HC11's bootloader will automatically detect the fact that the first incoming character is received at a different baud rate, and change its SCI rate to 1200 baud.

It will then proceed to load the binary file into all 256 RAM locations and then jump to address \$0000 (i.e., the first RAM location).

EEPROGIX.BOO consists of the MC68HC11 executable code shown in the source listing at the back of this application note, with the addition of \$FF at the head of the file, and \$00 appended up to the 256th byte. This program is designed to receive S records from the PC and program the data fields into the appropriate EEPROM memory locations.

A point to note is that the initial \$FF byte in EEPRO-GIX.BOO is only used to detect the baud rate of the PC, and is not echoed back, while the remaining 256 bytes are echoed by the MC68HC11's SCI transmitter. However, during download of EEPROGIX.BOO, the PC does not detect the echo, as this feature is unnecessary at this stage.

Once the newly downloaded S record programmer starts execution in the MC68HC11, it configures the SCI to 9600 baud, then waits for a control character from the PC. This character will determine the operating mode of the S record programmer. The options available are shown in Table 3. Note that these programming utilities can be used to load and verify external RAM as well as external EEPROM.

Table 3. S Record Downloader Operating Mode Options

Control Character	Operating Mode
X	Program External EEPROM RAM
	Program Internal EEPROM
V	Verify Internal or External EEPROM/RAM

If the S record programmer has been downloaded successfully, the PC resident program will now —

- Request whether the downloaded data must be echoed to the screen.
- 2. Prompt the user for the required operating mode.
- Request the name of the S record file to be downloaded from the PC.

Once the download starts, every character in the S record file is immediately echoed back to the PC. This ensures synchronism between the PC and the MC68HC11, and at the same time, removes some of the overhead associated with the EEPROM programming delay time. It also removes the need for a hardware handshake.

VERIFY OPTION

If a verify error occurs, the actual stored byte value is returned to the PC, where it is displayed with a preceding colon delimiter. In this way, EEPROM data and address faults can be quickly identified by inspection. At the end of the verify download, the total number of errors is displayed.

INTERNAL OR EXTERNAL OPTION

If a programming error occurs in either internal or external programming mode, i.e., if the read back data after programming does not correspond to the expected data, the MC68HC11-resident software will hang up. This condition is detected by the PC-resident program, which will then abort the download and display an error message. This same error message is displayed if a fault or incorrect connection exists on the serial link between the PC and MC68HC11.

There is one exception to this operation. It stems from the fact that changes to the MC68HC11's CONFIG register can only be detected after a subsequent hardware RESET. If the CONFIG register address (\$103F) is detected, then the CONFIG register is not read directly after programming. This prevents premature termination of the download.

To allow programming of the CONFIG register in all mask set versions of the MC68HC11A series, and to permit expanded mode operation, the MCU resident program switches from bootstrap mode to special test mode, by setting the MDA bit (bit 5) in the HPRIO register (address \$103C).

If the user wishes to maintain operation in bootstrap mode, (to verify internal ROM code, for instance), then the 'BSET HPRIO,X,#MDA' instruction on the 8th line of program code in EEPROGIX.ASC should be removed, and the program reassembled.

PROGRAMMING INTERNAL EEPROM

The techniques for programming internal and external EEPROM are quite different.

With internal EEPROM, it is first generally necessary to erase the required byte (erased state is \$FF), and follow with a write of data to the same address.

The internal programming sequence involves accessing the PPROG register (address \$103B) to latch the EE-PROM address and data buses for the duration that the

programming voltage is applied. Also, the programming time delay must be implemented or initiated by software. In this application, a software timing loop is used, but one of the internal MC68HC11 timer functions could equally well be used to provide the time delay.

Figures 2 and 3 show the flowcharts of the internal EEPROM erase and write sequences.




Figure 2. Internal EEPROM Erase Sequence




Figure 3. Internal EEPROM Write Sequence

PROGRAMMING EXTERNAL EEPROM

Figure 4 shows the hardware needed to interface the MC68HC11 to an external 2864 EEPROM, which provides a total of 8K bytes of reprogrammable memory. The ad-

dition of the MC68HC24 gives a minimal component count implementation of a circuit which accurately emulates the MC68HC11A8 single-chip MCU. The added benefit of using the 2864 is that the software designer's program and/or data can be modified without removing the emulator from the target system. This can be particularly useful in applications where the emulator may be enclosed in a confined space or in an environmental chamber.

To program the 2864 from the PC, the external operating mode option (X) must be selected from the EELOAD menu.

Programming the 2864 involves fewer operations than are needed for internal EEPROM, as the former has no equivalent of the PPROG control register. In addition, the erase sequence and delay time are handled automatically by the 2864 on-chip logic.

A data polling technique is used to determine the end of the programming delay time. This involves examining the most significant bit of the data programmed, by reading from the address just written to, until the data becomes true. (During the programming delay time, the MS bit will read as the complement of the expected data).

This means that the same software algorithm can be used to download code or data to external RAM as well as external EEPROM.

EMULATOR ADDRESS DECODING

The emulator circuit in Figure 4 shows the MC68HC11's address line A13 connected to pin 26 of the 2864. Though this pin is actually unused by the 2864, its inclusion permits the replacement of the 2864 with a 27128 16K byte EEPROM memory.

An important outcome of this is that, when a 2864 is used, the memory range \$C000-\$DFFF is mapped over the normally used 8K byte range of \$E000-\$FFFF. In practice, this should never pose a problem. When a 27128 memory is used, its full 16K byte address range of \$C000-\$FFFF is available to the MCU.

Included in the S record programmer, irrespective of the selected programming mode, is a feature to force program execution at the address specified in the S9, S record address field, provided the address is not \$0000.

Figure 5 shows the general format of S record files.





Figure 4. MC68HC11A8 Emulator Using 2864 EEPROM



APART FROM THE LETTER'S AT THE START, ALL CHARACTERS IN THE RECORDS ARE HEXADECIMAL DIGITS REPRESENTED IN ASCII FORMAT.

NOTE: The S-record programmer in this application ignores the checksum byte.

Figure 5. S-Record Format

```
10 ' ****** EELOAD.BAS 20/3/87
                                    Version 1.0 *******/
20 ' Written by R.Soja, Motorola East Kilbride'
30 ' Motorola Copyright 1987'
40 ' This program downloads S record file to the MC68HC11 through special'
50 'bootstrap program, designed to program either internal or external '
60 ' EEPROM in the 68HC11's memory map'
70 ' The loader can also verify memory against an S record file.'
80 ' Downloaded data is optionally echoed on terminal.'
100 CR$=CHR$(13)
110 MIN$=CHR$(32)
120 MAX$=CHR$(127)
130 ERM$="Can't find "
140 LOADER$="EEPROGIX.BOO"
150 CLRLN$=SPACE$(80)
160 VER$="1.0": 'Version number of EELOAD'
170 ERRTOT%=0: 'Number of errors found by verify operation'
180 CLS
190 PRINT " <<<<<<
                              EELOAD Version ": VER$; "
                                                                         >>>>>
200 PRINT " <<<<< 68HC11 Internal/External EEPROM loader/verifier >>>>>>
210 PRINT
220 PRINT "==> Before continuing, ensure 68HC11 is in bootstrap mode,"
230 PRINT "
               RESET is off, and COM1 or COM2 is connected to the SCI"
240 PRINT
250 ' First make sure loader program is available'
260 ON ERROR GOTO 880
270 OPEN LOADERS FOR INPUT AS #2
280 CLOSE #2
290 ON ERROR GOTO 0
300 CHAN$="0"
310 ROW=CSRLIN: 'Store current line number'
320 WHILE CHAN$<>"1" AND CHAN$<>"2"
330 GOSUB 1070
340 LINE INPUT "Enter COM channel number (1/2):", CHAN$
350 WEND
360 CM$="COM"+CHAN$
370 ' Now set baud rate to 1200 and load EEPROG through boot loader'
380 ' by executing DOS MODE and COPY commands'
390 SHELL "MODE "+CM$+":1200,N,8,1"
400 SHELL "COPY "+LOADER$+" "+CM$
401 GOSUB 1070
402 FOR 1%=1 TO 4:PRINT CLRLN$;:NEXT 1%:PRINT: 'Clear DOS commands from screen'
410 ECHO$=" "
420 WHILE ECHOS<>"Y" AND ECHOS<>"N"
430 GOSUB 1070
440 LINE INPUT "Do you want echo to screen (Y/N):", ECHO$
450 WEND
470 ROW=CSRLIN: 'Store current line number'
480 EEOPT$=" ": 'Initialise option char'
490 WHILE EEOPT$<>"X" AND EEOPT$<>"I" AND EEOPT$<>"V"
510 LINE INPUT "Select Internal, eXternal or Verify EEPROM option (I/X/V):", EEOPT$
520 WEND
530 OPT$="Verify"
540 IF EEOPT$="I" THEN OPT$="Internal"
550 IF EEOPT$="X" THEN OPT$="External"
560 ROW=CSRLIN: 'Store current line position in case of file error'
570 RXERR=0: 'Initialise number of RX errors allowed'
580 ON ERROR GOTO 910
590 GOSUB 1070
```

```
600 IF OPTS="Verify" THEN INPUT "Enter filename to verify: ",F$ ELSE INPUT "Enter filename to download:",F$
610 CLOSE
620 OPEN F$ FOR INPUT AS #2
630 ON ERROR GOTO 0
640 'COM1 or 2 connected to SCI on HC11'
650 OPEN CM$+":9600,N,8,1" AS #1
660 'Establish contact with HC11 by sending CR char & waiting for echo'
670 ON ERROR GOTO 860: 'Clear potential RX error'
680 PRINT #1.CR$:
690 GOSUB 990: 'Read char into B$'
700 'Transmit Internal, External or Verify EEPROM option char to 68HC11'
710 PRINT #1, EEOPT$;: GOSUB 990:
                                          'No echo to screen'
720 ON ERROR GOTO 930
730 PRINT "Starting download of <";F$;"> to: ";OPT$;" Eeprom"
732 IF ECHO$="Y" THEN E%=1 ELSE E%=0
734 IF EEOPT$="V" THEN V%=1 ELSE V%=0
740 WHILE NOT EOF(2)
750 INPUT #2,S$
751 L%=LEN(S$)
752 FOR 1%=1 TO 1%
760
        PRINT #1, MID$(S$, I%, 1);: GOSUB 990: IF E% THEN PRINT B$;
770
         IF V% THEN GOSUB 1030:IF C$<>"" THEN PRINT ":":HEX$(ASC(C$)):
785 NEXT 1%
787 IF E% THEN PRINT
790 WEND
795 PRINT
800 PRINT "Download Complete"
810 IF V% THEN PRINT ERRTOT%;" error(s) found"
820 CLOSE #2
830 SYSTEM
840 END
850 / ------
860 IF RXERR>5 THEN 940 ELSE RXERR=RXERR+1:RESUME 610
870 / ------/
880 PRINT:PRINT ERM$;LOADER$:PRINT "Program aborted"
890 GOTO 830
900 / -----/
910 PRINT ERMS; FS; SPACES(40)
920 RESUME 580
930 /-----
940 PRINT:PRINT "Communication breakdown: Download aborted"
960 '-----
970 '--SUB waits for received character, with time limit'
980 '-- returns with char in B$, or aborts if time limit exceeded'
990 T0%=0:WHILE LOC(1)=0:IF T0%>100 THEN 940 ELSE T0%=T0%+1:WEND
1000 B$=INPUT$(1,#1):RETURN
1010 /-----
1020 '-- SUB waits for received character, with time limit'
1025 '-- returns with char in C$, or null in C$ if time limit exceeded'
1030 TO%=0:C$="":WHILE LOC(1)=0 AND TO%<1:TO%=TO%+1:WEND
1040 IF LOC(1)>0 THEN C$=INPUT$(1,#1):ERRTOT%=ERRTOT%+1
1050 RETURN
 1060 '-----
 1070 '-- SUB Clear line '
 1080 LOCATE ROW, 1, 1: PRINT CLRLN$
 1090 LOCATE ROW, 1, 1: RETURN
 1100 /-----
```

```
1 A
2 A
                                   EEPROGIX.ASC 19/3/87
                                                             Revision 1.0
3 A
4 A
                     * Written by R.Soja, Motorola, East Kilbride
5 A
                     * Motorola Copyright 1987.
6 A
7 A
                              This program loads S records from the host to
8 4
                     * either a 2864 external EEPROM on the 68HC11 external bus,
9 A
                     * or to the 68HC11's internal EEPROM. It can also be used
10 A
                     * verify memory contents against an S record file or just
11 A
                     * load RAM located on the 68HC11's external bus.
12 A
                     * Each byte loaded is echoed back to the host.
13 A
                     * When programming a 2864, data polling is used to detect
                     * completion of the programming cycle.
14 A
15 A
                     * As the host software always waits for the echo before
16 A
                     * downloading the next byte, host transmission is suspended *
17 A
                     * during the data polling period.
                     * Because the serial communication rate (~1mS/byte) is
18 A
19 A
                     * slower than the 2864 internal timer timeout rate (~300uS) *
20 A
                     * page write mode cannot be used. This means that data
                       polling is active on each byte written to the EEPROM,
21 A
22 A
                     * after an initial delay of approx 500uS.
23 A
24 A
                     * When the internal EEPROM is programmed, instead of data
                     * polling, each byte is verified after programming.
25 A
26 A
                     * In this case, the 500uS delay is not required and is
27 A
                     * bypassed.
28 A
                     * If a failure occurs, the program effectively hangs up. It *
29 A
                     * is the responsibility of the host downloader program to
30 A
                     * detect this condition and take remedial action.
31 A
                     * The BASIC program EELOAD just displays a 'Communication
32 A
                     * breakdown' message, and terminates the program.
33 A
34 A
                     * When used in the verify mode, apart from the normal echo
35 A
                     * back of each character, all differences between memory
36 A
                     * and S record data are also sent back to the host.
37 A
                     * The host software must be capable of detecting this, and
38 A
                     * perform the action required.
39 A
                     * The BASIC loader program EELOAD simply displays the
40 A
                     * returned erroneous byte adjacent to the expected byte,
41 A
                     * separated by a colon.
42 A
43 A
                     * Before receiving the S records, a code byte is received
44 A
                     * from the host, i.e.:
45 A
                                           ASCII 'X' for external EEPROM
                                           ASCII 'I' for internal EEPROM
46 A
47 A
                                           ASCII 'V' for verify EEPROM
48 A
                     * This program is designed to be used with the BASIC EELOAD *
49 A
50 A
51 A
                     * Data transfer is through the SCI, configured for 8 data
                     * bits, 9600 baud.
52 A
53 A
54 A
                               PAGE
```

```
55 A
                       * Constants
 56 A
            0080
                       TDRE
                                            $80
                                  FOLI
 57 A
           0020
                       RUBE
                                  EQU
                                            $20
 58 A
           0020
                       MDA
                                  EQU
                                            $20
 59 A
           0040
                       SMOD
                                  EQU
                                            $40
 60 A
           0005
                       mS10
                                  FOLI
                                            10000/3
                                                                    10mS delay with 8MHz xtal.
 61 A
           00A6
                       uS500
                                  EQU
                                            500/3
                                                                    500uS delay.
 62 A
 63 A
                       * Registers
 64 A
           002B
                       BAUD
                                  EQU
                                            $2B
 65 A
           002C
                       SCCR1
                                  EQU
                                            $2C
 66 A
           002D
                       SCCR2
                                  FOLI
                                            $2D
 67 A
           002E
                       SCSR
                                 FOL
                                            $2E
68 A
           002F
                       SCDR
                                 EQU
                                            $2F
69 A
           003B
                       PPROG
                                 FOIL
                                            $3R
70 A
           003C
                       HPRIO
                                 FOU
                                            $3C
71 A
           103F
                       CONFIG
                                 EQU
                                            $103F
72 A
73 A
                       * Variables. Note: They overwrite initialisation code!!!!
74 A
           0000
                                  ORG
75 P 0000 0001
                       EEOPT
                                  RMB
                                            1
 76 P 0001 0001
                       MASK
                                  RMR
                                            1
 77 P 0002 0001
                       TEMP
                                  RMB
 78 P 0003 0001
                       LASTBYTE
                                 RMB
 79 A
 80 A
                       * Program
81 A
           0000
                                  ORG
                                            $0
 82 A 0000 8E00FF
                                  LDS
                                            #SFF
83 A 0003 CE1000
                                  LDX
                                            #$1000
                                                                    Offset for control registers.
84 A 0006 6F2C
                                  CLR
                                            SCCR1.X
                                                                    Initialise SCI for 8 data bits, 9600 baud
85 A 0008 CC300C
                                  LDD
                                            #$300C
 86 A 000B A72B
                                  STAA
                                            BAUD, X
87 A 000D E72D
                                  STAB
                                            SCCR2,X
88 A 000F 1C3C20
                                  BSET
                                            HPRIO, X, #MDA
                                                                    Force Special Test mode first,
89 A
                       *=>> MAINTAIN SPECIAL TEST MODE TO ALLOW B96D CONFIG REGISTER PROGRAMMING <<==
90 A
                                  BCLR HPRIO, X, #SMOD and then expanded mode. (From Bootstrap mode)
91 A 0012 9F00
                       ReadOpt
                                  STS
                                            <EEOPT
                                                                    Default to internal EEPROM: EEOPT=0; MASK=$FF:
 92 A 0014 8D7C
                                            READC
                                  BSR
                                                                    Then check control byte for external or internal
93 A 0016 C149
                                  CMPB
                                            #'1'
                                                                    EEPROM selection.
 94 A 0018 2714
                                  BEQ
                                            LOAD
 95 A 001A C158
                                  CMPB
                                            #1¥1
                                                                    If external EEPROM requested
 96 A 001C 2609
                                  BNE
                                            OptVerf
97 A 001E 7C0000
                                  INC
                                            EEOPT
                                                                    then change option to 1
98 A 0021 8680
                                  LDAA
                                            #$80
 99 A 0023 9701
                                  STAA
                                            <MASK
                                                                    and select mask for data polling mode.
100 A 0025 2007
                                  BRA
                                            LOAD
101 A
102 A 0027 C156
                       OptVerf
                                 CMPB
                                            #'V'
                                                                    If not verify then
103 A 0029 26E7
                                  BNE
                                            ReadOpt
                                                                    get next character else
104 A 002B 7A0000
                                  DEC
                                            EEOPT
                                                                    make EEOPT flag negative.
105 A
106 A
           002E
                       LOAD
                                  EQU
107 A 002E 8D62
                                  BSR
                                            READC
108 A 0030 C153
                                  CMPB
                                            #/S
                                                                    Wait until $1 or $9 received,
109 A 0032 26FA
                                  RNF
                                            LOAD
                                                                    discarding checksum of previous S1 record.
110 A 0034 805C
                                  BSR
                                            READC
111 A 0036 C131
                                  CMPB
                                            #11
112 A 0038 2719
                                  BEQ
                                            LOAD 1
```

1	113	A	003A	C139		CMPB	#19	
			003C			BNE	LOAD	
1	115	A	003E	8D5 F		BSR	RDBYTE	Complete reading S9 record before terminating
	116	A	0040	17		TBA		
•	117	A	0041	8002		SUBA	#2	# of bytes to read including checksum.
1	118	A	0043	8D6B		BSR	GETADR	Get execution address in Y
1	119	A	0045	8058	LOAD9	BSR	RDBYTE	Now discard remaining bytes,
1	120	A	0047	4A		DECA		including checksum.
1	121	A	0048	26FB		BNE	LOAD9	
•	122	A	004A	188C0000		CPY	#0	If execution address =0 then
•	123	A	004E	27FE		BEQ	•	hang up else
•	124	A	0050	186E00		JMP	,Υ	jump to it!
•	125	A			*			
	126			0053	LOAD1	EQU	*	
•	127	A	0053	8D4A		BSR	RDBYTE	Read byte count of S1 record into ACCB
	128	A	0055	17		TBA		and store in ACCA
•	129	A	0056	8003		SUBA	#3	Remove load address & checksum bytes from count
•	130	A	0058	8056		BSR	GETADR	Get load address into X register.
•	131	A	005A	1809		DEY		Adjust it for first time thru' LOAD2 loop.
•	132	A	005C	2017		BRA	LOAD1B	
•	133	A			*			
•	134	A	005E	D600	LOAD1A	LDAB	EEOPT	Update CC register
•	135	A	0060	2B25		BMI	VERIFY	If not verifying EEPROM then
•	136	A	0062	2705		BEQ	DATAPOLL	If programming external EEPROM
•	137	A	0064	C6A6		LDAB	#u\$500	
•	138	A	0066	5A	WAIT1	DECB		then wait 500uS max.
•	139	A	0067	26FD		BNE	WAIT1	
•	140	A	0069	18E600	DATAPOLL	LDAB	,Υ	Now either wait for completion of programming
	141	A	006C	D803		EORB	<lastbyte< td=""><td>cycle by testing MS bit of last data written to</td></lastbyte<>	cycle by testing MS bit of last data written to
•	142	A	006E	D401		ANDB	<mask< td=""><td>memory or just verify internal programmed data.</td></mask<>	memory or just verify internal programmed data.
•	143	A	0070	26F7		BNE	DATAPOLL	
			0072		LOAD1E	DECA		When all bytes done,
			0073			BEQ	LOAD	get next S record (discarding checksum) else
			0075		LOAD1B	BSR	RDBYTE	read next data byte into ACCB.
			0077			INY		Advance to next load address
				700000		TST	EEOPT	
1	149	A	007C	2805		BMI	LOAD1D	If verifying, then don't program byte!
•	150	A	007E	2743		BEQ	PROG	If internal EEPROM option selected then program
•	151	A	0800	18E 700		STAB	,Υ	else just store byte at address.
•	152	A	0083	0703	LOAD1D	STAB	<lastbyte< td=""><td>Save it for DATA POLLING operation.</td></lastbyte<>	Save it for DATA POLLING operation.
•	153	A	0085	2007		BRA	LOAD1A	
•	154	A			*			
				18E600	VERIFY	LDAB	γ.	If programmed byte
•	156	A	A800	D103		CMPB	<lastbyte< td=""><td>is correct then</td></lastbyte<>	is correct then
•	157	A	008C	27E4		BEQ	LOAD1E	read next byte
•	158	A	00 8 E	8008		BSR	WRITEC	else send bad byte back to host
•	159	A	0090	20E0		BRA	LOAD1E	before reading next byte.
•	160	A			*			
	161			0092	READC	EQU	*	ACCA, X, Y regs unchanged by this routine.
				1F2E20FC		BRCLR	SCSR,X,#RDRF,*	
			0096			LDAB	SCDR,X	Read next char
				1F2E80FC	WRITEC	BRCLR	SCSR,X,#TDRE,*	
			009C			STAB	SCDR,X	and echo it back to host.
			009E	39		RTS		Return with char in ACCB.
1	167	A			*			
- 1	168	A	009F	8DF1	RDBYTE	BSR	READC	1st read MS nibble
•	169	A	00A1	8D17		BSR	HEXBIN	Convert to binary
•	170	A	00A3	58		LSLB		and move to upper nibble

171 A 00A4 58		LSLB		
172 A 00A5 58	,	LSLB		
173 A 00A6 58	;	LSLB		
174 A 00A7 D7	02	STAB	<temp< td=""><td></td></temp<>	
175 A 00A9 8D	E7	BSR	READC	Get ASCII char in ACCB
176 A 00AB 8D	OD	BSR	HEXBIN	
177 A 00AD DA	.02	ORAB	<temp< td=""><td></td></temp<>	
178 A 00AF 39)	RTS		Return with byte in ACCB
179 A	*			
180 A 00	BO GETADR	EQU	*	
181 A 00B0 36	•	PSHA		Save byte counter
182 A 0081 8D	EC	BSR	RDBYTE	Read MS byte of address
183 A 00B3 17	•	TBA		and put it in MS byte of ACCD
184 A 0084 8D	E9	BSR	RDBYTE	Now read LS byte of address into LS byte of ACCD
185 A 0086 18	8F	XGDY		Put load address in Y
186 A 00B8 32		PULA		Restore byte counter
187 A 00B9 39		RTS		and return.
188 A	*			
1 7 A 00	BA HEXBIN	EQU	*	
190 A 00BA C1	39	CMPB	#19	If ACCB>9 then assume its A-F
191 A 00BC 23	02	BLS	HEXNUM	
192 A 00BE CB	09	ADDB	#9	
193 A 00C0 C4	OF HEXNUM	ANDB	#\$F	
194 A 00C2 39		RTS :		
195 A	•			
196 A 00	C3 PROG	EQU	*	
197 A 00C3 36		PSHA		Save ACCA.
198 A 00C4 86	16	LDAA	#\$ 16	Default to byte erase mode
199 A 00C6 18	8C103F	CPY	#CONFIG	If byte's address is CONFIG then use
200 A 00CA 26	02	BNE	PROGA	
201 A 00CC 86	06	LDAA	#\$ 06	bulk erase, to allow for A1 & A8 as well as A2.
202 A 00CE 8D	10 PROGA	BSR	PROGRAM	Now erase byte, or entire memory + CONFIG.
203 A 0000 86	02	LDAA	#2	
204 A 0002 80	0C	BSR	PROGRAM	Now program byte.
205 A 0004 18	8C103F	CPY	#CONFIG	If byte was CONFIG register then
206 A 0008 26	03	BNE	PROGX	
207 A 00DA 18	E600	LDAB	,γ	load ACCB with old value, to prevent hangup later.
208 A 000D 32	PROGX	PULA		Restore ACCA
209 A 00DE 20	A3	BRA	LOAD1D	and return to main bit.
210 A	*			
211 A 00	EO PROGRAM	EQU	•	
212 A 00E0 A7	38	STAA	PPROG,X	Enable internal addr/data latches.
213 A 00E2 18	E700	STAB	,Υ	Write to required address
214 A 00E5 6C	38.	INC	PPROG,X	Enable internal programming voltage
215 A 00E7 3C		PSHX		
216 A 00E8 CE	0D05	LDX	#mS10	and wait 10mS
217 A 00EB 09	WAIT2	DEX		
218 A 00EC 26	FD	BNE	WAIT2	
219 A OOEE 38		PULX		
220 A 00EF 6A	3B	DEC	PPROG,X	Disable internal programming voltage
221 A 00F1 6F	38			Release internal addr/data latches
222 A 00F3 39		RTS	•	and return
223 A	*			
224 A		END		

SYMBOL TABLE: Total Entries= 41

BAUD	002B	PROGA	00CE
CONFIG	103F	PROGRAM	00E0
DATAPOLL	0069	PROGX	000D
EEOPT	0000	RDBYTE	009F
GETADR	0080	RDRF	0020
HEXBIN	00BA	READC	0092
HEXNUM	0000	ReadOpt	0012
HPRIO	003C	SCCR1	002C
LASTBYTE	0003	SCCR2	0020
LOAD	002E	SCDR	002F
LOAD1	0053	SCSR	002E
LOAD1A	005E	SMOD	0040
LOAD1B	0075	TDRE	0080
LOAD1D	0083	TEMP	0002
LOAD1E	0072	VERIFY	0087
LOAD9	0045	WAIT1	0066
MASK	0001	WAIT2	00EB
MDA	0020	WRITEC	0098
OptVerf	0027	mS10	0005
PPROG	003B	uS500	00A6
PROG	00C3		

DESIGNING FOR ELECTROMAGNETIC COMPATIBILITY (EMC) WITH HCMOS MICROCONTROLLERS

by Mike Catherwood Motorola Inc. Austin, Tx.

INTRODUCTION

The operating speed of present HCMOS devices is approaching that of the fastest bipolar logic families of only a few years ago. Associated with this increase in performance are some new design challenges for the MCU-based system designer. This application note addresses one of these issues, the electromagnetic compatibility (EMC) of the finished product. EMC may be considered from either an emission or a susceptibility point of view. Although the following discussion relates primarily to emission control (in particular, radiated emission), most techniques to limit emission also reduce susceptibility. Futhermore, minimizing electromagnetic interference (EMI) will reduce overall system noise, the benefits of which are higher digital noise immunity and accurate operation of local analog subsystems — i.e., better design margin and a more reliable end product.

EMC can only exist when the system functions correctly within the intended electromagnetic environment and does not exceed the EMI levels specified in the appropriate standards documents. EMI, which encompasses interference in a bandwidth of 'dc to daylight' is a generalization of a much older term, radio frequency interference (RFI), which is now defined to encompass 10 kHz to 3 GHz. Failure to consider EMC during early phases of the design process may result in expensive modifications (possibly with many additional components), printed circuit board (PCB) re-layout, product introduction delays, and EMC consultant fees to conform to the required standards.

LEGAL REQUIREMENTS

The Federal Communications Commission (FCC) have a set of standards to regulate EMI in electronic equipment and systems for use in the United States. Compliance with the appropriate sections of these regulations is mandatory to market or sell a product except for certain subclasses of digital devices that are temporarily exempt. Engineering models (including field-trial prototypes which are not sold) are also exempt; however, the display of a product at an electronics show is considered a marketing function subject to regulations.

FCC rules and regulations (part 15, subpart J of Title 47 of The Federal Regulations) apply to almost all digital devices (see Reference 1), defining standards and operational requirements for all devices capable of emitting RF energy within the range 450 kHz to 1 GHz.

Equipment for use within West Germany must comply with a different set of standards defined and administered by the Verland Deutcher Electro-Techniker (VDE). Digital equipment is generally required to meet both VDE0871 standards. In other countries, compliance to a standard is not always mandatory, however, the European Economic Community (EEC) member states intend to introduce a mandatory RFI performance standard after 1st January 1992. The current proposal is based on International Special Committee on Radio Interference specification CISPR22 and is referred to as European norm EN55022. As the FCC is a member of the CISPR, and has voted in favor of the CISPR22 standard, it is likely that the FCC will utimately adopt the same standards. CISPR22 is somewhat more stringent than FCC part 15, subpart J in the 88 to 230 MHz frequency range, though it is less stringent than some aspects of the VDE0871.

RFI PROBLEM OVERVIEW

The frequency spectrum of a periodic waveform has been shown, through Fourier analysis, to be composed of discrete frequency components that include the fundamental (f0) and multiple harmonics ($n \times f$ 0). For a typical trapezoidal waveform, the relative amplitude of each frequency component is related to the fundamental frequency, the rise time, and mark-to-space ratio (duty cycle) of the waveform (see Reference 2). Doubling the frequency, halving the rise time, or halving the mark-to-space ratio will double (+6 dB) the amplitude of a specific harmonic frequency.

It is possible to graphically predict the harmonic spectrum of a specific trapezoidal waveform by plotting the amplitude of two corner frequencies and a reference (0 dB) point. This plot is referred to as a Fourier envelope, a Bode plot, or a nomogram. An example is shown in Figure 1 where:

0 dB reference = 20 log(2A
$$\delta$$
) dB
f1 = 1 π P Hz
f2 = 1 π t_r Hz

where:

V = amplitude V P = pulse width s $t_r = rise time$ s T = period s $\delta = (P + t_r)T$

At frequencies beyond f1 (1 π P), the amplitude of the harmonics falls off at -20 dB decade. Above f2 (1 πt_r), the amplitude of the harmonics falls off at -40 dB/decade. For many applications, these latter harmonics are considered small enough to be ignored; thus, the bandwidth of a system is generally defined to be $1/\pi t_r$. For example, an HCMOS device which can produce an external periodic signal with edge times on the order of 2 ns can generate significant harmonics (i.e., have a bandwidth) of up to 160 MHz. Any PCB tracks, component leads, cables, or connectors attached directly or capacitively to signal sources, such as those previously described, can act as antennas and radiate the harmonics with varying degrees of efficiency. Radiated emission from a system may be either differential-mode or common-mode radiation; common-mode radiation is typically more difficult to reduce.


DIFFERENTIAL-MODE RADIATION

Differential-mode radiation is caused by the flow of RF current loops around the system conductors. For a small loop area, the far-field electric term, when operating in an field above a ground plane (free space is not a typical environment), can be shown to be approximately (see Reference 3):

$$E = 2.6(A I_L f^2)/R$$
 $\mu V/m$ (1)

where:

A = loop area cm^2 $I_L = loop current$ A f = frequency MHz R = distance m






Figure 1. Nomogram of a Trapezoidal Waveform

For a constant current and loop area, the electric field at a prescribed distance is proportional to the square of the frequency (i.e., it increases at 40 dB/decade). Adding this term to the Fourier envelope indicates that the differential-mode radiated emission increases at 20 dB/decade up to f2, after which it remains flat. R is fixed by both the FCC and VDE rules and regulations, and f is usually not a system variable; however, A and IL can be reduced through thoughtful board layout and careful circuit design.

COMMON-MODE RADIATION

Common-mode (CM) radiation is caused by unintentional voltage drops in a circuit, which cause some grounded parts of the circuit to rise above the real ground potential (see Figure 2). Cables connected to the affected ground act like antennas and radiate the components of the CM potential. The far-field electric term can be shown as follows (see Reference 3):

$$E \approx (f \mid_{CM} L)/R \quad V/m$$
 (2)


where:

L = antenna length m $I_{CM} = \text{common-mode current}$ A f = frequency Hz R = distance m


For a constant current and antenna length, the electric field at a prescribed distance is proportional to the frequency (i.e., it increases at $20 \, \mathrm{dB/decade}$). Adding this term to the Fourier envelope indicates that the CM radiated emission remains flat up to f2, then decreases at $-20 \, \mathrm{dB/decade}$ for frequencies above f2. Unlike differential-mode radiation, which is relatively easy to reduce through careful product design, CM radiation is more difficult to control since the only variables available to the designer are typically the common path impedances and CM current. Obviously, to eliminate the radiation, the CM current must approach zero, which can be achieved through a sensible grounding scheme and the addition of inductors or capacitors to increase the cable (antenna) impedance.

SUPPLY DECOUPLING

Inadequate decoupling decreases system noise margins and ultimately leads to incorrect, unreliable, or unstable operation. For example, the MC68HC11A8 can generate peak supply-current transients of approximately 100 mA, which is typical of an HCMOS microcontroller. Although the average supply current is only a few milliamps, the power supply must be able to source the peak supply-current levels



(a) Poor Supply Decoupling



(b) Equivalent Circuit of (a)

Figure 2. PCB Layout

to guarantee correct operation. Also, for fast digital logic, the peak supply-current transients are large enough to create an EMI problem if the decoupling layout is poor.

A decoupling network is used to reduce the supply impedance at the device. To calculate the value of a decoupling capacitor, the acceptable supply ripple must first be determined. An appropriate goal is to achieve a maximum ripple of 20% of the minimum noise immunity voltage — e.g., for the MC68HC11A8 with $V_{DD} = 5 \text{ V}$ and no loads:

$$V_{IL} - V_{OL} = (0.2 \times V_{DD}) - 0.1 = 0.9 \text{ V}$$

 $V_{OH} - V_{IH} = 4.9 - (0.7 \times V_{DD}) = 1.4 \text{ V}$

Therefore.

Minimum noise immunity =
$$0.9 \text{ V}$$

Maximum ripple = $0.2 \times 0.9 = 180 \text{ mV}$
Transient period = 10 ns

Now,

$$C = I_{DD} / (dv/dt)$$

= 100 mA/(180 mV/10 ns)
= 0.006 μ F

Rounding up to the nearest preferred value gives 0.01 μ F. When operating the device in expanded mode, the transient currents generated by bus switching can be significantly larger. Consequently, the recommended decoupling configuration is a 1 μ F tantalum in parallel with a high-frequency 0.01 μ F multilayer ceramic (or similar) capacitor. The parallel 0.01 μ F capacitor extends the upper frequency response of the network which migh otherwise be reduced due to the internal inductance of the 1 μ F capacitor. However, with the exception of VLSI devices, decoupling capacitors rarely need to exceed 0.01 μ F per device. It is also recommended to bulk decouple the board at the supply-line entry point with a 10–100 μ F capacitor, depending upon the total board-supply requirements. Because it is desirable to prevent unwanted supply noise from going off-board and radiating from the connecting cables, a ferrite bead can be added between the decoupling capacitor and the connector. Care must be taken to ensure that the DC current will not saturate the ferrite, making it ineffective.

For a decoupling network to operate successfully, the impedance between the network and its load must be very low, and, to reduce EMI, its loop area must be as small as possible. Consider the PCB layout of Figure 2(a); the equivalent circuit is shown in Figure 2(b).

For DC current.

$$V_{drop} = (77) \times 0.1 \text{ mV} = 7.7 \text{ mV}$$

For AC current, assuming 100 mA peak current with a minimum rise time of 10 ns, Total inductance = 89 nH

> V_{drop} = L di/dt = 89 nH(100 mA/10 ns) = 890 mV

A drop of 0.9 V between the decoupling network and the MCU exceeds the maximum acceptable ripple, even if the recommended network is used. As shown in this example, for fast current transients containing many high-frequency components, the circuit inductance is by far the most critical factor when considering decoupling effectiveness.

Parasitic loop impedance can be effectively reduced through the use of thicker PCB tracks, ground/supply planes, and more direct routing. Decoupling networks should be located as close as possible to the device supply pins. Surface-mount capacitors, which have lower inductance than their leaded counterparts, may be used to the full advantage as decouplers if mounted on the noncomponent side of a PCB across a component, which is the closest possible location. Reducing loop impedance also tends to reduce loop area, which has been previously shown (see Equation (1)) to be directly proportional to radiated field strength.

SELF-RESONANCE

The inductance and capacitance within the decoupling loop, essentially results in a series-resonant tuned circuit where:

resonant frequency,
$$\mathbf{f} = 1/2\pi \text{ }\sqrt{\text{LC}}$$
 Hz (3)

At frequencies above **f**, the impedance of the circuit becomes inductive and results in a less effective decoupler. At resonance, **f**, the impedance is purely resistive and at a minimum, which can be used to advantage in solving narrow-band RFI problems by tuning suspect decoupling networks to resonate at the problem frequency. For example, to reduce harmonics in the area of 100 MHz (the FM radio band) for a total loop inductance of 10 nH, equate Equation (3) to 100 MHz and solve for C. In this example, C would equal approximately 250 pF.

LINE TERMINATION

A signal will propagate down a PCB track at approximately 0.6 the speed of light (0.6 ft ns) until it reaches a load. If the line is unterminated (e.g., a high-impedance input), then the degree of impedance mismatch between the load and the line will cause a proportional amount of the signal to be reflected back down the line toward the source. These reflections can induce ringing and overshoot, causing significant EMI problems. If the load equals the characteristic impedance of the line, Z₀, then from viewpoint of the line, the load looks like an infinite line and nothing will be reflected.

In the case of a mismatched line, if the source-signal rise time is sufficiently slow with respect to the line propagation time, then the reflections will be absorbed by the source during the signal rise time. In all other cases, the line should be treated as a transmission line and terminated accordingly (see Reference 3). As a general guide, there should be no need to terminate a line if the one-way propagation delay of a line is less than one-fourth of the signal rise time. For example, for HCMOS with a rise time of 10 ns, the maximum unterminated line length can be estimated as follows:

t delay
$$< 0.25 \times 10$$
 ns < 2.5 ns length $<$ velocity \times t delay $< 0.6 \times 2.5$ < 1.5 ft

Therefore, for the majority of cases, termination will not be necessary when using HCMOS devices. Applying the same criteria to Schottky TTL, which has rise times on the order of 3 ns, provides a maximum length of 5.5 in.

FERRITE BEADS

Ferrite beads have excellent high-frequency characteristics and are especially effective in damping high-frequency switching transients or parasitic ringing due to line reflections. Their low impedance (usually below $100\,\Omega$) makes them particularly suitable to filter out supply noise above approximately 1 MHz, preventing the noise from going off-board or into another circuit. However, care must be taken to ensure that the DC current does not saturate the ferrite if it is to be an effective filter. Ferrites having a variety of characteristics are available in many different packages, including surface mount.

GROUNDING TECHNIQUES

A ground is supposed to be an equipotential point or plane used as a reference potential within a system. In reality, this is untrue due to inevitable parasitic inductance and high ground currents causing significant voltage drops, which can result in common-mode radiation problems. To design a successful grounding scheme, the designer must be aware of the paths that ground currents will take to identify possible common-mode impedance problems, reduce loop areas, and prevent noisy return currents from interfering with low-level circuits.

Signal grounds can be classified as single-point, multipoint, or hybrid grounds (see Figure 3). Single-point is acceptable for low frequencies but may have too much impedance at higher frequencies to operate correctly. The ground wire length should be kept as short as possible to reduce inductance and radiating ability. A multipoint ground is used in high-frequency systems, such as digital circuitry, in which each element is connected to the nearest low-impedance ground plane. A hybrid ground looks like a single-point ground at low frequencies and a multipoint ground at high frequencies. A typical system is often a mixture of grounding techniques.

Figure 4 shows a typical MCU application grounding scheme, categorized into low-level analog, digital, input/output (I/O) buffer, high-current switching, and hardware grounds. A single-point ground is located at the source of primary power, which is typically the power supply. The on-board digital logic has a multipoint ground, though it is grounded off-board through a single-point ground. To prevent radiation, no high-frequency components of digital return current should be allowed off-board; thus, the board power-supply lines should only carry DC current, which is suitable for single-point grounding. A block diagram, such as the one shown in Figure 4, is a useful starting point for the design of a good grounding scheme.

ANALOG-DIGITAL MIX

Combining analog and digital circuitry onto a single board requires special attention to PCB layout. Figure 5(a) demonstrates how common-mode impedance ground coupling can superimpose noise on an analog input signal. For example, if the analog section were a 12-bit A/D converter, the added digital noise would significantly reduce the achievable accuracy of the measurements, possibly by several bits. In Figure 5(a), the analog circuit shares its ground and supply with the noisy digital section and is therefore within the digital supply loop. The PCB tracks are also very thin, increasing the parasitic inductance and voltage drop. A better layout of the board is shown in Figure 5(b) in which the digital supply and ground tracks are substantially wider and the analog circuitry is provided with its own supply and ground reference. Any voltage drop occurring on the digital ground track no longer affects the analog input signal because the digital current no longer passes through the analog input loop.




Figure 3. Grounding Techniques





Figure 4. Typical MCU Application Grounding Example



(a) Poor Scheme




Figure 5. Analog Circuit Grounding

Adequate supply decoupling is also a prerequisite to minimizing noise in an analog subsystem. With regard to the MC68HC11 on-chip A/D converter, the recommended decoupling network for the analog reference inputs is shown in Figure 6.




Figure 6. Recommended A/D Reference Voltage Decoupling for the MC68HC11

I/O CABLES AND SHIELDING

Providing a low-noise ground for I/O enables I/O shunt filters to be used to remove common-mode voltages from I/O cables that extend beyond the enclosure (see Figure 4). In addition, externally shielding I/O cables is ineffective if the termination grounds are themselves noisy. Alternatively, an inductor (choke) may also be used to increase I/O cable impedance and reduce radiation.

Generally, the shield surrounding low-frequency signals should be grounded at one end, and that for high-frequency signals, at both ends. For example, in Figure 4 where the analog section is grounded, an input cable shield would only be grounded at the analog circuitry end. Shielded cables carrying digital signals (e.g., MC68HC11 SCI data) should be grounded at both ends to ensure that the shield be as close as possible to ground potential throughout its length. If this configuration is not practical, the next best configuration is to ground only the signal source end of the shield. Caution, grounding at both ends of a long cable can cause large power-frequency ground-loop currents to flow due to potential differences between the shield grounding points. This problem can also be removed through filtering or the addition of a common-mode choke or balun (see Reference 3).

PCB LAYOUT GUIDELINES

A successful EMI design starts with good board design. As discussed earlier, the two criteria of most concern are signal-path inductance and loop area. The inductance of a flat conductor (e.g., a PCB track) above a current-return path is as follows:

$$L = 2 \ln(2 \pi h/w) \qquad nH/cm \tag{4}$$

where:

h = height above current-return path

w = track width

Evaluating Equation (4) for a height above a current-return path of 1 mm and a track width of 0.5 mm, L=5.1 nH/cm. The relationship is logarithmic, so doubling the track width will not halve the inductance, however, it will make a significant difference and is always worth doing. For example, doubling the track width to 1 mm makes L=3.7 nH/cm. A track width of 5 mm makes L=0.5 nH/cm, which is of the order required for effective decoupling loops and reducing common-mode radiation problems.

Use of a multilayer PCB will provide low-inductance supplies, though at an additional cost. The recommended arrangement is to place the supply and ground planes on the outside, sandwiching the signal lines between them. This arrangement will also provide some shielding. To minimize crosstalk, signals on adjacent layers should be routed perpendicular to each other wherever possible. If a multilayer board is not used, fill all unused area with ground plane; avoid creating ground loops that can cause EMI problems. For example, a ground loop is discovered and subsequently broken with a small gap. This technique is acceptable at DC, but at high frequencies the gap capacitance may effectively close the loop and create a large loop antenna. Apart from the radiation problems, large ground loops can also make a system more susceptible to malfunction when subjected to an electrostatic discharge (e.g., through a membrane keypad) or other external EMI source.

Reducing loop area through decoupling and careful layout will reduce RFI. The smaller footprint of surface-mount components can be used advantageously in reducing loop area. For PCBs without a ground plane, signal lines should ideally have a ground-return path as close as possible to them to minimize loop area. In the case of address/data lines, this arrangement may be impractical; thus, routing at least one ground-return track adjacent to each of the eight lines and keeping the lines as short as possible is a good compromise. For the address lines, route the ground return next to A0 (in the case of a word-sized bus, A1), since this line is likely to be the most active. Ground and supply loops with long or thin tracks can

be easily identified by tracing them on a printed copy of the PCB artwork using colored marker pens. As previously mentioned, any unused area should be filled with ground plane.

The system clock is often a primary source of radiation. The clock components should be closely grouped, and all clock lines should be as short as possible and have adjacent ground tracks or ground plane. To avoid crosstalk contamination and subsequent radiation problems, the clock circuitry should be located away or shielded from any I/O signal lines or circuitry. For example, mixing clock and I/O buffers in one package is not good practice.

Another source of RFI is an abrupt change of direction of a PCB track which effectively look like impedance discontinuities and will radiate accordingly. For HCMOS designs, it is important to ensure that 90-degree track-direction changes do not occur (see Figure 7).




Figure 7. Incorrect (a) and Correct (b) PCB Track Layout for HCMOS Designs

Finally, all unused inputs to HCMOS devices should be terminated to prevent unintentional random switching and noise generation. Also, unterminated CMOS inputs tend to self-bias into the linear region of operation, which can significantly increase DC current drawn. They are also more susceptible to electrostratic discharge damage.

SIMPLE RFI DIAGNOSTIC TOOL

An article (reprinted by permission of *EMC Technology* magazine, Reference 5) detailing the construction of a set of RFI diagnostic tweezers is included with this application note. After applying the previously discussed techniques to attain EMC, if a radiated EMI problem exists, this simple tool may be used to speed up the identification of potential problem areas on a PCB.

CONCLUSION

EMI control has left the specialized realms of electronic design (e.g., military) and is rapidly becoming an industry-wide phenomenon. Although the application of good system design will alway be a prerequisite to achieving EMC, it is reasonable to suppose that similar design concepts could also be applied to the source of most of the radiation, the VLSI HCMOS device. To respond to these and other customer demands for higher performance machines, Motorola is investigating new system and circuit design, layout, and alternative packaging techniques. This research may help to reduce the likelihood of problematic RFI when using HCMOS MCU devices; however, the user's awareness and understanding of the problem will remain the most vital step towards product EMC.

REVIEW OF KEY POINTS

Differential-mode radiation features are as follows:

1. The system clock is often the primary source of radiation. Avoid ground loops and long tracks (always take the most direct route). Wherever possible, clock tracks (or any other signal) should have adjacent ground-return tracks. Minimize the number of devices requiring the system clock. Ensure that clock circuitry and associated lines are located well away or shielded from PCB I/O tracks or circuitry. Never mix clock and bus or I/O drivers in the same package — use separate buffer drivers for clock and buses.

- Ensure that decoupling capacitors are as close as possible to the device supply
 pins to reduce the loop area through the capacitor. Always parallel decouple
 large-value (DC ballast) capacitors with one or more smaller high-frequency
 capacitors (check their equivalent series inductance (ESL) and maximum frequency rating).
- 3. In addition to local device decoupling, decouple the power supply where it enters the PCB. A ferrite bead (e.g., $Z>50~\Omega$ at 100 MHz) will also help prevent switching transients from going off-board.
- 4. For PCBs without a ground plane, minimize address/data line loop areas by routing a minimum of one ground-return track adjacent to each of the eight lines and by keeping the lines as short as possible. For the address lines, route the ground return next to A0 because this line is likely to be the most active. Note also that long address lines will ring, which is another potential source of RFI. These lines may need to be individually terminated (see Reference 4). Operating an MCU in single-chip mode will almost eliminate radiation from address/data lines (still exists internally, of course).
- 5. Avoid ground loops. Remember that breaking a loop with a small gap may be fine at DC but gap capacitance may effectively close the loop at RF frequencies, creating a large loop antenna. Apart from the radiation problems, large ground loops can make a system more susceptible to malfunction when subjected to external EMI sources.
- 6. Using a printed copy of the PCB artwork and a marker pen, trace the ground and supply tracks. Long, thin, or looped tracks can then be easily identified and subsequently modified.
- Terminate all unused inputs to prevent unintentional random switching and noise generation (in addition, unterminated CMOS inputs tend to self-bias into the linear region of operation, significantly increasing the DC current drawn).
- 8. The smaller footprint of surface-mount components may be used advantageously to reduce loop areas.

Common-mode radiation features are as follows:

- Ensure a good ground plane and choose the external ground connection to minimize the overall common-mode voltage drop (see Reference 4). Increase both supply and return-supply track widths (as a general rule, cover as much as possible of the unused part of a PCB).
- 2. A grounding scheme that isolates digital and I/O (including any analog sections) reduces radiation from I/O cables. Shielding these cables is ineffective if the shield termination grounds are noisy. In digital systems, the shield should be connected to noise-free grounds at both ends. If this configuration is not possible, then ground only the source end.

3. A choke may be effective in reducing the radiation from an I/O cable. Also available are a variety of other passive RFI filter elements which shunt the common-mode current to ground. The effectiveness of these devices will depend upon the condition of the shunt ground.

REFERENCES

- 1. FCC. "Understanding the FCC Regulations Concerning Computing Devices." OST Bulletin, vol. 62, 1984.
- 2. Mardiguian, Michel. *Interference Control in Computers and MPU-Based Equipment*, Gainesville, Va.: Don White Consultants Inc., 1984.
- 3. Ott, Henry W. *Noise Reduction in Electronic Systems*. 2nd Edition. New York: Wiley Interscience, 1988.
- 4. Ott, Henry W. "Digital Circuit Grounding and Interconnection," *IEEE International Symposium on Electromagnetic Compatibility*, August 1984.
- 5. EMC Technology and Interference Control News magazine, Gainesville, Va: Don White.

EMI/RFI Diagnostic Tweezer Probes: A Construction Article

by Frank Moriarty General DataComm, Inc. Middlebury, CT 06762

he RF bypassing tweezer probes described in this article will give their users the ability to quickly and conveniently locate EMI trouble spots at which a permanent suppression component would likely lower the overall EMI. Equally important, these probes will quickly eliminate those circuit points at which a permanent bypassing fix would not be effective. Though simple (isolated tweezer blades spanned with a capacitive element), their effectiveness greatly reduces EMI troubleshooting time.

This article includes three different models of the basic idea, i.e., a fixed, broadband, non-tuning probe; a tunable model; and a band-switching (three bands) model. The practical performance of each probe was initially tested in both active square wave and coaxial sine wave test circuits. Also, these probes have been used for several years in "on the job" RF suppression work. The time saved has been priceless, and head scratching is held to a minimum. I am sure that the tweezer probe will also become an indispensable suppression tool in your bag of EMI tricks.

While the usefulness of these probes is perhaps priceless, the material count and cost will be extremely low—under \$5.00—as shown in Table 1. These probes are also available pre-built.

To help in choosing which probe would be best suited to your particular situation, see Table 2. It lists the frequency bandwidths and average attenuation for each of the three types of probes investigated. The Table 2 data was derived from comparing sine wave (50 $\,\Omega$ coaxial) and active circuit probe frequency/attenuation signatures, and it reflects the most conservative data produced from these two test methods. The active circuit chosen, a 5.376 MHz,

Table 1-Parts List

rubic 1—1 arts cist						
Qty.	Item	Vendor	Part #	Cost		
1 ea	Tweezers	**	7948	\$1.97		
A/R	Epoxy, shrink tubing, (3/16 & 1/2''), Insulator, Wire	•	N/A	\$0.10		
	GENERAL,	(all types)				
Fixed Probes						
A/R	Capacitors, (Fixed) 220, 47, 20 10 pF	***	C40 series	\$0.43		
	Tunable	Probe				
1	Tuning Capacitor (25 tp 150 pF)	ARCO	Arco 424	\$1.20		
	Bandswitch	ing Probe				
1	Toggle Switch, SPDT, Center Off	•	Any	\$1.95		
1	Capacitor 220, 39, 20 pF	***	C40 series	\$0.43		

TTL, square-wave hybrid oscillator, produced an output rich in harmonics. The controlled impedance data (sinewave, 50 Ω coaxial) was, of course, much more predictable. Though different circuits will produce different data, it is felt that Table 2 can be considered a general guide in probe frequency selection and can also be used as an aid in bypass selection.

The base for either of these RF bypassing probes is a simple pair of special tweezers. Tweezers enable quick, one-hand, firm mechanical connection to circuit points. They can be spread to reach circuit points as much as 9 cm (3.5 in) apart, which will cover most applications. Longer tweezers could be substituted for greater spans; however, the increased blade inductance would have to be taken into consideration as the bandwidth parameters would change. The tweezer blades' inherent low impedance over the frequency range tested (82 nH average) is low enough for them to be of practical use in this application, over the frequency range covered in this article. Figure 1 illustrates the tweezer assembly, and Fig. 2 is a photo of a completed assembly.

General Construction Steps

 The first problem is to split a pair of tweezer blades into two halves. High-quality, spot-welded tweezers are very difficult to split. The lower-quality type, listed in the Table 2 parts list, are very easy to split as they are the unwelded, single-piece, foldover type. These are quite adequate for this application. If you choose to split the high-quality variety, I recommend drilling

Table 2-Tweezer Performance Chart

Table 2—Tweezer Performance Chart					
Probe Type	Bypass Element	Span in MHz	Bandwidth in MHz	Average Atten.,dB	
Fixed	220 pF	31 - 85	54	17	
Fixed	47 pF	70 - 129	59	13	
Fixed	20 pF	108 - 150	42	11	
Fixed	10 pF	140 - 220	80	11	
Band-Switching (Low Band)	220 pF	27 - 71	44	12	
Bandswitching (Mid Band)	39 pF	68 - 120	52	12	
Bandswitching (High Band)	20 pF	105 - 140	35	11	
Tuning	25/150 pF	30 - 140	110	14	
	:	SUMMARY			
Probe Fixed	Best BW in MHz**	Best Atten. in dB *	Highest Freq. X	Most * Convenient	
Bandsw.				X	
Tuning		Х			

^{*} Based on 30 to 140 MHz Span

^{**} Evaluation based on a set of four fixed probes.

NOTE: Tweezer parameters derived from sine, and TTL square wave test circuits, (worst case listed), and ar subject to variations from circuit to circuit.

out the spot welds first. After splitting the blades, you may want to shape the tips on a grinding stone. For getting between narrow chip pins, these tips should be thin. Sharp points are also helpful for good probe contact.

- 2. The next task will be to electrically isolate each tweezer blade from the other and then to bond the two blades together. Sandwich a piece of thin insulator (a piece of wooden ice cream stick 25 mm [1 in] long will suffice) at the upper portion of and between the tweezer halves as shown in Fig. 1. Secure the assembly with alligator clips or shrink tubing. Be sure to keep the tweezer tips parallel. Cover the top 3 mm (0.125 in) portion of the assembly with a small piece of shrink tubing so that you will have an epoxy-free area for soldering the capacitor later on.
- Liberally coat all sides of the top 33 mm (1.3 in) of your assembly with a generous amount of epoxy. Allow 24 hours hardening time to ensure a good set.
- 4. Choose the assembly you wish to build; i.e., fixed, tunable or band-switching probe per Table 2. Each probe type has its advantages and disadvantages in bandwidth covered, attenuation characteristics and convenience. The chief advantage of the band-switching and fixed probes are their non-tuning convenience. The chief disadvantage of the fixed probes is the need to have more than one probe to cover a wider frequency range. On the other hand, the tunable probe covers a wide range of frequencies but requires tuning. Overall, the band-switching probe offers the most convenience with a slight loss in attenuation capability. Personally, I have made good use of all three types. Your situation, bandwidth of interest, etc. will be major factors in this decision.

If you choose to build the single-element probe and, depending on the frequency range you wish to cover, you may want to build three or more with different capacitive elements to cover a wider frequency range. Please note that there is an upper frequency limit in the practicality of any of these probes, as covered later in this article.

Fixed-Element Probe, Final Assembly

 Referring to Fig. 1 as a general guideline, choose the capacitor element you wish to solder to the tweezer blades. Note that the upper frequency limit is roughly 300 MHz here, due to hand capacitance, the basic tweezer capacitance of 10 pF average and the tweezer blades' inductance of 82 nH average. The author limited testing and use to 220 MHz.




Figure 1—Tweezer Assembly (Typical)



Figure 2—(Bandswitching Probe Shown)




Figure 3-Electro-Flux




Figure 4-Probe Testing Setup

Solder the capacitor across the top of each of the tweezer halves as in Fig. 1. Keep capacitor lead lengths short and use heat sinks on them.

Note: Soldering to stainless steel tweezers requires a special flux. I tried several fluxes, including ammonia, with no success. If you do not have the proper flux available, then try a method I call "electro flux." Figure 3 shows a schematic for the electrical part of this method. With this hookup, alternately charge and then discharge the large electrolytic capacitor, through a length of solder, to the top left corners of each tweezer half. The arcing between the solder element and the tweezer will eventually cause a solder buildup at this point. This buildup will not be readily obvious, but it will be quite adequate when tinned. For tinning, use a good electronic grade of rosin core solder. A paste flux would also aid in this tinning.

- 3. Decide on the desired spread of the tweezer blades. For instance, if the largest spread you will require is for a 40-pin chip, then spread your tweezer blades equally for a 50 mm (2 in) gap. Caution: when bending the tweezer blades, avoid putting excessive stress on the epoxy bond.
- 4. Finish off the probe with shrink tubing on each blade and on the top portion of the tweezer assembly to help reduce hand capacitance effects and possible PC card shorts (should you happen to drop the probe into a circuit card). Note: this top covering could be of a removable type which would enable the removal and soldering of different capacitors for experimental purposes or to avoid building two or more probes to cover wider frequency ranges.

Testing Your Probe

- 1. Make the 50 Ω coaxial test setup shown in Fig. 4.
- Connect your probe across the open end of the coaxial "Tee" connector.
- Your readings, being in a controlled impedance test circuit, will only approximate the data listed in Table 2, which was derived by comparing data from differing circuits and indicates the worst-case effects of that comparison.
- Of course, if you are testing the tunable probe, you will have to tune for each frequency being tested to get maximum attenuation.

Use of the Single-Element Probe

As a typical use of the probe would be in chasing down radiated EMI signals, the following will cover that aspect of its use. Adjustments can be made for other situations.

Caution: Do not use these probes in circuits containing voltages in excess of 50 Vdc.

- Begin by tuning in the EMI signal in question. Determine its exact frequency. A schematic analysis of various EMI harmonic frequencies or circuit probing with a "sniffer probe" (see Table 1) will determine the location of suspected circuit points which might be generating the offending frequencies.
- Assuming a typical radiated test setup using an antenna for a pickup device and a receiver/analyzer to observe the EMI, tune in the EMI signal to be investigated and use your tweezer probe to probe the suspected circuit "hot spots" as determined in step 1, above.

Note: As you are using a bypass device, one blade of the tweezer must be in firm contact with a circuit common point, and the other blade should be in contact with the circuit point under investigation. The best common point is generally the common pin on the chip being probed.

Should probing show little or no decrease in the observed EMI at a particular circuit point, or be seen to increase the EMI at this point, is generally an indication that this circuit point would not yield to a successful, permanent EMI bypass fix. However, the points which indicate a small decrease (3 or 4 dB) may be part of a dual EMI problem, i.e., a circuit which has two or more problem areas. Keep these points in mind if later probing is inconclusive. Such a condition may require two or more permanent fixes. In any event, with experience your probing analysis will keep time-consuming "cut and try" methods to a minimum.

Any circuit point which indicates a moderate or large decrease due to probing should be noted as a likely point for a permanent EMI bypass fix. As will all things, experience will bring more knowledge. As you use your probes more often, you will be able to quickly determine those areas at which a permanent fix would be successful. Also, you will be able to more accurately choose the type and size of fix to use, i.e., a series or bypassing fix. Other types of EMI fixes which might be required, such as shielding or grounding improvements, will also be determined by these methods.

Tuning Probe

1. Refer to the previous "general construction" and applicable "fixed probe" paragraphs to create a completed tweezer assembly, minus the capacitive element. One exception here would be to apply the shrink tubing on the tweezer blades before joining them. Shrink tubing should stop approximately 25 mm (1 in) from the top of each blade for bonding purposes.

Remove any unneeded mounting parts from the bottom of the variable capacitor so that it will fit as closely as possible to the tweezer blade. You may also want to consider a clearance hole in the tweezer blades for the bottom of the capacitor's adjustment screw. Be sure the variable capacitor's active parts do not come in contact with either of the tweezer blades.

Solder the variable capacitor to the upper half of the tweezer blades. Solder one element of the variable capacitor directly to a tweezer blade. The other half of the capacitor element will have to be soldered through a short length of wire. Keep this wire as short as possible to hold your usable bandwidth as wide as possible.

It is good practice to have the movable portion of the variable capacitor (rotor) as the circuit ground connection. The rotor part of the tweezer assembly can easily be identified by stripping back a longer piece of the shrink tubing on the tip portion of the rotor's tweezer blade.

2. Carefully epoxy the variable capacitor to a tweezer blade. Be sure not to get epoxy on any of the capacitor's moving parts. Allow ample hardening time, then cover the assembly with shrink tubing. Be sure the shrink tubing allows for free movement of the capacitor's moving parts. The minimum movement of the assembly must allow for three full turns on the variable capacitor's adjustment screw.

Using the Tuning Probe

- With your radiated test setup intact, place a "Tee" coaxial adaptor at the input of the receiver/analyzer.
- 2. Tune in the EMI signal to be investigated.
- 3. Connect your tuning probe across the open end of the coaxial "Tee" and tune the variable capacitor for a minimum signal as observed on your receiver. For maximum attenuation due to circuit detuning, an optional, additional in-circuit tweak might be desirable.

Note: Resonant tuning begins at approximately 60 MHz and ends around 130 MHz. Frequencies below 50 MHz are probed with the adjusting screw fully clockwise (tight). Likewise, fre-

quencies above 130 MHz are probed with minimum capacitance (three turns counterclockwise on the adjustment screw). The frequencies from 60 to 130 MHz should be tuned to resonance (minimum amplitude as seen on your receiver/analyzer). Of course, different assemblies will vary somewhat from these parameters.

Your tuning probe is now tuned for optimum attenuation at the EMI frequency under investigation.

4. Refer to the preceding section, "Using the Single-Element Probe," for a guide to probing.

Band-Switching Probe

The band-switching probe was the next obvious step in the evolution of these probes. It performs quite well and is very convenient to use.

- Proceed with the basic construction steps as outlined in the "general construction" paragraphs, with the exception of leaving an epoxy-free area for mounting the band switch and applying the shrink tubing on the tweezer blades before bonding.
- Mount, secure and epoxy the band switch to one of the tweezer blades (see Fig. 1).Allow ample hardening time for the epoxy.
- 3. Referring to Fig. 5, mount the three capacitors as shown and wire the band switch. Use the capacitor leads for wiring, keep lead lengths short and apply heat sinks to the capacitors before soldering. Note that capacitor logic is single capacitor, series, hand series parallel (moving toggle from left to right). This method was chosen to obtain closer overlapping bands and to take advantage of the band switch's terminals for mounting the capacitors.
- 4. Cover the capacitors and exposed band switch terminals with heat shrink tubing.

Using the Band-Switching Probe

Use this probe as with the fixed probes, with the exception of the band-switching feature. If wired as shown in Fig. 5 (pictorial view), and if you are using a typical toggle switch, the low band will be with the toggle left of center, the high band will be with the toggle in mid position (off), and the mid band will be with the toggle in the far-right position.

Note: If it is desired to know the actual capacitance involved in a particular fixedprobe effect, simply add 15 pF (residual capacitance of the tweezers when constructed as per Fig. 1) to the probe's capacitive element value. The capacitance of the tuning probe, however, would have to be measured. For the band-switching probe, being series and series parallel wired, add the 15 pF to the following:

Low band, 220 pF Mid band, 47 pF High band, 19 pF

This information is useful when looking for a minimum capacitance for a permanent bypass fix when working with a circuit which cannot drive a large capacitance without unacceptable distortion of the wave shape.




Figure 5-Bandswitching Wiring

Note: the probes discussed in this article are also available in pre-built form. For a price list and ordering information, contact F&M Electronics, 41 Chestnut St., Seymour, CT 06483, (203) 888-4847.

M6805 16-Bit Support Macros

If your microcontroller (MCU) application requires a small amount of program memory and not much raw computing power, the M6805 MCU Family is a most logical choice, given their low cost. But do not cross the M6805 Family off your selection list just because you need some 16-bit indexing and/or 16-bit operations, such as the higher cost M68HC11 Family provides. While the 8-bit X index register of the M6805 Family cannot access the entire M6805 12/13-bit address space and its single 8-bit accumulator cannot directly do 16-bit operations, advanced software techniques can be employed to work around the limitations of the M6805 Family. This application note gives specific details and examples of these techniques.

The code samples given here are available in source code form on the Motorola FREEWARE Bulletin Board Service (BBS), by telephoning 512/891-FREE (512/891-3733). The FREEWARE line operates continuously (except for maintenance) at 300-2400 baud, 8 data bits, 1 stop bit, and no parity. Sample test files are also included. Download the archive file, MACROS05.ARC, to get all the files. All files are suitable for use with the Motorola Development Systems M6805 Portable Assembler for MS-DOS, known as PASM05. Other assemblers may also be supported, but consult the BBS for details.

The techniques used here involve a combination of macros and RAM-based subroutines which use instruction modification. Macros allow programming on a higher level of thought with less chance for introducing errors.

Instruction modification is a technique of altering an instruction just prior to its execution. The modification requires that the instruction be in RAM and can involve the opcode and/or the operand portion of the instruction. By determining the exact instruction/operand needed in advance of execution, greater efficiency in execution speed and code size can be obtained. There is a significant risk in using the instruction modification technique because if used improperly, the program will either fail to work properly at best, or crash at worst. When the technique is used, great care must be exercised to ensure correct operation in all possible cases.

To illustrate the instruction modification technique, consider the following instruction at location \$0050 in RAM memory.

0050 C6 04FF LDA \$4FF

The LDA instruction consists of three bytes: an opcode byte (\$C6) and two bytes that hold the extended address (\$04FF) of the operand. When executed, the A accumulator will be loaded with the contents of location \$04FF. Now consider what happens when the following instructions at location \$870 are executed and how the previous memory locations are changed.

0870	A6	05	LDA	#\$05
0872	в7	51	STA	\$51
0874	A6	2C	LDA	#\$2C
0872	в7	52	STA	\$52

These instructions store \$05 into location \$0051 and \$2C into location \$0052, which is the operand address of the opcode byte at location \$0050. This has the effect of changing the instruction at location \$0050 to the following.

0050 C6 052C LDA \$52C

When location \$0050 is executed, the A accumulator will now be loaded with the contents of location \$052C, i.e., the instruction at location \$0050 has been modified! Note that the original source listing will only show "LDA \$4FF", as the instruction is only changed at execution time, not assembly time.

When instruction modification is used in a ROM-based system, the RAM code must be initialized (from the ROM) before being used. This can be as simple as a few LOAD/STORE instructions for a small routine, or a MOVE BLOCK routine may be required for larger routines.

As with all things of value, there is a price to be paid. The price for using these macros is rather small, namely, 23 bytes (16 for RAM subroutines and 7 for local storage) of direct addressing memory, i.e., in the range of \$0-\$00FF. The macros have a small size/execution speed penalty associated with them that varies from zero to 50 percent, depending on the frequency and type of macros used. An estimated typical cost for an entire program with moderate macro usage would be in the 5 to 20 percent range. But this is small cost to pay for error-free code generation in areas of the program where speed is not critical. By judicious usage/choice of macros, the cost can be held closer to the 5 percent range.

Part of this cost is associated with the structured code technique of preserving registers and another part is involved with setting up the proper condition codes. The rest of the cost is inherent in the fact that M6805 MCUs must do extra work in software to simulate the hardware capabilities built in M68HC11 MCUs. Because these macros have been fine-tuned for size and speed efficiencies, the overhead cost of register preservation is typically 4 bytes and the overhead cost of condition code setting is typically 2 to 4 bytes, per macro invocation. It can be as high as 200 percent, as is the case of the MOV.B macro for extended addressing operands (16 versus 8 bytes if no register preservation/condition code initialization is done) or as low as zero percent for direct addressing operands.

The DREG macros have almost no overhead associated with them since the DREG is implemented using the already existing A and X registers. The overhead price for DREG macros is only 2 bytes of local storage (TEMPA\$. TESTA\$). because the RAM subroutines are only needed for XREG and YREG support. The Add and Subtract DREG macros (ADDD. SUBD) have the most overhead because they must save and restore a working register (A). but even this is rather minimal. If only DREG macros are used, it is estimated that the code size could expand from zero to 5 percent over straight assembly language, depending on how many and which type of DREG macros are used.

The XREG and YREG macros have the most overhead. since they are implemented using RAM memory locations. The Load and Store via XREG/YREG macros (LDAXY. STAXY) have the most overhead when nonzero offset values are used (26 bytes versus 2 bytes for zero offset. or 1300 percent). Thus, nonzero offset usages should be avoided unless absolutely necessary. There is also some inefficiency associated with internally maintaining two copies of each register, but it actually helps in the overall implementation.

The Increment. Decrement. and Move macros (INC.B. INC.W. DEC.B. DEC.W. MOV.B. MOVE.W. MOVE) have zero to high overhead. The DEC.B and INC.B macros have zero overhead when used with direct addressing operands, while the INC.W and DEC.W macros have high overhead due to setting the proper condition code based on the resultant 16-bit value.

To use these 16-bit macros, here is a quick summary of the steps involved for use on an IBM-PC with the Development Systems PASM05 macro assembler, which should already have been installed per the instructions supplied with the product. The sample MS-DOS commands are shown in upper case for clarity only (except as noted), as MS-DOS accepts either upper or lower case.

Create a new directory for your project and change directory to it as shown below.

C>MKDIR PROJ C>CD PROJ

Download the archive file, MACROS05.ARC, from the Motorola FREEWARE Bulletin Board to your project directory and then de-archive it as shown below. See the FREEWARE bulletin file, archive.bul, for de-archiving information.

C>PKARC MACROS05.ARC

 Read the READ.ME file first, and then read the Notes header in the MACROS05.MAC and RAMSBR.INI files. In the MACROS05.MAC file, study the individual macro headers of the macros you intend to use, especially the examples shown. 4. Write your source code using the example shown in the Notes header of the MACROS05.MAC file, as illustrated in Listing 1, lines 1030-1460. If the two ORG statements, lines 1130 and 1180, are not valid for your application's memory map, change them to the appropriate values. Notice especially how the initialization of the RAM subroutines is accomplished by the MOVE macro in line 1200 using the ROM code generated by the INCLUDE statement in line 1400. Or you can expand the BBS EX-AMPLE.S file into your source file by first making a copy of it and then editing the copy as shown below (PE is the IBM Personal Editor command, but you can use any editor you feel comfortable with).

C>COPY EXAMPLE.S MYFILE.S C>PE MYFILE.S

Invoke PASM05 to assemble your new source file as shown below. Because the options for PASM05 are case sensitive, be sure to enter them just as shown.

C>PASM05 -eq -1 MYFILE.LST MYFILE.S

This produces listing file MYFILE.LST and a COFF relocatable object file MYFILE.O.

6. To produce an absolute S-record object file suitable for programming an EPROM, the COFF relocatable object file must first be linked to an absolute object file (MY-FILE.OUT) and then converted to an S-record file (MY-FILE.MX), which many commercial EPROM programmers, such as Data I/O, recognize. Enter the commands shown below to create the S-record file.

C>PLD -0 MYFILE.OUT MYFILE.O C>UBUILDS MYFILE.OUT

Steps 5 and 6 can be simplified by copying and editing the BBS batch file, MAKE1.BAT, in a manner similar to that shown in Step 4, except here we want the new batch file, MAKE.BAT, to process MYFILE instead of TEST1. The resultant MAKE.BAT file should be similar to the text shown below. The two DEL commands at the end are optional, as these files are no longer needed.

pasm05 -eq -l myfile.lst myfile.s
pld -o myfile.out myfile.o
ubuilds myfile.out
del myfile.o
del myfile.out

To accomplish Steps 5 and 6, invoke the batch file MAKE.BAT by simply typing its name as shown below. MS-DOS will execute each line of the file as if you had typed it on the keyboard.

C>MAKE

 Consult your EPROM programmer's user manual for how to load the resultant S-record object file (MYFILE.MX) and program your chosen device.

Because of the length of the source listings involved and because these listings are intended to be self-explanatory, the rest of this discussion will only deal with salient points which might need clarification for the reader. Line numbers have been added at the beginning of each line for identification purposes in this Application Note, i.e., they are not present in the actual source file.

These macros have been written so that any syntax error will result in falling to the end of the macro where the FAIL directive will force a "Macro syntax error detected!" message. Proper usage results in exiting the macro early via the MEXIT directive and thus avoids the FAIL directive at the end.

The file header of **Listing 1** (lines 20-1800) gives specific details of the macros supported and their general operation and restrictions. Line 1810 defines where a seven byte block of low memory will be allocated for support of these macros (see lines 20430-20490). Line 1830 disables the output listing to avoid repetitious output, while line 19630 re-enables the listing.

A lot of conditionals (IFxx) involve testing to see if direct addressing can be used, as it is more efficient (one less byte and one less execution cycle per instruction) than extended addressing, as illustrated by lines 2090-2210. Also, conditionals check to see if shorter instruction forms can be used, like "CLRA" instead of "LDA #0", as in these same lines. For this same reason, it is most efficient to place the RAM subroutines, and thus the XREG and YREG, into direct addressing space (\$0000-\$00BF). Remember that the M6805 uses a fixed stack area in direct addressing space of \$00C0-\$00FF.

The COMPARE macros (CPD, CPXR, CPYR) use a shortened form when immediate addressing is specified and either of the halves is zero, i.e., no "CMP #0" instruction is generated. Lines 3480-3660 are typical of this technique. As always, testing for zero is most efficient in computer architecture.

The 16-BIT INDEXING macros (LDAXY, STAXY) are most efficient when used with a zero offset, as typified in lines 3980-4060, but will function with any sized offset (lines 4070-4210). Nonzero offsets must first be added to the indexing register (XREG or YREG), the operation performed via the appropriate RAM subroutine, and lastly, the indexing register must be restored to its original value.

Lines 19640-20410 comprise the RAM subroutines which are the keystone of the macros using the XREG and YREG pseudo 16-bit index registers. It is here that the XREG and YREG pseudo-registers are defined and stored as the second and third bytes of extended addressing LDA and STA instructions using EQU directives (lines 19910-19920, 20060-20070, 20210-20220, and 20360-20370). Instructions that store values to XREG or YREG will thus modify the instruction's effective address, hence the name instruction modification. These RAM subroutines must be initialized before they can be used, and so a mirror image of this code with altered labels is provided in the RAMSBR.INI file (as seen in Listing 2). This file can then be simply INCLUDED in the ROM section of the user's code and copied to RAM via the MOVE macro, as discussed in lines 19660-19760 of Listing 1.

Listing 2 is the RAM subroutine initialization file and is essentially a copy of the RAM subroutines defined in lines 19640-20410 of **Listing 1**, but the labels have all been prefixed with a period (.). This allows using the MOVE macro to copy this RAM initialization code from a ROM to RAM (see lines 370-410).

Lines 1070-1090 verify that the number of RAM subroutine initialization bytes is identical.

Listing 1 - MACROS05.MAC File

```
00010
           PAGE
00030 * macros05.mac 1.0
00040 * -----
00050 * Module Name: MACROS05 - M6805 Macros
00060 * -----
00070 *
00080 * Description:
00090 *
         This file contains macros and subroutines to support pseudo-registers
00100 *
         on the 6805 that simulate registers and addressing modes available on
        the 68HC11. It is suitable for "black box" operation, i.e., the
00110 *
00120 *
        macros may be used without knowledge of how they work. A list of the
00130 *
        supported macros follows. Consult the individual macro headers for
00140 *
         usage details and see the "Notes" below.
33150 *
00160 *
          LDD
                 Load DREG
00170 *
          STD
                Store DREG
00180 *
          ADDD Add DREG
00190 *
           SUBD Add DREG
00200 *
           CPD
                Compare DREG
00210 *
           LDAXY
                  Load A via 16-bit pseudo-register (XREG or YREG)
30220 ★
          STAXY
                   Store A via 16-bit pseudo-register (XREG or YREG)
00230 *
         LDXR Load XREG
00240 *
         STXR Store XREG
         INCXR Increment XREG
DECXR Decrement XREG
00250 *
00260 *
00270 *
          CPXR Compare XREG
LDYR Load YREG
33283 *
33290 *
          STYR Store YREG
00300 *
          INCYR Increment YREG
00310 *
          DECYR Decrement YREG
00320 *
           CPYR Compare YREG
00330 *
           DEC.B
                   Decrement byte
00340 *
           DEC.W
                 Decrement word
00350 *
          INC.B
                 Increment byte
00360 *
          INC.W
                 Increment word
00370 *
           MOV.B
                 Move byte
00380 *
           MOV . W
                  Move word
00390 *
           MOVE Move block of memory
00400 *
00410 * General Information:
00420 *
         The following pseudo-registers are supported.
00430 *
           DREG = pseudo 16-bit accumulator (A, X registers, A is MS half)
00440 *
           XREG = pseudo 16-bit index register
00450 *
           YREG = pseudo 16-bit index register
00460 *
00470 *
         The following terms are used.
00480 *
                    = specifies immediate addressing mode
00490 *
           <address> = address/value operand (absolute or immediate)
00500 *
           <offset> = unsigned 16-bit offset for indexed addressing
00510 *
00520 * Notes:
00530 *
           1. Motorola reserves the right to make changes to this file.
00540 *
             Although this file has been carefully reviewed and is believed
00550 *
             to be reliable, Motorola does not assume any liability arising
00560 *
             out of its use. This code may be freely used and/or modified at
00570 *
             no cost or obligation by the user.
00580 *
           2. This file was made for use with the Motorola Development Systems
00590 *
            MC6805 Portable Assembler/Linker for MS-DOS, known as PASM05 and
00600 *
            PLD, as released on 82HCVBASM B* and 82HCVBLNK B*. Consult the
00610 *
            PASM and PLD reference manuals, part numbers M68HASM/D1 and
00620 *
             M68HLINK/D1 for more details.
```

```
00640 *
               use with ORG directives. While most of the macro concepts will
00650 *
               work in relocatable assemblies (BSCT, DSCT, PSCT, ASCT, XDEF,
00660 *
               and XREF), errors will be generated because PASM limits the use
00670 *
               of external symbols in expressions and because the value of an
00680 *
               expression must be known at assembly time for IFxx directives to
00690
               assemble the proper code. The first restriction is a result of
00700 *
               limitations in the COFF object file format. If it is desired to
00710 *
               have these macros work with relocatable assemblies, modifica-
               tions similar to below should be made, but be forewarned of the
00720
00730 *
               increased inefficiencies in size and speed. Consider the
00740 *
               following code to change the LDD macro so that an XREF parameter,
00750
               \1, can be loaded as an immediate value.
00760
                                        LDA
                                                 \.8
00770
                                        LDY
                                                  \.8+1
00780
                                        BRA
                                                  \.9
00790 *
                                        FDB
                               \.8
                                                 \1
00800 *
                               \.9
                                        EOU
00810
             4. In order to efficiently support both LOAD and STORE operations
00820
               for the pseudo 16-bit index registers, there are actually two
00830
               such "registers", i.e., one for LOAD and one for STORE as
00840
               defined below. These routines maintain both "registers" with
00850
               the same value, and so the programmer may think of them as one
00860
               register.
00870
                    XREG1$ = 16-bit XREG for LOAD operations
00880 *
                    XREG2$ = 16-bit XREG for STORE operations
00890 *
                    YREG1$ = 16-bit YREG for LOAD operations
                    YREG2$ = 16-bit YREG for STORE operations
00900
00910 *
             5. These macros can be used to create in-line code (speed
00920 *
               efficient) or they be placed in a subroutine (byte efficient).
00930
             6. Instruction modified code is used here and is denoted by use
               of the unique string "0-0" (RAM subroutines).
00940
00950
             7. Some macros use temporary storage locations (TEMPA$, TESTA$,
00960
               etc.), so these macros should not be used in any interrupt
00970 *
               routine in order to avoid corrupted values!
00980 *
             8. The user must ensure that the code is appropriately placed in
00990
               the target M6805's memory map, i.e., the RAM subroutines MUST
01000 *
               be located in RAM but must not overlap the stack area ($00C0-
01010 *
               00FF) unless it can be GUARANTEED there is no conflict! See
               LO$MEM below to set low memory data storage area!
01020 *
01030 *
             9. To use this file, either use an INCLUDE statement or just
01040 *
               merge this file into your source code file. Consult your
01050
               assembler's user's manual for the details specific to your
01060
               situation. When using a ROM controlled system, the MOVE
01070 *
               macro should be used to copy the RAM subroutines from ROM to
01080
               RAM (see the comments after where RAMSBRS is defined below
01090 *
               and note the INCLUDE statement for the RAMSBR.INI file).
01100 *
               Reference the code segment example below for usage ideas
01110
               (shown in PASM05 for MS-DOS syntax).
01120 *
01130 *
                         ORG
                                  $50
01140 *
               TOTAL
                        RMB
                                  2
01150 *
               RTABLE
                         RMB
01160 *
                         INCLUDE MACROS05.MAC
01170
01180
                         ORG
                                  $400
01190 *
               RESET
                        RSP
01200 *
                        MOVE
                                  #, .RAMSBR$, #, RAMSBR$, #, RAMSZ$ Init ram.
01210 *
                        MOV.W
               START
                                  #, 0, TOTAL
01220 *
                        LDD
                                 COST
01230
                         ADDD
                                  #,1000
01240 *
                         SUBD
                                  #, ADJUST
01250 *
                         ADDD
                                 TOTAL
01260 *
                         STDD
                                 TOTAL.
```

3. These macros were made for ABSOLUTE assemblies only, i.e., for

00630 *

```
01270 *
                         CPD
                                 #.1500
01280 *
                                 MATCH
                         BEQ
01290 *
01300 *
                        LDXR
                                 #.0
01310 *
                        LDYR
                                 #.0
01320 *
                T.OOP
                        LDAXY
                                 TABLE XREG
01330
                         STAXY
                                 RTABLE, YREG
01340
                         INCXR
01350
                        TNCYR
01360
                        CPY
                                 # 5
01370
                        BNE
                                 LOOP
01380
01390
01400
                         INCLUDE RAMSBR.INI
01410
                                 1,2,3,4,5
                TABLE
                        FCB
01420
                ADJUST
                                 150
                        FDB
01430
                        FDB
                                 859
                COST
01440
01450
01460
                        END
01470
01480
            10. To assemble, use the following sample invocation lines:
01490 *
                pasm05 -eq -1 filename.lst filename.s
                                                      (debug= expanded)
01500 *
                  or
01510
                pasm05 -bf -l filename.lst filename.s
                                                       (black box)
01520
            11. Notations used by PASM05 are as follows:
01530
                  OPERATORS: Special two character operators used are...
01540
                               1. Logical AND
01550 *
                               2. Shift Right (0 fill on left)
01560
                  MACROS:
                            Special notations used are...
01570
                               1. Parameters are positionally named using \0,
01580
                                 \1, \2, etc.
01590
                               2. Labels within macros are designated via \.a,
01600
                                 where "a" is an alphanumeric character. The
01610 *
                                 assembler generates a unique label to avoid
01620
                                 multiply defined label problems.
01630
            12. Some macros access 16-bit values as LS byte then MS byte in order
01640
                to be more efficient for condition code (CC) setting. This is
01650
                the reverse order that the 68HCll would access the two byte
01660 *
                halves. This difference would only be a concern in accessing
01670 *
                hardware registers, as normal RAM makes no difference. Those
01680 *
                macros with this difference have an entry in their Notes section.
01690
            13. The latest version of this file is maintained on the Motorola
01700
                FREEWARE Bulletin Board, 512/891-FREE (512/891-3733). It operates
01710
                continuously (except for maintenance) at 1200-2400 baud, 8 bits,
01720
                no parity. Sample test files for PASM05 are also included.
01730
                Download the archive file, MACROS05.ARC, to get all the files.
01740
01750
      *************************
01760 * REVISION HISTORY (add new changes to top):
01770 *
01780 * 05/16/90 P.S. Gilmour
01790 *
          1. Created for Application Note AN1055.
01810 LO$MEM EQU $00C0-7
                                  Low memory ($0000-00FF) storage (7 bytes)
01820
```

```
01830
            OPT
                   NOL
                             *************
01840
01850 * LDD = load DREG
01860 *
           LDD
                  [#,]<address>
01870 *
01880 * Examples:
01890 *
         1. "LDD #,START"
                               puts the value of symbol 'START' into
01900
                               the DREG (=A, X).
01910
         2. "LDD START"
                               puts the contents of location 'START'
                               and 'START'+1 into the DREG (=A, X).
01920
01930
01940 * Register Usage:
01950 *
        A, X = loaded with new value (DREG).
01960
         CC = reflects MS half (=A).
01970
         All other registers preserved.
01980
01990 * Notes:
02000 *
         1. Byte access order is LS, then MS (reversed from 68HCll).
02010 *
            MACR
NARG-1
02020 LDD
02030
       IFEQ
02040
           LDX
                    (\0)+1
02050
           LDA
                      (\0)
02060
           MEXIT
      ENDC
02070
      IFEQ NARG-2
IFC '\
02080
02090
                 `\0',`#'
02100
          IFEO
                   (\1)!.$FF
02110
            CLRX
02120
           ENDC
02130
           IFNE
                    (\1)!.$FF
02140
            LDX
                     #(\1)!.$FF
02150
            ENDC
           IFEQ
02160
                    (\1) !>8
02170
            CLRA
02180
          ENDC
02190
           IFNE
                    (\1)!>8
02200
             T.DA
                     #(\1)!>8
02210
            ENDC
02220
             MEXIT
02230
         ENDC
02240
       ENDC
02250
             FAIL
                     Macro syntax error detected!
02260
           ENDM
02270
02290 * STD = store DREG
02300 *
           STD
                 <address>
02310 *
02320 * Examples:
02330 *
         1. "STD
                 START"
                               stores the DREG (=A, X) into locations
                               'START' and 'START'+1.
02340
02350
02360 * Register Usage:
02370 *
        CC = reflects MS half (=A).
02380 *
         All other registers preserved.
02390 *
02400 * Notes:
02410 *
        1. Byte access order is LS, then MS (reversed from 68HC11).
02420 *
02430 STD
           MACR
02440
                    (\0) + 1
            STX
02450
             STA
                    (\0)
02460
           ENDM
02470
```

```
02480 *****************************
02490 * ADDD = add DREG
02500 *
            ADDD [#,]<address>
02510 *
02520 * Examples:
02530 *
         1. "ADDD #.START"
                                   adds the value of symbol 'START' to the
02540 *
                                   DREG (=A, X) .
02550 *
          2. "ADDD START"
                                   adds the contents of location 'START'
02560 *
                                   and 'START'+1 to the DREG (=A, X).
02570 *
02580 * Register Usage:
02590 *
          A, X = contains new value (DREG).
02600 *
            CC = reflects MS half (=A).
02610 *
            All other registers preserved.
02620 *
02630 ADDD MACR
02640
      IFEO NARG-1
02650
            STA
                 TEMPA$
02660
            ጥሄል
02670
            ADD
                 (\0)+1
02680
            TAX
02690
            T.DA
                 TEMPA$
02700
           ADC
                  (\0)
02710
           MEXIT
      ENDC
02720
      IFEQ NARG-2
IFC '\0', '#'
02730
02740
02750
                  TEMPAS
          STA
02760
           TXA
02770
            ADD
                  #(\1)!.$FF
02780
            TAY
02790
                  TEMPA$
            LDA
02800
            204
                  #(\1)!>8
02810
           MEXIT
02820
         ENDC
02830
       ENDC
            FAIL Macro syntax error detected!
02840
02850
          ENDM
02860
02870 *************
02880 * SUBD = add DREG
02890 *
          SUBD [#,]<address>
02900 *
02910 * Examples:
02920 * 1. "SUBD #, START"
                                   subtracts the value of symbol 'START' from
02930 *
                                  the DREG (=A, X).
02940 *
        2. "SUBD START"
                                  subtracts the contents of location 'START'
02950 *
                                  and 'START'+1 from the DREG (=A, X).
02960 *
02970 * Register Usage:
02980 * A, X = contains new value (DREG).
02990 *
         CC = reflects MS half (=A).
03000 *
         All other registers preserved.
03010 *
03020 SUBD MACR
03030
      IFEQ NARG-1
03040
            STA
                 TEMPA$
03050
            TXA
03060
            SUB
                 (\0)+1
03070
            TAX
03080
            LDA
                  TEMPA$
03090
            SBC
                  (\0)
03100
           MEXIT
      ENDC
03110
```

```
03140
         STA
                  TEMPA$
          TXA
03150
03160
          SUB
                  #(\1)!.$FF
03170
          TAX
          LDA
03180
                  TEMPA$
03190
          SBC
                  #(\1)!>8
03200
          MEXIT
03210
        ENDC
     ENDC
03220
          FAIL Macro syntax error detected!
03230
03240
         ENDM
03250
03270 * CPD = compare DREG
03280 * CPD [#,]<address>
03290 *
03300 * Examples:
03310 * 1. "CPD #, BLOCKSZ"
                               compares the value of symbol 'BLOCKSZ'
03320 *
                               with the DREG (=A.X).
03330 *
        2. "CPD START"
                               compares the contents of location
03340 *
                                'START' and 'START'+1 with the DREG.
03350 *
03360 * Register Usage:
03370 * CC = reflects DREG comparison (Z-bit only).
03380 *
          All other registers preserved.
03390 *
03400 CPD
         MACR
     IFEQ NARG-1
03410
                  (\0)+1
03420
          CPX
          BNE
03430
                  \.0
03440
          CMP
                  (\0)
03450 \.0
         EQU
03460
          MEXIT
03470
      ENDC
      IFEQ NARG-2
IFC '\0', '#'
IFEQ (\1)!.$FF
03480
03490
03500
03510
            TSTX
03520
          ENDC
03530
          IFNE (\1)!.$FF
03540
           CPX
                #(\1)!.$FF
03550
          ENDC
03560
           BNE
                \.0
           IFEQ (\1)!>8
03570
03580
           TSTA
03590
           ENDC
03600
           IFNE
                (\1)!>8
           CMP #(\1)!>8
03610
03620
           ENDC
03630 \.0
           EOU
03640
            MEXIT
03650
        ENDC
      ENDC
03660
03670
            FAIL Macro syntax error detected!
03680
           ENDM
03690
```

```
03710 * LDAXY = load A via 16-bit pseudo-register (XREG or YREG)
03720 *
            LDAXY
                    <offset>, XREG
03730 *
            LDAXY
                    <offset>, YREG
03740
03750 * Examples:
        1. "LDAXY
03760 *
                    0, XREG"
                                   loads the contents of the memory location
03770 *
                                   specified by XREG+0 into the A accumulator.
03780 *
          2. "LDAXY
                    , XREG"
                                   loads the contents of the memory location
03790 *
                                   specified by XREG+0 into the accumulator.
03800 *
          3. "LDAXY
                    TBL. XREG"
                                   loads the contents of the memory location
03810 *
                                   specified by XREG+'TBL' into the A accum-
03820 *
                                   ulator.
03830 *
          4. Above examples can be repeated with substituting YREG for XREG.
03840 *
03850 * Register Usage:
03860 *
                = loaded with new value.
          A
03870 *
          DREG
              = destroyed.
          CC
03880 *
                = reflects value loaded.
03890 *
          All other registers preserved.
03900 *
03910 LDAXY
              MACR
             '\1', 'XREG'
03920
       IFNC
          IFNC '\1', 'YREG'
03930
            FAIL Macro syntax error detected!
03940
03950
            MEXIT
03960
          ENDC
        ENDC
03970
              `\0',''
03980
        IFC
            JSR
03990
                 LDA\1
                              Default offset= 0
04000
            MEXIT
04010
        ENDC
        IFNC '\0',''
04020
04030
          IFEQ \0
04040
            JSR
                 LDA\1
                              Offset= 0
04050
            MEXIT
       ENDC
04060
04070
        IFNE
                \0
04080
            LDA
                  \11$+1
                               Set nREG= offset + nREG
04090
            ADD
                  #(\0)!.$FF
04100
            STA
                  \11$+1
04110
            LDA
                  \11$
04120
            ADC
                  #(\0)!>8
04130
            STA
                  \11$
04140
            JSR
                  LDA\1
                               Offset= 0
04150
                  TEMPA$
            STA
04160
            LDA
                  \12$
                               Restore nREG
04170
            STA
                  \11$
04180
            LDA
                  \12$+1
04190
            STA
                  \11$+1
04200
            LDA
                  TEMPA$
            MEXIT
04210
04220
       ENDC
04230 ENDC
04240
            FAIL Macro syntax error detected!
04250
          ENDM
```

04260

```
04280 * STAXY = store A via 16-bit pseudo-register (XREG or YREG)
             STAXY <offset>, XREG
STAXY <offset>, YREG
04290 *
04300
04310
04320 * Examples:
04330 *
           1. "STAXY 0, XREG"
                                       stores the accumulator (=A) into the memory
                                       location specified by XREG+0.
04340
04350
           2. "STAXY , XREG"
                                       stores the accumulator (=A) into the memory
04360 *
                                       location specified by XREG+0.
04370
           3. "STAXY TBL. XREG"
                                       stores the accumulator (=A) into the memory
04380
                                       specified by XREG+ 'TBL'
04390
           4. Above examples can be repeated with substituting YREG for XREG.
04400
04410 * Register Usage:
04420 *
           CC = reflects value stored.
04430 *
           All other registers preserved.
04440
04450 STAXY MACR
        IFNC '\1', 'XREG'
IFNC '\1', 'YREG'
04460
04470
04480
               FAIL Macro syntax error detected!
04490
               MEXIT
04500
           ENDC
04510
        ENDC
04520
        IFC
               1101,11
04530
             JSR
                      STA\1
                                 Default offset= 0
04540
             MEXIT
04550
        ENDC
04560
        IFNC
              `\0',''
           IFEQ \0
04570
             JSR
04580
                      STA\1
                                 Offset= 0
04590
             MEXIT
04600
           ENDC
04610
           IFNE \0
04620
               STA
                      TEMPA$
04630
               LDA
                      \12$+1
                                   Set nREG= offset + nREG
04640
               ADD
                      #(\0)!.$FF
04650
               STA
                      \12$+1
04660
               LDA
                      \12$
04670
               ADC
                      #(\0)!>8
04680
               STA
                      \12$
04690
               LDA
                      TEMPA$
04700
               JSR
                      STA\1
                                   Offset = 0
04710
               LDA
                      \11$
                                   Restore nREG
04720
               STA
                      \12$
04730
               LDA
                      \11$+1
04740
               STA
                      \12$+1
04750
               LDA
                      TEMPA$
04760
               MEXIT
04770
          ENDC
04780
        ENDC
04790
               FATI.
                      Macro syntax error detected!
04800
             ENDM
```

04810

```
04820 ******
04830 * LDXR = load XREG
04840 *
                 [#,]<address>
           LDXR
04850 *
04860 * Examples:
04870
           1. "LDXR #.START"
                                         puts the value of symbol 'START' into the
04880
                                         XREG.
04890
           2. "LDXR START"
                                         puts the contents of location 'START' and
04900
                                          START'+1 into the XREG.
04910
04920 * Register Usage:
04930
           CC = reflects MS half (=A).
04940
           All other registers preserved.
04950
      * Notes:
04960
04970
           1. Byte access order is LS, then MS (reversed from 68HC11).
04980
04990 LDXR
             MACR
05000
         IFEO
                  NARG-1
05010
                STA
                       TEMPAS
05020
                LDA
                       (\0) + 1
05030
                STA
                       XREG1$+1
05040
                STA
                       XREG2$+1
05050
                LDA
                       (\0)
05060
                STA
                       XREG1$
05070
                STA
                       XREG2$
05080
                    XREG1$!.$FF00
           IFEO
05090
                LDA
                       TEMPA$
05100
                TST
                       XREG1$
           ENDC
05110
05120
           IFNE
                    XREG1$!.$FF00
05130
             STA
                       TESTA$
05140
             LDA
                       TEMPAS
05150
             TST
                       TESTA$
05160
           ENDC
05170
             MEXIT
05180
         ENDC
05190
         IFEO
                  NARG-2
05200
                     `\0', `#'
           IFC
                    XREG1$!.$FF00
                                          ! XREG in low memory?
05210
             IFEQ
                IFEQ
                                            ! #0 value?
05220
                       \1
05230
                  CLR
                         XREG1$+1
05240
                  CLR
                         XREG2$+1
                         XREG15
05250
                  CLR
05260
                  CLR
                         XREG2$
05270
                  MEXIT
05280
              ENDC
05290
              IFNE
                                          ! not #0 value?
                       \1
05300
                STA
                            TEMPA$
                          (\1)!.$FF
05310
              IFEO
05320
                CLR
                           XREG1$+1
05330
                CLR
                            XREG2$+1
              ENDC
05340
05350
              IFNE
                          (\1)!.$FF
05360
                LDA
                            #(\1)!.$FF
                            XREG1$+1
05370
                STA
05380
                STA
                            XREG2$+1
05390
              ENDC
05400
              IFEQ
                          (\1)!>8
05410
                CLR
                            XREG15
05420
                CLR
                            XREG2$
              ENDC
05430
```

```
05440
              IFNE
                     (\1)!>8
                       #(\1)!>8
05450
                LDA
05460
                STA
                       XREG1$
                       XREG2$
05470
                STA
05480
              ENDC
05490
                LDA
                       TEMPAS
05500
                TST
                       XREG1$
05510
                MEXIT
05520
              ENDC
05530
           ENDC
05540
           IFNE XREG1$!.$FF0
                                       ! XREG in high memory?
05550
              IFEQ \1
                                       ! #0 value?
05560
                STA
                       TEMPA$
                CLRA
05570
05580
                STA
                       XREG1$+1
05590
                STA
                       XREG2$+1
05600
                STA
                       XREG1$
05610
                STA
                       XREG2$
05620
                CLR
                       TESTA$
05630
                LDA
                       TEMPAS
05640
                TST
                       TESTA$
05650
                MEXIT
05660
              ENDC
05670
              IFNE
                                       ! not #0 value?
                    \1
05680
                STA
                         TEMPA$
05690
              IFEQ
                       (\1)!.$FF
05700
                CLRA
              ENDC
05710
                       (\1)!.$FF
05720
              IFNE
05730
                LDA
                         #(\1)!.$FF
05740
              ENDC
05750
                STA
                         XREG1$+1
05760
                STA
                         XREG2$+1
05770
              IFEQ
                       (\1)!>8
05780
                CLRA
05790
              ENDC
              IFNE
                       (\1)!>8
05800
05810
                LDA
                         #(\1)!>8
05820
              ENDC
                         XREG1$
05830
                STA
                         XREG2S
05840
                STA
05850
                STA
                         TESTA$
05860
                LDA
                         TEMPA$
05870
                TST
                         TESTA$
05880
                MEXIT
05890
              ENDC
05900
           ENDC
05910
         ENDC
05920 ENDC
05930
              FAIL
                    Macro syntax error detected!
05940
           ENDM
05950
```

```
05960 *******************************
05970 * STXR = store XREG
05980 *
          STXR <address>
05990
06000 * Examples:
06010
          1. "STXR START"
                                     stores the XREG into locations 'START' and
06020
                                     'START'+1
06030 *
06040 * Register Usage:
06050 *
          CC = reflects MS half (=A).
06060
          All other registers preserved.
06070 *
06080 * Notes:
06090 *
          1. Byte access order is LS, then MS (reversed from 68HCll).
06100 *
06110 STXR MACR
06120
            STA
                  TEMPAS
06130
            LDA
                  XREG1$+1
06140
            STA
                  (\0)+1
06150
            LDA
                  XREG1$
            STA
06160
                  (\0)
06170
        IFEQ XREG1$!.$FF00
06180
            LDA
                  TEMPA$
06190
            TST
                  XREG1$
06200
        ENDC
06210
        IFNE XREG1$!.$FF00
06220
            STA
                  TESTA$
06230
            LDA
                  TEMPAS
06240
            TST
                  TESTA$
06250
         ENDC
06260
          ENDM
06270
06290 * INCXR = increment XREG
06300 *
          INCXR [[#,]<address>]
06310 *
06320 * Examples:
06330 *
          1. "INCXR"
                                     adds one (1) to the XREG.
06340 *
          2. "INCXR #, START"
                                     adds the value of symbol 'START' to the
06350
                                     XREG.
06360 *
          3. "INCXR START"
                                     adds the contents of location 'START' and
06370 *
                                     'START'+1 to the XREG.
06380 *
          4. "INCXR
                      ! comment"
                                     adds one (1) to the XREG (comment present!).
06390 *
06400 * Register Usage:
06410 *
          CC = reflects value incremented (2-bit only).
06420 *
          All other registers preserved.
06430 *
06440 * Notes:
06450 *
          1. Explicit comment character (!) MUST be used when comment field is
06460 *
           present to prevent confusion with parameters!
06470
          2. Assumes XREG1$ = XREG2$.
06480
          3. When parameters are present, this macro becomes "ADD to XREG"
06490
06500 INCXR
              MACR
06510
        IFEO
                NARG
                  XREG1$!.$FF00
06520
          IFEO
06530
              INC
                    XREG1$+1
06540
                    XREG2$+1
              INC
06550
              BNE
                     ١.٥
06560
              INC
                    XREG1$
06570
              INC
                    XREG2$
06580 \.0
              EQU
06590
              MEXIT
06600
          ENDC
```

```
06610
            IFNE XREG1$!.$FF00
06620
                STA
                        TEMPAS
                        XREG1$+1
06630
                LDA
06640
                ADD
                        #1
06650
                STA
                        XREG1$+1
06660
                STA
                        XREG2$+1
                        XREG1$
06670
                LDA
06680
                ADC
                        #0
06690
                STA
                        XREG1$
06700
                STA
                       XREG2$
06710
                ORA
                       XREG1$+1
06720
                STA
                        TESTA$
06730
                        TEMPAS
                LDA
06740
                TST
                        TESTA$
06750
                MEXIT
            ENDC
06760
06770
         ENDC
06780
         IFEQ
                   NARG-1
06790
                STA
                        TEMPA$
06800
                LDA
                        XREG1$+1
                ADD
06810
                        (\0) + 1
06820
                STA
                        XREG1$+1
06830
                STA
                        XREG2$+1
06840
                LDA
                       XREG1$
06850
                ADC
                        ١٥/
06860
                STA
                        XREG1$
06870
                STA
                        XREG2$
06880
                ORA
                        XREG1$+1
06890
                STA
                        TESTA$
06900
                LDA
                        TEMPA$
06910
                TST
                       TESTA$
06920
                MEXIT
            ENDC
06930
06940
            IFEQ NARG-2
              IFC
                     `\0', \#'
06950
06960
                STA
                        TEMPA$
06970
                LDA
                        XREG1$+1
06980
                ADD
                        #(\1)!.$FF
                STA
                       XREG1$+1
06990
07000
                STA
                        XREG2$+1
07010
                LDA
                        XREG1$
07020
                ADC
                        #(\1)!>8
07030
                STA
                        XREG1$
07040
                STA
                        XREG2$
                       XREG1$+1
07050
                ORA
07060
                STA
                        TESTA$
07070
                LDA
                        TEMPA$
07080
                TST
                        TESTA$
07090
                MEXIT
07100
           ENDC
07110
         ENDC
07120
                FAIL
                       Macro syntax error detected!
07130
              ENDM
07140
```

```
07150 *******
07160 * DECXR = decrement XREG
07170 *
           DECXR [[#,]<address>]
07180 *
07190 * Examples:
           1. "DECXR"
                                       subtracts one (1) from the XREG.
07200 *
           2. "DECXR #, START"
07210 *
                                      subtracts the value of symbol 'START' from
07220 *
                                      the XREG.
07230 *
           3. "DECXR START"
                                       subtracts the contents of location 'START'
07240 *
                                      and 'START'+1 from the XREG.
07250 *
           4. "DECXR
                                      subtract one from the XREG (comment present!).
                        ! comment"
07260 *
07270 * Register Usage:
07280 *
           CC = reflects value decremented (Z-bit only).
07290 *
           All other registers preserved.
07300 *
07310 * Notes:
07320 *
           1. Explicit comment character (!) MUST be used when comment field is
07330 *
            present!
07340 *
           2. Assumes XREG1$ = XREG2$.
07350 *
           3. When parameters are present, this macro becomes "SUBTRACT from XREG".
07360
07370 DECKR MACR
07380
        IFEQ NARG
             STA
07390
                    TEMPAS
07400
             LDA
                    XREG1$+1
07410
             SUB
                    #1
07420
             STA
                    XREG1S+1
07430
             STA
                    XREG2$+1
07440
             LDA
                    XREG1$
07450
                    #0
             SRC
07460
             STA
                    XREG1$
                    XREG2$
07470
             STA
07480
             ORA
                    XREG1$+1
07490
             STA
                    TESTA$
07500
             LDA
                    TEMPAS
07510
             TST
                    TESTA$
07520
             MEXIT
        ENDC
07530
07540
         IFEQ
             NARG-1
07550
             STA
                    TEMPA$
             LDA
07560
                    XREG1S+1
07570
             SUB
                    (\0)+1
07580
             STA
                    XREG1$+1
                    XREG2$+1
07590
             STA
07600
                    XREG1$
             T.DA
07610
             SBC
                     \0
                    XREG1$
07620
             STA
07630
             STA
                    XREG2$
07640
             ORA
                    XREG1$+1
                    TESTA$
07650
             STA
07660
             LDA
                    TEMPAS
07670
             TST
                    TESTA$
07680
             MEXIT
07690
         ENDC
```

```
07700
        IFEQ NARG-2
          IFC '\0', '#'
07710
07720
            STA
                  TEMPA$
07730
            LDA
                  XREG1$+1
                  #(\1)!.$FF
            SUB
07740
07750
            STA
                  XREG1S+1
07760
            STA
                  XREG2$+1
07770
            T.DA
                  XREG1S
07780
            SBC
                  #(\1)!>8
07790
            STA
                  XREG1$
07800
                  XREG2$
            STA
            ORA
07810
                  XREG1$+1
07820
            STA
                  TESTA$
07830
            LDA
                  TEMPA$
07840
            TST
                  TESTA$
07850
            MEXIT
          ENDC
07860
07870
        ENDC
07880
            FAIL Macro syntax error detected!
07890
          ENDM
07900
07920 * CPXR = compare XREG
07930
          CPXR [#,]<address>
07940 *
07950 * Examples:
07960 *
          1. "CPXR #, BLOCKSZ"
                                   compares the value of symbol 'BLOCKSZ'
07970 *
                                   with the XREG.
                                   compares the contents of location
07980 *
          2. "CPXR START"
07990
                                   'START' and 'START'+1 with the XREG.
08000
08010 * Register Usage:
08020 *
          CC = reflects XREG comparison (Z-bit only).
08030 *
          All other registers preserved.
08040
08050 CPXR MACR
        IFEQ NARG-1
08060
            STA
08070
                  TEMPAS
08080
            BSET
                  0,TESTA$
                               Preset for .NE. condition!
08090
            LDA
                  XREG1$+1
08100
            CMP
                  (\0)+1
08110
            BNE
                   \.0
                               Branch if LS half is .NE.
08120
            LDA
                  XREG1$
08130
            CMP
                  (\0)
08140
            BNE
                  \.0
                               Branch if MS half is .NE.
08150
            CLR
                  TESTAS
                               Set for .EQ. condition!
08160 \.0
            LDA
                  TEMPA$
            TST
08170
                  TESTA$
                               Set proper Z-bit (.EQ. or .NE.)!
08180
            MEXIT
08190
        ENDC
```

```
08200
         IFEQ NARG-2
08210
           IFC
                  `\0', \#'
08220
              IFEQ \1
08230
                IFEQ
                       XREG1$!.$FF00
08240
                  TST
                         XREG1$+1
08250
                  BNE
                          \.0
                                       Branch if LS half is .NE.
08260
                  TST
                         XREG1$
08270
                  EQU
       \.0
08280
                  MEXIT
08290
                ENDC
08300
                IFNE
                       XREG15! SFF00
08310
                  STA
                            TEMPA$
                            0, TESTAS
08320
                  BSET
                                          Preset for .NE. condition!
08330
                  LDA
                            XREG1$+1
08340
                  BNE
                            \.0
                                          Branch if MS half is .NE.
08350
                            XREG1$
                  T.DA
08360
                  BNE
                            \.0
                                          Branch if MS half is .NE.
08370
                  CLR
                            TESTA$
                                          Set for .EQ. condition!
08380 \.0
                            TEMPAS
                  LDA
08390
                  TST
                            TESTA$
                                          Set proper Z-bit (.EQ. or .NE.)!
08400
                  MEXIT
08410
              ENDC
08420
           ENDC
08430
              STA
                         TEMPA$
08440
                         O, TESTA$
              BSET
                                       Preset for .NE. condition!
08450
                         XREG1$+1
              LDA
08460
           IFNE
                       (\1)!.$FF
08470
                          #(\1)!.$FF
              CMP
08480
           ENDC
08490
              BNE
                         \.0
                                       Branch if LS half is .NE.
08500
                         XREG1$
              LDA
08510
           IFNE
                       (\1)!>8
08520
              CMP
                         #(\1)!>8
08530
           ENDC
08540
              BNE
                         \.0
                                       Branch if MS half is .NE.
08550
              CLR
                         TESTA$
                                       Set for .EQ. condition!
08560 \.0
              LDA
                         TEMPAS
08570
              TST
                         TESTA$
                                       Set proper Z-bit (.EQ. or .NE.)!
08580
              MEXIT
08590
         ENDC
08600
       ENDC
08610
              FAIL
                         Macro syntax error detected!
           ENDM
08620
08630
```

```
08650 * LDYR = load YREG
08660 *
            LDYR
                    [#,]<address>
08670 *
08680 * Examples:
08690 *
         1. "LDYR #,START"
                                    puts the value of symbol 'START' into the
                                    YREG
08700 *
          2. "LDYR START"
08710 *
                                    puts the contents of location 'START' and
08720 *
                                    'START'+1 into the YREG.
08730 *
08740 * Register Usage:
08750 *
          CC = reflects MS half.
          All other registers preserved.
08760 *
08770 *
08780 LDYR
              MACR
08790
        IFEO
                NARG-1
08800
               STA
                     TEMPA$
08810
              LDA
                     (\0)
                     YREG15
08820
              STA
08830
              STA
                     YREG2$
08840
              T.DA
                     (\0) + 1
08850
              STA
                     YREG1$+1
08860
              STA
                     YREG2$+1
08870
          IFEQ
                  YREG1$!.$FF00
08880
              LDA
                     TEMPA$
08890
              TST
                     YREG15
08900
          ENDC
                   YREG1$!.$FF00
08910
          IFNE
08920
              STA
                     TESTAS
08930
              LDA
                     TEMPA$
08940
              TST
                     TESTAS
08950
          ENDC
08960
              MEXIT
08970
        ENDC
08980
        IFEO
                 NARG-2
                   `\0', \#'
08990
          IFC
09000
            IFEO
                     YREG1$!.$FF00
                                      ! YREG in low memory?
09010
               IFEQ
                       \1
                                      ! #0 value?
09020
                         YREG1$+1
                 CLR
09030
                 CLR
                         YREG2$+1
09040
                 CLR
                         YREG1$
                         YREG2$
09050
                 CLR
09060
                 MEXIT
09070
             ENDC
09080
             IFNE
                       \1
                                      ! not #0 value?
09090
                   STA
                            TEMPAS
09100
                 IFEQ
                          (\1)!.$FF
09110
                   CLR
                            YREG1$+1
09120
                   CLR
                            YREG2$+1
09130
                 ENDC
09140
                 IFNE
                          (\1)!.$FF
09150
                   LDA
                            #(1)!.SFF
09160
                   STA
                            YREG1$+1
09170
                   STA
                            YREG2$+1
09180
                 ENDC
09190
                 IFEQ
                          (\1)!>8
                            YREG1$
09200
                   CT.R
                            YREG2S
09210
                   CLR
09220
                 ENDC
09230
                 IFNE
                          (\1) !>8
09240
                   LDA
                            #(\1)!>8
09250
                   STA
                            YREG1$
                   STA
                            YREG2$
09260
09270
                 ENDC
```

```
09280
                LDA
                        TEMPA$
09290
                TST
                        YREG1$
09300
                MEXIT
09310
            ENDC
09320
         ENDC
09330
         IFNE YREG1$!.$FF00
                                   ! YREG in high memory?
09340
           IFEQ \1
                                   ! #0 value?
09350
                    TEMPAS
             STA
09360
              CLRA
09370
              STA
                    YREG1$+1
09380
             STA
                    YREG2$+1
09390
             STA
                  YREG1$
09400
             STA
                  YREG2$
09410
             CLR
                  TESTA$
09420
              LDA
                    TEMPAS
09430
              TST
                    TESTA$
             MEXIT
09440
09450
            ENDC
09460
            IFNE \1
                                   ! not #0 value?
09470
              STA TEMPA$
09480
              IFEQ (\1)!.$FF
09490
               CLRA
09500
             ENDC
09510
             IFNE (\1)!.$FF
09520
               LDA
                    #(\1)!.$FF
             ENDC
09530
              STA
09540
                      YREG1$+1
09550
                STA
                      YREG2$+1
09560
              IFEQ (\1)!>8
09570
               CLRA
09580
             ENDC
09590
            IFNE (\1)!>8
09600
               LDA
                      #(\1)!>8
09610
              ENDC
                      YREG1$
09620
               STA
09630
               STA
                      YREG2$
09640
               STA
                      TESTA$
09650
                LDA
                      TEMPA$
09660
                TST
                      TESTA$
09670
                MEXIT
09680
              ENDC
09690
           ENDC
09700
         ENDC
09710
      ENDC
09720
              FAIL Macro syntax error detected!
09730
            ENDM
09740
09750 *******
09760 *
          STYR = store YREG
09770 *
             STYR <address>
09780 *
09790 *
          Examples:
           1. "STYR START"
09800 *
                                     stores the YREG into locations 'START' and
09810 *
                                     'START'+1.
09820 *
09830 *
          Register Usage:
09840 *
           CC = reflects MS half.
09850 *
            All other registers preserved.
09860 *
09870 STYR MACR
09880
             STA
                   TEMPA$
09890
              LDA YREG1$
09900
              STA
                    (\0)
09910
              LDA
                    YREG1$+1
09920
              STA
                    (\0)+1
```

```
09930
          IFEQ
                 YREG1$!.$FF00
09940
              LDA
                       TEMPA$
09950
              TST
                       YREG1$
09960
          ENDC
09970
          IFNE
                   YREG1$!.$FF00
09980
              STA
                       TESTAS
09990
              LDA
                       TEMPAS
10000
              TST
                       TESTA$
          ENDC
10010
10020
            ENDM
10030
10050 * INCYR = increment YREG
10060 *
            INCYR [[#,]<value>]
10070 *
10080 * Examples:
10090 *
          1. "INCYR"
                                    adds one (1) to the YREG.
10100 *
          2. "INCYR #, START"
                                    adds the value of symbol 'START' to the
10110
                                    YREG.
10120 *
          3. "INCYR START"
                                    adds the contents of location 'START' and
10130 *
                                    'START'+1 to the YREG.
10140 *
          4. "INCYR! comment"
                                    adds one (1) to the YREG (comment present!).
10150 *
10160 * Register Usage:
10170 *
            CC = reflects value incremented (Z-bit only).
10180 *
            All other registers preserved.
10190 *
10200 * Notes:
10210 *
          1. Explicit comment character (!) MUST be used when comment field is
            present!
10220 *
          2. Assumes YREG1$ = YREG2$.
10230 *
10240
          3. When parameters are present, this macro becomes "ADD to YREG".
10250
10260 INCYR MACR
10270
        IFEQ NARG
10280
          IFEO YREG1$!.$FF00
10290
            TNC
                  YREG1$+1
10300
            INC
                   YREG2$+1
10310
            BNE
                   \.0
10320
            INC
                   YREG1S
10330
            INC
                   YREG2$
10340 \.0
            EQU
            MEXIT
10350
10360
          ENDC
10370
          IFNE
                YREG1$!.$FF00
10380
            STA
                   TEMPAS
10390
            LDA
                   YREG1$+1
10400
            ADD
10410
            STA
                   YREG1$+1
10420
            STA
                   YREG2$+1
10430
            LDA
                   YREG1$
10440
            ADC
                   #0
10450
            STA
                  YREG1$
10460
            STA
                   YREG2$
10470
            ORA
                  YREG1$+1
10480
            STA
                   TESTA$
10490
            LDA
                   TEMPA$
10500
            TST
                   TESTA$
10510
            MEXIT
10520
          ENDC
10530
        ENDC
```

```
10540
         IFEQ
                 NARG-1
10550
             STA
                       TEMPA$
10560
             LDA
                       YREG1$+1
10570
             ADD
                       (\0) + 1
10580
             STA
                       YREG1$+1
10590
             STA
                       YREG2$+1
10600
             LDA
                       YREG1S
10610
             ADC
                       \0
10620
             STA
                       YREG1$
10630
             STA
                       YREG25
10640
             ORA
                       YREG1$+1
10650
             STA
                       TESTA$
10660
             LDA
                       TEMPAS
10670
             TST
                       TESTAS
10680
             MEXIT
10690
        ENDC
10700
        IFEO
                  NARG-2
                     `\0', \#'
10710
           IFC
10720
             STA
                      TEMPAS
10730
             LDA
                       YREG1$+1
10740
             ADD
                       #(\1)!.$FF
10750
             STA
                       YREG1$+1
10760
             STA
                       YREG2$+1
10770
             LDA
                       YREG15
10780
             ADC
                       #(\1)!>8
10790
             STA
                       YREG15
10800
             STA
                       YREG2$
10810
             ORA
                       XREG1$+1
10820
             STA
                      TESTAS
10830
             LDA
                       TEMPA$
10840
             TST
                      TESTA$
10850
             MEXIT
10860
           ENDC
10870
        ENDC
10880
             FAIL
                      Macro syntax error detected!
10890
            ENDM
10900
10910
10920
      * DECYR = decrement YREG
10930
             DECYR
                      [[#,]<value>]
10940 *
10950 * Examples:
10960
           1. "DECYR"
                                    subtracts one (1) from the YREG.
           2. "DECYR #, START"
10970
                                    subtracts the value of symbol 'START' from
10980
                                    the YREG.
10990
           3. "DECYR START"
                                    subtracts the contents of location 'START'
11000
                                    and 'START'+1 from the YREG.
11010
           4. "DECYR
                       ! comment"
                                    subtracts one from the YREG (comment present!).
11020
11030 * Register Usage:
11040
           CC = reflects value decremented (2-bit only).
11050
           All other registers preserved.
11060
      * Notes:
11070
11080 *
           1. Explicit comment character (!) MUST be used when comment field is
11090
             present!
11100
           2. Assumes YREG1$ = YREG2$.
11110
           3. When parameters are present, this macro becomes "SUBTRACT from YREG".
11120
```

```
11130 DECYR
                MACR
11140
         IFEQ
                   NARG
11150
              STA
                        TEMPA$
11160
              LDA
                        YREG1$+1
11170
              SUB
                        #1
11180
              STA
                        YREG1$+1
11190
              STA
                        YREG2$+1
11200
              LDA
                        YREG1$
11210
              SBC
                        #0
                        YREG1$
11220
              STA
11230
              STA
                        YREG2$
11240
              ORA
                        YREG1$+1
11250
              STA
                        TESTAS
11260
              LDA
                        TEMPA$
11270
              TST
                        TESTA$
11280
              MEXIT
11290
            ENDC
                   NARG-1
11300
            IFEQ
                        TEMPAS
11310
              STA
11320
              LDA
                        YREG1$+1
11330
              SUB
                        (\0) + 1
11340
              STA
                        YREG1$+1
11350
              STA
                        YREG2$+1
11360
              LDA
                        YREG1$
11370
              SBC
                        ١0
11380
              STA
                        YREG1$
11390
              STA
                        YREG2$
11400
                        YREG1$+1
              ORA
11410
                        TESTA$
              STA
11420
              LDA
                        TEMPA$
11430
              TST
                        TESTA$
11440
              MEXIT
11450
         ENDC
11460
         IFEO
                   NARG-2
11470
            IFC
                      `\0', `#'
11480
              STA
                        TEMPA$
11490
              LDA
                        YREG1$+1
11500
              SUB
                        #(\1)!.$FF
11510
              STA
                        YREG1$+1
11520
              STA
                        YREG2$+1
11530
              LDA
                        YREG15
11540
              SBC
                        #(\1)!>8
              STA
11550
                        YREG1$
                        YREG2$
11560
              STA
11570
              ORA
                        YREG1$+1
11580
              STA
                        TESTA$
11590
              LDA
                        TEMPA$
11600
              TST
                        TESTA$
11610
              MEXIT
11620
            ENDC
11630
         ENDC
11640
              FAIL
                        Macro syntax error detected!
11650
             ENDM
```

11660

```
11670 ***********************************
11680 * CPYR = compare YREG
11690 *
            CPYR [#,]<address>
11700 *
11710 * Examples:
11720 *
          1. "CPYR #, BLOCKSZ"
                                       compares the value of symbol 'BLOCKSZ'
11730 *
                                       with the YREG.
11740 *
           2. "CPYR START"
                                       compares the contents of location
11750 *
                                        'START' and 'START'+1 with the YREG.
11760 *
11770 *
           Register Usage:
11780 *
             CC = reflects YREG comparison (Z-bit only).
11790 *
             All other registers preserved.
11800 *
11810 CPYR MACR
11820
       IFEO
                NARG-1
11830
               STA
                      TEMPA$
11840
               BSET
                      0, TESTA$
                                Preset for .NE. condition!
11850
               LDA
                      YREG1$+1
11860
               CMP
                      (\0)+1
11870
               BNE
                      \.0
                                Branch if LS half is .NE.
11880
               T.DA
                     YREG1S
11890
               CMP
                      (\0)
11900
               BNE
                      \.0
                                Branch if MS half is .NE.
11910
               CLR
                     TESTAS
                                Set for .EQ. condition!
11920 \.0
               LDA
                      TEMPA$
11930
               TST
                      TESTA$
                                Set proper Z-bit (.EQ. or .NE.)!
11940
               MEXIT
11950
       ENDC
11960
      IFEQ
                 NARG-2
11970
                   `\0', \#'
          IFC
11980
            IFEQ
                    \1
11990
               IFEO YREG1$!.$FF00
                 TST
12000
                        YREG1$+1
12010
                 BNE
                        ١.٥
                                     Branch if LS half is .NE.
12020
                 TST
                        YREG1$
12030 \.0
                 EOU
12040
                 MEXIT
12050
            ENDC
12060
                      YREG1$!.$FF00
             IFNE
12070
                 STA
                        TEMPA$
12080
                 BSET
                        0, TESTA$
                                     Preset for .NE. condition!
12090
                        YREG1$+1
                 LDA
12100
                 BNE
                        \.0
                                     Branch if MS half is .NE.
12110
                 LDA
                        YREG1$
12120
                 BNE
                        \.0
                                     Branch if MS half is .NE.
12130
                 CLR
                        TESTAS
                                     Set for .EO. condition!
12140 \.0
                 LDA
                        TEMPA$
                 TST
12150
                        TESTA$
                                     Set proper Z-bit (.EQ. or .NE.)!
12160
                 MEXIT
12170
             ENDC
          ENDC
12180
12190
            STA
                      TEMPAS
12200
            BSET
                      0, TESTAS
                                Preset for .NE. condition!
12210
            LDA
                      YREG1$+1
12220
           IFNE
                    (\1)!.$FF
12230
            CMP
                      #(\1)!.$FF
           ENDC
12240
12250
            BNE
                      \.0
                                 Branch if LS half is .NE.
12260
                      YREG1$
             LDA
12270
           IFNE
                    (\1)!>8
12280
                      #(\1)!>8
             CMP
12290
           ENDC
```

```
12300
                                    Branch if MS half is .NE.
                BNE
                       \.0
12310
                CLR
                       TESTAS
                                    Set for .EQ. condition!
12320 \.0
                LDA
                       TEMPA$
12330
                TST
                       TESTAS
                                    Set proper Z-bit (.EQ. or .NE.)!
12340
                MEXIT
           ENDC
12350
12360
         ENDC
12370
             FAIL
                       Macro syntax error detected!
12380
            ENDM
12390
12400 ***************
12410 * DEC.B = decrement byte
           DEC.B [[#,]<value>,]<address>
12420 *
12430 *
12440 * where:
12450 *
           <value> = value to decrement the contents of the <address>
12460 *
                       location by; immediate ("#," present) or absolute
                       addressing ("#," not present). If only <address> is
12470 *
12480 *
                       specified, a default immediate value of one is used.
12490 *
12500 * Examples:
12510 *
           1. "DEC.B START"
                                       subtracts one from the contents of
12520 *
                                       location 'START'.
12530 *
           2. "DEC.B #, 5, START"
                                       subtracts five from the contents of
12540 *
                                      location 'START'.
12550 *
           3. "DEC.B CNT. START"
                                      subtracts the contents of location 'CNT'
                                      from the contents of location 'START'.
12560 *
12570 *
12580 * Register Usage:
12590 *
           CC = reflects value decremented (N and Z-bits).
12600 *
           All other registers preserved.
12610 *
12620 * Notes:
12630 *
           1. <address> may be direct or extended!
12640
           2. This macro essentially performs a "SUB n" function.
12650 *
12660 DEC.B
                MACR
12670
         IFEQ
                  NARG-1
                     (\0)!.$FF00
12680
           IFEQ
12690
             DEC
                       ١٥
12700
             MEXIT
           ENDC
12710
12720
             STA
                       TEMPAS
12730
             LDA
                       \0
12740
             SIIR
                       #1
12750
              STA
                       ١٥
12760
              STA
                       TESTA$
12770
             LDA
                       TEMPAS
12780
             TST
                       TESTAS
12790
             MEXIT
12800
         ENDC
12810
         IFEQ
                  NARG-2
12820
              STA
                       TEMPA$
12830
              LDA
                       \1
12840
              SUB
                       ١0
12850
             STA
                       \1
                  (\1)!.$FF00
12860
           IFEQ
12870
                       TEMPAS
             T.DA
12880
              TST
                       \1
12890
             MEXIT
12900
           ENDC
```

```
12910
            IFNE
                     (\1)!.$FF00
12920
              STA
                       TESTAS
12930
                       TEMPA$
              LDA
              TST
12940
                       TESTA$
             MEXIT
12950
            ENDC
12960
12970
         ENDC
12980
         IFEO
                  NARG-3
12990
           IFC
                     `\0', \#'
13000
             STA
                       TEMPA$
13010
             LDA
                       \2
13020
              SUB
                       #\1
13030
              STA
                       \2
13040
             IFEQ
                     (\2)!.$FF00
13050
             LDA
                       TEMPA$
13060
              TST
                       \2
13070
             MEXIT
           ENDC
13080
13090
            IFNE
                     (\2)!.$FF00
13100
                       TESTA$
             STA
13110
             LDA
                       TEMPAS
13120
              TST
                       TESTA$
             MEXIT
13130
13140
           ENDC
13150
         ENDC
13160 ENDC
                       Macro syntax error detected!
13170
              FAIL
13180
            ENDM
13190
13200 **************
13210 * DEC.W = decrement word
13220 *
             DEC.W [[#,]<value>,]<address>
13230 *
13240 * where:
13250 *
           <value> = value to decrement the contents of the <address> and
                       <address>+1 locations by; immediate ("#," present) or
absolute addressing ("#," not present). If only
13260
13270
13280
                       <address> is specified, a default immediate value of
13290
                       one is used.
13300 *
13310 * Examples:
13320 *
           1. "DEC.W START"
                                      subtracts one from the contents of loca-
13330 *
                                      tions 'START' and 'START'+1.
13340 *
           2. "DEC.W CNT, START"
                                      subtracts the contents of locations 'CNT'
13350 *
                                      and 'CNT'+1 from the contents of locations
13360 *
                                      'START' and 'START'+1.
13370 *
           3. "DEC.W #, 5, START"
                                     subtracts five from the contents of loca-
13380
                                     tions 'START' and 'START'+1.
13390
13400
       * Register Usage:
13410
           CC = reflects value incremented (Z-bit only).
13420 *
            All other registers preserved.
13430 *
13440 * Notes:
13450 *
            1. <address> may be direct or extended!
13460 *
            2. This macro essentially performs a "SUB n" function.
13470 *
```

```
13480 DEC.W MACR
13490
            IFEQ NARG-1
13500
                STA
                        TEMPA$
13510
                LDA
                        (\0)+1
13520
                SUB
                        #1
13530
                 STA
                        (\0) + 1
13540
                LDA
                        ١0
13550
                SBC
                        #0
13560
                 STA
                        ١٥/
                        (\0) + 1
13570
                 ORA
13580
                 STA
                        TESTA$
13590
                LDA
                        TEMPA$
13600
                 TST
                        TESTA$
13610
                MEXIT
13620
            ENDC
13630
            IFEQ
                  NARG-2
13640
                 STA
                        TEMPA$
13650
                 LDA
                        (\1)+1
13660
                 SUB
                        (\0) + 1
13670
                STA
                        (\1)+1
13680
                LDA
                        \1
13690
                 SBC
                        ١0
13700
                 STA
                        \1
13710
                ORA
                        (\1)+1
13720
                 STA
                        TESTA$
13730
                        TEMPA$
                LDA
13740
                 TST
                        TESTA$
13750
                MEXIT
13760
            ENDC
13770
            IFEO
                  NARG-3
                      `\0', `#'
13780
              IFC
13790
                STA
                        TEMPA$
13800
                LDA
                        (\2)+1
13810
                 SUB
                        #(\1)!.$FF
13820
                STA
                        (\2)+1
13830
                LDA
                        \2
13840
                 SBC
                        #(\1)!>8
13850
                STA
                        \2
13860
                ORA
                        (\2)+1
13870
                STA
                        TESTA$
13880
                LDA
                        TEMPAS
13890
                TST
                        TESTA$
13900
                MEXIT
13910
              ENDC
13920
            ENDC
13930
                FAIL
                       Macro syntax error detected!
13940
              ENDM
13950
```

```
13960 **************
13970 * INC.B = increment byte
13980 *
             INC.B [[#,]<value>,]<address>
13990 *
14000 * where:
14010 *
           <value> = value to decrement the contents of the <address>
14020
                      location by; immediate ("#," present) or absolute
14030
                      addressing ("#," not present). If only <address> is
14040 *
                      specified, a default immediate value of one is used.
14050 *
14060 * Examples:
14070 *
           1. "INC.B
                      START"
                                      adds one to the contents of location
14080 *
                                      'START'
14090 *
           2. "INC.B
                      #,5,START"
                                      adds five to the contents of location
14100 *
                                      'START' .
14110 *
           3. "INC.B
                      CNT, START"
                                      adds the contents of location 'CNT' to
14120
                                      the contents of location 'START'.
14130
14140 * Register Usage:
14150 *
           CC = reflects value incremented (N and Z-bits).
14160 *
           All other registers preserved.
14170 *
14180 * Notes:
14190 *
           1. <address> may be direct or extended!
14200 *
           2. This macro essentially performs an "ADD n" function.
14210 *
14220 INC.B MACR
        IFEQ NARG-1
14230
14240
           IFEQ (\0)!.$FF00
14250
             INC
                    \0
14260
             MEXIT
14270
           ENDC
14280
             STA
                    TEMPAS
14290
             LDA
                    \0
14300
             ADD
                    #1
14310
             STA
                    ١0
14320
             STA
                    TESTAS
14330
             LDA
                    TEMPAS
14340
             TST
                    TESTA$
14350
             MEXIT
14360
        ENDC
14370
        IFEQ
              NARG-2
14380
             STA
                    TEMPAS
14390
             LDA
                    \1
14400
             ADD
                    \0
14410
             STA
                    \1
14420
           IFEO
                  (\1)!.$FF00
14430
             LDA
                    TEMPA$
14440
             TST
                    \1
14450
             MEXIT
14460
        ENDC
                  (\1)!.$FF00
14470
        IFNE
14480
             STA
                    TESTA$
14490
             LDA
                    TEMPA$
14500
             TST
                    TESTA$
14510
             MEXIT
14520
        ENDC
```

14530 ENDC

```
IFEQ
14540
                  NARG-3
14550
                    `\0', \#'
           IFC
14560
               STA
                      TEMPA$
14570
               LDA
                      \2
14580
               ADD
                      #1
14590
               STA
                      \2
14600
             IFEO
                    (\2)!.$FF00
14610
               LDA
                      TEMPAS
14620
               TST
                      \2
14630
               MEXIT
14640
             ENDC
14650
             TENE
                    (\2)!.$FF00
14660
                      TESTAS
               STA
14670
                      TEMPA$
               LDA
                      TESTA$
14680
               TST
14690
               MEXIT
14700
             ENDC
14710
           ENDC
14720
         ENDC
14730
                      Macro syntax error detected!
14740
             ENDM
14750
14760 ***************
14770 * INC.W = increment word
14780 *
             INC.W
                      [[#,]<value>,]<address>
14790 *
14800 * where:
           <value> = value to increment the contents of the <address> and
14810
14820
                      <address>+1 locations by; immediate ("#," present)
                      or absolute addressing ("#," not present). If only
14830 *
                      <address> is specified, a default immediate value of
14840 *
14850 *
                      one is used.
14860
14870
      * Examples:
14880 *
           1. "INC.W START"
                                    adds one to the contents of locations
14890
                                    'START' and 'START'+1.
14900 *
           2. "INC.W CNT, START"
                                    adds the value of 'CNT' to the contents
14910 *
                                    of locations 'START' and 'START'+1.
14920
           3. "INC.W #.5.START"
                                    adds five to the contents of locations
14930
                                    'START' and 'START'+1.
14940
14950 * Register Usage:
14960 *
           CC = reflects value incremented (Z-bit only).
14970
           All other registers preserved.
14980
14990
15000 *
           1. <address> may be direct or extended!
15010
           2. This macro essentially performs an "ADD n" function.
15020
15030 INC.W
               MACR
15040
        IFEO
                 NARG-1
15050
           IFEQ
                    (\0)!.$FF00
15060
             INC
                      (\0)+1
15070
             BNE
                      \.0
15080
             INC
                      \0
15090 \.0
             EOU
15100
             MEXIT
           ENDC
15110
```

```
15120
            IFNE
                     (\0)!.$FF00
15130
                STA
                        TEMPAS
15140
                LDA
                        (\0) + 1
                ADD
15150
                        #1
15160
                STA
                        (\0)+1
15170
                LDA
                        10
15180
                ADC
                        #0
15190
                STA
                        ١0
15200
                ORA
                        (\0)+1
15210
                STA
                        TESTA$
15220
                LDA
                        TEMPAS
15230
                TST
                        TESTA$
15240
                MEXIT
15250
           ENDC
         ENDC
15260
15270
         IFEQ
                   NARG-2
15280
                STA
                        TEMPA$
15290
                LDA
                        (\1)+1
15300
                ADD
                        (\0)+1
15310
                STA
                        (\1)+1
15320
                LDA
                        \1
15330
                ADC
                        \0
15340
                STA
                        \1
15350
                ORA
                        (\1) +1
                STA
                        TESTA$
15360
15370
                LDA
                        TEMPA$
                TST
                        TESTA$
15380
15390
                MEXIT
15400
         ENDC
15410
         IFEQ
                   NARG-3
15420
           IFC
                     1\0', \#'
                STA
                        TEMPA$
15430
15440
                LDA
                        (\2)+1
15450
                ADD
                        #(\1)!.$FF
                STA
15460
                        (\2)+1
15470
                LDA
                        \2
15480
                ADC
                        #(\1)!>8
15490
                STA
                        \2
15500
                ORA
                        (\2)+1
15510
                STA
                        TESTA$
                LDA
                        TEMPA$
15520
                TST
                        TESTA$
15530
15540
                MEXIT
15550
            ENDC
15560
         ENDC
15570
                FAIL
                        Macro syntax error detected!
15580
              ENDM
15590
```

```
15600 ************
15610 * MOV.B = move byte
15620 *
             MOV.B [#,] <byte>, <address>
15630
      * where:
15640
15650
           <byte>
                    = byte value to move to the <address> location, using
                       immediate ("#," present) or absolute addressing ("#,"
15660
15670
                       not present).
15680
15690
      * Examples:
15700
           1. "MOV.B CNT, TMP"
                                  puts the contents of location 'CNT'
                                  into location 'TMP'.
15710
15720
           2. "MOV.B #, 5, START"
                                  puts 5 into location 'START'.
15730
15740 * Register Usage:
15750
           CC = reflects value moved.
15760
           All other registers preserved.
15770
15780
      MOV.B MACR
15790
         IFEQ
                  NARG-2
                STA
                         TEMPA$
15800
                LDA
15810
                         \0
15820
                STA
                         \1
           IFEQ (\1)!.$FF00
15830
15840
                LDA
                         TEMPA$
                TST
15850
                         \1
15860
                MEXIT
15870
           ENDC
15880
           IFNE
                 (\1)!.$FF00
15890
              IFEQ (\0)!.$FF00
15900
                LDA
                         TEMPA$
                TST
15910
                         \0
                MEXIT
15920
15930
             ENDC
15940
             IFNE
                     (\0)!.$FF00
15950
                STA
                         TESTA$
15960
                LDA
                         TEMPA$
15970
                TST
                         TESTA$
15980
                MEXIT
15990
             ENDC
           ENDC
16000
16010
         ENDC
         IFEQ
16020
                  NARG-3
                     '\0', \#'
16030
           IFC
16040
             IFEO
                       (\2)!.$FF00
16050
                IFEO
                         \1
16060
                  CLR
16070
                  MEXIT
16080
                ENDC
16090
              ENDC
16100
                STA
                         TEMPA$
16110
              IFEO
                       \1
16120
                CLRA
              ENDC
16130
              IFNE
16140
                       \1
16150
                LDA
16160
              ENDC
16170
                STA
                         12
16180
              IFEQ
                       (\2)!.$FF00
16190
                LDA
                         TEMPA$
16200
                TST
                         \2
16210
                MEXIT
16220
             ENDC
```

```
16230
             IFNE
                    (\2)!.$FF00
16240
               STA
                      TESTAS
16250
                LDA
                      TEMPAS
16260
                TST
                      TESTAS
16270
               MEXIT
16280
             ENDC
16290
           ENDC
16300
         ENDC
16310
               FAIL Macro syntax error detected!
16320
             ENDM
16330
16340 ************
16350 * MOV.W = move word
             MOV.W [#,]<word>,<address>
16360 *
16370
16380 *
16390 *
           <word> = word (16-bit) value to move to the <address> and
16400 *
                    <address>+1 locations, using immediate ("#," present)
16410 *
                    or absolute addressing ("#," not present).
16420 *
16430 * Examples:
16440 *
           1. "MOV.W #, 5, START"
                                    puts $0005 into location 'START' and
16450
                                    START'+1.
16460 *
           2. "MOV.W #, CNT, TMP"
                                    puts the value of symbol 'CNT' into
                                    locations 'TMP' and 'TMP'+1.
16470 *
16480 *
           3. "MOV.W CNT, TMP"
                                    copies the contents of location 'CNT'
16490
                                    and 'CNT'+1 into locations 'TMP' and
16500
                                    'TMP'+1.
16510 *
16520 * Register Usage:
16530 *
           CC = reflects MS half of value moved.
16540 *
           All other registers preserved.
16550 *
16560 MOV.W
               MACR
16570
           IFEQ
                  NARG-2
16580
                  STA
                        TEMPA$
16590
                  LDA
                         (\0)+1
16600
                  STA
                         (\1)+1
16610
                  LDA
                         ١٥/
16620
                  STA
                         \1
             IFEQ (\1)!.$FF00
16630
16640
                  LDA
                        TEMPAS
                  TST
16650
                         \1
                  MEXIT
16660
16670
             ENDC
16680
             IFNE
                   (\1)!.$FF00
16690
               IFEQ (\0)!.$FF00
16700
                  LDA
                        TEMPA$
                  TST
16710
                         ١0
16720
                  MEXIT
16730
               ENDC
                       (\0)!.$FF00
16740
               IFNE
                         TESTA$
16750
                  STA
16760
                  LDA
                         TEMPAS
                  TST
                         TESTA$
16770
16780
                  MEXIT
16790
               ENDC
             ENDC
16800
16810
           ENDC
```

```
16820
        IFEO
                 NARG-3
                  `\0', `#'
16830
           IFC
16840
             IFEQ
                      ((\2)+1)!.$FF00
16850
               IFEQ
                        \1
16860
                 CLR
                          \2
16870
                 CLR
                          \2+1
16880
                 MEXIT
               ENDC
16890
             ENDC
16900
16910
                          TEMPA$
16920
             IFEQ (\1)!.$00FF
16930
                CLRA
16940
             ENDC
             IFNE
                      (\1)!.$00FF
16950
                          #(\1)!.$00FF
16960
                 LDA
16970
             ENDC
16980
                STA
                          (\2)+1
16990
             IFEQ
                      (\1)!>8
17000
               IFNE
                        (\1)!.$00FF
17010
                 CLRA
17020
               ENDC
17030
             ENDC
                      (\1)!>8
17040
             IFNE
17050
                 LDA
                         #(\1)!>8
17060
             ENDC
17070
                 STA
                          \2
17080
             IFEQ
                      (\2)!.$FF00
17090
                 LDA
                          TEMPA$
17100
                  TST
                          \2
17110
                  MEXIT
17120
             ENDC
                      (\2)!.$FF00
             IFNE
17130
17140
                 STA
                          TESTA$
                  LDA
17150
                          TEMPA$
17160
                  TST
                          TESTAS
17170
                  MEXIT
17180
             ENDC
17190
           ENDC
17200
        ENDC
17210
               FAIL Macro syntax error detected!
17220
             ENDM
17230
```

```
17240
17250 * MOVE = move block of memory
17260 *
             MOVE [#], <source>, [#], <destination>, [#], <length>
17270
17280
       * where:
17290
                <source>
                                is the address of the source memory block.
17300
                                is the address of the destination block.
                <destination>
17310
                                is the length of the block to move, in bytes.
                <length>
17320
                                Maximum of 65,536 bytes can be moved.
17330
                                is optional character to denote immediate
17340
                                addressing for the next parameter
17350
       * Examples:
17360
           1. "MOVE #, ROM, #, RAM, #, CNT moves the block of memory starting at
17370
                                       location 'ROM' for 'CNT' bytes, to
17380
                                       location 'RAM'.
17390
           2. "MOVE #, ABC, #, XYZ, , CNT moves the block of memory starting at
17400
                                       location 'ABC' for the number of bytes
17410
                                       in locations 'CNT' and 'CNT'+1, to
17420
                                       location 'XYZ'.
17430
17440 * Register Usage:
17450
           CC = unknown.
17460
           All other registers preserved.
17470
17480
       * Subr. used:
17490
           LDAXREG, STAXREG
17500
17510
       * Macros used:
17520
           None, because this macro was written to be as efficient as
17530
           possible.
17540
17550
           1. If all immediate addressing operands (#) and the move count is
17560
17570
              <= 256, then a special 'short form' is generated which DOES NOT
17580
              contain any subroutine calls!
17590
           2. Depending on the exact parameters passed, not all registers,
17600
              subroutines and/or macros may be used.
17610
           3. This macro takes advantage of the fact that there are in fact
17620
              two XREGs, one for LOAD (XREG1$) and one for STORE (XREG2$).
17630
           4. The INCXR macro cannot be used here, because it assumes that
17640
             XREG1$ = XREG2$.
17650
17660 MOVE MACR
                      NARG-6
17670
17680
                        ** 'move' macro requires six arguments!
                  FAIL
17690
                ENDC
17700
         IFC
                                     ! If all immediate operands (#) and move
                   `\2', `#'
17710
           IFC
                                     ! count <=256, use short form!
17720
              IFC
                     10', 1#'
17730
                IFLE
                       5-256
                                     ! No subr. calls!
17740
                  STA
                         TEMPAS
17750
                  STX
                         TEMPXS
17760
                  LDX
                         #(\5)
17770
                  LDA
      \.0
                          (\1)-1, x
17780
                  STA
                          (\3)-1,x
17790
                  DEX
17800
                  BNE
                         \.0
17810
                  LDA
                         TEMPA$
17820
                  LDX
                         TEMPX$
17830
                  MEYTT
17840
                ENDC
17850
              ENDC
           ENDC
17860
17870
         ENDC
17880
```

```
17890
                 STA
                        TEMPAS
17900
                 STX
                        TEMPX$
                        XREG1$
17910
                 LDA
17920
                 STA
                        TEMPXRS
17930
                 LDA
                        XREG1$+1
17940
                 STA
                        TEMPXR$+1
17950
         IFC
                    1101
                       , \#'
                                           ! immediate type 'from' address?
17960
                 LDA
                        #(\1)!.SFF
                                           ! Set XREG1$ = 'from' address
17970
                 STA
                        XREG1$+1
17980
                 LDA
                        #(\1)!>8
17990
                 STA
                        XREG1$
18000
         ENDC
                    `\0′, `#
                                           ! not immediate type 'from' address?
18010
         IFNC
18020
                 LDA
                        (\1) + 1
18030
                 STA
                        XREG1$+1
                                           ! Set XREG1$ = 'from' address
18040
                 LDA
                        (\1)
                        XREG1$
18050
                 STA
18060
         ENDC
                                           ! immediate type 'to' address?
18070
         IFC
                    `\2', \#'
18080
                 LDA
                        #(\3)!.$FF
                                           ! Set XREG2$ = 'to' address
18090
                 STA
                        XREG2$+1
18100
                 T.DA
                        #(\3)!>8
18110
                 STA
                        XREG2$
18120
         ENDC
                                           ! not immediate type 'to' address?
                    12', 1#'
18130
         IFNC
18140
                 LDA
                        (\3) + 1
18150
                 STA
                        XREG2$+1
                                           ! Set XREG2$ = 'to' address
18160
                 LDA
                        (\3)
18170
                 STA
                        XREG2$
18180
         ENDC
18190
18200
         IFC
                   114', 1#'
                                           ! immediate type length?
18210
            IFLE
                      \5-256
                                              ! yes: 8-bit size= use X reg.
18220
                 LDX
                        #(\5)
18230
                 JSR
                        LDAXREG
       \.0
18240
                 JSR
                        STAXREG
18250
              IFEQ
                     XREG1$!.$FF00
18260
                 INC
                        XREG1$+1
18270
                 BNE
                        \.1
18280
                 INC
                        XREG1$
18290 \.1
                 INC
                        XREG2$+1
18300
                 BNE
                        \.2
                        XREG2$
18310
                 INC
                 EQU
18320
       \.2
18330
              ENDC
                     XREG1$!.$FF00
18340
              IFNE
18350
                        XREG1$+1
                 LDA
18360
                 ADD
                        #1
18370
                 STA
                        XREG1$+1
18380
                        XREG1$
                 T.DA
18390
                 ADC
                        #0
                        XREG1$
18400
                 STA
18410
                 LDA
                        XREG2$+1
18420
                 ADD
                        #1
                        XREG2$+1
18430
                 STA
18440
                        XREG2$
                 LDA
18450
                 ADC
                        XREG2$
18460
                 STA
18470
              ENDC
18480
                 DEX
18490
                 BNE
                        \.0
                        TEMPXR$
18500
                 LDA
18510
                 STA
                        XREG1$
18520
                 STA
                        XREG2$
18530
                 LDA
                        TEMPXRS+1
```

```
18540
                STA
                        XREG1$+1
18550
                STA
                        XREG2$+1
18560
                LDA
                        TEMPAS
18570
                LDX
                        TEMPXS
18580
                MEXIT
18590
            ENDC
18600
18610
            IFGT
                  \5-256
                                             no: 16-bit size= use 'length'
18620
                       #(\5)!.$00FF
                LDA
18630
                STA
                       LENGTH$+1
18640
                LDA
                        #(\5)!>8
18650
                STA
                        LENGTHS
18660
                JSR
                        LDAXREG
      \.0
18670
                JSR
                        STAXREG
18680
              IFEQ
                     XREG1$!.$FF00
18690
                INC
                       XREG1$+1
18700
                BNE
                        \.1
18710
                INC
                       XREG1$
18720
                INC
                       XREG2$+1
       \.1
18730
                BNE
                        \.2
18740
                INC
                       XREG2$
18750
      \.2
                EQU
18760
              ENDC
18770
              IFNE
                     XREG1$!.$FF00
18780
                LDA
                       XREG1$+1
18790
                ADD
                        #1
18800
                STA
                       XREG1$+1
18810
                LDA
                       XREG1$
18820
                ADC
                        #0
18830
                STA
                        XREG1$
18840
                LDA
                       XREG2$+1
18850
                ADD
                        #1
18860
                STA
                       XREG2$+1
18870
                LDA
                       XREG2$
18880
                ADC
                        #0
18890
                STA
                       XREG2$
18900
              ENDC
18910
                LDA
                       LENGTH$+1
18920
                SUB
                        #1
18930
                STA
                       LENGTH$+1
18940
                LDA
                        LENGTH$
18950
                SBC
                        #0
18960
                STA
                       LENGTH$
18970
                ORA
                        LENGTH$+1
18980
                BNE
                        \.0
18990
                       TEMPXR$
                LDA
19000
                STA
                       XREG1$
19010
                STA
                       XREG2$
19020
                LDA
                       TEMPXR$+1
19030
                STA
                        XREG1$+1
19040
                        XREG2$+1
                STA
19050
                LDA
                        TEMPAS
19060
                LDX
                        TEMPX$
19070
                MEXIT
19080
           ENDC
19090
         ENDC
19100
```

```
19110
         IFNC
                   1\4', \#'
                                        ! nonimmediate type length
19120
                LDA
                        (\5)!.$00FF
19130
                STA
                       LENGTH$+1
19140
                LDA
                        (\5)!>8
19150
                STA
                        LENGTH$
19160
      \.0
                JSR
                       LDAXREG
19170
                JSR
                        STAXREG
19180
           IFEQ
                     XREG1$!.$FF00
19190
                INC
                       XREG1$+1
19200
                BNE
                        \.1
19210
                INC
                       XREG1$
19220
      \.1
                INC
                       XREG2$+1
                BNE
19230
                        \.2
19240
                INC
                       XREG2$
19250
      \.2
                EQU
19260
           ENDC
19270
           IFNE
                     XREG1$!.$FF00
19280
                LDA
                       XREG1$+1
19290
                ADD
                        #1
19300
                STA
                       XREG1$+1
19310
                LDA
                       XREG1$
                        #0
19320
                ADC
19330
                STA
                       XREG1$
                       XREG2$+1
19340
                LDA
19350
                ADD
                       #1
19360
                STA
                       XREG2$+1
                       XREG2$
19370
                LDA
19380
                ADC
                       #0
19390
                STA
                       XREG2$
           ENDC
19400
                       LENGTH$+1
19410
                LDA
19420
                SUB
                       LENGTH$+1
19430
                STA
19440
                       LENGTH$
                LDA
19450
                SBC
                        #0
                       LENGTH$
19460
                STA
                ORA
                       LENGTH$+1
19470
19480
                BNE
                        \.0
19490
                LDA
                       TEMPXR$
19500
                STA
                       XREG1$
19510
                STA
                       XREG2$
                       TEMPXR$+1
                LDA
19520
                       XREG1$+1
19530
                STA
19540
                STA
                       XREG2$+1
                       TEMPA$
19550
                LDA
                LDX
                        TEMPX$
19560
19570
                MEXIT
19580
         ENDC
19590
                FAIL
                       Macro syntax error detected!
19600
              ENDM
19610
19620
```

```
19630
           OPT
19640 RAMSBRS EOU
                         Start of RAM based subroutines!
19660 **
        The following RAM subroutines MUST BE INITIALIZED from ROM upon
19670 **
        startup (from 'RAMSBR$' for 'RAMSZ$' number of bytes). If changes
19680 **
        are to be made to the RAM subroutines, make them here. Then copy
                                                                      **
19690 **
        the source below to the ROM area and insert a '.' in front of all
                                                                      **
        the labels (leading '.' will be used to denote ROM). This has
19700 **
19710 **
        already been done for you in the RAMSBR.INI file. Just include
                                                                      **
19720 **
                                                                      **
        this file into your ROM data area and add the following line in
19730 **
        your RESET routine to initialize the RAM subroutines from the ROM.
19740 **
                     MOVE #, .RAMSBR, #, RAMSBR, #,
                                                                      . .
                                                                      **
19750 ** It is more efficient if the RAM subroutines are placed in DIRECT
19760 ** addressing memory, i.e., $0000-$00FF, but it is not required.
19780
19790 *-- start of RAM subroutines -----
19810 * LDAXREG = load A via XREG subr.
19820
19830 * Register Usage:
19840 * CC = reflects value loaded.
19850 *
        All other registers preserved.
19860 *
19870 * NOTE:
19880 *
       1. Instruction modified code here must be located in RAM!
19890 *
19900 LDAXREG EQU
19910
                 0-0+SFFFF
       T.DA
19920 XREG1$ EQU
               *-2
                         Pseudo XREG #1
19930
          RTS
19940
19960 * STAXREG = store A via XREG subr.
19970 *
19980 * Register Usage:
19990 *
       CC = reflects value stored.
20000 *
        All other registers preserved.
20010 *
20020 * NOTE:
20030 *

    Instruction modified code here must be located in RAM!

20040 *
20050 STAXREG EQU
                 0-0+$FFFF
20060
           STA
           EQU
20070 XREG2$
                 *-2
                         Pseudo XREG #2
20080
           RTS
20090
20110 * LDAYREG = load A via YREG subr.
20120 *
20130 * Register Usage:
20140 * CC = reflects value loaded.
20150 *
       All other registers preserved.
20160 *
20170 * NOTE:
20180 *
       1. Instruction modified code here must be located in RAM!
20190 *
20200 LDAYREG EQU
                 0-0+$FFFF
           LDA
20220 YREG1$ EQU
                 *-2
                         Pseudo YREG #1
20230
           RTS
20240
```

```
20250 ******************************
20260 * STAYREG = store A via YREG subr.
20270 *
20280 * Register Usage:
20290 *
        CC = reflects value stored.
20300 *
        All other registers preserved.
20310 *
20320 * NOTE:
20330 *
        1. Instruction modified code here must be located in RAM!
20340 *
20350 STAYREG EQU
20360
            STA
                 0-0+SFFFF
20370 YREG2$
            EQU
                 *-2
                        Pseudo YREG #2
            RTS
20380
20390 *-- end of RAM subroutines ------
20400
20410 RAMSZ$ EQU
                *-RAMSBR$ Size of ram subroutines (in bytes).
20420
20430
            ORG
                 LO$MEM
20440 * NOTE: TEMPA$ and TESTA$ must always be in low memory $0000-00FF.
20450 TEMPA$ RMB
                1
                      Temporary storage for A accumulator.
20460 TEMPX$
            RMB
                 1
                      Temporary storage for X register.
20470 TEMPXR$ RMB
                      Temporary storage for XREG register.
                 2
20480 TESTAS RMB
                     Temporary operand storage for setting CC bits.
                 1
20490 LENGTHS RMB 2
                     Temporary operand length.
20500
```

Listing 2 - RAMSBR.INI File

```
00010
00030 * ramsbr.ini 1.0
00040 * -----
     * Module Name: RAMSBR - RAM Subroutine Initialization
00060 * -----
00070 *
00080 * Description:
nnngn *
        This file contains the initialization code for the RAM subroutine
00100 *
        area needed to support the MACROS05.MAC file. It MUST be placed in
00110 *
        the ROM data area and then copied to RAM for proper operation.
00120 *
        Consult the MACROSO5.MAC file for more details.
00130
00150 *
00160 * Notes:
00170 *
        1. Motorola reserves the right to make changes to this file.
00180 *
         Although this file has been carefully reviewed and is
00190 *
          believed to be reliable, Motorola does not assume any
00200 *
         liability arising out of its use. This code may be freely
00210 *
          used and/or modified at no cost or obligation by the user.
00220 *
        2. The latest version of this file is maintained on the Motorola
00230
          FREEWARE Bulletin Board, 512/891-FREE (512/891-3733). It operates
00240 *
          continuously (except for maintenance) at 1200-2400 baud, 8 bits,
         no parity. Sample test files for PASM05 are also included.
00250 *
00260 *
          Download the archive file, MACROS05.ARC, to get all the files.
00270
00290 * REVISION HISTORY (add new changes to top):
00300 *
00310 * 05/16/90 P.S. Gilmour
00320 *
        1. Original entry generated from MACROS05.MAC version 1.0.
00340
00350 .RAMSBR$ EQU
                         Start of RAM based subroutines!
00360 *****************************
00370 **
       The following RAM subroutines MUST BE INITIALIZED from ROM upon
00380 **
                                                                      **
        startup (from 'RAMSBR$' for 'RAMSZ$' number of bytes). If changes
00390 **
        are to be made to the RAM subroutines, make them in the MACROS05.MAC
00400
        file and then copy the source here (ROM area) and insert a '.' in
00410 **
        front of all the labels (leading '.' will be used to denote ROM).
     *************************
00420
00430
00440 *-- start of RAM subroutines -----
00450
     *******************
00460 * LDAXREG = load A via XREG subr.
00470
00480 * Register Usage:
00490 *
       CC = reflects value loaded.
00500
        All other registers preserved.
00510
00520
00530 *
        1. Instruction modified code here must be located in RAM!
00540 *
00550 .LDAXREG
             EOU
00560
             LDA
                   0-0+$FFFF
00570 .XREG1$
             EOU
                  *-2
                          Pseudo XREG #1
00580
             RTS
00590
```

```
00610 * STA$X = store A via XREG subr.
00620 *
00630 * Register Usage:
00640 *
       CC = reflects value stored.
00650 *
        All other registers preserved.
00660 *
00670 * NOTE:
00680 * 1. Instruction modified code here must be located in RAM!
00690 *
00700 .STA$X EQU
00710
           STA
                 0-0+SFFFF
00720 .XREG2$ EQU
                 *-2
                         Pseudo XREG #2
00730
           RTS
00740
00760 * LDAYREG = load A via YREG subr.
00770 *
00780 * Register Usage:
00790 * CC = reflects value loaded.
00800 *
       All other registers preserved.
00810 *
00820 * NOTE:
00830 *
       1. Instruction modified code here must be located in RAM!
00840
00850 .LDAYREG EQU
00860
             LDA
                  0-0+SFFFF
00870 .YREG1$
             EQU
                  *-2
                          Pseudo YREG #1
00880
             RTS
00890
00910 * STA$Y = store A via YREG subr.
00920 *
00930 * Register Usage:
00940 *
       CC = reflects value stored.
00950 *
        All other registers preserved.
00960 *
00970 * NOTE:
00980 *
       1. Instruction modified code here must be located in RAM!
00990 *
01000 .STA$Y EQU
                 0-0+SFFFF
01010
           STA
01020 .YREG2$ EQU
                 *-2
                         Pseudo YREG #2
01030
          RTS
01040 *-- end of RAM subroutines -----
01050
01060 .RAMSZ$ EQU
                *-.RAMSBR$ Size of ram subroutines (in bytes).
01070
           RAMSZ$-.RAMSZ$
01080
           FAIL Size mismatch between RAM/ROM subroutine areas!
01090
     ENDC
```

AN1057

Selecting the Right Microcontroller Unit

INTRODUCTION

Selecting the proper microcontroller unit (MCU) for your application is one of the critical decisions which control the success or failure of your project. There are numerous criteria to consider when choosing an MCU and this Application Note will enumerate most of them and presents an outline of the thought process guiding this decision. The reader must attach their own grading scale to the selection criteria presented and then evaluate the total to make the correct decision.

PURPOSE

The main goal is to select the least expensive MCU that minimizes the overall cost of the system while still fulfilling the system specification, i.e., performance, reliability, environmental, etc. The overall cost of the system includes everything, such as Engineering Research and Development (R&D), manufacturing (parts and labor), warranty repairs, updates, field service, upward compatibility, ease of use, etc.

SELECTION PROCESS

To start the selection process, the designer must first ask the question, "What does the MCU need to do in my system?" The answer to this one simple question dictates the required MCU features for the system and thus is the controlling agent in the selection process.

The second step is to conduct a search for MCUs which meet all of the system requirements. This usually involves searching the literature, primarily data books, data sheets, and technical trade journals, but also includes peer consultations. These days, recent trade journals seem to contain the most up to date information for the newer MCUs. If the fit is good enough, a single-chip MCU solution has been found, otherwise a second search must be conducted to find an MCU which best fits the requirements with a minimum of extra circuitry, including considerations of cost and board space. Obviously, a single-chip solution is preferred for cost as well as reliability reasons. Of course, if there is a company policy dictating which MCU manufacturer to use, this will narrow your search considerably.

The last step has several parts, all of which attempt to reduce the list of acceptable MCUs to a single choice. These parts include pricing, availability, development tools, manufacturer support, stability, and sole-sourcing. The whole process may need to be iterated several times to arrive at the optimum decision.

SELECTION CRITERIA

The general outline of the main criteria in selecting a microcontroller is listed below, in the order of importance. Each criteria is explained in greater detail later on.

- Suitability for the application system, i.e., can it be done with a single-chip MCU or at most a few additional chips?
 - A. Does it have the required number of I/O pins/ports, i.e., too few = can't do the job and too many = excessive cost?
 - B. Does it have all the other required peripherals, such as serial I/O, RAM, ROM, A/D, D/A, etc.?
 - C. Does it have other peripherals that are not needed?
 - D. Does the CPU core have the correct throughput, i.e., computing power, to handle the system requirements over the life of the system for the chosen implementation language? Too much is wasteful and too little will never work.
 - E. Is the MCU affordable, i.e., does the project budget allocate enough funds to permit using this MCU? A budgeting quotation from the manufacturer is usually required to answer this question. If the MCU is not affordable for the project, all the other questions become irrelevant and you must start looking for another MCU.
- 2. Availability?
 - A. Is the device available in sufficient quantities?
 - B. Is the device in production today?
 - C. What about the future?
- 3. Development support available?
 - A. Assemblers.
 - B. Compilers.
 - C. Debugging tools.
 - 1. Evaluation Module (EVM).
 - In-circuit emulators.
 - 3. Logic analyzer pods
 - 4. Debug monitors
 - 5. Source level debug monitors.
 - D. On-line bulletin board service (BBS).
 - 1. Real time executives.
 - 2. Application examples.
 - Bug reports.
 - 4. Utility software, including "free" assemblers.
 - 5. Sample source code.

- E. Applications support.
 - Specific group who does nothing but applications support?
 - Application engineers, technicians, or marketers?
 - 3. How knowledgeable are the support personnel? Are they truly interested in helping you with your problem?
- 4. Telephone and/or FAX support?
- 4. Manufacturer's history, i.e., "track record."
 - A. Demonstrated competence in design.
 - B. Reliability of silicon, i.e., manufacturing excellence.
 - C. On-time delivery performance.
 - D. Years in business.
 - E. Financial report.

SYSTEM REQUIREMENTS

Applying system analysis to the current project will determine the MCU requirements for the system. What peripheral devices are required? Is the application to be bit manipulating or number crunching? Once data is received, how much manipulation is required? Is the system to be driven by interrupt, polled, or human-responses? How many devices/bits (I/O pins) need to be controlled? Among the many possible types of I/O devices to be controlled/monitored are RS-232C terminals, switches, relays, keypads, sensors (temperature, pressure, light, voltage, etc.), audible alarms, visual indicators (LCD displays, LEDs), analog to digital (A/D), and digital to analog (D/A). Is a single or multiple voltage power supply required for the system? What is the power supply tolerance? Is the device characterized for operation at your system supply voltage? Are the voltages to be held to a small fixed percent variation or are they to operate over a wider range? What is the operating current? Is the product to be ac or battery operated? If battery operated, should rechargables be used, and if so, what is the operational time required before recharging and the required time for recharging?

Are there size and weight restrictions or aesthetic considerations such as shape and/or color? Is there anything special about the operating environment, such as military specification, temperature, humidity, atmosphere (explosive, corrosive, particulates, etc.), pressure/altitude? Is the application to be disk-based or ROM-based? Is it a real time application, and if so, are you going to build or purchase a real time kernel program or maybe a public domain version will suffice? Does your schedule contain enough time and personnel to develop your own? What about royalty payments and bug support? Much more investigation is required for real time applications in order to evaluate their special requirements.

GENERAL MCU ATTRIBUTES

MCUs can generally be classified into 8-bit, 16-bit, and 32-bit groups based upon the size of their arithmetic and index register(s), although some designers argue that bus access size determines the 8/16/32-bit architecture. Is a lower-cost 8-bit MCU able to handle the requirements of the system, or is a higher-cost 16-bit or 32-bit MCU required? Can 8-bit software simulation of features found on the 16-bit or 32-bit MCUs permit using the lower-cost 8-bit MCU by sacrificing some code size and speed? For example, can an 8-bit MCU be used with software macros to implement 16-bit accumulator

and indexing operations? The choice of implementation language (high level vs assembler) can greatly affect system throughput, which can then dictate the choice of 8/16/32-bit architectures, but system cost restraints may override this.

Clock speed, or more accurately, bus speed, determines how much processing can be accomplished in a given amount of time by the MCU. Some MCUs have a narrow clock speed range, whereas others can operate down to zero. Sometimes a specific clock frequency is chosen in order to generate another clock required in the system, e.g., for serial baud rates. In general, computational power, power consumption and system cost increase with higher clock frequencies. System costs increase with frequency because not only does the MCU cost more, but so do all the support chips required, such as RAMs, ROMs, PLDs, and bus drivers.

Consider also the processing technology of the MPU; N-channel metal-oxide semiconductor (NMOS) vs high-density complementary metal-oxide semiconductor (HCMOS). In HCMOS, signals drive from rail-to-rail, unlike earlier NMOS processors. Since these criteria can significantly affect noise issues in system design, HCMOS processors are usually preferred. Also, HCMOS uses less power and thus generates less heat. The design geometries in HCMOS are smaller which permit denser designs for a given size, and thus allow higher bus speeds. The denser designs also allow lower cost, for more units can be processed on the same sized silicon wafer. For these reasons, most MCUs today are produced using HCMOS technology.

MCU RESOURCES

By definition, all MCUs have on-chip resources to achieve a higher level of integration and reliability at a lower cost. An on-chip resource is a block of circuitry built into the MCU which performs some useful function under control of the MCU. Built-in resources increase reliability because they do not require any external circuitry to be working for the resource to function. They are pre-tested by the manufacturer and conserve board space by integrating the circuitry into the MCU. Some of the more popular on-chip resources are memory devices, timers, system clock/oscillator, and I/O. Memory devices include read/write memory (RAM), read-only memory (ROM), erasable programmable ROM (EPROM), electrically erasable programmable ROM (EEPROM) and electrically erasable memory (EEM). The term EEM actually refers to an engineering development version of an MCU where EEPROM is substituted for the ROM in order to reduce development time. Timers include both real time clocks and periodic interrupt timers. Be sure to consider the range and resolution of the timer as well as any subfunctions, such as timer compare and/ or input capture lines. I/O includes serial communication ports, parallel ports (I/O lines), analog-to-digital (A/D) converters, digital-to-analog (D/A) converters, liquid crystal display drivers (LCD), and vacuum fluorescent display drivers (VFD).

Other less common built-in resources are internal/external bus capability, computer operating properly (COP) watchdog system, clock operating properly detection, selectable memory configurations, and system integration module (SIM). The SIM replaces the external "glue" logic usually required to interface to external devices via chip select pins.

On most MCUs with on-chip resources, a configuration register block is included to control these resources. Sometimes the configuration register block itself can be set up to appear at a different location in the memory map. Sometimes a user

and/or factory test register is present, which indicates concern for quality by the manufacturer. With configuration registers also comes the possibility of errant code altering the desired configuration, so check for "lock-out" mechanisms, i.e., before a register can be changed, a bit in another register must first be altered in a certain sequence. Although configuration registers can at first be very confusing and intimidating because of their complexity, they are extremely valuable because of the flexibility they offer at a low cost so that a single MCU can serve many applications.

MCU INSTRUCTION SET

The instruction set and registers of each MCU should be carefully considered, as they play critical roles in the capability of the system. Have software engineers study the indexed addressing modes versus the anticipated needs of your system. Are there any specialty instructions available which could be used in your system, such as multiply, divide, and table lookup/interpolate? Are there any low power modes for battery conservation, such as stop, low power stop, and/or wait? Are there any bit manipulation instructions (bit set, bit clear, bit test, bit change, branch on bit set, branch on bit clear) to allow easier implementation of controller applications? How about bit field instructions?

Be dubious of fancy instructions which seem to do a lot in one instruction. The real measure of performance is how many clock cycles it takes to accomplish the task at hand, not how many instructions were executed. A fair comparison is to code the same routine and compare the *total* number of clock cycles executed and bytes used. Are there any unimplemented instructions in the opcode map and what happens if they are accidently executed? Does the system handle this gracefully with an exception handler or does the system crash?

MCU INTERRUPTS

Examining the interrupt structure is a necessity when constructing a real time system. How many interrupt lines or levels are there versus how many does your system require? Is there an interrupt level mask? Once an interrupt level is acknowledged, are there individual vectors to the interrupt handler routines or must each possible interrupt source be polled to determine the source of the interrupt? In speed critical applications, such as controlling a printer, the interrupt response time, i.e., the time from the start of the interrupt (worst case phasing relative to the MCU clock) until the first instruction in the appropriate interrupt handler is executed, can be the selection criterion in determining the right MCU.

COMPANY ATTRIBUTES

Examine the assets of your own company with a little truthful introspection. Does your company have a significant investment in knowledge/training of existing personnel with a particular MCU manufacturer and in the development tools for those MCUs? Does your company own enough development tools or will you have to buy or rent more? If a new MCU is under consideration, are there development tools available, such as high level language compilers, assembler/linkers, evaluation modules, and debuggers/emulators? Are your present development tools easily expandable for new MCUs? Will additional personnel have to be hired and trained for this project? Can you hire an expert to train/lead the rest of your team? Does your budget permit hiring additional permanent staff and/or

contractors? Is your company satisfied with your current MCU manufacturer's product line and services?

SUPPLIER ATTRIBUTES

The third step is pruning the list of technically acceptable MCUs by examining the MCU manufacturer and supplier, i.e., the companies with which you plan to enter into a long-term relationship for mutual benefit. A supplier can either be the MCU manufacturer itself, or it can be a full-service dealer who is the authorized representative for several manufacturers. A supplier with a broader range of products and a reputation for quality, reliability, service, and on-time deliverability at a fair price can best serve your needs. Additionally, the more products you purchase from one supplier, the more leverage you obtain for pricing, service, and support. Always keep in mind that although your dollar volume may seem high to you, it is always a relative amount to the total business of the supplier. Suppliers who can furnish not only MCUs, but memories (RAM and ROM), discrete devices (transistors, diodes, etc.), standard digital logic devices (7400, 74HC00, etc.), specialty chips, customer specific devices (CSIC), application specific devices (ASIC), and programmable logic devices (PLDs), will be better suited to serve your growing needs. Has the manufacturer and/ or supplier won any awards for quality, reliability, service, and/ or deliverability? Be suspicious of self-bestowed awards.

MANUFACTURER ATTRIBUTES

Other criteria to consider in selecting the MCU manufacturer/supplier are stability, sole-supplier status, literature, and support. Stability can best be ascertained by considering the number of years in business and obtaining a Dunn & Bradstreet rating plus copies of past Annual and Quarterly Financial Reports, Your company's Purchasing and Credit Departments can greatly assist you in these areas. Listing on a major stock exchange is another sign of stability. A local stock broker can assist you in obtaining up-to-date information for those manufacturers listed on stock exchanges, or you can visit your local library to check the Periodical Guide for pertinent information. The Wall Street Journal is another excellent source of up-to-date financial news. Sole-supplier status is unfortunately usually the norm, as most MCU manufacturers do not often cross license their products to other manufacturers. If the manufacturer has a good track record for supply, delivery, and pricing, sole-supplier status should not be a problem.

MANUFACTURER SUPPORT

Direct manufacturer support includes Marketing/Sales, Field Application Engineers (FAEs), and Application Engineering. Are the FAEs near your site? When telephoning for support, can you reach the support person directly or do you play "telephone tag"? Are calls returned promptly? Is there a toll-free 800 number? Is there a FAX number? How many phone lines are available? Are the phone lines always busy? Do they have an individual Voice Mail answering system or does a secretary in another office take "While You Were Out" messages which must be physically relayed to the support person? Voice Mail is a state of the art computer controlled answering system whereby each user effectively has their own password protected answering machine with enhanced capabilities, such as message forwarding. What hours do the support personnel work? Do they have other duties and/or responsibilities besides support? How many support personnel are there? Are factory personnel, such as Product Engineers, Manufacturing Engineers, Quality Engineers, Hardware Engineers, and Software Engineers, readily available to assist the support personnel? Are the factory people on-site with the support personnel? Are the support personnel knowledgeable, have a helpful attitude, and do they "follow through" in a timely manner when they promise to do something, such as research your problem or send you something? Does it come via regular mail, UPS, or Overnight Express? Were you charged for fast delivery?

Does the Manufacturer have an Electronic Bulletin Board Service (BBS) where information such as application programs, product news, software updates, source code, bug lists, electronic mail, and conferencing are available? What baud rates are supported? How many phone lines are available? What are the hours of operation? Do you need any special brand of computer and/or modem to access it? Is there a system operator (sysop) assigned to manage it?

LITERATURE SUPPORT

Literature covers a wide selection of printed material which can assist you in the selection process. This includes items from the Manufacturer, such as Data Sheets, Data Books, and Application Notes, as well as items available at the local bookstore and/or library. Items from the local bookstore and/or library indicate not only the popularity of the manufacturers/ MCUs under consideration, but also offer unbiased opinions when written by non-manufacturer related authors.

FINALIZING THE SELECTION

As a final step to help in the selection process, build a table listing each MCU under consideration on one axis and the important attributes on the other axis. Then fill in the blanks from the manufacturer's data sheets in order to obtain a fair side-by-side comparison. Some manufacturers have pre-made comparison sheets of their MCU product line which makes this task much easier, but as with all data sheets, be sure they are up to date with current production units. Among the possible attributes are price (for the anticipated production volume, including predictions of future pricing, i.e., will the price be decreasing as you move into production?), RAM, ROM, EPROM, EEPROM, timer(s), A/D, D/A, serial ports, parallel ports (I/O control lines), bus speed (minimum/maximum), special instructions (multiply, divide, etc.), number of available interrupts, interrupt response time (time from start of interrupt to execution of the first interrupt handler instruction), package size/type (ceramic DIP or LCC, plastic 0.3" DIP or 0.6" DIP, shrink DIP (.071" pin spacing), PLCC, PQFP, EIAJ QFP, SOIC; some involve surface mount technology), power supply requirements, and any other items important to your system design. The tables at the end of this application note detail the attributes of Motorola's MCU product line.

If after all this, you still have more than one MCU on your list, consider expandability and value. What expansions in the

system requirements can you predict that will be needed in possible future iterations of this product? And lastly, consider value, for if two MCUs cost the same but one offers a few more features which are not required today but would make future expansion easier for no additional cost, chose that MCU.

CUSTOM MCU SOLUTION

If there is no commercially available single-chip MCU that meets your system requirements and your anticipated production volume is high enough, you should consider using a custom CSIC MCU. In a custom CSIC MCU, you choose the core processor type and the exact peripherals needed for your system from a list of standard cells available. This gives you the benefits of a single-chip solution for slightly more cost, so the production volume must be high enough to justify it. Additionally, some manufacturers will not even start production unless the order volume is around one million units. However, if your production volume can be combined with others to reach the one million level, production could be started. Or, if the desired unit is judged to be have a broad enough market appeal, the manufacturer may proceed with production anyway because they plan to offer it as a standard product. As the design initiator you may be able to obtain an exclusivity clause whereby you have sole rights to the CSIC MCU for a specific period of time. Then the manufacturer can start marketing it to everyone.

TEAMWORK

Finally, as project leader you can do all this investigative work yourself, or you can start involving your team by assigning investigative tasks to them, such as having the software engineers evaluate the instruction sets of each MPU under consideration. By involving your team early in the decision process, you not only build team spirit, but gain individual commitment to the project via active participation. This approach undoubtedly generates some conflict, as everyone has their own opinion, but your job as project leader is to be a mediator. After listening to all opinions, it is still your choice as project leader. As in political elections, once the winner of the primary has emerged, all party members are expected to fully support the winner, and so should all project team members support the decisions of the project leader in order to ensure a successful project.

CONCLUSION

In conclusion, selecting the right MCU for your project is not an easy decision, as MCUs have become more complex devices since on-chip resources were added. And since the trend is towards more on-chip integration of off-chip resources to reduce system costs, the decision will become increasingly complex with time. This application note is not intended to make the choice for the designer, but to serve as a thought provoking guideline as to all the possible selection criteria that should be considered in this important decision process.

MOTOROLA MICROCONTROLLER COMPARISON GUIDE

Motorola maintains a comparison guide on our most popular M68HC05, M68HC11, and M68300 Families of microcontrollers (MCUs). For a copy, please contact the Motorola Literature Distribution Center nearest you and request the current MICROCONTROLLER (MCU) QUARTERLY UPDATE FOLDER, Motorola part number SG148/D.

MOTOROLA 8-BIT M68HC05 MICROCONTROLLER FAMILY

Programming Model

The M68HC05 Family of MCUs has five central processing unit (CPU) registers available to the programmer as shown in Figure 1 below.

MOTOROLA 8-BIT M68HC11 MICROCONTROLLER FAMILY


Programming Model

The M68HC11 Family of MCUs has eight central processing unit (CPU) registers available to the programmer as shown in Figure 2 below.

MOTOROLA 16-/32-BIT M68300 MICROCONTROLLER FAMILY

Programming Model

The M68300 Family of MCUs has 23 central processing unit (CPU) registers available to the programmer as shown in Figures 3 and 4 below, organized into User and Supervisor models.



 Length depends on the address/memory size of the individual M68HC05, e.g., a 2K memory map requires an 11-bit program counter and stack pointer as shown. Current length ranges from 11 to 14 bits (2K to 16K).

Figure 1. M68HC05 Programming Model




Figure 2. M68HC11 Programming Model





Figure 3. M68300 User Programming Model



1. The Status Register (SR) consists of two halves as shown below.




Figure 4. M68300 Supervisor Programming Model Supplement

DEVELOPMENT SUPPORT

Development support for Motorola MCUs is available from Motorola in the form of low cost Educational Computer Boards (ECBs), Evaluation Boards (EVBs), and Evaluation Modules (EVMs), and higher priced emulator systems with bus analysis (CDS Jewelbox and HDS-300 systems). EVBs and EVMs are on the order of hundreds of dollars, whereas emulators are on the order of thousands of dollars. Simple assemblers are available for no charge on the Freeware BBS, whereas more powerful assemblers with such features as macros, structured assembly, conditional assembly, and relocatable modules (for linking) are available for a few hundred dollars for popular PCs. Additionally, the Freeware BBS contains the most up to date information on Motorola MCUs and has a wealth of free software. Also available are literature and Application Notes on many subjects, including a title index, from Motorola's Literature Distribution Centers.

MOTOROLA FREEWARE ELECTRONIC BULLETIN BOARD SYSTEM

"Freeware" is the name of the electronic bulletin board system (BBS) dedicated to support Motorola Microprocessor Units (MPUs) and Microcontroller Units (MCUs). The Freeware BBS contains the most up to date information, including support software for EVMs, PCs, and MACs, development software for MCUs and MPUs, confidential electronic mail service, file downloads/uploads, distributor directory and sales offices by state, press news, development support, literature, mask set erratas, devices/packages being phased out, ECB/EVB/EVM product literature, and contest/promotion/seminar information.

Freeware is on-line 24 hours a day, everyday except for maintenance. To use the BBS, you need a 300-2400 baud modem, and a terminal or personal computer (PC) with communications software (e.g., Kermit, ProComm, etc.). Set your character format to 8-bit, no parity, 1 stop bit and dial the Freeware number (512) 891-FREE (891-3733). Press RETURN and then enter the requested information to log on. You are now a registered user. Follow the menus for the desired functions (e.g., download, upload, mail, conferences, etc.). On-line help is available.

For most up to date information, please contact the Motorola Literature Distribution Center nearest you and request the MCU FREEWARE brochure, Motorola part number BR568/D.

APPLICATIONS SUPPORT

Application support for Motorola products is provided by the same local salesperson and Field Application Engineer (FAE) that made the sale. If a technical question can not be answered locally by the salesman or FAE, the FAE will contact the

Factory Applications Support Group which has a highly trained staff of engineers to relentlessly pursue the answers in both hardware and software. Additionally, the Aps Group has the backup support of the entire on-site Factory staff to ensure answers to your questions.

MOTOROLA LITERATURE DISTRIBUTION CENTERS

Motorola has several Literature Distribution Centers (LDCs) worldwide with the main one located in Phoenix, Arizona, U.S.A. They carry all Motorola literature, including Data Books, Data Reference Manuals, User Manuals, Application Notes, brochures, books on Motorola products, etc. Contact your local Motorola representative or the LDC office nearest you and they will be most happy to serve you. The LDC addresses are listed on the back cover of this application note. The phone numbers are listed below or consult your local telephone directory book.

Motorola Literature Distribution Center

Phone: (602) 994-6561

Motorola Semiconductors H.K. Ltd.

Phone: 480-8333

Motorola Ltd.; European Literature Center

Phone: (908) 61 46 14 Nippon Motorola Ltd. Phone: 03-440-3311

ABOUT MOTOROLA

Motorola was founded in 1928 by Paul V. Galvin and has continuously been in the electronics business since then. Motorola moved up to number 48 on the 1989 Fortune 500 list of the largest U.S. industrial corporations with \$9.62 billion in sales and is the #3 in electronics in the U.S., behind General Electric and Westinghouse Electric. In terms of semiconductor market share, Motorola is #1 in North America and #4 in the world. Motorola's Microcontroller Division is the world's #1 supplier of 8-bit MCUs, with more than 500 million in use around the globe. Motorola was ranked #3 by Fortune Magazine's poll of *America's Most Admired Corporations*.

Motorola has consistently demonstrated product and technology leadership along with the global capability and teamwork to get the job done for the lowest possible price. Motorola is driven by Total Customer Satisfaction, which means global design and manufacturing facilities, on-time delivery, and above all, a dedication to quality that is unsurpassed in the industry. Motorola's relentless pursuit of perfection is the key in achieving Six Sigma Quality by 1992. This translates to virtual perfection (3.4 defects per million parts). There is only one goal: zero defects in everything Motorola does.

RECENT AWARDS PRESENTED TO MOTOROLA

1990 GM Mark of Excellence Award

This award was presented by Delco Electronics for outstanding performance as a supplier in all five areas covered by GM's supplier monitoring program — quality, cost, delivery, technology and management. Currently, less than 30 suppliers have earned the GM Mark of Excellence award.

- 1990 Computer Design's Vendor Preference Survey reported Motorola Microcontrollers as #1 in the three measured categories of Response Time, Documentation, and Applications Support.
- 1989 Texas Instruments Information Technology
 Group Supplier Excellence Award
 Presented to less than one percent of TI's suppliers worldwide for quality and on-time delivery performance.
- 1989 Chrysler Motor Company *Pentastar Award*Presented to select group of Chrysler's suppliers worldwide for quality, price, delivery, and technology.
- 1989 Ford Motor Company Q1 Preferred Quality Award A total quality supplier award; requires consistent high quality coupled with excellent pricing and delivery.
- 1988 Malcolm Baldrige National Quality Award This award was created by Congress in 1987, named after the late Malcolm Baldrige, Secretary of Commerce during

the Reagan Administration. It is awarded to companies that demonstrate superior company-wide management of quality processes. A panel of judges examines the quality standards in eight critical business areas for each company applying for the award. Six prizes are offered each year — two each for manufacturing companies and service companies, and two for small businesses. In the two years the award has been offered, only five companies out of a potential 12 winners have met the rigid standards required to capture the prize. In 1988, Motorola was one of only three Baldrige winners out of 66 applicants. Winners of the Malcolm Baldrige National Quality Award must wait five years before they can apply again. Therefore, Motorola will be eligible to compete again in 1993.

1988 Dataquest Supplier of the Year

1988 Texas Instruments Data Systems Group Supplier Excellence Award

Presented for demonstrated excellence in meeting Texas Instrument's requirements.

- 1987/1988 Bosch Group Recognition Award
 Presented for quality and special performance as a supplier to the Bosch Group.
- 1987 Delco Electronics *Award of Excellence*Presented for superior quality and delivery performance.

Reducing A/D Errors in Microcontroller Applications

Many significant benefits can be realized in an electronic product by converting analog signals into the digital domain. From drift-free signal filtering to extremely reliable signal detection, the digital domain offers a level of performance many times only approximated by its analog circuit-based counterpart. Once cost prohibitive, converting analog signals into the digital domain has become more cost effective. These decreasing costs, increasing digital semiconductor speeds, and the benefits of digital processing have contributed significantly to the increasing popularity of digital systems and to the rise of the digital system with built-in analog interfaces. One such popular system on silicon is the single-chip microcontroller unit (MCU). Now available from many manufacturers and in many forms. MCUs with resident analog interfaces like analogto-digital converters (ADCs) and other on-chip peripherals can provide unsurpassed cost effectiveness to a product's design. The MCU with integral ADC may easily be used to convert analog signals in the digital domain with the convenience of an already defined on-chip ADC-to-CPU interface. In addition. the MCU offers the flexibility afforded to all software-based systems.

MCUs have liberated many board-level designers from selecting, designing, and debugging microprocessor peripherals in multichip assemblies. This type of highly integrated solution is becoming more popular than the multichip solution. Consequently, it is reasonable to expect that the practicing design engineer will eventually work with an MCU-based system. Yet, despite the advantages of the MCU system, some integrated peripherals such as the ADC offer new challenges to the designer. By incorporating a wide bandwidth linear system, such as an ADC, on the same die with a high-speed digital central processor unit (CPU), ADC performance can be adversely affected. Noisy ADC readings functionally manifest themselves in a range from merely annoying and relatively benign glitches to more catastrophic hard failures. In any case, an MCU-based system does not have to be at the mercy of poor MCU/ADC performance. Fortunately, by following some fairly rudimentary systems-level guidelines in the design phase of the MCU-based product, potential ADC performance problems can be avoided.

To resolve ADC performance issues, it is necessary to understand a little about the nature of the MCU and the various areas of susceptibility of several ADC types. Although much information presented in this application note assumes that the ADC is resident on-chip with the CPU, other converter types not typically found on-chip with MCUs are discussed for those instances in which a multichip combination is encountered. The following paragraphs also apply to these less frequent hardware combinations.

ADC TYPES


Even when the ADC is available on-chip with an MCU where the unpleasant task of interfacing and debugging the ADC-to-CPU interface is done, obtaining maximum performance from the ADC requires attention to application details of the given MCU/ADC combination. The type of design precautions and applications details needed to avoid problems varies as a function of the type of ADC used. Understanding the mechanics of the given ADC is crucial to improving performance.


ADCs may be categorized into five main categories: integrating, servo, flash, successive approximation, and hybrid. Although each type has unique capabilities and traits, each has surprisingly similar points of vulnerability.

The integrating converter has appeal for applications requiring high resolution (16-bit or higher) and low cost. Because the basic converter is simply implemented (see Figure 1(a)), hardware is minimized while high resolution is obtained. In addition, the integrating ADC may provide some noise immunity that is not feasible with higher speed designs. Although it is possible to build the integrating converter onto MCU chips (there is nothing technologically impeding such a construct), its lower speed has apparently been discouraged by MCU designers since it is currently not offered on an MCU by a major manufacturer.


Whereas the integrating converter tends to be the slowest of ADC types, the servo converter tends to have the highest resolution and fastest conversion times in its most recent advancement—the sigma-delta converter. The more traditional servo converter tries to balance the charge or voltage on an input comparator by using a feedback configuration (see Figure 1(b)) to force slewing from a previous charge or voltage to the current input signal level applied to the other input of the same comparator. This process is followed by appropriately changing a digital counter up or down (in this form, the converter is often called a tracking converter). Before the sigma-delta variation, the servo converter was less popular than other converter types primarily due to its slew-rate limitation. Nothing about the servo converter would prevent its inclusion onto an MCU die; once BiCMOS processes improve, this converter type will probably become a popular feature of future MCUs (particularly the sigma-delta variation, most of which is linear circuitry).

Although the sigma-delta variation of the servo converter provides high-resolution conversions and maintains a relatively high throughput rate, the fastest type is the flash converter. By stringing together several voltage comparators (one per desired level to be detected), conversion bandwidths in excess of 100 MHz are now quite commonplace (see Figure 1(c)), albeit at lower resolutions (4–6 bits are common). As the input voltage is applied to one input of all the comparators, a set of





(b) Tracking/Servo ADC



(c) Flash ADC




Figure 1. ADC Types

reference voltages are applied to the other comparator inputs. After a period of time has elapsed, determined primarily by the propagation delays through the comparators, the discrete-level representation of the input voltage is available at the comparator outputs. Flash conversion, although incredibly fast, requires a tremendous number of devices to implement even modest-resolution converters. In addition to the number of transistors necessary to implement each comparator, the outputs of each comparator are typically input to a combinational logic array to form a desired output code. Consequently, this converter, which consumes much silicon area when compared to other converter types, has not been widely accepted by MCU designers and users.

The fourth ADC type is the successive-approximation converter (SAC). Of all current converter types, SAC is the most popular (see Figure 1 (d)). This popularity is primarily due to its applicability to smaller circuit requirements, medium to fast conversion speeds, and medium- to high-resolution applications (8–16 bits). Like other converter types, the SAC uses a differential voltage comparator to compare the input signal with a reference voltage. By performing a binary search, conversion rates of one bit per clock are possible. Because only one comparator is typically required and the output code is inherent in the conversion process, circuitry and silicon surface area are reduced when compared with other conversion methods. Although the exact implementation varies from silicon-chromium-based to charge-redistribution, this ADC is currently the most prevalent type found on MCUs.

The fifth ADC category is the hybrid converter. In this case, the term "hybrid" is not used to reference a specific implementation approach, but rather implies combining one or more ADC types to form an ADC with different performance characteristics. For example, some of the faster and higher resolution ADCs now employ a hybridized technique which utilizes flash-conversion prescaling followed by an SAC. In this case, almost instantaneous prescaling is accomplished and easily interfaced to an existing SAC design. Hybrid converters are a very viable alternative as an MCU peripheral and may find eventual popularity in MCU designs when higher resolution converters are needed.

ADC NOISE SUSCEPTIBILITY

The comparator is the cornerstone of the A/D conversion process. The ability of the comparator to announce the presence of small voltage/current differentials with large changes in its output voltage make the comparator invaluable to the A/D conversion process. Yet, this same feature also accounts for the largest potential source of ADC malfunction. Of course, degradation of the comparator's desired action, and hence the ADC, is most usually caused by unwanted noise. Two basic characteristics of the comparator affect noise susceptibility: bandwidth and power supply connections.

Wide bandwidth comparators easily respond to noise as well as to signals. Even in the low-speed integrating converter, the accuracy of measurement is heavily contingent upon the comparator's speed of operation. To illustrate, imagine that a

very slowly varying input signal has been applied to an input of such a comparator. For a single-slope integrating converter, the other comparator input will have a linearly increasing voltage (or other convenient shape) applied to it. As this voltage ramp increases, an independent digital counter (started at the same time the voltage ramp began) will count clock pulses provided by some timebase. When the voltage ramp finally exceeds the input voltage, the comparator will change state. If the comparator fails to respond to the voltage ramp in a timely fashion, the digital counter will register an incorrect count when compared to the results obtained by a perfectly fast comparator, implying that the response time (characterized by bandwidth) must be reasonably fast even in the slowest ADC types. Consequently, a wide bandwidth comparator will appropriately respond not only to input/reference signals but also to any other signal present at the comparator input terminals (including noise components superimposed upon the signals of interest).

The typical comparator uses some form of differential front end. The operation of the differential front end is dependent upon biasing networks that are ultimately connected to the supply terminals of the comparator. Therefore, the comparator should be considered as a five-terminal device — two differential inputs, one output, and two inputs to the biasing networks — for the purposes of designing with the ADC. The implication is that signals present at the supply terminals of an ADC, particularly the high-frequency signals typically superimposed on the power supply in digital systems, can affect comparator and ADC operation.

Due to the high bandwidth of the comparator found in ADCs, the designer of a given system should be extremely careful about the type and amount of signals allowed to reach the comparator stage of the ADC, particularly the power supply terminals. For this reason, some of the more mundane and overlooked aspects of electrical product design, such as printed circuit design and circuit interconnection, become increasingly critical to the success of the MCU/ADC system.

APPROPRIATE DESIGN TECHNIQUES

Most of the MCU is digital. As seen in Figure 2, a major portion of the MC68HC11E9, a representative MCU, is digital circuitry. Thus, it is reasonable to assume that digital design practices will generally be employed when designing with the MCU. With an analog-based subsystem, such as the M68HC11 ADC, normally accepted digital design practices may not be sufficient to ensure satisfactory performance of the converter. As an illustration, consider noise levels normally found on the power supply of a typical high-speed HCMOS digital system. It is not unusual to find 100 mVpp broadband noise riding on top of the positive voltage rail. With a nominal 5 V HCMOS system, the resulting voltage drop, down to 4.9 V, is above the VOH for HCMOS. Thus, the 100 mV signal will probably not upset circuit operation. When present in such a robust digital system (HCMOS), this 100 mV noise signal is a mere visual nuisance on the oscilloscope. Because of the theoretically infinite signal-to-noise ratio of digital gates, the presence of the 100 mV noise poses no practical threat.

However, when such a noise signal is inserted into an ADC system, the results can be much more dramatic. In an 8-bit ADC system with a nominal 5 V reference, this same 100 mV noise can result in a greater than 5-bit error in the ADC reading. Thus, an MCU system utilizing an ADC assumes a different electrical character that requires application of design practices not traditionally used in the design of digital systems.

What design practices should be used? To correct or avoid a noisy ADC/MCU design, separate the noisy signals from the sensitive ones. The challenge is to design a system in which this separation is practically realized. The closer to the ideal of completely separating the noisy signals from the sensitive ones, the better. For situations where the noisy and sensitive circuits cannot be completely separated, reduce the noise coupling as much as possible. Since it is difficult to axiomatically specify how to implement both concepts in all cases, a illustration will aid understanding and provide an analogy by which individual situations may be gauged.

Motorola tests 100% of the ADCs found on their MCUs. Before any M68HC11 ADCs leave the factory, they have been tested and verified for specified ADC performance. Even so, it is possible to operate the M68HC11 in an environment that causes the M68HC11 ADC to subsequently malfunction. These two scenarios in the life of such an MCU indicate not, strictly speaking, a parts-related anamoly, but rather a significant interaction of the part's characteristics with the electrical environment.

Typically, a large contributor to malfunction is the printed circuit board (PCB) layout. Since the PCB can influence many of the circuit parametrics (reactance, voltage, etc.), the PCB lavout can help or hinder ADC performance. Yet, the PCB layout is not typically done by the circuit's designer. More importantly, laying out the PCB artwork, up to and including the width and placement of traces, is often performed by people without a detailed knowledge of correct electrical circuit design practices. Many PCB designers are only concerned with ensuring that they have connected all the points connected in the schematic. Although this has its economic advantages, this can be a dangerous proposition with regard to ADC performance. Figure 3 shows an example of such a PCB layout which, although it manages to distribute the power to all of the devices, provides several potential sources of ADC/MCU performance problems.

First, the MCU/ADC is placed farthest from the power terminal, meaning that the MCU return currents will be mixed with the digital circuit currents between the MCU and the power terminal. Although the MCU may not produce large return currents in the power return, high-speed digital circuits typically do. The inductance of PCB traces at high frequencies can be significant enough to produce large noise spikes when measured between the ground pin of the MCU and the ground terminal of the board.

Second, the opamp, which buffers the signals to the ADC inputs on the MCU, is physically located close to the MCU but is electrically located in a very poor place. As with the MCU, the opamp power supply return will be corrupted with high-frequency spikes. However, the voltage drops measured




Figure 2. MC68HC11E9 Block Diagram

between the opamp and the MCU will be even worse than those measured between the MCU and power terminal. When deciding which parts are to be jointly located on the PCB, the electrical impact of conductor distance and tolerance to any induced noise must be considered.

Third, the bypass capacitors, as shown, are ineffectual in reducing high-frequency noise on V_{DD} . To perform the decoupling function properly, bypass capacitors should be attached

as close as possible to the IC power pins they are intended to bypass. In addition, PCB trace inductance should be minimized between the leads of the capacitor and the power pins. Figure 3 illustrates a few of the PCB-related errors that can

degrade ADC performance. Specific PCB designs involving MCU/ADCs should be carefully engineered. A better PCB layout is depicted in Figure 4, which corrects the defects shown in Figure 3.




Figure 3. Poor Layout Design




Figure 4. Improved Layout Design


A SPECIFIC MCU WITH ADC

Other factors involving a more specific ADC system contribute to reduced ADC performance. Thus, this discussion will focus on the ADC system found on the Motorola M68HC11 Family of MCUs.


A unique implementation of an SAC, the standard M68HC11 (2 MHz bus) ADC provides a 16 µs 8-bit A/D conversion with the convenience of an on-chip MCU peripheral. The ADC is a charge-redistribution SAC. The digital-to-analog converter (DAC) is implemented with capacitors rather than the usual R-2R silicon-chromium (SiCr) thin-film resistors. Although the SiCr resistor has the advantage over the commonly used diffused resistor in improved temperature stability and tracking, laser trimming is necessary to obtain ADC accuracies compatible with even medium-resolution converters. Processing this R-2R ladder presents a challenge since trimming one resistor in the network will change the current in the previously trimmed bit, requiring an iterative trimming process. Furthermore, the R-2R ladder requires careful control of the ON resistance in the MOS switches because the switches also determine the current flow through the R-2R network. The M68HC11 capacitive DAC avoids these shortcomings. The charge-redistribution method is easily fabricated using poly-poly capacitors. No trimming of the poly capacitors or MOS switches is required to obtain medium-resolution accuracies. As an added benefit, a sample-hold function, which extends the effective conversion bandwidth of the ADC, is an inherent byproduct of the redistri-

The internal operatives of the M68HC11 converter are relevant to preventing or reducing ADC errors. For converters using SiCr R-2R ladders, the impact of parametric phenomena may be different than for the M68HC11. It is necessary to understand the nature and implementation of the ADC to realize the highest performance from it. To understand the M68HC11 conversion process, a 2-bit example is presented (see Figure 5). A conversion is accomplished by a sequence of three operations. In the sample mode (see Figure 5(a)), the top plate is connected to V_L (0 V), and the bottom plates are connected to the input voltage, Vx, resulting in a stored charge on the top plate that is proportional to the input voltage. In the hold mode (see Figure 5(b)), the top switch is then opened, and the bottom plates are connected to VL. Since the charge on the top plate is conserved, its potential goes to -Vx, which is the initial voltage at the input of the comparator. The approximation mode (see Figure 5(c)), begins by testing the value of the most significant bit by raising the bottom plate of the largest capacitor to the reference voltage, VH. The equivalent circuit is now actually a voltage divider between two equal capacitances. The output of the comparator, after each capacitor is switched. determines whether the bottom plate of that capacitor will remain at VH or be returned to VI before the next capacitor is switched. Conversion proceeds in this manner until all bits have been deter-mined and the result is stored in the successive-approximation register (SAR).


The following major sources of M68HC11 ADC errors controllable by external circuit parameters are discussed in the following paragraphs.



(a) Sample Mode



(b) Hold Mode



(c) Approximation Mode

Figure 5. ADC Conversion Modes

Leakage Current on ADC Input Pin


The electrical model of an M68HC11 ADC input pin is shown in Figure 6. The problem is caused by n-channel device junction leakages at this node (there are no p-channel devices used here), which are worse at high temperatures. Consequently, the leakage current is (1) unidirectional and (2) bound by the maximum specification of 400 nA. This leakage-induced error would tend to only cause a static lowering of ADC results. To avoid leakage effects, the external circuit network feeding the ADC pin(s) should maintain impedances, which, in the presence of maximum leakage, would guarantee a maximum desired error. For example, if the maximum error (due to leakage) is desired to be \leq 1 LSB with a 5 V reference voltage, then the maximum source impedance (resistance) feeding this pin should be 50 k Ω = (\approx 19.5 mV/400 nA).

Charge Time on Sample Capacitor

By lengthening the resistance-capacitance (RC) time constant, comprised of the source resistance feeding the ADC pin and the DAC capacitance evidenced at the pin during the sample mode, errors may result. However, given the size of the DAC input capacitance, the size of the source resistance necessary to induce these RC time-constant errors will probably be inundated by the effects of pin leakage described previously.

VDD/VSS and Input Terminal Noise

The differential comparator used in the M68HC11 ADC derives its power from V_{DD} and V_{SS}, the power pins that supply the rest of the M68HC11 (see Figure 7). The M68HC11,



NOTE: This analog switch is closed only during the 12-cycle sample time.

Figure 6. Electrical Model of an M68HC11 ADC Input Pin




Figure 7. MC68HC11 ADC in Sample Mode

when considered with respect to ADC performance, is a source of noise, partially due to the waveshape and harmonics associated with square waves. In addition, the complex relationship between the primary M68HC11 clock and related noise voltages are further complicated by dependance of the M68HC11 upon many software combinations, each sufficiently changing the noise characteristics eminating from the M68HC11. Therefore, ADC performance degradation, which is linked to noise generated on VDD/VSS by the M68HC11, can often appear related to execution of specific software combinations. As established earlier, this is due to the ADC wide bandwidth comparator.

NOTE

Because the M68HC11 ADC uses a very wide bandwidth comparator capable of responding to noise components in excess of 20 MHz, it must be guarded against unwanted noise at its input terminals and VDD/VSS pins.

The reference to input terminal noise must be distinguished between noise externally superimposed on the input signal lines that is measured between a system reference and a given input signal (occurs from capacitive coupling between high-impedance ADC inputs and noisy signal sources or electro-magnetic interference) and voltage differentials experienced by different comparator inputs when referenced to each other. The importance of input terminal noise in this context is the presence of non-common-mode differential noise between the biasing networks in the comparator and the input lines. If, under noisy conditions, the same noise is presented to an input to the comparator and one of the supply (or other input) terminals, the common-mode rejection ratio (CMRR) capabilities of the comparator may prevent performance perturbations; whereas, noise presented to either terminal, with respect to system ground, may cause havoc (see Wide Bandwidth Input Signals). Efforts should be made to ensure that noise, if it cannot be reduced further, is also seen by the other comparator inputs to take advantage of the CMRR. Of the ADC error sources, this is one of the most challenging to control in a practical and effective manner.

Wide Bandwidth Input Signals

A certain way to disrupt ADC function is to give the wide bandwidth comparator something to respond to other than the input signal of interest. By designing the electronics feeding the ADC inputs to pass input signals having frequencies that range from DC to purple, ADC problems are usually guaranteed. Thus, this fourth area is a common source of ADC malfunction.

Other Error Sources

Although occurring less frequently and more subtlely, other error sources can also impact ADC performance: rate of conversion requests to a particular channel and interchannel charge-sharing. These sources and an estimate of the impact on a given M68HC11 system are presented in detail in M68HC11RM/AD, M68HC11Reference Manual.

REAL-WORLD EXAMPLE

When discussing the mechanics of noise phenomena in MCU/ADC systems, it is very difficult to understand how large the noise problem is, how well it is expected to respond to corrective action, and how closely the analysis matches the real world. To help resolve these problems, an actual troubleshooting session involving an M68HC11-based assembly is presented.

The subject assembly, an industrial controller, is a typical MCU/CPU installation utilizing the M68HC11 in expanded multiplexed (CPU) mode. The customer designed the program memory to expand to 32K x 8, RAM to 2K x 8, an external address decoder, some additional digital I/O lines, and analog buffers feeding the ADC inputs. Built on a six-layer PCB, the assembly had the benefit of separate ground and voltage planes, and was designed to be placed in a Faraday shield providing electromagnetic compatability. This assembly was designed without the aid of any of the concepts presented in this application note. Understandably, the customer was having difficulty with ADC performance.

The Problem


Functionally, the ADC noise problem manifested itself as an extreme shutdown condition in the final product. Since this assembly provides control to industrial equipment, conditions sensed by this controller could indicate dangerous conditions, which must be dealt with by severe and swift action, including functional shutdown of the controlled equipment. To achieve the safest response times and largest safety margins to such stimuli, the software designers of this system required 64 µs continuous conversions (>15 kHz sampling frequency). Once they were run through part of the designer's algorithmn, the conversion results could not deviate more than ±2 counts from the actual system ADC measurements. The M68HC11 was selected for this application because of its high level of integration as well as the ±1 LSB 8-bit ADC performance. Errors many times this specification were encountered in the application. Unfortunately, evaluation of the extent of the ADC errors concerned only functional operation of the assembly and manual inspection of ADC values read with an in-circuit emulator, making the problem more serious. An attempt by the hardware engineers to reduce the noise by changing the bypassing scheme yielded no apparent change in the pattern of product shutdown. In this case, the lack of quantitative data convinced the engineers that they had no control over the problem, diverting attention from the actual cause. When dealing with these types of problems, always instrument the problem correctly that is, ensure measuring techniques used to observe the malfunction follow these guidelines:

- Quantify the A/D conversion process with regard to frequency of occurrence and magnitude of error.
- Ensure that the measurements are with sufficient resolution so that minute improvements or degradations in performance may be monitored and evaluated.
- Ensure that the number of observed conversions are similar to product usage or are statistically significant to allow inference from the measured sample to actual product operation.


Had the assembly been properly monitored, an improvement in ADC performance with the different bypassing scheme would have been evident (see Figure 8). These two histograms display ranges of A/D conversion values on the vertical axis and the hit rate (percent of total readings landing within the boundaries of the selected ADC reading range) on the horizontal axis. As shown, there was approximately a 3% improvement in the number of correct A/D conversions with new bypassing. To detect these changes, the EPROM on the controller PCB was probed with a fairly simple logic analyzer. The logic analyzer was then configured to trigger on accesses to a location in memory containing the results of A/D conversions. By utilizing the simple statistics options given by the analyzer, each quantitative improvement in ADC performance was observed.

The Perfect Circuit

After sufficiently instrumenting the offending assembly, the next step is to attempt to duplicate ideal operating conditions for the MCU/ADC. Since every M68HC11 is 100% tested for ADC performance before leaving the factory, in the absence of externally induced failure, the M68HC11 should maintain factory performance given identical operating conditions. By operating the M68HC11 in near perfect conditions, the engineer learns if the failure is or is not parts related. The motivating factor for this case, however, concerned 1 Vpp noise (spaced in time at approximately the E-clock rate of the M68HC11) found when measuring VDD at the pins of the M68HC11. Given what is known about the ADC comparator, it was best for system performance to reduce this VDD noise as much as possible. The noise was reduced by isolating the power bussing to the M68HC11 only. The PCB foil was cut to VDD, VSS. VRL,



(a) No Bypassing




(b) Improved Bypassing

Figure 8. Effect of Bypassing Only

and V_{RH} leading to the M68HC11. Discrete wires were then run directly to an external laboratory-grade power supply. With this configuration, measurements were taken as before. The results of these measurements are shown in Figure 9. As the graph shows, an improvement was made over the non-bypassed assembly. Instead of a 5% error in the ADC readings, less than 0.5% of the readings were outside of the expected range. Also evident in Figure 9 is the presence of full-scale errors as before. At this point, a bypass capacitor was soldered between the M68HC11 V_{DD} and V_{SS} pins. The resulting measurements, shown in Figure 10, are an apparent improvement over the previous non-bypassed assembly. However, due to the granularity of the measurement reported by the logic analyzer, it cannot be stated quantitatively how

much the bypassing improved the condition. Further manipulation of the bypassing network failed to improve the readings in a discernible manner.

At this point, only power distribution busses had been manipulated to reduce ADC errors. Another part of the ADC circuit manipulated to yield some improvement was the linear portion interfacing the MCU to the various input signals. Consisting of 324-type opamps operated at unity gain, this linear buffer provided a low-impedance source for the ADC input multiplexer. Although not usually considered a wideband opamp, it proved too wideband for this system. Most data coming from the devices feeding the 324 buffers were slowly varying DC or signals with frequencies below 500 Hz. Yet, the full bandwidth of signals allowed by the buffer passed unaltered to



NOTE: Readings are rounded to nearest 1% value. Columns with 0% and a grey bar imply >0% and <0.5%.

ADC CONDITIONS: SEPARATE MCU POWER SUPPLY & BYPASS READING FREQ. M68HC11 INDUSTRIAL CONTROLLER (HEX) TOTAL SAMPLES = 16384 0% 0-80 100 % 81-98 99-A0 0% 0% A1-A8 A9-B0 0% 0 % B1-B8 B9-C0 0% Γ C1-FF 0 10 20 30 40 50 60 70 80 90 100 (EXPANDED SCALE) PERCENT OCCURRENCE

Figure 9. Separate MCU Power Supply

Figure 10. Separate MCU Power Supply with 0.1 μF Bypass

the ADC inputs. This manipulation violated a design guideline that urges the designer to tailor the bandwidth of each ADC channel to the bandwidth of the input signal. By properly filtering the input to the ADC, frequencies that may prove troublesome if left unfiltered will not be allowed to pass to the ADC input. To test the affect of this guideline on this specific industrial controller, 0.01 µF capacitors were soldered to the ADC input pins at the M68HC11. The measurements taken with this configuration (see Figure 11) showed significant improvement. As shown in Figure 11, there were still occasional occurrences of out-of-spec ADC readings.

In the absence of other guidelines, the only choice left to achieve specified ADC performance was to refine the implementation of the existing guidelines. The second guideline, duplicate ideal operating conditions, is usually the most likely candidate for improvement. One of the corollaries to duplicating ideal operating conditions is reducing unwanted interaction between adjacent circuit segments. In this case, VDD noise had not been completely eradicated. Rather than inserting a local IC regulator for just the M68HC11, an alternative method

of V_{DD} isolation was attempted: a series diode with V_{DD} forming a peak detector with the bypass cap. Out-of-spec ADC errors were totally eliminated (see Figure 12(a)). To check the thoroughness of this last circuit fix, the range of sensitivity for the ADC result range of interest was changed on the logic analyzer. By changing the range to show values between (94)₁₆ and (96)₁₆, inclusively, the ± 1 LSB spec could be observed directly. The results of this measurement run are shown in Figure 12(b).

SUMMARY

The highly integrated MCU can be a cost-effective design tool. With the breadth of MCU choices available to the circuit designer these days, analog circuit functions may now often be implemented by MCUs with integral ADCs. By following the practical guidelines presented in this application note during the design phase, the MCU-based product design using the on-chip ADC can achieve its full cost-effective potential.






Figure 11. Capacitor on ADC Pin



(a) Diode in V DD



(b) Tightened ADC Range

Figure 12. $V_{\mbox{\scriptsize DD}}$ Diode and Tightened ADC Range

AN1060

MC68HC11 Bootstrap Mode

Prepared by: Jim Sibigtroth Mike Rhoades John Langan

INTRODUCTION

M68HC11 MCUs have a bootstrap mode that allows a user-defined program to be loaded into the internal random access memory (RAM) by way of the serial communications interface (SCI); the M68HC11 then executes this loaded program. The loaded program can do anything a normal user program can do as well as anything a factory test program can do because protected control bits are accessible in bootstrap mode. Although the bootstrap mode is a single-chip mode of operation, expanded mode resources are accessible because the mode control bits can be changed while operating in the bootstrap mode.

This application note explains the operation and application of the M68HC11 bootstrap mode. Although the basic concepts associated with this mode are quite simple, the more subtle implications of these functions require careful consideration. Useful applications of this mode are overlooked due to an incomplete understanding of the bootstrap mode. Also, common problems associated with the bootstrap mode could be avoided by a more complete understanding of its operation and implications.

Topics included in this application note are as follows:

- Basic operation of the M68HC11 bootstrap mode
- General discussion of bootstrap mode uses
- · Detailed explanation of on-chip bootstrap logic
- Detailed explanation of bootstrap firmware
- · Bootstrap firmware vs. EEPROM security
- · Incorporating the bootstrap mode into a system
- Driving bootstrap mode from another M68HC11
- · Driving bootstrap mode from a personal computer
- · Common bootstrap mode problems
- Variations for specific versions of M68HC11
- Commented listings for selected M68HC11 bootstrap ROMs

BASIC BOOTSTRAP MODE

This section describes only basic functions of the bootstrap mode. Other functions of the bootstrap mode are described in detail in the remainder of this application note.

When an M68HC11 is reset in bootstrap mode, the reset vector is fetched from a small internal read-only memory (ROM) called the bootstrap ROM or (boot ROM). The firmware program in this boot ROM then controls the bootloading pro-

cess. First, the on-chip SCI is initialized. The first character received (\$FF) determines which of two possible baud rates should be used for the remaining characters in the download operation. Next, a binary program is received by the SCI system and is stored in RAM. Finally, a jump instruction is executed to pass control from the bootloader firmware to the user's loaded program. Bootstrap mode is useful both at the component level and after the MCU has been embedded into a finished user system.

At the component level, Motorola uses the bootstrap mode to control a monitored burn-in program for the on-chip electrically erasable programmable read-only memory (EEPROM). Units to be tested are loaded into special circuit boards that each hold fifty MCUs. These boards are then placed in burn-in ovens. Driver boards outside the ovens download an EEPROM exercise and diagnostic program to all fifty MCUs in parallel. The MCUs under test independently exercise their internal EEPROM and monitor programming and erase operations. This technique could be utilized by an end user to load program information into the EPROM or EEPROM of an M68HC11 before it is installed into an end product. As in the burn-in setup, many M68HC11s can be gang programmed in parallel. This technique can also be used to program the EPROM of finished products after final assembly.

Motorola also uses bootstrap mode for programming target devices on the M68HC11EVM Evaluation Modules. Because bootstrap mode is a privileged mode like special test, the EEPROM-based configuration register (CONFIG) can be programmed using bootstrap mode on the EVM.

The greatest benefits from bootstrap mode are realized by designing the finished system so that bootstrap mode can be used after final assembly. The finished system need not be a single-chip mode application for the bootstrap mode to be useful because the expansion bus can be enabled after resetting the MCU in bootstrap mode. Allowing this capability requires almost no hardware or design cost and the addition of this capability is invisible in the end product until it is needed.

The ability to control the embedded processor through downloaded programs is achieved without the disassembly and chip-swapping usually associated with such control. This mode provides an easy way to load non-volatile memories such as EEPROM with calibration tables or to program the application firmware into a one-time programmable (OTP) MCU after final assembly.

Another powerful use of bootstrap mode in a finished assembly is for final test. Short programs can be downloaded to check parts of the system, including components and circuitry external to the embedded MCU. If any problems appear during product development, diagnostic programs can be downloaded to find the problems, and corrected routines can be downloaded and checked before incorporating them into the main application program.

Bootstrap mode can also be used to interactively calibrate critical analog sensors. Since this calibration is done in the final assembled system, it can compensate for any errors in discrete interface circuitry and cabling between the sensor and the analog inputs to the MCU. Note that this calibration routine is a downloaded program that does not take up space in the normal application program.

BOOTSTRAP MODE LOGIC

In the MC68HC11 very little logic is dedicated to the bootstrap mode: Thus, this mode adds almost no extra cost to the MCU system. The biggest piece of circuitry for bootstrap mode is the small boot ROM. This ROM is 192 bytes in the original MC68HC11A8, but some of the newest members of the M68HC11 Family have as much as 448 bytes to accommodate added features. Normally, this boot ROM is present in the memory map only when the MCU is reset in the bootstrap mode to prevent interference with the user's normal memory space. The enable for this ROM is controlled by the read boot ROM (RBOOT) control bit in the highest priority interrupt (HPRIO) register. The RBOOT bit can be written by software whenever the MCU is in special test or special bootstrap modes; when the MCU is in normal modes, RBOOT reverts to zero and becomes a read-only bit. All other logic in the MCU would be present whether or not there was a bootstrap mode.

Figure 1 shows the composite memory map of the MC68HC711E9 in its four basic modes of operation, including bootstrap mode. The active mode is determined by the mode A (MDA) and special mode (SMOD) control bits in the HPRIO control register. These control bits are in turn controlled by the state of the mode A (MODA) and mode B (MODB) pins during reset. Table 1 shows the relationship between the state of these pins during reset, the selected mode, and the state of the MDA, SMOD, and RBOOT control bits. Refer to the composite memory map and Table 1 for the following discussion.

The MDA control bit is determined by the state of the MODA pin as the MCU leaves reset. MDA selects between single-chip and expanded operating modes. When MDA is zero, a single-chip mode is selected, either normal single chip or special bootstrap mode. When MDA is one, an expanded mode is selected, either normal expanded mode or special test mode.

The SMOD control bit is determined by the inverted state of the MODB pin as the MCU leaves reset. SMOD controls whether a normal mode or a special mode is selected. When SMOD is zero, one of the two normal modes is selected, either normal single-chip or normal expanded mode. When SMOD is one, one of the two special modes is selected, either special bootstrap mode or special test mode. When either special mode is in effect (SMOD = 1), certain privileges are in effect —

Table 1. Mode Selection Summary

Input Pins			Control Bits in HPRIO			
MODB	MODA	Mode Selected	RBOOT	SMOD	MDA	
1	0	Normal Single Chip	0	0	0	
1	1	Normal Expanded	0	0	1	
0	0	Special Bootstrap	1	1	0	
0	1	Special Test	0	1	1	

i.e., the ability to write to the mode control bits and fetching the reset and interrupt vectors from \$BFxx rather than \$FFxx.

The alternate vector locations are achieved by simply driving address bit A14 low during all vector fetches if SMOD = 1. For special test mode, the alternate vector locations assure that the reset vector can be fetched from external memory space so the test system can control MCU operation. In special bootstrap mode, the small boot ROM is enabled in the memory map by RBOOT = 1 so the reset vector will be fetched from this ROM and the bootloader firmware will control MCU operation.

RBOOT is reset to one in bootstrap mode to enable the small boot ROM. In the other three modes, RBOOT is reset to zero to keep the boot ROM out of the memory map. While in special test mode, SMOD = 1; which allows the RBOOT control bit to be written to one by software to enable the boot ROM for testing purposes.


BOOT ROM FIRMWARE

The main program in the boot ROM is the bootloader, which is automatically executed as a result of resetting the MCU in bootstrap mode. Some newer versions of the M68HC11 Family have additional utility programs that can be called from a downloaded program. One utility is available to program EPROM or OTP versions of the M68HC11. A second utility allows the contents of memory locations to be uploaded to a host computer. In the MC68HC711K4 boot ROM, a section of code is used by Motorola for stress testing the on-chip EEPROM. These test and utility programs are similar to self-test ROM programs in other MCUs except that the boot ROM does not use valuable space in the normal memory map.

Bootstrap firmware is also involved in an optional EEPROM security function on some versions of the M68HC11. This EEPROM security feature prevents a software pirate from seeing what is in the on-chip EEPROM. The secured state is invoked by programming the no security (NOSEC) EEPROM bit in the CONFIG register. Once this NOSEC bit is programmed to zero, the MCU will ignore the mode A pin and always come out of reset in normal single-chip mode or special bootstrap mode, depending on the state of the mode B pin. Normal single-chip mode is the usual way a secured part would be used. Special bootstrap mode is used to disengage the security function (only after the contents of EEPROM and RAM have been erased). Refer to the M68HC11RM/AD. M68HC11 Reference Manual for additional information on the security mode and complete listings of the boot ROMs that support the EEPROM security functions.

AUTOMATIC SELECTION OF BAUD RATE

The bootloader program in the MC68HC711E9 accommodates either of two baud rates. The higher of these baud rates (7812 baud at a 2-MHz E-clock rate) is used in systems that operate from a binary frequency crystal such as 2^{23} Hz (8.389 MHz). At this crystal frequency the baud rate is 8192 baud which was used extensively in automotive applications based on the MC6801 MCU. The second baud rate available to the M68HC11 bootloader is 1200 baud at a 2-MHz E-clock rate. Some of the newest versions of the M68HC11 accommodate other baud rates using the same differentiation technique explained here. Refer to the reference numbers in square brackets in Figure 2 during the following explanation.



NOTE: Software can change some aspects of the memory map after reset.

Figure 1. MC68HC711E9 Composite Memory Map




Figure 2. Automatic Detection of Baud Rate

Figure 2 shows how the bootloader program differentiates between the default baud rate (7812 baud at a 2-MHz E-clock rate) and the alternate baud rate (1200 baud at a 2-MHz E-clock rate). The host computer sends an initial \$FF character, which is used by the bootloader to determine the baud rate that will be used for the downloading operation. The top half of Figure 2 shows normal reception of \$FF. Receive data samples at [1] detect the falling edge of the start bit and then verify the start bit by taking a sample at the center of the start bit time. Samples are then taken at the middle of each bit time [2] to reconstruct the value of the received character (all ones in this case). A sample is then taken at the middle of the stop bit time as a framing check (a one is expected) [3]. Unless another character immediately follows this \$FF character, the received data line will idle in the high state as shown at [4].

The bottom half of Figure 2 shows how the receiver will incorrectly receive the \$FF character that is sent from the host at 1200 baud. Because the receiver is set to 7812 baud, the receive data samples are taken at the same times as in the upper half of Figure 2. The start bit at 1200 baud [5] is 6.5 times as long as the start bit at 7812 baud [6].

Samples taken at [7] detect the falling edge of the start bit and verify it is a logic zero. Samples taken at the middle of what the receiver thinks are the first five bit times [8] detect logic zeros. The sample taken at the middle of what the receiver thinks is bit 5 [9] may detect either a zero or a one because the receive data has a rising transition at about this time. The samples for bits 6 and 7 detect ones, causing the receiver to think the received character was \$C0 or \$E0 [10] at 7812 baud instead of the \$FF which was sent at 1200 baud. The stop bit sample detects a one as expected [11], but this detection is actually in the middle of bit 0 of the 1200 baud \$FF character. The SCI receiver is not confused by the rest of the 1200 baud \$FF character because the receive data line is high [12] just as it would be for the idle condition. If a character other than \$FF is sent as the first character, an SCI receive error could result.

MAIN BOOTLOADER PROGRAM

Figure 3 is a flowchart of the main bootloader program in the MC68HC711E9. This bootloader demonstrates the most important features of the bootloaders used on all M68HC11 Family members. For complete listings of other M68HC11 versions refer to Listings 3–8 at the end of this application note, and

appendix B of the M68HC11RM/AD, M68HC11 Reference Manual.

The reset vector in the boot ROM points to the start [1] of this program. The initialization block [2] establishes starting conditions and sets up the SCI and port D. The stack pointer is set because there are push and pull instructions in the bootloader program. The X index register is pointed at the start of the register block (\$1000) so indexed addressing can be used. Indexed addressing takes one less byte of ROM space than extended instructions, and bit manipulation instructions are not available in extended addressing forms. The port D wire-OR mode (DWOM) bit in the serial peripheral interface control register (SPCR) is set to configure port D for wired-OR operation to minimize potential conflicts with external systems that use the PD1/TxD pin as an input. The baud rate for the SCI is initially set to 7812 baud at a 2-MHz E-clock rate but can automatically switch to 1200 baud based on the first character received. The SCI receiver and transmitter are enabled. The receiver is required by the bootloading process, and the transmitter is used to transmit data back to the host computer for optional verification. The last item in the initialization is to set an intercharacter delay constant used to terminate the download when the host computer stops sending data to the MC68HC711E9. This delay constant is stored in the timer output compare 1 (TOC1) register, but the on-chip timer is not used in the bootloader program. This example illustrates the extreme measures used in the bootloader firmware to minimize memory usage. However such measures are not usually considered good programming technique because they are misleading to someone trying to understand the program.

After initialization, a break character is transmitted [3] by the SCI. By connecting the TxD pin to the RxD pin (with a pullup because of port D wired-OR mode), this break will be receivedas a \$00 character and cause an immediate jump [4] to the start of the on-chip EEPROM (\$B600 in the MC68HC711E9). This feature is useful to pass control to a program in EEPROM essentially from reset. Refer to COMMON BOOTSTRAP MODE PROBLEMS before using this feature.

If the first character is received as \$FF, the baud rate is assumed to be the default rate (7812 baud at a 2-MHz E-clock rate). If \$FF was sent at 1200 baud by the host, the SCI will receive the character as \$E0 or \$C0 because of the baud rate mismatch, and the bootloader will switch to 1200 baud [5] for the rest of the download operation. When the baud rate is switched to 1200 baud, the delay constant used to monitor the

intercharauter delay must also be changed to reflect the new character time.

At [6], the Y index register is initialized to \$0000 to point to the start of on-chip RAM. The index register Y is used to keep track of where the next received data byte will be stored in RAM. The main loop for loading begins at [7].

The number of data bytes in the downloaded program can be any number between zero and 512 bytes (the size of on-chip RAM). This procedure is called 'variable-length download' and is accomplished by ending the download sequence when an idle time of at least four character times occurs after the last character to be downloaded. In M68HC11 Family members which have 256 bytes of RAM, the download length is fixed at exactly 256 bytes plus the leading \$FF character.

The intercharacter delay counter is started [8] by loading the delay constant from TOC1 into the X index register. The 19-E-cycle wait loop is executed repeatedly until either a character is received [9] or the allowed intercharacter delay time expires [10]. For 7812 baud, the delay constant is 10,241 E cycles (539 X 19 E cycles per loop). Four character times at 7812 baud is 10,240 E cycles (baud prescale of 4 X baud divider of 4 X 16 internal SCI clocks/bit time X 10 bit times/character X 4 character times). The delay from reset to the initial \$FF character is not critical since the delay counter is not started until after the first character (\$FF) is received.

To terminate the bootloading sequence and jump to the start of RAM without downloading any data to the on-chip RAM, simply send \$FF and nothing else. This feature is similar to the jump to EEPROM at [4] except the \$FF causes a jump to the start of RAM. This procedure requires that the RAM has been loaded with a valid program since it would make no sense to jump to a location in uninitialized memory.

After receiving a character, the downloaded byte is stored in RAM [11]. The data is transmitted back to the host [12] as an indication that the download is progressing normally. At [13], the RAM pointer is incremented to the next RAM address. If the RAM pointer has not passed the end of RAM, the main download loop (from [7] to [14]) is repeated.

When all data has been downloaded, the bootloader goes to [16] because of an intercharacter delay timeout [10] or because the entire 512-byte RAM has been filled [15]. At [16], the X and Y index registers are set up for calling the PROGRAM utility routine, which saves the user from having to do this in a downloaded program. The PROGRAM utility is fully explained in EPROM PROGRAMMING UTILITY. The final step of the bootloader program is to jump to the start of RAM [17], which starts the user's downloaded program.




Figure 3. MC68HC711E9 Bootloader Flowchart

UPLOAD UTILITY

The UPLOAD utility subroutine transfers data from the MCU to a host computer system over the SCI serial data link. Note that M68HC11 versions that support EEPROM security do not include this utility. Verification of EPROM contents is one example of how the UPLOAD utility could be used. Before calling this program, the Y index register is loaded (by user firmware) with the address of the first data byte to be uploaded. If a baud rate other than the current SCI baud rate is to be used for the upload process, the user's firmware must also write to the BAUD register. The UPLOAD program sends successive bytes of data out the SCI transmitter until a reset is issued (the upload loop is infinite). For a complete commented listing of the UPLOAD utility, refer to Listings at the back of this application note.

EPROM PROGRAMMING UTILITY

The EPROM programming utility is one way of programming data into the internal EPROM of the MC68HC711E9 MCU. An external 12-V programming power supply is required to program on-chip EPROM. The simplest way to use this utility program is to bootload a three-byte program consisting of a single jump instruction to the start of the PROGRAM utility program (\$BF00). The bootloader program sets the X and Y index registers to default values before jumping to the downloaded program (see [16] at the bottom of Figure 3). When the host computer sees the \$FF character, data to be programmed into the EPROM is sent, starting with the character for location \$D000. After the last byte to be programmed is sent to the MC68HC711E9 and the corresponding verification data is returned to the host, the programming operation is terminated by resetting the MCU.

The number of bytes to be programmed, the first address to be programmed, and the programming time can be controlled by the user if values other than the default values are desired.

To understand the detailed operation of the EPROM programming utility, refer to Figure 4 during the following discussion. Figure 4 is composed of three interrelated parts. The upper-left portion shows the flowchart of the PROGRAM utility running in the boot ROM of the MCU. The upper-right portion shows the flowchart for the user-supplied driver program running in the host computer. The lower portion of Figure 4 is a timing sequence showing the relationship of operations between the MCU and the host computer. Reference numbers in the flowcharts in the upper half of Figure 4 have matching numbers in the lower half to help the reader relate the three parts of the figure.

The shaded area [1] refers to the software and hardware latency in the MCU leading to the transmission of a character (in this case, the \$FF). The shaded area [2] refers to a similar latency in the host computer (in this case, leading to the transmission of the first data character to the MCU).

The overall operation begins when the MCU sends the first character (\$FF) to the host computer, indicating that it is ready for the first data character. The host computer sends the first data byte [3] and enters its main loop. The second data character is sent [4], and the host then waits [5] for the first verify byte to come back from the MCU.

After the MCU sends \$FF [8], it enters the WAIT1 loop [9] and waits for the first data character from the host. When this character is received [10] the MCU programs it into the address pointed to by the Y index register. When the programing time delay is over, the MCU reads the programmed data, transmits it to the host for verification [11], and returns to the top of the WAIT1 loop to wait for the next data character [12]. Because the host previously sent the second data character, it is already waiting in the SCI receiver of the MCU. Steps [13], [14], and [15] correspond to the second pass through the WAIT1 loop.

Back in the host, the first verify character is received, and the third data character is sent [6]. The host then waits for the second verify character [7] to come back from the MCU. The sequence continues as long as the host continues to send data to the MCU. Since the WAIT1 loop in the PROGRAM utility is an indefinite loop, reset is used to end the process in the MCU after the host has finished sending data to be programmed.

ALLOWING FOR BOOTSTRAP MODE

Since bootstrap mode requires very few connections to the MCU, it is easy to design systems that accommodate the bootstrap mode. Bootstrap mode is useful for diagnosing or repairing systems that have failed due to changes in the CONFIG register or failures of the expansion address/data buses, (rendering programs in external memory useless). Bootstrap mode can also be used to load information into the EPROM or EEPROM of an M68HC11 after final assembly of a module. Bootstrap mode is also useful for performing system checks and calibration routines. The following paragraphs explain system requirements for use of bootstrap mode in a product.

MODE SELECT PINS: It must be possible to force the MODA and MODB pins to logic zero, which implies that these two pins should be pulled up to VDD through resistors rather than being tied directly to VDD. If mode pins are connected directly to VDD it is not possible to force a mode other than the one the MCU is hard wired for. It is also good practice to use pulldown resistors to VSS rather than connecting mode pins directly to VSS because it is sometimes a useful debug aid to attempt reset in modes other than the one the system was primarily designed for. Physically, this requirement sometimes calls for the addition of a test point or a wire connected to one or both mode pins. Mode selection only uses the mode pins while RESET is active.

RESET: It must be possible to initiate a reset while the mode select pins are held low. In systems where there is no provision for manual reset, it is usually possible to generate a reset by turning power off and back on.

RxD PIN: It must be possible to drive the PD0/RxD pin with serial data from a host computer (or another MCU). In many systems, this pin is already used for SCI communications; thus no changes are required.

In systems where the PD0/RxD pin is normally used as a general-purpose output, a serial signal from the host can be connected to the pin without resulting in output driver conflicts. It may be important to consider what the existing logic will do with the SCI serial data instead of the signals that would have been produced by the PD0 pin. In systems where the PD0 pin is normally used as a general-purpose input, the driver circuit




Figure 4. Host and MCU Activity during EPROM PROGRAM Utility

that drives the PD0 pin must be designed so that the serial data can override this driver, or the driver must be disconnected during the bootstrap download. A simple series resistor between the driver and the PD0 pin solves this problem as shown in Figure 5. The serial data from the host computer can then be connected to the PD0/RxD pin, and the series resistor will prevent direct conflict between the host driver and the normal PD0 driver.




Figure 5. Preventing Driver Conflict

TxD PIN: The bootloader program uses the PD1/TxD pin to send verification data back to the host computer. To minimize the possibility of conflicts with circuitry connected to this pin, port D is configured for wire-OR mode by the bootloader program during initialization. Since the wire-OR configuration prevents the pin from driving active high levels, a pullup resistor to V_{DD} is needed if the TxD signal is used.

In systems where the PD1/TXD pin is normally used as a general-purpose output, there are no output driver conflicts. It may be important to consider what the existing logic will do with the SCI serial data instead of the signals that would have been produced by the PD1 pin.

In systems where the PD1 pin is normally used as a generalpurpose input, the driver circuit that drives the PD1 pin must be designed so that the PD1/TxD pin driver in the MCU can override this driver. A simple series resistor between the driver and the PD1 pin can solve this problem. The TxD pin can then be configured as an output, and the series resistor will prevent direct conflict between the internal TxD driver and the external driver connected to PD1 through the series resistor.

OTHER: The bootloader firmware sets the DWOM control bit, which configures all port D pins for wire-OR operation. During the bootloading process, all port D pins except the PD1/TxD pin are configured as high-impedance inputs. Any poul pin that is normally used as an output should have a pullup resistor so it does not float during the bootloading process.

DRIVING BOOT MODE FROM ANOTHER M68HC11

A second M68HC11 system can easily act as the host to drive bootstrap loading of an M68HC11 MCU. This method is used to examine and program nonvolatile memories in target M68HC11s in Motorola EVMs. The following hardware and software example will demonstrate this and other bootstrap mode features.

The schematic in Figure 6 shows the circuitry for a simple EPROM duplicator for the MC68HC711E9. The circuitry is built in the wire-wrap area of an M68HC11EVBU Evaluation

Board to simplify construction. The schematic shows only the important portions of the EVBU circuitry to avoid confusion. To see the complete EVBU schematic, refer to the M68HC11EVBU/D, M68HC11EVBU Universal Evaluation Board User's Manual.

The default configuration of the EVBU must be changed to make the appropriate connections to the circuitry in the wire-wrap area and to configure the master MCU for bootstrap mode. A fabricated jumper must be installed a J6 to connect the XTAL output of the master MCU to the wire-wrap connector P5, which has been wired to the EXTAL input of the target MCU. Cut traces that short across J8 and J9 must be cut on the solder side of the printed circuit board to disconnect the normal SCI connections to the RS232 level translator (U4) of the EVBU. The J8 and J9 connections can easily be restored at a later time by installing fabricated jumpers on the component side of the board. A fabricated jumper must be installed across J3 to configure the master MCU for bootstrap mode.


One MC68HC711E9 is first programmed by other means with a desired 12K-byte program in its EPROM and a small duplicator program in its EEPROM. Alternately, the ROM program in an MC68HC11E9 can be copied into the EPROM of a target MC68HC711E9 by programming only the duplicator program into the EEPROM of the master MC68HC11E9. The master MCU is installed in the EVBU at socket U3. A blank MC68HC711E9 to be programmed is placed in the socket in the wire-wrap area of the EVBU (U6).

With the Vpp power switch off, power is applied to the EVBU system. As power is applied to the EVBU, the master MCU (U3) comes out of reset in bootstrap mode. Target MCU (U6) is held in reset by the PB7 output of master MCU (U3). The PB7 output of U3 is forced to zero when U3 is reset. The master MCU will later release the reset signal to the target MCU under software control. The RxD and TxD pins of the target MCU (U6) are high-impedance inputs while U6 is in reset so they will not affect the TxD and RxD signals of the master MCU (U3) while U3 is coming out of reset. Since the target MCU is being held in reset with MODA and MODB at zero, it is configured for the EPROM emulation mode, and PB7 is the output enable signal for the EPROM data I/O pins. Pullup resistor R7 causes the port D pins including RxD and TxD, to remain in the high-impedance state so they do not interfere with the RxD and TxD pins of the master MCU as it comes out of reset.

As U3 leaves reset, its mode pins select bootstrap mode so the bootloader firmware begins executing. A break is sent out the TxD pin of U3. Pullup resistor R10 and resistor R9 cause the break character to be seen at the RxD pin of U3. The bootloader performs a jump to the start of EEPROM in the master MCU (U3) and starts executing the duplicator program. This sequence demonstrates how to use bootstrap mode to pass control to the start of EEPROM after reset.

The complete listing for the duplicator program in the EEPROM of the master MCU is provided in Listing 1.

The duplicator program in EEPROM clears the DWOM control bit to change port D (thus, TxD) of U3 to normal driven outputs. This configuration will prevent interference due to R9 when TxD from the target MCU (U6) becomes active. Series resistor R9 demonstrates how TxD of U3 can drive RxD of U3 and later TxD of U6 can drive RxD of U3 without a destructive conflict between the TxD output buffers.



NOTE: Only the most important portions of EVBU circuitry are shown.

Figure 6. MCU to MCU EPROM Duplicator Schematic

As the target MCU (U6) leaves reset, its mode pins select bootstrap mode so the bootloader firmware begins executing. A break is sent out the TxD pin of U6. At this time, the TxD pin of U3 is at a driven high so R9 acts as a pullup resistor for TxD of the target MCU (U6). The break character sent from U6 is received by U3 so the duplicator program that is running in the EEPROM of the master MCU knows that the target MCU is ready to accept a bootloaded program.

The master MCU sends a leading \$FF character to set the baud rate in the target MCU. Next, the master MCU passes a three-instruction program to the target MCU and pauses so the bootstrap program in the target MCU will stop the loading process and jump to the start of the downloaded program. This sequence demonstrates the variable-length download feature of the MC68HC711E9 bootloader.

The short program downloaded to the target MCU clears the DWOM bit to change its TxD pin to a normal driven CMOS output and jumps to the EPROM programming utility in the bootstrap ROM of the target MCU.

Note that the small downloaded program did not have to set up the SCI or initialize any parameters for the EPROM programming process. The bootstrap software that ran prior to the loaded program left the SCI turned on and configured in a way that was compatible with the SCI in the master MCU (the duplicator program in the master MCU also did not have to set up the SCI for the same reason). The programming time and starting address for EPROM programming in the target MCU were also set to default values by the bootloader software before jumping to the start of the downloaded program.

Before the EPROM in the target MCU can be programmed, the Vpp power supply must be available at the XIRQ/VppE pin of the target MCU. The duplicator program running in the master MCU monitors this voltage (for presence or absence — not level) at PE7 through resistor divider R14 - R15. The PE7 input was chosen because the internal circuitry for port E pins can tolerate voltages slightly higher than VpD; therefore resistors R14 and R15 are less critical. No data to be programmed is passed to the target MCU until the master MCU senses that Vpp has been stable for about 200 ms.

When Vpp is ready, the master MCU turns on the red LED and begins passing data to the target MCU. **EPROM PROGRAMMING UTILITY** explains the activity as data is sent from the master MCU to the target MCU and programmed into the EPROM of the target. The master MCU in the EVBU corresponds to the HOST in the programming utility description, and the "PROGRAM utility in MCU" is running in the bootstrap ROM of the target MCU.

Each byte of data sent to the target is programmed and then the programmed location is read and sent back to the master for verification. If any byte fails, the red and green LEDs are turned off, and the programming operation is aborted. If the entire 12K bytes are programmed and verified successfully, the red LED is turned off, and the green LED is turned on to indicate success. The programming of all 12K bytes takes about 30 sec.

After a programming operation, the Vpp switch (S2) should be turned off before the EVBU power is turned off.

```
* 68HC711E9 Duplicator Program for AN1060
 3
 4 5
                       * Equates - All reg addrs except INIT are 2-digit
                                      for direct addressing
                       ****
                                               $103D
                                                                    RAM, Reg mapping
DWOM in bit-5
Red LED = bit-1, Grn = bit-0
    103D
                       TNTT
                                      EOU
    0028
                                      EOU
10
                       SPCR
                                               $28
                       PORTB
                                      EQU
                                               504
                                            Reset of prog socket = bit-7
%10000000
    0080
                       RESET
13
                                      FOIL
14
    0002
                       RED
                                      EOU
                                               %00000010
                       GREEN
                                      EQU
15
    0001
                                               %00000001
    000A
                       PORTE
                                      EQU
                                                                    Vpp Sense in bit-7, 1=ON
17
    002E
                       SCSR
                                      EQU
                                               $2E
                                                                    SCI status register
                       * TDRE, TC,
                                      RDRF.
                                              IDLE; OR, NF, FE, -
18
    0080
                       TDRE
19
                                      EOU
                                      EQU
                                               *00100000
20
    0020
                       RDRF
    002F
                                      EQU
                                               $2F
                       SCDR
                                                                    SCI data register
                                               $BF00
                                                                    EPROM prog utility in boot ROM
Starting address of EPROM
22
    BF00
                       PROGRAM
                                      EQU
23
24
    D000
                       EPSTRT
                                      EOU
                                               $0000
    B600
                                      ORG
                                               $B600
                                                                    Start of EEPROM
                       *****************
27
28
                                                                    Moves Registers to $0000-3F
Pattern for DWOM off, no SPI
Turns off DWOM in EVBU MCU
29
   B600 7F103D
                       BEGIN
                                      CLR
                                               INIT
    B603 8604
                                               #$04
                                      LDAA
31
    B605 9728
                                      STAA
                                               SPCR
    B607 8680
32
                                      T.DAA
                                               #RESET
    B609 9704
                                               PORTB Release reset to target MCU
SCSR RDRF WT4BRK Loop till char received
33
                                      STAA
    B60B
          132E20FC
                       WT4BRK
                                      BRCLR
    B60F
          86FF
                                      LDAA
                                                                    Leading char for bootload ...
    B611 972F
                                      STAA
                                               SCDR
                                                                    to target MCU
37
    B613 CEB675
                                      LDX
                                               #BLPROG
                                                                    Point at program for target
Bootload to target
                       BLLOOP
                                               SEND1
    B616 8D53
38
                                      BSR
    B618 8CB67D
                                      CPX
                                               #ENDBPR
                                                                    Past end ?
    B61B 26F9
                                      BNE
                                               BLLOOP
                                                                    Continue till all sent
                       ****
                       Delay for about 4 char times to allow boot relatedSCI communications to finish before clearing
42
43
                       * Rx related flags
    B61D CE06A7
                                      LDX
                                               #1703
                                                                     # of 6 cyc loops
                                                                    [3]
[3] Total loop time = 6 cyc
Read status (RDRF will be set)
Read SCI data reg to clear RDRF
    B620 09
                       DT.YT.P
46
                                      DEX
    B621 26FD
B623 962E
                                               DLYLP
47
                                      BNE
                                      LDAA
                                               SCSR
48
                                               SCDR
                       * Now wait for character from target to indicate it's ready for
51
                          data to be programmed into EPROM
4FF BRCLR SCSR RDRF WT4FF
52
    B627 132E20FC
                       WT4FF
                                                                    Wait for RDRF
                                      LDAA
    B62B 962F
                                               SCDR
                                                                    Clear RDRF, don't need data
55
    B62D CED000
                         Handle turn-on of Vpp LDY #21053
                                      LDX
                                               #EPSTRT
                                                                    Point at start of EPROM
56
57
    B630 18CE523D
                       WT4VPP
                                                                    Delay counter (about 200ms)
   B634 150402
B637 960A
                                      BCLR
                                               PORTB RED
                                                                     Turn off RED LED
                                                                     [3] Wait for Vpp to be ON
                       DLYLP2
                                      LDAA
                                               PORTE
                                                                    [3] Vpp sense is on port E MSB
[6] Turn on RED LEDdd
60
    B639 2AF5
                                      RPT.
                                               WT4VPP
                                               PORTB RED
    B63B 140402
B63E 1809
                                      BSET
61
62
                                      DEY
    B640 26F5
                                               DLYLP2
                                                                     [3] Total loop time = 19 cyc
63
                                      BNE
                       * Vpp has been stable for 200ms
65
    B642 18CED000
B646 8D23
                                      LDY
                                               #EPSTRT
                                                                    X=Tx pointer, Y=verify pointer
Send first data to target
66
67
                                      BSR
                                               SEND1
    B648 8C0000
                       DATALP
                                      CPX
                                                                     X points at $0000 after last
                                                                    Skip send if no more
Send another data char
Wait for Rx ready
                                               VERF
    B64B 2702
                                      BEQ
70
    B64D 8D1C
                                      BSR
                                               SEND1
                                               SCSR RDRF VERF
                                      BRCLR
71
    B64F
          132E20FC
                       VERF
72
                                                                     Get char and clr RDRF
    B653 962F
                                      LDAA
                                               SCDR
    B655
          18A100
                                      CMPA
                                               0,Y
                                                                     Does char verify ?
                                      BEQ
74
    B658 2705
                                               VERFOR
                                                                     Skip error if OK
    B65A 150403
                                      BCLR
                                               PORTB (RED+GREEN) Turn off LEDs
75
    B65D 2007
                                      BRA
                                               DUNPRG
76
                                                                    Done (programming failed)
    B65F
                                                                    Advance verify pointer Continue till all done
    B65F 1808
                       VERFOK
                                      INY
                                               DATALP
    B661 26E5
                                      RNE
```

Listing 1. MCU to MCU Duplicator Program

```
80
        B663
        B663 140401
                                       BSET
                                               PORTB GREEN
    81
                                                                   Grn LED ON
    82
        B666
             150482
                         DUNPRG
                                       BCLR
                                                PORTB (RESET+RED) Red OFF, apply reset
    84
       B669
             20FE
                                       BRA
                                                                   Done so just hang
    85
       B66B
    86
    87
                         * Subroutine to get & send an SCI char. Also
                         * advances pointer (X).
    88
    89
                                       LDAA
    90
       B66B A600
                         SEND1
                                               0, X
                                                                  Get a character
Wait for TDRE
       B66D 132E80FC
B671 972F
    91
                                       BRCLR
                                                SCSR TDRE TRDYLP
                         TRDYLP
    92
                                       STAA
                                                SCDR
                                                                   Send character
    93
       B673 08
                                       INX
                                                                   Advance pointer
    94
       B674 39
                                       RTS
                                                                    ** Return **
   95
    96
                         * Program to be bootloaded to target '711E9
    97
   98
       B675 8604
                         BLPROG
                                       LDAA
                                                #504
                                                                   Pattern for DWOM off, no SPI
   99
   100
       B677 B71028
                                       STAA
                                                $1028
                                                                   Turns off DWOM in target MCU
                            NOTE: Can't use direct addressing in target MCU because regs are located at $1000.

JMP PROGRAM Jumps to EPROM prog r
   101
   102
   103
       B67A 7EBF00
                                                PROGRAM
                                                                   Jumps to EPROM prog routine
                         ENDBPR
                                       EOU
   104
       B67D
Symbol Table:
Symbol Name
                   Value Def.# Line Number Cross Reference
                   B600
BEGIN
                          *00029
BLLOOP
                          *00038
                                   00040
                   B616
BLPROG
                   B675
                          *00099
                                   0037
DATALP
                   B648
                          *00068
                                   00079
                   B620
                          *00046
                                   00047
DT.YT.P
DLYLP2
                   B637
                          *00059
                                   00063
DUNPRG
                   B666
                          *00083
                                   00076
ENDBPR
                   B67D
                          *00104
                                   00039
                          *00023
*00015
                                   00055
00075
                                           00066
EPSTRT
                   0000
GREEN
                   0001
                                           00081
                   103D
                          *00009
INIT
                                   00029
PORTB
                   0004
                          *00011
                                   00033
                                           00058 00061 00075 00081 00083
PORTE
                   000A
                          *00016
                                   00059
PROGRAM
                   BF00
                          *00022
                                   00103
RDRF
                   0020
                          *00020
                                   00034
                                           00053 00071
RED
                   0002
                          *00014
                                   00058
                                           00061
                                                   00075 00083
RESET
                   0080
                          *00013
                                   00032
                                           00083
SCDR
                   002F
002E
                          *00021
*00017
                                   00036
                                           00049
                                                  00054 00072 00092
00053 00071 00091
SCSR
                                           00048
                                   00034
SEND1
                   B66B
                          *00090
                                   00038
                                           00067
                                                   00070
                   0028
                          *00010
                                   00031
TDRE
                   0080
                          *00019
                                   00091
TROYI.P
                   B660
                          *00091
                                   00091
                   B64F
                          *00071
                                   00069
                                          00071
VERF
VERFOR
                   B65F
                          *00078
                                   00074
WT4BRK
                   B60B
                          *00034
                                   00034
                          *00053
WT4FF
                   B627
                                   00053
                          *00057
WT4VPP
                   B630
                                   00060
                  Errors: None
                  Labels: 28
  Last Program Address: $B67C
Last Storage Address: $0000
          Program Bytes: $007D
          Storage Bytes: $0000
```




Figure 7. Isolating EVBU XIRQ Pin

DRIVING BOOT MODE FROM A PERSONAL COMPUTER

In this example, a personal computer is used as the host to drive the bootloader of an MC68HC711E9. An M68HC11EVBU is used for the target MC68HC711E9. A large program is transferred from the personal computer into the EPROM of the target MC68HC711E9.

HARDWARE: Figure 7 shows a small modification to the EVBU to accommodate the 12-V (nominal) EPROM programming voltage. The \overline{XIRQ} pin is connected to a pullup resistor, two jumpers, and the 60-pin connectors, P4 and P5. The object of the modification is to isolate the \overline{XIRQ} pin and then connect it to the programming power supply. Carefully cut the trace on the solder side of the EVBU as indicated in Figure 7. This disconnects the pullup resistor RN1D from \overline{XIRQ} but leaves P4-18, P5-18, and jumpers J7 and J14 connected so the EVBU can still be used for other purposes after programming is done. Remove any fabricated jumpers from J7 and J14. The EVBU normally has a jumper at J7 to support the trace function

Figure 8 shows a small circuit that is added to the wire-wrap area of the EVBU. The three-terminal jumper allows the XIRQ line to be connected to either the programming power supply or to a substitute pullup resistor for XIRQ. The 100-ohm resistor is a current limiter to protect the 12-V input of the MCU. The resistor and LED connected to P5 pin 9 (port C bit 0) is an optional indicator that lights when programming is complete.

SOFTWARE: BASIC was chosen as the programming language due to its readability and availability in parallel versions on both the IBM™1 PC and the Macintosh™2. The program demonstrates several programming techniques for use with an M68HC11 and is not necessarily intended to be a finished, commercial program. For example, there is very little error checking, and the user interface is very elementary. A complete listing of the BASIC program is included in Listing 2 with moderate comments. The following paragraphs include a more detailed discussion of the program as it pertains to communicating with and programming the target

MC68HC711E9. Lines 25–45 initialize and define the variables and array used in the program. Changes to this section would allow for other programs to be downloaded.

- 1. IBM is a trademark of International Business Machines.
- 2. Macintosh is a trademark of Apple Computers, Inc.




Figure 8. PC to MCU Programming Circuit

Lines 50–95 read in the small bootloader from DATA statements at the end of the listing. The source code for this bootloader is presented in the DATA statements. The bootloaded code makes port C bit 0 low, initializes the X and Y registers for use by the EPROM programming utility routine contained in the boot ROM, and then jumps to that routine. The hexadecimal values read in from the DATA statements are converted to binary values by a subroutine. The binary values are then saved as one string (BOOTCODE\$).

The next long section of code (lines 97–1250) reads in the S-records from an external disk file (in this case, BUF34.S19), converts them to integer, and saves them in an array. The techniques used in this section show how to convert ASCII S-records to binary form that can be sent (bootloaded) to an M68HC11.

This S-record translator only looks for the S1 records that contain the actual object code. All other S-record types are ignored.

When an S1 record is found (line 1000–1024), the next two characters form the hex byte giving the number of hex bytes to follow. This byte is converted to integer by the same subroutine that converted the bootloaded code from the DATA statements. This BYTECOUNT is adjusted by subtracting 3, which accounts for the address and checksum bytes and leaves just the number of object-code bytes in the record.

Starting at line 1100, the two-byte (four-character) starting address is converted to decimal. This address is the starting address for the object-code bytes to follow. An index into the CODE% array is formed by subtracting the base address initialized at the start of the program from the starting address for this S-record.

A FOR-NEXT loop starting at line 1130 converts the object-code bytes to decimal and saves them in the CODE% array. When all the object-code bytes have been converted from the current S-record, the program loops back to find the next S1 record.

A problem arose with the BASIC programming technique used. The draft versions of this program tried saving the object-code bytes directly as binary in a string array. This caused "Out of Memory" or "Out of String Space" errors on both a 2M Macintosh and 640K PC. The solution was to make the array an integer array and perform the integer-to-binary conversion on each byte as it is sent to the target part.

The one compromise made to accommodate both Macintosh and PC versions of BASIC is in lines 1500 and 1505. Use line 1500 and comment out line 1500 if the program is to be run on a Macintosh and, conversely, use line 1505 and comment out line 1500 if a PC is used.

After the COM port is opened, the code to be bootloaded is modified by adding the \$FF to the start of the string. \$FF synchronizes the bootloader in the MC68HC711E9 to 1200 baud. The entire string is simply sent to the COM port by PRINTing the string. This is possible since the string is actually queued in BASIC's COM buffer, and the operating system takes care of sending the bytes out one at a time. The M68HC11 echoes the data received for verification. No automatic verification is provided, though the data is printed to the screen for manual verification.

Once the MCU has received this bootloaded code, the bootloader automatically jumps to it. The small bootloaded program in turn includes a jump to the EPROM programming routine in the boot ROM.

Refer to the previous explanation of the EPROM PRO-GRAMMING UTILITY for the following discussion. The host system sends the first byte to be programmed through the COM port to the SCI of the MCU. The SCI port on the MCU buffers one byte while receiving another byte, increasing the throughput of the EPROM programming operation by sending the second byte while the first is being programmed.

When the first byte has been programmed, the MCU reads the EPROM location and sends the result back to the host system. The host then compares what was actually programmed to what was originally sent. A message indicating which byte is being verified is displayed in the lower half of the screen. If there is an error, it is displayed at the top of the screen.

As soon as the first byte is verified, the third byte is sent. In the meantime, the MCU has already started programming the second byte. This process of verifying and queueing a byte continues until the host finishes sending data. If the programming is completely successful, no error messages will have been displayed at the top of the screen. Subroutines follow the end of the program to handle some of the repetitive tasks. These routines are short, and the commenting in the source code should be sufficient explanation.

MODIFICATIONS: This example programmed version 3.4 of the BUFFALO monitor into the EPROM of an MC68HC711E9; the changes to the BASIC program to download some other program are minor. The necessary changes are as follows:

- In line 30, the length of the program to be downloaded must be assigned to the variable "CODESIZE%".
- Also in line 30, the starting address of the program is assigned to the variable "ADRSTART".
- In line 9570, the start address of the program is stored in the third and fourth items in that DATA statement in hexadecimal.
- If any changes are made to the number of bytes in the boot code in the DATA statements in lines 9500–9580, then the new count must be set in the variable "BOOTCOUNT" in line 25.

OPERATION: Configure the EVBU for boot mode operation by putting a jumper at J3. Ensure that the trace command jumper at J7 is not installed because this would connect the 12-V programming voltage to the OC5 output of the MCU.

Connect the EVBU to its DC power supply. When it is time to program the MCU EPROM, turn on the 12-V programming power supply to the new circuitry in the wire-wrap area.

Connect the EVBU serial port to the appropriate serial port on the host system. For the Macintosh, this is the modem port with a modem cable. For the MS-DOS computer, it is connected to COM1 with a "straight through" or modem cable. Power up the host system and start the BASIC program. If the program has not been compiled, this is accomplished from within the appropriate BASIC compiler or interpreter. Power up the EVBU.

Answer the prompt for filename with either a [RETURN] to accept the default shown or by typing in a new filename and pressing [RETURN].

The program will inform the user that it is working on converting the file from S-records to binary. This process will take from 30 sec to a few minutes, depending on the computer.

A prompt reading, "Comm port open?" will appear at the end of the file conversion. This is the last chance to ensure that everything is properly configured on the EVBU. Pressing [RETURN] will send the bootcode to the target MC68HC711E9. The program then informs the user that the bootload code is being sent to the target, and the results of the echoing of this code are displayed on the screen.

Another prompt reading "Programming is ready to begin. Are you?" will appear. Turn on the 12-V programming power supply and press [RETURN] to start the actual programming of the target EPROM.

A count of the byte being verified will be continually updated on the screen as the programming progresses. Any failures will be flagged as they occur.

When programming is complete, a message will be displayed as well as a prompt requesting you to press IRETURNI to quit.

Turn off the 12-V programming power supply before turning off 5 V to the EVBU.

Listing 2. BASIC Program for Personal Computer

Sheet 1 of 3

```
2 1*
   3 **
          E9BUF.BAS - A PROGRAM TO DEMONSTRATE THE USE OF THE BOOT MODE
                         ON THE HC11 BY PROGRAMMING AN MC68HC711E9 WITH
   5 **
                         BUFFALO 3.4
                      REQUIRES THAT THE S-RECORDS FOR BUFFALO (BUF34.S19)
                         BE AVAILABLE IN THE SAME DIRECTORY OR FOLDER
  10 '*
                      THIS PROGRAM HAS BEEN RUN BOTH ON A MS-DOS COMPUTER
  11 '*
                         USING OUICKBASIC 4.5 AND ON A MACINTOSH USING
  12 **
                         OUICKBASIC 1.0.
  14 '*
  15 ****
  25 H$ = "0123456789ABCDEF"
                                        'STRING TO USE FOR HEX CONVERSIONS
  30 DEFINT B, I: CODESIZE% = 8192: ADRSTART= 57344!
                           NUMBER OF BYTES IN BOOT CODE
  35 BOOTCOUNT = 25
  40 DIM CODE% (CODESIZE%)
                                         'BUFFALO 3.4 IS 8K BYTES LONG
 45 BOOTCODES = "" 'INITIALIZE BOOTCODES TO 49 REM ***** READ IN AND SAVE THE CODE TO BE BOOT LOADED *****
                                         'INITIALIZE BOOTCODE$ TO NULL
  50 FOR I = 1 TO BOOTCOUNT
                                         '# OF BYTES IN BOOT CODE
  55 READ Q$
  60 \text{ A} = MID$(Q$, 1, 1)
  65 GOSUB 7000
                                         'CONVERTS HEX DIGIT TO DECIMAL
  70 \text{ TEMP} = 16 * X
                                         'HANG ON TO UPPER DIGIT
  75 A$ = MID$(Q$, 2, 1)
 80 GOSUB 7000
  85 \text{ TEMP} = \text{TEMP} + X
 90 BOOTCODES = BOOTCODES + CHR$ (TEMP)
                                                            'BUILD BOOT CODE
 95 NEXT I
96 REM ***** S-RECORD CONVERSION STARTS HERE *****
 97 FILNAM$="BUF34.S19"
                                         'DEFAULT FILE NAME FOR S-RECORDS
 100 CLS
 105 PRINT "Filename.ext of S-record file to be downloaded (";FILNAM$;") ";
107 INPUT Q$
110 IF Q$<>"" THEN FILNAM$=Q$
 120 OPEN FILNAM$ FOR INPUT AS #1
 130 PRINT : PRINT "Converting "; FILNAMS; " to binary..."
 999 REM ***** SCANS FOR 'S1' RECORDS ****
1000 GOSUB 6000
                                         'GET 1 CHARACTER FROM INPUT FILE
1010 IF FLAG THEN 1250
1020 IF A$ <> "S" THEN 1000
                                          'FLAG IS EOF FLAG FROM SUBROUTINE
1022 GOSUB 6000
1024 IF AS <> "1" THEN 1000
1029 REM ***** S1 RECORD FOUND, NEXT 2 HEX DIGITS ARE THE BYTE COUNT *****
1030 GOSUB 6000
1040 GOSUB 7000
                                         *RETURNS DECIMAL IN X
1050 BYTECOUNT = 16 * X
                                         'ADJUST FOR HIGH NIBBLE
1060 GOSUB 6000
1070 GOSUB 7000
1080 BYTECOUNT = BYTECOUNT + X
1090 BYTECOUNT = BYTECOUNT - 3
                                         'ADD LOW NIBBLE
                                         'ADJUST FOR ADDRESS + CHECKSUM
1099 REM ***** NEXT 4 HEX DIGITS BECOME THE STARTING ADDRESS FOR THE DATA *****
1100 GOSUB 6000
                                          'GET FIRST NIBBLE OF ADDRESS
1102 GOSUB 7000
                                         'CONVERT TO DECIMAL
```

Listing 2. BASIC Program for Personal Computer

```
1104 ADDRESS= 4096 * X
1106 GOSUB 6000
                                            'GET NEXT NIBBLE
1108 GOSUB 7000
1110 ADDRESS= ADDRESS+ 256 * X
1112 GOSUB 6000
1114 GOSUB 7000
1116 ADDRESS= ADDRESS+ 16 * X
1118 GOSUB 6000
1120 GOSUB 7000
1122 ADDRESS= ADDRESS+ X
1124 ARRAYCNT = ADDRESS-ADRSTART 'INDEX INTO ARRAY
1129 REM ***** CONVERT THE DATA DIGITS TO BINARY AND SAVE IN THE ARRAY *****
1130 FOR I = 1 TO BYTECOUNT
1140 GOSUB 6000
1150 GOSUB 7000
1160 Y = 16 * X
                                            'SAVE UPPER NIBBLE OF BYTE
1170 GOSUB 6000
1180 GOSUB 7000
1190 Y = Y + X
                                            'ADD LOWER NIBBLE
1200 CODE*(ARRAYCNT) = Y
                                            'SAVE BYTE IN ARRAY
1210 ARRAYCNT = ARRAYCNT + 1
                                            'INCREMENT ARRAY INDEX
1220 NEXT I
1230 GOTO 1000
1250 CLOSE 1
1499 REM ***** DUMP BOOTLOAD CODE TO PART *****
1500 'OPEN "R",#2,"COM1:1200,N,8,1" 'Macintosh COM statement
1505 OPEN "COM1:1200,N,8,1,CD0,CS0,DS0,RS" FOR RANDOM AS #2 'DOS COM statement
1510 INPUT "Comm port open"; Q$
1512 WHILE LOC(2) >0
                                            'FLUSH INPUT BUFFER
1513 GOSUB 8020
1514 WEND
1515 PRINT : PRINT "Sending bootload code to target part..."
1520 AS = CHR$(255) + BOOTCODE$ 'ADD HEX FF TO SET BAUD RATE ON TARGET HC11
1530 GOSUB 6500
1540 PRINT
1550 FOR I = 1 TO BOOTCOUNT
                                          '# OF BYTES IN BOOT CODE BEING ECHOED
1560 GOSUB 8000
1564 K=ASC(B$):GOSUB 8500
1565 PRINT "Character #"; I; " received = "; HX$
1570 NEXT I
1590 PRINT "Programming is ready to begin.": INPUT "Are you ready"; Q$
1595 CLS
1597 WHILE LOC(2) > 0
                                            'FLUSH INPUT BUFFER
1598 GOSUB 8020
1599 WEND
1600 \text{ XMT} = 0: \text{RCV} = 0
                                            'POINTERS TO XMIT AND RECEIVE BYTES
1610 A$ = CHR$ (CODE% (XMT))
1620 GOSUB 6500
                                            'SEND FIRST BYTE
1625 FOR I = 1 TO CODESIZE% - 1
                                                       'ZERO BASED ARRAY 0 -> CODESIZE-1
1630 A\$ = CHR\$(CODE\$(I))
                                            'SEND SECOND BYTE TO GET ONE IN QUEUE
1635 GOSUB 6500
                                            'SEND IT
1640 GOSUB 8000
                                            'GET BYTE FOR VERIFICATION
1650 \text{ RCV} = I - 1
1660 LOCATE 10,1:PRINT "Verifying byte #"; I; "
1664 IF CHR$ (CODE% (RCV)) = B$ THEN 1670
1665 K=CODE% (RCV):GOSUB 8500
1666 LOCATE 1,1:PRINT "Byte #"; I; " ", " - Sent "; HX$;
1668 K=ASC(B$):GOSUB 8500
1669 PRINT " Received "; HXS;
1670 NEXT I
                                            'GET BYTE FOR VERIFICATION
1680 GOSUB 8000
1690 RCV = CODESIZE% - 1
1700 LOCATE 10,1:PRINT "Verifying byte #"; CODESIZE%; " "
1710 IF CHR$ (CODE% (RCV)) = B$ THEN 1720
1713 K=CODE(RCV):GOSUB 8500
1714 LOCATE 1,1:PRINT "Byte #"; CODESIZE%; " ", " - Sent "; HXS;
1715 K=ASC(B$):GOSUB 8500
1716 PRINT " Received "; HX$;
1720 LOCATE 8, 1: PRINT : PRINT "Done!!!!"
4900 CLOSE
4910 INPUT "Press [RETURN] to quit...", O$
5000 END
```

```
5910 '* SUBROUTINE TO READ IN ONE BYTE FROM A DISK FILE
5930 **
                   RETURNS BYTE IN AS
6000 \text{ FLAG} = 0
6010 IF EOF(1) THEN FLAG = 1: RETURN
6020 AS = INPUTS(1, #1)
6030 RETURN
6492 '* SUBROUTINE TO SEND THE STRING IN A$ OUT TO THE DEVICE
6494 '*
                   OPENED AS FILE #2.
6496 \********************
6500 PRINT #2, A$;
6510 RETURN
6590 \********************
6594 '* SUBROUTINE THAT CONVERTS THE HEX DIGIT IN AS TO AN INTEGER
6596 \*******************************
7000 \times = INSTR(HS. AS)
7010 IF X = 0 THEN FLAG = 1
7020 X = X - 1
7030 RETURN
7992 '*
       SUBROUTINE TO READ IN ONE BYTE THROUGH THE COMM PORT OPENED
7994 '*
           AS FILE #2. WAITS INDEFINITELY FOR THE BYTE TO BE
7996 **
           RECEIVED. SUBROUTINE WILL BE ABORTED BY ANY
7998 **
           KEYBOARD INPUT. RETURNS BYTE IN B$. USES Q$.
7999 \******************
8000 \text{ WHILE LOC(2)} = 0
                               'WAIT FOR COMM PORT INPUT
8005 Q$ = INKEY$: IF Q$ <> "" THEN 4900 'IF ANY KEY PRESSED, THEN ABORT
8010 WEND
8020 \text{ BS} = \text{INPUTS}(1. #2)
8030 RETURN
8491 '* DECIMAL TO HEX CONVERSION
8492 '*
          INPUT: K - INTEGER TO BE CONVERTED
8493 '*
8493 '* OUTPUT: HX$ - TWO CHARACTER STRING WITH HEX CONVERSION
8500 IF K > 255 THEN HX$="Too big":GOTO 8530
8510 HX$=MID$(H$,K16+1,1)
                                       'UPPER NIBBLE
8520 HX$=HX$+MID$(H$, (K MOD 16)+1,1)
                                       'LOWER NIBBLE
8530 RETURN
9500 DATA 86, 23
                         LDAA
                               #$23
9510 DATA B7, 10, 02
                         'STAA
                               OPT2
                                       make port C wire or
9520 DATA 86, FE
                         'LDAA
                               #SFE
9530 DATA B7, 10, 03
                         'STAA
                                       light 1 LED on port C bit 0
                               PORTC
9540 DATA C6, FF
                         'LDAR
                               #SFF
                                       make port C outputs
9550 DATA F7, 10, 07
                         STAB
                               DDRC
9560 DATA CE, OF, AO
                         'LDX
                               #4000
                                       2msec at 2MHz
9570 DATA 18, CE, EO, 00
                         'T.DY
                               #SE000
                                       Start of BUFFALO 3.4
                                       EPROM routine start address
9580 DATA 7E, BF, 00
                         '.TMP
                               SBF00
9590 *****
```

COMMON BOOTSTRAP MODE PROBLEMS

It is not unusual for a user to encounter problems with bootstrap mode because it is new to many users. By knowing some of the common difficulties, the user can avoid them or at least recognize and quickly correct them.

Reset conditions vs. conditions as bootloaded program starts.

It is common to confuse the reset state of systems and control bits with the state of these systems and control bits when a bootloaded program in RAM starts. Between these times, the bootloader program is executed, which changes the states of some systems and control bits.

- The SCI system is initialized and turned on (Rx and Tx).
- The SCI system has control of the PD0 and PD1 pins.
- Port D outputs are configured for wire-OR operation.

- The stack pointer is initialized to the top of RAM.
- Time has passed (two or more SCI character times).
- · Timer has advanced from its reset count value.

Users also forget that bootstrap mode is a special mode; thus privileged control bits are accessible, and write protection for some registers is not in effect. The bootstrap ROM is in the memory map. The DISR bit in the TEST1 control register is set, which disables resets from the COP and clock monitor systems.

Since bootstrap is a special mode, these conditions can be changed by software. The bus can even be switched from single-chip mode to expanded mode to gain access to external memories and peripherals.

Connecting RxD to V_{SS} does not cause the SCI to receive a break — To force an immediate jump to the start of EEPROM, the bootstrap firmware looks for the first received

Table 2. Summary of Boot-ROM-Related Features

MCU Part #	BOOT ROM Revision (@\$BFD1)	Mask Set I.D. (@\$BFD2,3)	MCU Type I.D. (@\$BFD4,5)	Security	Download Length	JMP on BRK or \$00 ¹	JMP to RAM ²	Default RAM Location	EPROM ³ PROGRAM Utility	UPLOAD ⁴ Utility	Notes
MC68HC11A0 MC68HC11A1	_	_	Mask Set # Mask Set #	_	256 256	\$B600 \$B600	\$0000 \$0000	\$0000-FF \$0000-FF	_	_	5
MC68HC11A8 MC68SEC11A8	— \(\sigma_1\)	_	Mask Set # Mask Set #	Yes	256 256	\$B600 \$B600	\$0000 \$0000	\$0000-FF \$0000-FF		_	5 5
MC68HC11D3 MC68HC711D3	\$00 \$42 (B)	Mask Set # \$0000	\$11D3 \$71D3	_	0–192 0–192	\$F000-ROM \$F000-EPROM		\$0040-FF \$0040-FF	— Yes	Yes	6
MC68HC811E2 MC68SEC811E2	_	\$0000	\$E2E2 \$E25C	— Yes	256 256	\$B600 \$B600	\$0000 \$0000	\$0000-FF \$0000-FF		_	5 5
MC68HC11E0 MC68HC11E1 MC68HC11E9 MC68SEC11E9		Mask Set # Mask Set # Mask Set # Mask Set #	\$E9E9 \$E9E9 \$E9E9 \$E95C	 Yes	0-512 0-512 0-512 0-512	\$B600 \$B600 \$B600 \$B600		\$0000-1FF \$0000-1FF \$0000-1FF \$0000-1FF			5 5 5 5
MC68HC711E9	\$41 (A)	\$0000	\$71E9	_	0-512	\$B600	_	\$0000-1FF	Yes	Yes	6
MC68HC11F1	\$42 (B)	\$0000	\$F1F1	_	0-1024	\$FE00		\$0000-3FF	_	_	6, 8
MC68HC11K4 MC68HC711K4	\$30 (0) \$42 (B)	Mask Set # \$0000	\$044B \$744B	_	0–768 0–768	\$0D80 \$0D80		\$0080-37F \$0080-37F	— Yes	Yes	6, 8 6, 8

NOTES:

- 1. By sending \$00 or a break as the first SCI character after reset in bootstrap mode, a jump (JMP) is executed to the address in this table rather than doing a download. Unless otherwise noted, this address is the start of EEPROM. Tying RxD to TxD and using a pullup resistor from TxD to VDD will cause the SCI to see a break as the first received character.
- 2. If \$55 is received as the first character after reset in bootstrap mode, a jump (JMP) is executed to the stat of on-chip RAM rather than doing a download. This \$55 character must be sent at the default baud rate (7812 baud @ E = 2MHz).

For devices with variable-length download, the same effect can be achieved by sending \$FF and no other SCI characters. After four SCI character times, the download terminates, and a jump (JMP) to the start of RAM is executed.

The jump to RAM feature is only useful if the RAM was previously loaded with a meaningful program.

- 3. A callable utility subroutine is included in the bootstrap ROM of the indicated versions to program bytes of on-chip EPROM with data received via the SCI.
- 4. A callable utility subroutine is included in the bootstrap ROM of the indicated versions to upload contents of on-chip memory to a host computer via the SCI.
- 5. The complete listing for this bootstrap ROM may be found in the M68HC11RM/AD, M68HC11 Reference Manual.
- 6. The complete listing for this bootstrap ROM is included in this application note.
- 7. Due to the extra program space needed for EEPROM security on this device, there are no pseudo-vectors for SCI, SPI, PAIF, PAOVF, TOF, OC5F, or OC4F interrupts.
- 8. This bootloader extends the automatic software detection of baud rates to include 9600 baud at 2-MHz E-clock rate.

character to be \$00 (or break). The data reception logic in the SCI looks for a one-to-zero transition on the RxD pin to synchronize to the beginning of a receive character. If the RxD pin is tied to ground, no one-to-zero transition occurs. The SCI transmitter sends a break character when the bootloader firmware starts, and this break character can be fed back to the RxD pin to cause the jump to EEPROM. Since TxD is configured as an open-drain output, a pullup resistor is required.

An \$FF character is required before data is loaded into RAM — The initial character (usually \$FF) that sets the download baud rate is often forgotten.

Original M68HC11 versions required exactly 256 bytes to be downloaded to RAM — Even users that know about the 256 bytes of download data sometimes forget the initial \$FF that makes the total number of bytes required for the entire download operation equal to 256 + 1 or 257 bytes.

Variable-length download — When on-chip RAM surpassed 256 bytes, the time required to serially load this many characters became more significant. The variable-length download feature allows shorter programs to be loaded without sacrificing compatibility with earlier fixed-length download versions of the bootloader. The end of a download is indicated by an idle RxD line for at least four character times. If a personal computer is being used to send the download data to the MCU, there can be problems keeping characters close enough together to avoid tripping the end-of-download detect mechanism. Using 1200 as the baud rate rather than the faster default rate may help this problem.

Assemblers often produce S-record encoded programs which must be converted to binary before bootloading them to the MCU. The process of reading S-record data from a file and translating it to binary can be slow, depending on the personal computer and the programming language used for the translation. One strategy that can be used to overcome this problem is to translate the file into binary and store it into a RAM array before starting the download process. Data can then be read and downloaded without the translation or file-read delays.

The end-of-download mechanism goes into effect when the initial \$FF is received to set the baud rate. Any amount of time may pass between reset and when the \$FF is sent to start the download process.

EPROM/OTP versions of M68HC11 have an EPROM emulation mode — The conditions that configure the MCU for EPROM emulation mode are essentially the same as those for resetting the MCU in bootstrap mode. While RESET is low and mode select pins are configured for bootstrap mode (low), the MCU is configured for EPROM emulation mode.

The port pins that are used for EPROM data I/O lines may be inputs or outputs, depending on the pin that is emulating the

EPROM output enable pin (\overline{OE}) . To make these data pins appear as high-impedance inputs as they would on a non-EPROM part in reset, connect the PB7/ (\overline{OE}) pin to a pull-up resistor.

Bootloading a program to perform a ROM checksum — The bootloader ROM must be turned off before performing the checksum program. To remove the boot ROM from the memory map, clear the RBOOT bit in the HPRIO register. This is normally a write-protected bit that is zero, but in bootstrap mode it is reset to one and can be written. If the boot ROM is not disabled, the checksum routine will read the contents of the boot ROM rather than the user's mask ROM or EPROM at the same addresses.

Inherent delays caused by double buffering of SCI data — This problem is troublesome in cases where one MCU is bootloading to another MCU.

Because of transmitter double buffering, there may be one character in the serial shifter as a new character is written into the transmit data register. In cases such as downloading in which this two-character pipeline is kept full, a two-character time delay occurs between when a character is written to the transmit data register and when that character finishes transmitting. A little more than one more character time delay occurs between the target MCU receiving the character and echoing it back. If the master MCU waits for the echo of each downloaded character before sending the next one, the download process takes about twice as long as it would if transmission is treated as a separate process or if verify data is ignored.

BOOT ROM VARIATIONS

Different versions of the M68HC11 have different versions of the bootstrap ROM program. Table 2 summarizes the features of the boot ROMs in 16 members of the M68HC11 Family.

The boot ROMs for the MC68HC11F1, the MC68HC711K4, and the MC68HC11K4 allow additional choices of baud rates for bootloader communications. For the three new baud rates, the first character used to determine the baud rate is not \$FF as it was in earlier M68HC11s. The intercharacter delay that terminates the variable-length download is also different for these new baud rates. Table 3 shows the synchronization characters, delay times, and baud rates as they relate to E-clock frequency.

COMMENTED BOOT ROM LISTINGS

Listings 3-8 contain complete commented listings of the boot ROM programs in six specific versions of the M68HC11. Other versions can be found in appendix B of the M68HC11RM/AD, M68HC11Reference Manual.

Table 3. Bootloader Baud Rates

		Baud Rates at E-clock =						
Sync Character	Timeout Delay	2 MHz	2.1 MHz	3 MHz	3.15 MHz	4 MHz	4.2 MHz	
\$FF	4 Characters	7812	8192	11,718	12,288	15,624	16,838	
\$FF	4 Characters	1200	1260	1800	1890	2400	2520	
\$F0	4.9 Characters	9600	10,080	14,400	15,120	19,200	20,160	
\$FD	17.3 Characters	5208	5461	7812	8192	10,416	10,922	
\$FD	13 Characters	3906	4096	5859	6144	7812	8192	

```
2 3
                                     BOOTLOADER FIRMWARE FOR 68HC711E9 - 21 Aug 89
                                     Features of this bootloader are...
 5
6
7
                                     Auto baud select between 7812.5 and 1200 (8 MHz)
                                    Auto baud select between 7812.3 and 1200 (6 MHz) 0 - 512 byte variable length download Jump to EEPROM at $B600 if 1st download byte = $00 PROGRAM - Utility subroutine to program EPROM UPLOAD - Utility subroutine to dump memory to host Mask I.D. at $BF04 = $71E9
 8
10
11
12
13
                                    Revision A
14
15
                                    Fixed bug in PROGRAM routine where the first byte programmed into the EPROM was not transmitted for \frac{1}{2}
16
17
                                     verify.
                                     Also added to PROGRAM routine a skip of bytes which were already programmed to the value desired.
18
20
21
22
                                    This new version allows variable length download by quitting reception of characters when an idle of at least four character times occurs
24
25
26
27
                                 * EQUATES FOR USE WITH INDEX OFFSET = $1000
     0008
                                 PORTO
29
                                                               EOU
                                                                             508
     000E
                                                                             $0E
30
                                 TONT
                                                               EQU
EQU
                                                                             $16
31
      0016
                                 TOC1
32
      0023
                                                               EQU
33
                                 * BIT EQUATES FOR TFLG1
                                 OC1F
     0080
                                                                             580
34
                                                               EOU
35
36
     0028
                                 SPCR
                                                                             $28
                                                                                                          (FOR DWOM BIT)
                                                               EQU
37
      002B
                                 BAUD
                                                               EQU
                                                                             $2B
                                SCCR2
SCSR
38
     002D
                                                               EQU
                                                                             $2D
39
     002F
                                                               FOIL
                                                                             S2E
40
                                 SCDAT
     002F
                                                               EQU
                                                                             $2F
41
     003B
                                 PPROG
                                                                EQU
                                                                             $3B
42
                                 * BIT EQUATES FOR PPROG
     0020
                                 ELAT
                                                                             520
43
                                                               EQU
     0001
                                 EPGM
                                                                             $01
44
                                                               EOU
45
46
                                 * MEMORY CONFIGURATION EQUATES
48
49
     B600
                                 EEPMSTR
                                                                             $B600
                                                                                                         Start of EEPROM
                                                               EOU
     B7FF
                                 EEPMEND
                                                               EQU
                                                                                                         End of EEPROM
52
     0000
                                 EPRMSTR
                                                               EOU
                                                                             spaga
                                                                                                         Start of EPROM
End of EPROM
5.3
     FFFF
                                 EPRMEND
                                                               EOU
                                                                             SFFFF
54
      0000
                                 RAMSTR
                                                               EQU-
                                                                             $0000
56
     01FF
                                 RAMEND
                                                               EQU
                                                                             $01FF
57
58
                                 * DELAY CONSTANTS
59
                                                                                                         Delay at slow baud
Delay at fast baud
60
     0DB0
                                DELAYS
                                                               EQU
                                                                             3504
61
     021B
                                DELAYF
                                                               EQU
                                                                             539
62
63
     1068
                                PROGDEL
                                                               EOU
                                                                             4200
                                                                                                         2 ms programming delay
                                                                                    At 2.1 MHz
65
```

Listing 3. MC68HC711E9 Bootloader ROM

142

```
66
67
       BF00
                                                               ORG
                                                                         $BF00
 68
 69
                                    Next two instructions provide a predictable place to call PROGRAM and UPLOAD even if the routines change size in future versions.
 70
 71
 72
       BF00
                7EBF13
                                 PROGRAM
                                                                            PRGROUT
                                                                                                        EPROM programming utility
 75
       BF03
                                 UPLOAD
                                                               EOU
                                                                                                        Upload utility
 76
 77
 78
                                    UPLOAD - Utility subroutine to send data from
 79
                                     inside the MCU to the host via the SCI interface
                                    Prior to calling UPLOAD set baud rate, turn on SCI and set Y=first address to upload. Bootloader leaves baud set, SCI enabled, and Y pointing at EPROM start ($D000) so these default
 80
 81
 82
 83
 84
                                     values do not have to be changed typically.
 85
                                     Consecutive locations are sent via SCI in an
 86
                                     infinite loop. Reset stops the upload process.
 87
 88
       BF03
                CE1000
                                                               LDX
                                                                            #$1000
                                                                                                        Point to internal registers
                                                                            0,Y
SCSR,X $80 *
       BF06
                18A600
                                 UPLOOP
                                                               LDAA
                                                                                                         Read byte
                                                                                                         Wait for TDRE
 90
       BF09
                1F2E80FC
                                                               BRCLR
 91
       BFOD
                A72F
                                                               STAA
                                                                            SCDAT. X
                                                                                                         Send it
 92
                1808
       BF0F
                                                               INY
 93
                20F3
                                                               BRA
                                                                            UPLOOP
       BF11
 94
 95
                                    PROGRAM - Utility subroutine to program EPROM.
Prior to calling PROGRAM set baud rate, turn on SCI
set X=2ms prog delay constant, and set Y=first
 96
 97
                                    Prior to calling PROGRAM set baud rate, turn on SC set X=Zms prog delay constant, and set Y=first address to program. SP must point to RAM.
Bootloader leaves baud set, SCI enabled, X=4200 and Y pointing at EPROM start ($D000) so these default values don't have to be changed typically. Delay constant in X should be equivalent to 2 ms at 2.1 MHz X=4200; at 1 MHz X=2000.
An external voltage source is required for EPROM programming
 98
 99
100
101
102
103
104
105
106
                                     programming.
107
                                     This routine uses 2 bytes of stack space
                                 * Routine does not return. Reset to exit.
108
109
       BF13
                                 PRGROUT
                                                               EQU
110
       BF13
                                                               PSHX
                                                                                                         Save program delay constant
111
112
       BF14
                CE1000
                                                               LDX
                                                                            #$1000
                                                                                                         Point to internal registers
113
       BF17
                                  * Send $FF to indicate ready for program data
114
115
       BF17
                1F2E80FC
                                                               BRCLR
                                                                            SCSR, X $80 *
                                                                                                         Wait for TDRE
117
       BF1B
                86FF
                                                               LDAA
                                                                             #SFF
                                                                            SCDAT, X
118
       BF1D
                A72F
                                                               STAA
119
120
       BF1F
                                                               EQU
121
       BF1F
                1F2E20FC
                                                               BRCLR
                                                                             SCSR, X $20 *
                                                                                                         Wait for RDRF
                E62F
18E100
                                                                            SCDAT, X
$0, Y
122
       BF23
                                                               I.DAR
                                                                                                         Get received byte
       BF25
                                                                                                         See if already programmed
If so, skip prog cycle
Put EPROM in prog mode
123
                                                               CMPR
124
       BF28
                271D
                                                                BEO
                                                                             DONEIT
125
       BF2A
                8620
                                                                LDAA
126
       BF2C
                A73B
                                                               STAA
                                                                            PPROG, X
                18E700
                                                                            0,Y
#ELAT+EPGM
127
       BF2E
                                                               STAB
                                                                                                         Write the data
128
                                                               LDAA
       BF31
                8621
129
       BF33
                A73B
                                                                STAA
                                                                            PPROG, X
                                                                                                         Turn on prog voltage
130
       BF35
                32
                                                               PULA
                                                                                                         Pull delay constant
131
       BF36
                33
                                                               PULB
                                                                                                         into D-reg
132
       BF37
                37
                                                               PSHB
                                                                                                         But also keep delay
                                                                                                         keep delay on stack
Delay const + present TCNT
Schedule OC1 (2ms delay)
133
       BF38
                                                               PSHA
                36
134
                E30E
                                                                ADDD
                                                                            TCNT, X
135
       BF3B
                ED16
                                                                STD
                                                                             TOC1,X
136
       BF3D
                8680
A723
                                                               LDAA
                                                                             #OC1F
137
       BF3F
                                                               STAA
                                                                             TFLG1.X
                                                                                                         Clear any previous flag
138
139
       BF41
                1F2380FC
                                                                BRCLR
                                                                             TFLG1,X OC1F *
                                                                                                         Wait for delay to expire
140
       BF45
                                                                            PPROG, X
                                                                                                         Turn off prog voltage
                6F3B
                                                               CLR
141
                                 DONEIT
      BF47
                                                               EOU
```

Listing 3. MC68HC711E9 Bootloader ROM

```
BF47
             1F2E80FC
                                                   BRCLR
                                                             SCSR, X $80 *
                                                                                    Wait for TDRE
Read from EPROM and...
144
      BF4B
             18A600
                                                   LDAA
                                                              $0, Y
145
     BF4E
             A72F
                                                   STAA
                                                             SCDAT. X
                                                                                    Xmit for verify
Point at next location
146
     BF50
             1808
                                                   TNY
147
                                                             WAITI
     BF52
             20CB
                                                   BRA
                                                                                    Back to top for next
148
                             Loops indefinitely as long as more data sent.
149
150
151
                           * Main bootloader starts here
152
153
                           * RESET vector points to here
154
155
     BF54
                           REGIN
                                                   FOU
156
157
     BF54
BF57
             SECIEF
                                                             #RAMEND
                                                                                    Initialize stack pntr
                                                   LDS
                                                                                    Point at internal regs
             CE1000
                                                   LDX
                                                              #$1000
158
             1C2820
                                                              SPCR, X $20
                                                                                    Select port D wire-OR mode
BAUD in A, SCCR2 in B
     BF5A
                                                   BSET
159
     BF5D
             CCA20C
                                                   LDD
                                                              #$A20C
                                                   STAA
                                                             BAUD, X
                                                                                    SCPx = +4, SCRx = +4
160
     BF60
             A72B
                           * Writing 1 to MSB of BAUD resets count chain STAB SCCR2,X
161
                                                                                    Rx and Tx Enabled
Delay for fast baud rate
Set as default delay
162
     BF62
             E72D
163
             CC021B
                                                   LDD
                                                              #DELAYF
     BF64
164
     BF67
             ED16
                                                   STD
                                                             TOC1.X
165
                             Send BREAK to signal ready for download
166
167
                                                             SCCR2, X $01
                                                                                    Set send break bit
     BF69
             1C2D01
                                                   BSET
     BF6C
                                                             PORTD, X $01 *
168
             1E0801FC
                                                   BRSET
                                                                                    Wait for RxD pin to go low
169
     BF70
             1D2D01
                                                   BCLR
                                                             SCCR2,X $01
                                                                                    Clear send break bit
     BF73
     BF73
BF77
                                                   BRCLR
             1F2E20FC
                                                             SCSR, X $20 *
                                                                                    Wait for RDRF
                                                  LDAA SCDAT, X
if BREAK OR $00 received
             A62F
                                                                                    Read data
                           * Data will be $00
     BF 7 9
             2603
                                                                                    Bypass JMP if not 0
                                                   BNE
                                                             NOTZERO
     BF B
              EB6CC
                                                   JMP
                                                             EEPMSTR
                                                                                    Jump to EEPROM if it was 0
             NOTZERO
                                                   EQU
     BF E
             81FF
                                                   CMPA
                                                             #$FF
                                                                                    $FF will be seen as $FF
:-s
     BF80
             2708
                                                   BEQ
                                                             BAUDOK
                                                                                    If baud was correct
179
180
181
                           * Or else change to +104
                                                          (+13 & +8) 1200 @ 2MHZ
                                                             BAUD, X $33
                                                   BSET
                                                                                    Works because $22 -> $33
     BF82
             1C2B33
     BF85
             CCODBO
                                                   LDD
                                                             #DELAYS
                                                                                    And switch to slower ...
182
     BF88
             ED16
                                                   STD
                                                             TOC1, X
                                                                                    delay constant
                           BAUDOK
183
     BF8A
                                                   EQU
             18CE0000
                                                             #RAMSTR
                                                                                    Point at start of RAM
184
     BF8A
                                                   LDY
185
186
     BF8E
                           WAIT
                                                   EQU
     BF8E
             EC16
                                                   LDD
                                                             TOC1.X
                                                                                    Move delay constant to D
188
189
     BF 90
                           WILOOP
                                                   EOU
             1E2E2007
                                                             SCSR, X $20 NEWONE
                                                                                   Exit loop if RDRF set
     BF 90
                                                   BRSET
                                                                                    Swap delay count to X
295
     BF94
                                                   XGDX
                                                                                   Swap back to D
Loop if not timed out
Quit download on timeout
191
     BF95
             09
                                                   DEX
192
     BF96
BF97
             8F
                                                   YCDY
             26F7
                                                             WTLOOP
- 23
                                                   BNE
194
     BF99
             200F
                                                             STAR
                                                   BRA
195
196
     BF 9B
                           NEWONE
                                                   EQU
                                                             SCDAT, X
197
     BF9B
             A62F
                                                   LDAA
                                                                                    Get received data
                                                                                   Store to next RAM location
Transmit it for handshake
18A700
                                                             500.Y
     BF9D
                                                   STAA
                                                             SCDAT, X
     BFA0
             A72F
                                                   STAA
     BFA2
                                                   INY
                                                                                    Point at next RAM location
                                                                                   See if past end
If not, Get another
     BFA4
             188C0200
                                                   CPY
                                                             #RAMEND+1
                                                             WATT
     BFA8
             26E4
                                                   BNE
     BFAA
                           STAR
                                                   EQU
                                                                                   Init X with programming delay
Init Y with EPROM start addr
** EXIT to start of RAM **
     BFAA
             CE1068
                                                   LDX
                                                             #PROGDEL
     BFAD
             18CED000
                                                   LDY
                                                             #EPRMSTR
     BFR1
             750000
                                                   TMP
                                                             RAMSTR
     BFB4
                           * Block fill unused bytes with zeros
212
     BFB4
             00000000000
                                                   BSZ
                                                             SBFD1-*
             00000000000
             000000000000
             00000000000
             0000000000
213
214
215
                             Boot ROM revision level in ASCII
216
                                            (ORG $BFD1)
                                                              "A"
     BFD1
217
             41
                                                  FCC
```

Listing 3. MC68HC711E9 Bootloader ROM

```
219
                            * Mask set I.D. ($0000 FOR EPROM PARTS)
                                          .D. ($0000 FOR ______
(ORG $BFD2)
FDB $0000
   220
        BFD2
               0000
   221
                            ********************************
   222
                            * '711E9 I.D. - Can be used to determine MCU type
   223
                                       (ORG $BFD4)
  224
   225
        BFD4 71E9
                                                  FDB
                                                            $71E9
   226
   227
                            228
                            * VECTORS - point to RAM for pseudo-vector JUMPs
  229
   230
        BFD6 00C4
                                                  FDB
                                                            $100-60
                                                                                 SCI
   231
        BFD8
               00C7
                                                  FDB
                                                            $100-57
  232
        BFDA
               00CA
                                                  FDB
                                                            $100-54
                                                                                 PULSE ACCUM INPUT EDGE
                                                                                PULSE ACCUM OVERFLOW
TIMER OVERFLOW
  233
        BFDC
               00CD
                                                  FDB
                                                            $100-51
  234
               00D0
                                                            $100-48
        BEDE
                                                  FDB
                                                                                TIMER OVERFLOW
TIMER OUTPUT COMPARE 5
TIMER OUTPUT COMPARE 4
TIMER OUTPUT COMPARE 3
TIMER OUTPUT COMPARE 2
TIMER OUTPUT COMPARE 1
   235
               00D3
                                                            $100-45
        BEED
                                                  FDB
   236
               00D6
                                                            $100-42
        BFE2
                                                  FDB
  237
        BFE4
               00D9
                                                  FDB
                                                            $100-39
  238
        BFE6
               OODC
                                                  FDB
                                                            $100-36
               OODF
                                                            $100-33
        BFE8
                                                  FDB
                                                                                 TIMER OUTPUT COMPARE
TIMER INPUT CAPTURE 2
TIMER INPUT CAPTURE 1
                                                            $100-30
   240
        BFEA
               00E2
                                                  FDB
   241
        BFEC
               00E5
                                                  FDB
                                                            $100-27
  242
        BFEE
               00E8
                                                  FDB
                                                            $100-24
  243
                                                            $100-21
                                                                                 REAL TIME INT
        BEEO
               OOER
                                                  FDB
  244
        BFF2
               OOEE
                                                  FDB
                                                            $100-18
                                                                                 IRO
   245
                                                            $100-15
                                                                                 XIRQ
        BFF4
               00F1
                                                  FDB
  246
        BFF6
               00F4
                                                  FDB
                                                            $100-12
                                                                                 SWI
                                                                                 ILLEGAL OP-CODE
  247
        REFR
               00F7
                                                  FDR
                                                            5100-9
                                                                                COP FAIL CLOCK MONITOR
  248
        REFA
               OOFA
                                                  FDB
                                                            $100-6
                                                            $100-3
  249
        BFFC
               OOFD
                                                  FDB
  250
        BFFE
               BF54
                                                  FDB
                                                            BEGIN
                                                                                 RESET
  251
        C000
                                                  FND
Symbol Table:
Symbol Name
                  Value Def.# Line Number Cross Reference
BAUD
                   002B *00037 00160 00180
                   BF8A *00183
BAUDOK
                                  00178
                   BF54 *00155
                                  00250
DELAYF
                   021B
                          *00061
                                  00163
                          *00060
DELAYS
                   0DB0
                                  00181
                          *00142
DONETT
                   BF47
                                  00124
EEPMEND
                   B7FF
                          *00050
EEPMSTR
                   B600
                          *00049
ELAT
                   0020
                          *00043
                                  00125
                                          00128
                          *00044
EPGM
                   0001
                                  00128
EPRMEND
                          *00053
                   FFFF
                          *00052
EPRMSTR
                   D000
                                  00206
NEWONE
                   BF9B
                          *00196
                                  00189
NOTZERO
                   BF7E
                          *00176
                                  00174
                          *00034
                                         00139
OCIF
                   0800
                                  00136
PORTD
                   8000
                          *00029
                                  00168
PPROG
                   003B
                          *00041
                                  00126
                                         00129 00140
PRGROUT
                   BF13
                          *00110
                                  00074
                          *00063
PROGDEL
                   1068
                                  00205
                          *00074
                   BF00
01FF
PROGRAM
                          *00056
RAMEND
                                  00156
                                         00201
RAMSTR
                   0000
                          *00055
                                  00184
                                          00207
SCCR2
                   002D
                          *00038
                                  00162
                                          00167
                                                 00169
                          *00040
                                         00118 00122 00145 00172 00197 00199 00116 00121 00143 00171 00189
SCDAT
                   002F
                                  00091
                          *00039
SCSR
                   002E
                                  00090
SPCR
                   0028
                          *00036
                                  00158
STAR
                   BFAA
                          *00204
                                  00194
TCNT
                   000E
                          *00030
                                  00134
TFLG1
                   0023
                          *00032
                                  00137
                                         00139
                         *00031
                                         00164 00182 00187
TOC1
                   0016
                                  00135
UPLOAD
                          *00075
                   BF03
```

Errors: None Labels: 35
Last Program Address: \$BFFF
Last Storage Address: \$0000
Program Bytes: \$0100 256
Storage Bytes: \$0000 0

BF06

*00089

BF90 *00188 00193

BF8E *00186

BF1F *00120

00093

00202

00147

UPLOOP

WAIT

WAIT1

WILCOP

80 BF62 2603

```
2 3
                            * BOOTLOADER FIRMWARE FOR MC68HC11D3 - 13 Apr 89
                              Features of this bootloader are...
 5
6
7
                              Auto baud select between 7812 and 1200 (E = 2 MHz). 0 - 192 byte variable length download:
                                 reception of characters quits when an idle of at
                              reception or characters quits when an idle of at least four character times occurs.

Jump to EPROM at $F000 if first download byte = $00.

PROGRAM - Utility subroutine to program EPROM.

UPLOAD - Utility subroutine to dump memory to host.

Part I.D. at $BFD4 is $71D3.
10
11
13
14
15
16
                            * Equates (registers in direct space)
18
   0008
                            PORTD
                                                  EQU
                                                            $08
   0009
                            DDRD
                                                  EQU
                                                            $09
   000E
20
                            TCNT
                                                  FOU
                                                            SOF
21
   0016
                            TOC1
                                                  EOU
                                                            $16
   0023
                            TFLG1
                                                  EQU
23
24 0080
25
                            * Bit equates for TFLG1
                            OC1F
                                                  EQU
                                                            $80
26 0028
                            SPCR
                                                   EQU
                                                            $28
                                                                                       (For DWOM bit)
27 002B
                            BAUD
                                                   EQU
                                                            $2B
28 002C
29 002D
                            SCCR1
                                                  EQU
                                                            $2C
                            SCCR2
                                                  EQU
                                                            $2D
30
   002E
                            SCSR
                                                  EOU
                                                            $2E
31 002F
                            SCDAT
                                                  EQU
                                                            $2F
32 003B
                            PPROG
                                                  EQU
                                                            $3B
33
                            * Bit
                                   equates for PPROG
34 0020
35 0001
                            LAT
                                                            $20
                                                  EOU
                            EPGM
                                                            $01
                                                  EOU
36
37 003E
                            TEST1
                                                   EQU
                                                            $3E
38 003F
                            CONFIG
                                                  EQU
39
40
41
                            * Memory configuration equates
42
43 F000
44 FFFF
   F000
                            ROMSTR
                                                            $F000
                                                                                       Start of ROM
                                                  EOU
                                                                                       End of ROM
                            ROMEND
                                                  EOU
                                                            SFFFF
46
47
48
   0040
                            RAMSTR
                                                  EQU
                                                            50040
                                                                                       Start of RAM
   OOFF
                            RAMEND
                                                  EOU
                                                            SOOFF
                                                                                       End of RAM
49
                            * Delay constants
51
52
   ODBO
                            DELAYS
                                                  EOU
                                                            3504
                                                                                      Delay at slow baud
Delay at fast baud
   021B
                            DELAYE
                                                  EOU
                                                            539
53
55
56 BF40
57
                                                  ORG
                                                            SRF40
58
                            * Main bootloader starts here
59
60
                            * RESET vector points to here
61
   BF40
62
                            BEGIN
                                                  EOU
63
   BF40 8E00FF
                                                  LDS
                                                            #RAMEND
                                                                                       Initialize stack pntr
   BF43 142820
BF46 CCA20C
BF49 972B
                                                            SPCR $20
                                                                                       Select port D wire-OR mode
                                                  BSET
                                                                                      Baud in A, SCCR2 in B
SCPx = /4, SCRx = /4
65
                                                   LDD
                                                            #$A20C
66
                                                  STAA
                                                            BAUD
67
                              Writing 1 to MSB of
                                                         BAUD resets count chain
   BF4B D72D
                                                  STAB
                                                            SCCR2
                                                                                      Rx and Tx enabled
Delay for fast baud rate
69
   BF4D CC021B
                                                            #DELAYF
70
   BF50 DD16
                                                  STD
                                                            TOC1
                                                                                       Set as default delay
71
72
                            * Send BREAK to signal ready for download
73 BF52 142D01
                                                  BSET
                                                            SCCR2 $01
                                                                                       Set send break bit
74 BF55 120801FC
75 BF59 152D01
                                                   BRSET
                                                            PORTD $01
                                                                                       Wait for RxD pin to go low
                                                  BCLR
                                                            SCCR2 $01
                                                                                       Clear send break bit
76
77 BF5C 132E20FC
78 BF60 962F
                                                  BRCLR
                                                            SCSR $20 *
                                                                                       Wait for RDRF
                                                            SCDAT
                                                                                       Read data
                                                   LDAA
79
                            * Data will be $00 if BREAK or $00 received
```

NOTZERO

Bypass jump if not \$00

BNE

Listing 4. MC68HC11D3 Bootloader ROM

```
81 BF64 7EF000
                                            JMP
                                                    ROMSTR
                                                                           Jump to ROM if it was $00
 82 BF67
83 BF67 81FF
                         NOTZERO
                                            EQU
                                                                           $FF will be seen as $FF...
                                                    #SFF
                                            CMPA
                                            BEQ
                                                    BAUDOK
 84 BF69 2708
                                                                           if baud was correct
                                            to /10
                         * Or else change
                                                    (/13 & /8) 1200 @ 2MHz
 86 BF6B 142B33
                                            BSET
                                                    BAUD $33
                                                                           Works because $22 -> $33
 87 BF6E CCODBO
                                            ממיז
                                                    #DELAYS
                                                                           And switch to slower ...
 88 BF71 DD16
                                            STD
                                                    TOC1
                                                                           delay constant
 89 BF73
                        BAUDOK
                                            EOU
 90 BF73 18CE0040
                                                    #RAMSTR
                                            LDY
                                                                           Point to start of RAM
 91
 92 BF77
                         WAIT
                                            EOU
 93 BF77 DE16
                                            T.DY
                                                    TOC1
                                                                          Move delay constant to X
 94 BF79
                         WTLOOP
                                            EQU
 95 BF79 122E2009
                                            BRSET
                                                    SCSR $20 NEWONE
                                                                           Exit loop if RDRF set Decrement count
 96 BF7D 09
                                            DEX
97 BF7E 01
98 BF7F 01
99 BF80 2100
100 BF82 26F5
                                            NOP
                                                                           Kill...
                                            NOP
                                                                           ...seven cycles..
                                            BRN
                                                    *+2
                                                                           ..to match original program Loop if not timed out
                                            BNE
                                                    WTLOOP
101 BF84 200F
                                            BRA
                                                    STAR
                                                                           Quit download on timeout
102
103 BF86
                         NEWONE
                                            EOU
104 BF86 962F
                                            LDAA
                                                    SCDAT
                                                                           Get received data
105 BF88 18A700
                                            STAA
                                                    $00,Y
                                                                           Store to next RAM location
106 BF8B 972F
                                            STAA
                                                    SCDAT
                                                                           Transmit it for handshake
                                                                           Point to next RAM location
See if past end
If not, get another
107 BF8D 1808
108 BF8F 188C0100
                                            INY
                                                    #RAMEND+1
                                            CPY
109 BF93 26E2
                                                    WAIT
110
111 BF95
                         STAR
                                            EOU
112 BF95 7E0040
                                                                           ** Exit to start of RAM **
                                                    RAMSTR
                                            TMP
113
114
                         * Block fill unused bytes with zero
115
116 BF98 00000000000
000000000000
                                                    SRED1-*
                                            BSZ.
          000000000000
          000000000000
          000000000000
          000000000000
          000000000000
          000000000000
          00000000000
          000000
117
118
119
                         * Boot ROM revision level in ASCII
                                            $BFD1)
                                  (ORG
                                                   Λ
121 BFD1 00
                                            FCB
122
123
                         * Mask set I.D. -
                                 (ORG
124
                                            $BFD2)
125 BFD2 0000
                                            FDB
                                                   $0000
126
                         * 11D3 I.D. - can be used to determine MCU type
127
                         * (ORG SBFD4) FDB $11D3
128
129 BFD4 11D3
130
                         * VECTORS - point to RAM for pseudo-vector JUMPs
131
132
133 BFD6 00C4
                                            FDB
                                                    $100-60
                                                                           SCI
134 BFD8 00C7
                                            FDB
                                                    $100-57
135 BFDA 00CA
                                            FDB
                                                    $100-54
                                                                           PULSE ACCUM INPUT EDGE
136 BFDC 00CD
                                                                           PULSE ACCUM OVERFLOW
                                            FDB
                                                    $100-51
137 BFDE 00D0
                                            FDB
                                                    $100-48
                                                                           TIMER OVERFLOW
138 BFE0 00D3
                                            FDB
                                                    $100-45
                                                                           TIMER OUTPUT COMPARE 5
139 BFE2 00D6
                                            FDB
                                                    $100-42
                                                                           TIMER OUTPUT COMPARE 4
140 BFE4 00D9
                                            FDB
                                                    $100-39
                                                                           TIMER OUTPUT COMPARE
TIMER OUTPUT COMPARE
141 BFE6 00DC
142 BFE8 00DF
                                            FDB
                                                    $100-36
                                                                           TIMER OUTPUT COMPARE 1
                                            FDB
                                                    $100-33
                                                                           TIMER INPUT CAPTURE 3
TIMER INPUT CAPTURE 2
143 BFEA 00E2
                                            FDB
                                                    $100-30
144 BFEC 00E5
                                                    $100-27
                                            FDB
145 BFEE 00E8
                                            FDB
                                                    $100-24
                                                                           TIMER INPUT CAPTURE 1
146 BFF0 00EB
                                            FDB
                                                    $100-21
                                                                           REAL TIME INT
147 BFF2 00EE
                                                    $100-18
                                            FDB
                                                                           IRO
148 BFF4 00F1
                                            FDB
                                                    $100-15
                                                                           XIRQ
                                                    $100-12
149 BFF6 00F4
                                            FDB
150 BFF8 00F7
                                            FDB
                                                    $100-9
                                                                           ILLEGAL OP-CODE
151 BFFA 00FA
                                            FDB
                                                    $100-6
                                                                           COP FAIL
```

Sheet 3 of 3

CLOCK MONITOR RESET

Listing 4. MC68HC11D3 Bootloader ROM

152 BFF 153 BFF 154 C00	E BF40				FDI FDI ENI	B B	100-3 EGIN	
Symbol	Table:							
Symbol	Name	Value	Def.#	Line	Number	Cross	Refere	nce
BAUD		002B	*00027	00066	00086			
BAUDOK		BF73	*00089	00084				
BEGIN			*00062	00153	3 .			
CONFIG			*0.0038					
DDRD			*00019					
DELAYF			*00052	00069				
DELAYS		ODB0	*00051	00087	,			
EPGM			*00035					
LAT		0020						
NEWONE			*00103	00095	•			
NOTZERO			*00082	00080)	7		
OC1F			*00024					
PORTD			*00018	00074				
PPROG			*00032					
RAMEND		OOFF			00108			
RAMSTR			*00046	00090	00112			
ROMEND		FFFF						
ROMSTR			*00043	00081				
SCCR1			*00028					
SCCR2			*00029		00073			
SCDAT			*00031		00104	00106		
SCSR			*00030		00095			
SPCR			*00026	00064				
STAR			*00111	00101				
TCNT		000E						
TEST1			*00037					
TFLG1			*00022					
TOC1		0016			00088	00093		
TIAW			*00092	00109				
WTLOOP		BF /9	*00094	00100				
		Funor	na Mono					
		Label	s: None					
Tact	Program							
	Storage							
Last			s: \$00C0					
			s: \$0000					
	Jidiay	e pyre	S. 20000	, ,				

```
* BOOTLOADER FIRMWARE FOR MC68HC711D3 - 28 Aug 90
 2
                              Features of this bootloader are...
                           * Auto baud select between 7812 and 1200 (E = 2 MHz). 
 * 0 - 192 byte variable length download: 
 * reception of characters quits when an idle of at
                              least four character times occurs.

Jump to EPROM at $F000 if first download byte = $00.
10
                             PROGRAM - Utility subroutine to program EPROM.
UPLOAD - Utility subroutine to dump memory to host.
Part I.D. at SBFD4 is $71D3.
11
12
15
                              Revision B -
16
17
                              Changed program delay to 2 mSec at E=2\ MHz.
                             Revision A -
19
20
21
22
23
24
25
26
27
                              Fixed bug in PROGRAM routine where the first byte
                              programmed into the EPROM was not transmitted for
                              Also added to PROGRAM routine a skip of bytes
                              which were already programmed to the value desired.
28
                           * Equates (registers in direct space)
29
30 0008
                           PORTD
                                                 FOU
                                                          508
31 0009
                           DDRD
                                                 EOU
                                                           $09
32 000E
                           TCNT
                                                 EQU
                                                          $0E
33 0016
                           TOC1
                                                 EQU
                                                           $16
                           TFLG1 EQU
* Bit equates for TFLG1
34 0023
35
                           TFLG1
                                                          $23
36 0080
                           OC1F
                                                 EQU
37
38 0028
                           SPCR
                                                 EQU
                                                          528
                                                                                     (For DWOM bit)
39 002B
                           BAUD
                                                 EQU
EQU
                                                          S2B
40 002C
                           SCCR1
                                                          $2C
41 002D
                           SCCR2
                                                 EQU
                                                           $2D
42 002E
                           SCSR
                                                 EQU
                                                          $2E
43 002F
                           SCDAT
                                                 EOU
                                                          S2F
44 003B
                           PPROG
                                                 EOU
                                                          $3B
45
                           * Bit equates for PPROG
46
   0020
                                                 EQU
                                                           $20
47 0001
                           EPGM
                                                          301
48
49
   003E
                           TEST1
                                                 EQU
                                                          $3E
50
   003F
                           CONFIG
                                                 EQU
51
52
53
54
                           * Memory configuration equates
                           EPRMSTR
   F000
                                                          $F000
                                                                                    Start of EPROM
56
   FFFF
                           EPRMEND
                                                 EQU
                                                          SFFFF
                                                                                    End of EPROM
57
58 0040
                                                          $0040
                           RAMSTR
                                                 EOU
                                                                                    Start of RAM
59
   00FF
                           RAMEND
                                                          $00FF
                                                                                    End of RAM
61
                           * Delay constants
62
63
   0DB0
                           DELAYS
                                                          3504
                                                 EOU
                                                                                    Delay at slow baud
Delay at fast baud
   021B
                           DELAYE
                                                          539
66
   1068
                           PROGDEL
                                                 EOU
                                                          4200
                                                                                     2 mSec programming delay
67
68
69
70
   BF00
                                                          $BF00
71
72
73
                           * Next two instructions provide a predictable place * to call PROGRAM and UPLOAD even if the routines
74
75
                              change size in future versions.
77 BF00 7EBF10
                           PROGRAM
                                                          PRGROUT
                                                                                    EPROM programming utility
                                                 .TMP
78
   BF03
                           UPLOAD
                                                 EQU
                                                                                    Upload utility
```

Listing 5. MC68HC711D3 Bootloader ROM

```
* UPLOAD - Utility subroutine to send data from
 82
                              * inside the MCU to the host via the SCI interface
                                Prior to calling UPLOAD set baud rate, turn on SCI and set Y=first address to upload.
Bootloader leaves baud set, SCI enabled, and
 83
 84
 85
                              * Y pointing at EPROM start ($F000) so these default
 87
                              * values do not have to be changed typically. * Consecutive locations are sent via SCI in an
 A A
 89
                                infinite loop. Reset stops the upload process
 90
 91 BF03
                              UPLOOP
                                                     EQU
                                                                                          Read byte
 92 BF03 18A600
                                                     LDAA
                                                              0,Y
                                                              SCSR $80 *
                                                                                          Wait for TDRE
 93 BEN6 132E80EC
                                                     BRCLR
 94 BFOA 972F
                                                                                          Send it
                                                              SCDAT
                                                     STAA
 95 BFOC 1808
 96 BF0E 20F3
                                                     BRA
                                                              UPLOOP
 97
 98
                             100
101
102
103
104
                                values do not have to be changed typically.
Delay constant in X should be equivalent to 2 ms
at 2.1 MHz X=4200; at 1 MHz X=2000.
An external voltage source is required for EPROM
105
106
107
108
109
                                programming.
110
                                This routine uses 2 bytes of stack space.
                                Routine does not return. Reset to exit.
113 BF10
                              PRGROUT
                                                    EQU
                              * Send SFF to indicate ready for program data
BRCLR SCSR $80 * W
115 BF10 132E80FC
116 BF14 86FF
117 BF16 972F
                                                                                          Wait for TDRE
                                                     LDAA
                                                               #SFF
                                                              SCDAT
                                                     STAA
119 BF18
                             WAIT1
                                                     EQU
120 BF18 132E20FC
121 BF1C D62F
122 BF1E 18E100
                                                              SCSR $20 *
                                                     BRCLR
                                                                                          Wait for RDRF
                                                                                          Get received byte
See if already programmed
If so, skip prog cycle
                                                     LDAB
                                                               SCDAT
                                                     CMPB
                                                               $0,Y
123 BF21 271D
124 BF23 8620
125 BF25 973B
126 BF27 18E700
                                                     BEQ
                                                               DONEIT
                                                     LDAA
                                                               #LAT
                                                                                          Put EPROM in prog mode
                                                     STAA
                                                              PPROG
                                                     STAB
                                                               0,Y
                                                                                          Write data
127 BF2A 8621
                                                     LDAA
                                                               #LAT+EPGM
128 BF2C 973B
129 BF2E 3C
130 BF2F 8F
131 BF30 38
                                                     STAA
                                                               PPROG
                                                                                          Turn on prog voltage
                                                                                          Save delay on stack
Put delay into D-reg
Save delay in X
Delay const + present TCNT
                                                     PSHX
                                                     XGDX
                                                     PULX
132 BF30 38
132 BF31 D30E
133 BF33 DD16
134 BF35 8680
135 BF37 9723
                                                               TCNT
                                                     ADDD
                                                               TOC1
                                                                                          Schedule OC1 (prog delay)
                                                     STD
                                                     I.DAA
                                                               #OC1F
                                                                                          Clear any previous flag
                                                     STAA
                                                              TFLG1
137 BF39 132380FC
                                                     BRCLR
                                                              TFLG1 OC1F *
                                                                                          Wait for delay to expire
138 BF3D 7F003B
139 BF40
                                                     CLR
                                                              PPROG
                                                                                          Turn off prog voltage
                              DONETT
                                                     EOU
140 BF40 132E80FC
                                                              SCSR $80 *
                                                     BRCLR
                                                                                          Wait for TDRE
141 BF44 18A600
142 BF47 972F
                                                                                          Read from EPROM and...
                                                     LDAA
                                                               $0, Y
                                                     STAA
                                                               SCDAT
                                                                                          Xmit for verify
143 BF49 1808
144 BF4B 20CB
                                                     INY
                                                                                          Point to next location
                                                     BRA
                                                               WATTI
                                                                                          Back to top for next
145
                              * Loops indefinitely as long as more data sent.
146
147
                              * Main bootloader starts here
148
149
150
                              * RESET vector points to here
151
152 BF4D
                              BEGIN
153 BF4D 8E00FF
154 BF50 142820
155 BF53 CCA20C
                                                     LDS
                                                               #RAMEND
                                                                                          Initialize stack pntr
                                                                                          Select port D wire-OR mode
Baud in A, SCCR2 in B
SCPx = /4, SCRx = /4
                                                     BSET
                                                              SPCR $20
                                                               #$A20C
                                                     LDD
156 BF56 972B
                                                     STAA
                                                               BAUD
157
                              * Writing 1 to MSB of BAUD resets count chain
STAB SCCR2 R
158 BF58 D72D
                                                                                          Rx and Tx enabled
                                                               #DELAYF
159 BF5A CC021B
                                                                                          Delay for fast baud rate
                                                     LDD
```

Listing 5. MC68HC711D3 Bootloader ROM

```
160 BF5D DD16
                                                       TOC1
                                              STD
                                                                               Set as default delay
161
                          * Send BREAK to signal ready for download
BSET SCCR2 $01
BRSET PORTD $01 *
162
163 BF5F 142D01
164 PF62 120801FC
165 BF66 152D01
                                                                               Set send break bit
                                                                               Wait for RxD pin to go low
Clear send break bit
                                                       SCCR2 $01
                                               BCLR
166
167 BF69 132E20FC
168 BF6D 962F
                                               BRCLR
                                                       SCSR $20 *
                                                                               Wait for RDRF
                          LDAA SCDAT
* Data will be $00 if BREAK or $00 received
                                                                               Read data
169
170 BF6F 2603
171 BF71 7EF000
                                                       NOTZERO
                                                                               Bypass jump if not $00
Jump to EEPROM if $00
                                               BNE
                                                       EPRMSTR
                                               JMP
172 BF74
                          NOTZERO
                                               EOU
173 BF74 81FF
174 BF76 2708
                                               CMPA
                                                                               $FF will be seen as $FF...
                                                       BAHDOK
                                               BEO
                                                                               if baud was correct
175
                          * Or else change to /10
                                                      4 (/13 & /8) 1200 @
                                                                             2MHz
176 BF78 142B33
                                               BSET
                                                       BAUD $33
                                                                               Works because $22 -> $33
177 BF7B CC0DB0
                                               LDD
                                                       #DELAYS
                                                                               And switch to slower ...
178 BF7E DD16
                                               STD
                                                       TOC1
                                                                               delay constant
                          BAUDOK
179 BF80
                                               EOU
180 BF80 18CE0040
                                              LDY
                                                       #RAMSTR
                                                                               Point to start of RAM
181
182 BF84
                          TTAW
                                               FOII
183 BF84 DE16
                                               LDX
                                                       TOC1
                                                                               Move delay constant to X
184 BF86
                          WTLOOP
                                               FOU
185 BF86 122E2009
                                               BRSET
                                                       SCSR $20 NEWONE
                                                                               Exit loop if RDRF set
186 BF8A 09
                                                                               Decrement count
                                               DEX
187 BF8B 01
188 BF8C 01
189 BF8D 2100
190 BF8F 26F5
191 BF91 200F
                                               NOP
                                                                               Kill...
                                                                               ...seven cycles.
                                               NOP
                                               BRN
                                                       *+2
                                                                                ..to match original program
                                                       WTLOOP
                                                                               Loop if not timed out
Quit download on timeout
                                               BNE
                                               BRA
                                                       STAR
192
193 BF93
                          NEWONE
                                               FOU
194 BF93 962F
195 BF95 18A700
196 BF98 972F
                                               LDAA
                                                       SCDAT
                                                                               Get received data
                                                                               Store to next RAM location
                                               STAA
                                                       $00, Y
                                               STAA
                                                       SCDAT
                                                                               Transmit it for handshake
                                                                               Point to next RAM location
See if past end
If not, get another
197 BF9A 1808
198 BF9C 188C0100
199 BFAO 26E2
                                               TNY
                                                       #RAMEND+1
                                               CPY
                                               BNE
                                                       WAIT
200
201 BFA2
                          STAR
                                               FOU
202 BFA2 CE1068
203 BFA5 18CEF000
204 BFA9 7E0040
                                                       #PROGDET.
                                                                               Init X with program delay
Init Y with EPROM start addr
** Exit to start of RAM **
                                               T.DX
                                               LDY
                                                       #EPRMSTR
205
206
                          * Block fill unused bytes with zero
207
208 BFAC 000000000000
                                               BSZ
                                                       $BFD1-*
           000000000000
           00000000000
           0000000000000
           000000000000
           00000000000
209
210
211
                           * Boot ROM revision level in ASCII
                                              SBFD1)
                                    (ORG
212
                          FCC "B"
213 BFD1 42
214
                          * Mask set I.D. ($0000 for EPROM parts)
215
                                    (ORG
                                               SBFD2)
216
217 BFD2 0000
                                               FDB
                                                      $0000
                          *****************
                          * 711D3 I.D. - can be used to determine MCU type
219
                                    ORG
                                              $BFD4)
220
                          FDB $71D3
221 BFD4 71D3
223
                          * VECTORS - point to RAM for pseudo-vector JUMPs
224
225 BFD6 00C4
                                               FDB
                                                       $100-60
                                                                               SCI
226 BFD8 00C7
                                               FDB
                                                       $100-57
                                                                               SPI
227 BFDA OOCA
                                                       $100-54
                                                                               PULSE ACCUM INPUT EDGE
                                               FDB
228 BFDC 00CD
                                               FDB
                                                       $100-51
                                                                               PULSE ACCUM OVERFLOW
TIMER OVERFLOW
229 REDE 00D0
                                               FDB
                                                       $100-48
                                                                               TIMER OUTPUT COMPARE 5
TIMER OUTPUT COMPARE 4
230 BFE0 00D3
                                                       $100-45
                                               FDB
231 BFE2 00D6
                                               FDB
                                                       $100-42
                                                       $100-39
232 BFE4 00D9
                                                                               TIMER OUTPUT COMPARE 3
                                               FDB
                                                                               TIMER OUTPUT COMPARE 2
233 BFE6 00DC
                                               FDB
                                                       $100-36
```

Sheet 4 of 4

Listing 5. MC68HC711D3 Bootloader ROM

```
TIMER OUTPUT COMPARE 1
TIMER INPUT CAPTURE 3
TIMER INPUT CAPTURE 2
TIMER INPUT CAPTURE 1
234 BFE8 00DF
235 BFEA 00E2
236 BFEC 00E5
                                                                              $100-33
$100-30
$100-27
                                                                   FDB
                                                                   FDB
                                                                   FDB
237 BFEE 00E8
                                                                               $100-24
                                                                   FDB
238 BFF0 00EB
                                                                   FDB
                                                                               $100-21
                                                                                                                 REAL TIME INT
                                                                               $100-18
239 BFF2 00EF
                                                                   FDB
                                                                                                                 IRQ
                                                                               $100-15
240 BFF4 00F1
                                                                                                                 XIRQ
                                                                   FDB
241 BFF6 00F4
                                                                   FDB
                                                                               $100-12
                                                                                                                 SWI
242 BFF8 00F7
                                                                   FDB
                                                                               $100-9
                                                                                                                 ILLEGAL OP-CODE
                                                                                                                COP FAIL
CLOCK MONITOR
RESET
243 BFFA 00FA
                                                                   FDB
                                                                               $100-6
244 BFFC OOFD
                                                                   FDB
                                                                              $100-3
245 BFFE BF4D
                                                                   FDB
                                                                              BEGIN
246 C000
                                                                   END
Symbol Table:
Symbol Name
                           Value Def.# Line Number Cross Reference
                            002B *00039
BF80 *00179
BF4D *00152
003F *00050
BAUD
                                                   00156 00176
BAUDOK
                                                   00174
                                                   00245
BEGIN
CONFIG
                             0009 *00031
DDRD
                             021B *00064
0DB0 *00063
DELAYF
                                                   00159
DELAYS
                                                   00177
                             BF40 *00139
0001 *00047
DONEIT
                                                   00123
EPGM
                                                   00127
                            FFFF *00056
F000 *00055
0020 *00046
EPRMEND
EPRMSTR
                                                   00171 00203
                                                   00124 00127
00185
LAT
                             BF93 *00193
BF74 *00172
NEWONE
                                                   00170
NOTZERO
                            0080 *00036
0008 *00030
003B *00044
OC1F
                                                   00134 00137
PORTD
                                                   00164
                                                   00125 00128 00138
00077
PPROG
                             BF10 *00113
1068 *00066
PRGROUT
                            1068 *00066
BF00 *00077
00FF *00059
0040 *00058
002C *00040
002D *00041
002F *00042
0028 *00042
0028 *00038
BFA2 *00201
000E *00032
003E *00049
0023 *00033
BF03 *00078
BF03 *00091
PROGDEL
                                                   00202
PROGRAM
RAMEND
                                                   00153 00198
00180 00204
RAMSTR
SCCR1
                                                   00158 00163 00165
00094 00117 00121 00142 00168 00194 00196
00093 00115 00120 00140 00167 00185
SCCR2
SCDAT
SCSR
SPCR
                                                   00154
00191
STAR
TCNT
                                                   00132
TEST1
                                                   00135 00137
00133 00160 00178 00183
TFLG1
TOC1
UPLOAD
                            BF03 *00078
BF03 *00091
BF84 *00182
BF18 *00119
BF86 *00184
UPLOOP
WAIT
                                                   00199
WAIT1
                                                   00144
WTT.OOP
                                                   00190
                             Errors: None
Labels: 37
     Last Program Address: $BFFF
Last Storage Address: $0000
Program Bytes: $0100
Storage Bytes: $0000
                                                       256
```

```
* BOOTLOADER FIRMWARE FOR MC68HC11F1 - 04 May 90
  2
                              * Features of this bootloader are...
                                Auto baud select between 7812, 1200, 9600, 5208 and 3906 (E = 2 \text{ MHz}).
                              * 0 - 1024 byte variable length download:
                              * reception of characters quits when an idle of at

* least four character times occurs. (Note: at 9600

* baud rate this is almost five bit times and at

* 5208 and 3906 rates the timeout is even longer).

* Jump to EEPROM at SFE00 if first download byte = $00.

* Part I.D. at $BFD4 is $F1F1.
 10
 11
 13
 14
 15
                                Revision B -
                              * Added new baud rates: 5208, 3906.
 18
 20
                              * Revision A -
 21
22
23
24
                              * Added new baud rate: 9600.
25
                              * Equates (use with index offset = $1000)
26
27 0008
28 0009
29 0016
                              PORTD
                                                      EQU
                              DDRD
                                                      EQU
                                                                $09
                              TOC1
                                                      EQU
                                                                $16
30 0028
                              SPCR
                                                      EQU
                                                                                            (for DWOM bit)
                                                                $28
31 002B
                                                      EQU
                              BAUD
                                                                $2B
32 002C
                              SCCR1
                                                      EQU
33 002D
                              SCCR2
                                                      EQU
                                                                $2D
34 002E
                                                      EQU
EQU
                              SCSR
                                                                S2E
35 002F
                              SCDAT
                                                                $2F
36 003B
                                                      EQU
                              PPROG
                                                                $3B
37 003E
                              TEST1
38 003F
39
                              CONFIG
                                                      EOU
40
                              * Memory configuration equates
42 FE00
                              EFPSTR
                                                                $FE00
                                                                                            Start of EEPROM
43 FFFF
44
                              EEPEND
                                                                $FFFF
                                                                                            End of EEPROM
45 0000
                                                                $0000
                              RAMSTR
                                                      EOU
                                                                                           Start of RAM
                                                                                            End of RAM
                              RAMEND
                                                      EQU
                                                                $03FF
47
48
                              * Delay constants
49
50 ODB0
                              DELAYS
                                                      EQU
                                                                3504
                                                                                            Delay at slow baud .rate
51 021B
                                                                                            Delay at fast baud rates
52
53
54 BF00
                                                     ORG
                                                              SBF00
                              * Main bootloader starts here *************
56
57
                              * RESET vector points to here
58
59 BF00
                              BEGIN
                                                     EOU
60 BF00 8E03FF
                                                      LDS
                                                                #RAMEND
                                                                                           Initialize stack pntr
61 BF00 8E03FF
61 BF03 CE1000
62 BF06 1C2820
63 BF09 CCB00C
64 BF0C A72B
                                                                #$1000
                                                                                           X points to registers
                                                      LDX
                                                      BSET
                                                               SPCR, X $20
                                                                                            Select port D wire-OR mode
                                                                                           Baud in A, SCCR2 in B
SCPx = /13, SCRx = /1
                                                      LDD
                                                                #$B00C
                                                      STAA
                                                               BAUD.X
                              * Writing 1 to MSB of BAUD resets count chain
66 BF0E E72D
67 BF10 CC021B
68 BF13 ED16
                                                                                           Rx and Tx enabled
Delay for fast baud rates
Set as default delay
                                                      STAB
                                                               SCCR2, X
                                                      LDD
                                                                #DELAYF
                                                      STD
                                                               TOC1.X
69
                              * Send BREAK to signal start of download
71 BF15 1C2D01
72 BF18 1E0801FC
73 BF1C 1D2D01
74
75 BF1F 1F2E20FC
                                                               SCCR2,X $01
PORTD,X $01 *
                                                      BSET
                                                                                            Set send break bit
                                                      BRSET
                                                                                            Wait for RxD pin to go low
                                                      BCLR
                                                               SCCR2,X $01
                                                                                            Clear send break bit
                                                      BRCLR SCSR, X $20 *
                                                                                            Wait for RDRF
76 BF23 A62F
                             LDAA SCDAT,X
* Data will be $00 if BREAK or $00 received
```

Listing 6. MC68HC11F1 Bootloader ROM

```
78 BF25 2603
79 BF27 7EFE00
                                                 BME
                                                          NOTZERO
                                                                                   Bypass jump if not $00
Jump to EEPROM if it was $00
                                                 TMP
                                                          EEPSTR
 80 BF2A
                            NOTZERO
                                                 FOU
                            * Check div by 13 (9600 baud at 2 MHz)
 82 BF2A 81F0
83 BF2C 271D
                                                 CMPA
                                                          #$F0
                                                                                    $FO will be seen as $FO...
                                                 BEQ
                                                          BAUDOK
                                                                                    if baud was correct
                            * Check div by 104 (1200 baud at 2 MHz)
LDAB #$33
 84
 85 BF2E C633
                                                                                    Initialize B for this rate
 86 BF30 8180
87 BF32 2710
                                                          #$80
                                                                                    $FF will be seen as $80...
                                                 CMPA
                                                 BEQ
                                                          SLOBAUD
                                                                                    if baud was correct
                             Check div by 32 (3906 baud at 2 MHz) (equals: 8192 baud at 4.2 MHz)
 88
 89
 90 BF34 C605
                                                 LDAB
                                                          #$05
                                                                                    Initialize B for this rate $FD shows as bit 5 clear...
 91 BF36 8520
                                                 BITA
                                                          #$20
 92 BF38 270A
                                                 BEQ
                                                          SLOBAUD
                                                                                    if baud was correct
                            * Change to div by 16 (7812 baud at 2 MHz)
 a 3
                            * (equals: 8192 baud at 2.1 MHz)

LDAB #$22
 94
 95 BF3A C622
                                                                                    Initialize B for this rate
 96 BF3C E72B
97 BF3E 8508
98 BF40 2609
                                                 STAB
                                                          BAUD, X
                                                 BITA
                                                          #$08
                                                                                    $FF shows as bit 3 set...
                                                          BAUDOK
                                                 BNE
                                                                                    if baud was correct
                            * Change to div by 24 (5208 baud at 2 MHz) * (equals: 8192 BAUD at 3.15 MHz)
100
101 BF42 C613
102
103 BF44
                                                 LDAB
                                                          #$13
                                                                                    By default
                            SLOBAUD
                                                 EQU
104 BF44 E72B
105 BF46 CC0DB0
                                                          BAUD, X
                                                 STAB
                                                                                    Store baud rate
                                                 LDD
                                                          #DELAYS
                                                                                    Switch to slower...
106 BF49 ED16
                                                          TOC1,X
                                                                                    delay constant
                                                 STD
 107 BF4B
108 BF4B 18CE0000
   BF4B
                            BAHDOK
                                                 EQU
                                                          #RAMSTR
                                                                                    Point to start of RAM
                                                 LDY
108 BF4B 19CE0000
109
170 BF4F
111 BF4F EC16
112 BF51
113 BF51 1E2E2007
114 BF55 8F
                            WAIT
                                                 EQU
                                                  LDD
                                                          TOC1,X
                                                                                    Move delay constant to D
                            WTLOOP
                                                 EOU
                                                          SCSR, X $20 NEWONE
                                                                                   Exit loop if RDRF set
                                                 BRSET
                                                                                    Swap delay count to X
Decrement count
                                                 XGDX
118 BF56 09
116 BF57 8F
117 BF58 26F7
118 BF5A 200F
                                                 DEX
                                                                                    Swap back to D
                                                 XGDX
                                                 BNE
                                                          WTLOOP
                                                                                   Loop if not timed out
Quit download on timeout
                                                 RRA
                                                          STAR
119
120 BF50
                           NEWONE
                                                 EQU
121 BF5C A62F
122 BF5E 16A70C
123 BF61 A72F
124 BF63 1808
125 BF65 188C0400
                                                 LDAA
                                                          SCDAT, X
                                                                                    Get received data
                                                 STAA
                                                          $00,Y
SCDAT,X
                                                                                   Store to next RAM location Transmit it for handshake
                                                 STAA
                                                                                    Point to next RAM location
See if past end
                                                 INY
                                                           #RAMEND+1
                                                 CPY
 126 BF69 26E4
                                                 BNE
                                                          WAIT
                                                                                    If not, get another
128 BF6B
129 BF6B TE00000
130 '
                            STAR
                                                 EQU
                                                  JMP
                                                          RAMSTR
                                                                                    ** Exit to start of RAM **
                            * Block fill unused bytes with zero
 - 33
SRFD1-*
                                                 957
           000000000000
           00000000000000
           000000000000
           00000000000
            000000000000
           202000000000
           000000000000
           000000
134
135
136
                            * Boot ROM revision level in ASCII
                                      ROM revision 10.1
(ORG $BFD1)
FCC "B"
 : 37
                            FCC "B"
138 BFD1 42
 139
140
                            * Mask set I.D. - ($0000 for ROMless parts)
141
                                      (ORG
                                                 SBFD2)
                                                          sonno
142 BFD2 0000
                            FDB $0000
143
144
                            * 11F1 I.D. - can be used to determine MCU type
                                                 sBFD4)
                                     (ORG
                            FDB
146 BFD4 F1F1
147
```

Sheet 3 of 3

Listing 6. MC68HC11F1 Bootloader ROM

```
148
149
150 BFD6 00C4
                                 * VECTORS - point to RAM for pseudo-vector JUMPs
                                                           FDB
                                                                      $100-60
151 BFD8 00C7
                                                           FDB
                                                                      $100-57
                                                                                                    PULSE ACCUM INPUT EDGE
PULSE ACCUM OVERFLOW
TIMER OVERFLOW
152 BFDA 00CA
                                                           FDB
                                                                      $100-54
153 BFDC 00CD
                                                                      $100-51
                                                           FDB
154 BFDE 00D0
                                                           FDB
                                                                      $100-48
                                                                                                    TIMER OVERFLOW
TIMER OUTPUT COMPARE 5
TIMER OUTPUT COMPARE 4
TIMER OUTPUT COMPARE 3
TIMER OUTPUT COMPARE 2
TIMER OUTPUT COMPARE 1
155 BFE0 00D3
                                                           FDB
                                                                      $100-45
156 BFE2 00D6
157 BFE4 00D9
                                                           FDB
                                                                      $100-42
                                                                      $100-39
$100-36
$100-33
                                                           FDB
158 BFE6 00DC
                                                           FDB
159 BFE8 00DF
                                                           FDB
                                                                                                    TIMER OUTPUT COMPARE I
TIMER INPUT CAPTURE 3
TIMER INPUT CAPTURE 1
REAL TIME INT
160 BFEA 00E2
                                                           FDB
                                                                      $100-30
161 BFEC 00E5
                                                           FDB
                                                                      $100-27
                                                                      $100-24
$100-21
$100-18
162 BFEE 00E8
163 BFF0 00EB
                                                           FDB
                                                           FDB
164 BFF2 00EE
                                                           FDB
                                                                                                     IRO
165 BFF4 00F1
                                                           FDB
                                                                      $100-15
                                                                                                     XIRQ
166 BFF6 00F4
                                                           FDB
                                                                      $100-12
                                                                                                     SWI
167 BFF8 00F7
168 BFFA 00FA
                                                                                                     ILLEGAL OP-CODE
                                                           FDB
                                                                      $100-9
                                                                      $100-6
                                                                                                    COP FAIL
CLOCK MONITOR
                                                           FDR
169 BFFC OOFD
                                                                      $100-3
                                                           FDB
170 BFFE BF00
                                                           FDB
                                                                      BEGIN
                                                                                                    RESET
171 C000
                                                           END
```

Symbol Table:

				_	
Symbol Name	Value	Def.#	Line Number	Cross	Reference
BAUD	002B	*00031	00064 00096	00104	
BAUDOK	BF4B	*00107	00083 00098	l	
BEGIN	BF00	*00059	00170		
CONFIG	003F	*00038			
DDRD	0009	*00028			
DELAYF	021B	*00051	00067		
DELAYS	0DB0	*00050	00105		
EEPEND	FFFF	*00043			
EEPSTR	FE00	*00042	00079		
NEWONE		*00120			
NOTZERO	BF2A	*00080	00078		
PORTD	0008		00072		
PPROG		*00036			
RAMEND	03FF				
RAMSTR	0000	*00045	00108 00129	i	
SCCR1	002C	*00032			
SCCR2	002D	*00033	00066 00071	00073	
SCDAT	002F	*00035	00076 00121	00123	
SCSR	002E	*00034	00075 00113		
SLOBAUD	BF44	*00103	00087 00092		
SPCR		*00030			
STAR		*00128	00118		
TEST1		*00037			
TOC1	0016	*00029	00068 00106	00111	
WAIT	BF4F	*00110	00126		
WTLOOP	BF51	*00112	00117		

Errors: None Labels: 26 Last Program Address: \$BFFF Last Storage Address: \$0000 Program Bytes: \$0100 25 Storage Bytes: \$0000 0

```
BOOTLOADER FIRMWARE FOR MC68HC11K4 - 18 Jul 90
                              Features of this bootloader are...
 5
                              Auto baud select between 7812, 1200, 9600, 5208 and 3906 (E = 2 MHz).

0 - 768 byte variable length download:
 6
7
                                reception of characters quits when an idle of at least four character times occurs. (Note: at 9600
10
                              baud rate this is almost five bit times and at 5208 and 3906 rates the timeout is even longer). Jump to EEPROM at $0D80 if first download byte = $00. PROGRAM - Utility subroutine to program EPROM. UPLOAD - Utility subroutine to dump memory to host.
11
12
13
14
15
                              Part I.D. at $BFD4 is $044B.
16
17
18
                            * Equates (registers in direct space)
20
21 0004
                           PORTB
                                                  EOH
                                                           504
22
   0005
                            PORTE
                                                  EOU
                                                           $05
23 0008
                            PORTD
                                                  EQU
                                                           $08
24 0009
                            DDRD
                                                  EQU
                                                           $09
25
26 000E
                            TCNT
                                                  EQU
                                                           SOF
   0016
                            TOC1
                                                  EQU
                                                           $16
                            TFLG1
28 0023
                                                  EQU
29
                            * Bit equates for TFLG1
30 0080
                           OC1F
                                                  EQU
                                                           $80
31
32 002B
                            EPROG
                                                  EQU
                                                           $2B
33
                            * Bit equates for EPROG
                            ELAT
34 0020
                                                  EOU
                                                           $20
35 0001
                           EPGM
                                                  EOU
                                                           $01
36
37 003B
                            PPROG
                                                  EQU
                                                            $3B
38 003E
                            TEST1
39 003F
                           CONFIG
                                                  EQU
                                                           $3F
40
41 0070
                           SCBD
                                                  EOU
                                                            $70
   0072
                            SCCR1
                                                  EQU
                                                            $72
43 0073
                            SCCR2
                                                  EQU
                                                           $73
44 0074
45 0075
                            SCSR1
                                                  EOU
                                                           S74
                           SCSR2
                                                  EOU
                                                           575
46 0076
                            SCDRH
                                                           $76
                                                  EOU
47 0077
                            SCDRL
                                                  EQU
48
                            * Memory configuration equates
49
50
51
   0D80
                            EEPMSTR
                                                                                      Start of EEPROM
52
   OFFF
                            EEPMEND
                                                  EQU
                                                            $0FFF
                                                                                       End of EEPROM
53
54 2000
                                                                                      Start of ROM
End of ROM
                            ROMSTR
                                                  EOU
                                                            $2000
55
   7FFF
                            ROMEND
                                                  FOU
                                                           S7FFF
57 0080
                            RAMSTR
                                                  EQU
                                                            $0080
                                                                                       Start of RAM
58 037F
59
                            RAMEND
                                                  EOU
                                                            $037F
                                                                                      End of RAM
60
                            * Delay constants
61
62
   15AB
                            DELAYS
                                                  EQU
                                                            5547
                                                                                       Delay at slow baud rate
63 0356
                            DELAYF
                                                  EOU
                                                            854
                                                                                      Delay at fast baud rates
64
65
   1068
                            PROGDEL
                                                  EQU
                                                            4200
                                                                                       2 mSec programming delay
66
                                                                      at 2.1MHz
67
68 BE40
                                                  EOU
                                                           SBE40
                            CYCLCOD
                                                                                      EPROM cycling code (TEST)
69
71
   BF00
                                                           $BF00
72
                            * Main bootloader starts here
73
74
                            * RESET vector points to here
76 BF00
77 BF00 8E037F
                                                  LDS
                                                            #RAMEND
                                                                                       Initialize stack pntr
78
                            * Special jump for EEPROM Cycling routine
* (This is intended for factory test only)
```

```
* If ports B and F both have %1001 0110 on them ...
 82 BF03 CC9696
                                                        #$9696
                                                LDD
 83 BF06 1A9304
                                                CPD
                                                        PORTB
                                                                                 Port F follows port B
 84 BF09 2603
                                                BNE
                                                        CONTINU
                                                       cycling code
                           * ... then execute the
 86 BF0B 7EBE40
87 BF0E
                                                JMP
                           CONTINU
                                                EQU
 89 BF0E CC001A
90 BF11 DD70
91 BF13 CC400C
                                                T.DD
                                                        #$001A
                                                                                  Initialize baud for...
                                                STD
                                                        SCRD
                                                                                 9600 baud at 2 MHz
Put SCI in wire-OR mode...
                                                LDD
                                                        #$400C
 92 BF16 DD72
                                                STD
                                                        SCCR1
                                                                                 Enable Xmtr and Rcvr
 93 BF18 CC0356
                                                LDD
                                                         #DELAYF
                                                                                 Delay for fast baud rates
 94 BF1B DD16
                                                STD
                                                        TOC1
                                                                                 Set as default delay
                           * Send BREAK to signal ready for download
BSET SCCR2 $01
BRSET PORTD $01 *
 95
 96 BF1D 147301
97 BF20 120801FC
                                                                                 Set send break bit
Wait for RxD pin to go low
 98 BF24 157301
                                                BCLR
                                                        SCCR2 $01
                                                                                 Clear send break bit
 99
100 BF27 137420FC
101 BF2B 9677
                                                BRCI.R
                                                        SCSR1 $20 *
                                                                                 Wait for RDRF
Read data
                                                LDAA
                                                        SCDRL
                           * Data will be $00 if BREAK or $00 received
103 BF2D 2603
104 BF2F 7E0D80
                                                BNE
                                                        NOTZERO
                                                                                 Bypass jump if not $00
                                                                                 Jump to EEPROM if $00
                                                .TMP
                                                        EEPMSTR
                           NOTZERO
105 BF32
                                                EOU
106
                             Check div by 26 (9600 baud at 2 MHz)
107 BF32 81F0
                                                CMPA
                                                        #$F0
                                                                                 $FO will be seen as $FO...
108 BF34 271D
                                                BEQ
                                                        BAUDOK
                                                                                 if baud was correct
                           * Check div by 208 (1200 baud at 2 MHz)
109
                                                LDAB
110 BF36 C6D0
                                                        #$D0
                                                                                 Initialize B for this rate
                                                                                 $FF will be seen as $80...
if baud was correct
111 BF38 8180
                                                CMPA
112 BF3A 2710
                                                BEQ
                                                        SLOBAUD
                           * Check div by 64 (3906 baud at 2 MHz)
* (equals: 8192 baud at 4.2 MHz)
113
114
115 BF3C C640
116 BF3E 8520
                                                LDAB
                                                        #$40
                                                                                 Initialize B for this rate $FD shows as bit 5 clear...
                                                BITA
                                                        #$20
117 BF40 270A
                                                BEQ
                                                        SLOBAUD
                                                                                 if baud was correct
                           * Change to div by 32 (7812 baud at 2 MHz)
* (equals: 8192 baud at 2.1 MHz)
118
119
                                                        #$20
120 BF42 C620
                                                LDAB
                                                                                 Initialize B for this rate
121 BF44 D771
                                                STAB
                                                        SCBD+1
122 BF46 8508
                                                BITA
                                                        #508
                                                                                 $FF shows as bit 3 set...
123 BF48 2609
                                                        BAHDOK
                                                BNE
                                                                                 if baud was correct
                           * Change to div by 48 (5208 baud at 2 MHz) * (equals: 8192 BAUD at 3.15 MHz)
124
125
126 BF4A C630
                                                LDAB
                                                        #$30
                                                                                 By default
127
128 BF4C
                           STORATIO
                                                FOII
129 BF4C D771
                                                STAB
                                                        SCBD+1
                                                                                 Store baudrate
130 BF4E CC15AB
                                                LDD
                                                         #DELAYS
                                                                                 Switch to slower...
131 BF51 DD16
                                                STD
                                                        TOC1
                                                                                 delay constant
132 BF53
                           BALIDOK
                                                FOU
133 BF53 18CE0080
                                                         #RAMSTR
                                                                                 Point to start of RAM
                                                LDY
134
135 BF57
                           WAIT
                                                EQU
136 BF57 DE16
137 BF59
                                                LDX
                                                        TOC1
                                                                                 Move delay constant to X
                           WILOOP
                                                EOU
138 BF59 12742005
                                                                                 Exit loop if RDRF set
Decrement count
                                                        SCSR1 $20 NEWONE
                                                BRSET
139 BF5D 09
                                                DEX
140 BF5E 26F9
                                                BNE
                                                        WTLOOP
                                                                                 Loop if not timed out
Quit download on timeout
141 BF60 200F
                                                BRA
                                                        STAR
142
143 BF62
                           NEWONE
                                                EOU
144 BF62 9677
                                                LDAA
                                                        SCDRL
                                                                                 Get received data
145 BF64 18A700
                                                STAA
                                                        $00,Y
                                                                                 Store to next RAM location
Transmit it for handshake
146 BF67 9777
                                                STAA
                                                        SCDRL
                                                                                 Point to next RAM location
147 BF69 1808
                                                TNY
148 BF6B 188C0380
149 BF6F 26E6
                                                                                 See if past end
                                                CPY
                                                         #RAMEND+1
                                                                                 If not, get another
                                                BNE
150
151 BF71
                           STAR
                                                FOII
152 BF71 7E0080
                                                        RAMSTR
                                                                                 ** Exit to start of RAM **
                                                JMP
153
                           * Block fill unused bytes with zero
155
```

```
156 BF74 000000000000
                                                     BSZ
                                                              SBFD1-*
            000000000000
            000000000000
            000000000000
            000000000000
            000000000000
            000000000000
            00000000000
            00000000000
            000000
157
158
                              * Boot ROM revision level in ASCII
* (ORG $BFD1)
FCC "O"
159
160
161 BFD1 30
                              * Mask set I.D. - set with user's ROM code mask layer
163
                              * (ORG $BFD2)

FDB $0000 Rese
164
165 BFD2 0000
                                                                                         Reserve 2 bytes
166
                              * 11K4 I.D. - can be used to determine MCU type

* (note: $4B = K in ASCII)

* (ORG $BFD4)
167
168
169
170 BFD4 044B
                              FDB $
172
                              * VECTORS - point to RAM for pseudo-vector JUMPs
173
174 BFD6 00C4
                                                     FDB
                                                              S100-60
175 BFD8 00C7
                                                              $100-57
                                                     FDB
                                                                                         SPI
176 BFDA 00CA
177 BFDC 00CD
178 BFDE 00D0
179 BFEC 00D3
                                                     FDB
                                                              $100-54
                                                                                         PULSE ACCUM INPUT EDGE
PULSE ACCUM OVERFLOW
                                                     FDB
                                                              $100-51
                                                                                         PULSE ACCUM OVERFLOW
TIMER OUTPUT COMPARE 5
TIMER OUTPUT COMPARE 4
TIMER OUTPUT COMPARE 3
TIMER OUTPUT COMPARE 2
TIMER OUTPUT COMPARE 1
TIMER INPUT CAPTURE 3
TIMER INPUT CAPTURE 2
TIMER INPUT CAPTURE 1
TIMER INPUT CAPTURE 1
TEAL TIME INT
                                                              $100-48
                                                     FDB
                                                              $100-45
                                                     FDB
180 BFE2 00D6
                                                              $100-42
                                                     FDB
181 BFE4 00D9
                                                     FDB
                                                              $100-39
182 BFE6 CODC
                                                     FDB
                                                              $100-36
183 BFE8 00DF
                                                              $100-33
                                                     FDB
184 BFEA CCE2
                                                     FDB
                                                              $100-30
185 BFEC 00E5
                                                     FDB
                                                              $100-27
186 BFEE 00E8
187 BFF0 00EB
                                                     FDB
                                                              $100-24
                                                     FDB
                                                              $100-21
$100-18
                                                                                         REAL TIME INT
188 BFF2 00EE
                                                                                          IRQ
                                                     FDB
189 BFF4 COF1
                                                     FDB
                                                              $100-15
                                                                                         XIRQ
190 BFF6 00F4
                                                     FDB
                                                              $100-12
                                                                                          SWI
                                                                                          ILLEGAL OP-CODE
191 BFF8 00F7
                                                     FDB
                                                              $100-9
192 BFFA OOFA
                                                     FDB
                                                              $100-6
                                                                                         COP FAIL
193 BFFC COFD
                                                              $100-3
                                                                                          CLOCK MONITOR
                                                     FDB
194 BFFE BF00
                                                     FDB
195 C000
                                                     END
```

Listing 7. MC68HC11K4 Bootloader ROM Sheet 4 of 4

Symbol Table:

Symbol Name	Value	Def.#	Line :	Number	Cross	Reference
BAUDOK	BF53	*00132	00108	00123		
BEGIN		*00076	00194			
CONFIG		*00039				
CONTINU		*00087	00084			
CYCLCOD	BE40		00086			
DDRD		*00024				
DELAYF		*00063	00093			
DELAYS		*00062	00130			
EEPMEND		*00052				
EEPMSTR		*00051	00104			
ELAT		*00034				
EPGM	0001	*00035				
EPROG		*00032				
NEWONE		*00143	00138			
NOTZERO		*00105	00103			
OC1F		*00030				
PORTB		*00021	00083			
PORTD		*00023	00097			
PORTF		*00022				
PPROG		*00037				
PROGDEL		*00065				
RAMEND		*00058		00148		
RAMSTR		*00057	00133	00152		
ROMEND ROMSTR		*00055 *00054				
SCBD		*00034	00000	00121	00100	
SCCR1		*00041	00090		00129	
SCCR2		*00042		00098		
SCDRH		*00045	00036	00030		
SCDRL		*00047	00101	00144	00146	
SCSR1		*00047		00138	00146	
SCSR2		*00045	00100	00130		
SLOBAUD		*00128	00112	00117		
STAR	BF71	*00151	00112	00117		
TCNT		*00026	00141			
TEST1		*00038				
TFLG1		*00028				
TOC1		*00027	00094	00131	00136	
WAIT		*00135	00149		00150	
WTLOOP		*00137	00140			

Errors: None Labels: 40

Last Program Address: \$BFFF Last Storage Address: \$0000 Program Bytes: \$0100 256 Storage Bytes: \$0000 0

Listing 8. MC68HC711K4 Bootloader ROM

```
23
                              BOOTLOADER FIRMWARE FOR MC68HC711K4 - 25 Apr 90
 4
                              Features of this bootloader are...
                              Auto baud select between 7812, 1200, 9600, 5208 and 3906 (E = 2 \text{ MHz}).
                              0 - 768 byte variable length download:
9
10
                                 reception of characters quits when an idle of at least four character times occurs. (Note: at 9600
                                 least four character times occurs. (Note: at baud rate this is almost five bit times and at
11
12
                                 5208 and 3906 rates the timeout is even longer)
                              Jump to EEPROM at $0D80 if first download byte = $00.
                              PROGRAM - Utility subroutine to program EPROM.
UPLOAD - Utility subroutine to dump memory to host.
Part I.D. at $BFD4 is $744B.
14
15
16
17
                              Revision B -
19
20
                              Added new baud rates: 5208, 3906.
21
                              Revision A -
23
24
25
26
                              Added new baud rate: 9600.
27
                            * Equates (registers in direct space)
28
29
30
   0004
                            PORTB
                                                  FOU
                                                           504
                                                  EQU
                                                           $05
                            PORTE
31
   0008
                            PORTD
                                                  EQU
                                                            $08
   0009
                            DDRD
                                                           $09
33
34 000E
35 0016
                            TONT
                                                  EOU
                                                           $0E
                                                  EOU
                                                           $16
                            TOC1
   0023
                            TFLG1
                                                  EQU
                                   equates for TFLG1
                            * Bit
                                                  EQU
38 0080
                            OC1F
                                                           $80
39
40
   002B
                            EPROG
                                                  EQU
                            * Bit equates for EPROG
   0020
42
                            ELAT
                                                  EOU
                                                           $20
43
   0001
                            EPGM
                                                  EOU
                                                           $01
44
                            PPROG
   003B
                                                  EQU
   003E
                                                  EQU
47 003F
                            CONFIG
                                                  EOU
                                                           $3F
48
   0070
49
                            SCBD
                                                  EQU
                                                           $70
   0072
                            SCCR1
                                                  EQU
                                                           $72
51
   0073
                            SCCR2
                                                  EQU
                                                           $73
52
53
   0074
0075
                            SCSR1
SCSR2
                                                  EQU
                                                           574
                                                           $75
                                                  EQU
54
   0076
                            SCDRH
                                                  EQU
                                                           $76
   0077
56
57
                            * Memory configuration equates
58
   0D80
                            EEPMSTR
                                                  EQU
                                                            $0D80
                                                                                      Start of EEPROM
   OFFF
                            EEPMEND
                                                            $0FFF
                                                                                      End of EEPROM
61
   2000
                            EPRMSTR
                                                           $2000
                                                                                      Start of EPROM
End of EPROM
62
                                                  FOU
63
   7FFF
                            EPRMEND
                                                           $7FFF
                                                  EOU
64
   0080
                            RAMSTR
                                                  EQU
                                                           $0080
                                                                                      Start of RAM
66
   037F
                            RAMEND
                                                  EOU
                                                           S037F
                                                                                      End of RAM
67
68
                              Delay constants
70 15AB
71 0356
72
73 1068
                            DELAYS
                                                            5547
                                                                                      Delay at slow baud rate
Delay at fast baud rates
                            DELAYF
                                                  EQU
                                                           854
                                                                                      2 mSec programming delay at 2.1MHz
                            PROGDEL
                                                  EQU
                                                            4200
74
75
76 BE40
77
                            CYCLCOD
                                                  EOU
                                                            SBE40
                                                                                      EPROM cycling code (TEST)
78
79
   BF00
                                                            $BF00
80
81
```

```
* Next two instructions provide a predictable place
                               * to call PROGRAM and UPLOAD even if the routines * change size in future versions.
 83
 84
 85
 86 BF00 7EBF1D
                              PROGRAM
                                                      JMP
                                                                PRGROUT
                                                                                            EPROM programming utility
 87 BF03
                              UPLOAD
                                                      EOU
 88
 89
                               * UPLOAD - Utility subroutine to send data from * inside the MCU to the host via the SCI interface.
 90
 91
 92
                               * Prior to calling UPLOAD set baud rate, turn on SCI
 93
                                 and set Y=first address to upload.
                               * Bootloader leaves baud set, SCI enabled.
* Consecutive locations are sent via SCI in an
 94
 95
 96
                               * infinite loop. Reset stops the upload process.
 97
 98 BF03 8D0D
                                                      BSR
                                                               INIT
                                                                                            Initialization subroutine
 aa
100 BF05
                              UPLOOP
                                                      EOH
101 BF05 18A600
                                                      LDAA
                                                                0.Y
                                                                                            Read byte
102 BF08 137480FC
                                                      BRCLR
                                                                SCSR1 $80 *
                                                                                            Wait for TDRE
103 BF0C 9777
                                                      STAA
                                                                SCDRL
                                                                                            Send it
104 BF0E 1808
                                                      TNY
105 BF10 20F3
                                                                UPLOOP
                                                      BRA
                                                                                            Next...
106
107
                               * Initialization subroutine - Forces EPROM to be
108
                               * enabled at $2000 so it is not overlapped by the * BOOTLOADER firmware.
109
110
111
                               * User's address in index Y is adjusted to point to
112
                               * EPROM in this space instead of $A000.
113
                                                      EQU
LDAA
114 BF12
                              TNTT
115 BF12 860F
                                                                #SOF
                                                                                            EPROM is turned on
                                                                                            at address $2000
Get user's address
Clear bit 15 of address
116 BF14 973F
                                                      STAA
                                                                CONFIG
117 BF16 188F
                                                      XGDY
118 BF18 847F
                                                      ANDA
                                                                #$7F
119 BF1A 188F
120 BF1C 39
                                                      XCD Y
                                                                                            Return adjusted address
                                                      RTS
121
122
                              * PROGRAM - Utility subroutine to program EPROM.

* Prior to calling PROGRAM set baud rate, turn on SCI

* set X=2ms prog delay constant, and set Y=first

* address to program. SP must point to RAM.

* Bootloader leaves baud set, and SCI enabled so these
default values do not have to be changed typically.

* Delay constant in X should be equivalent to 2 ms

* at 2.1 MHz X=4200; at 1 MHz X=2000, at 4MHz X=8000.

* An external voltage source is required for EPROM
123
124
125
126
127
128
129
130
131
132
                                 programming.
133
                                  This routine uses 2 bytes of stack space.
134
                                 Routine does not return. Reset to exit.
135
136 BF1D
                              PRGROUT
                                                      EOU
137 BF1D 8DF3
                                                      BSR
                                                                INIT
138
                               * Send $FF to indicate ready for program data
BRCLR SCSR1 $80 * W
139 BF1F 137480FC
140 BF23 86FF
141 BF25 9777
                                                                                            Wait for TDRE
                                                      LDAA
                                                                #SFF
                                                      STAA
                                                                SCDRL
                               * WAIT FOR A BYTE
143 BF27
                              WAIT1
                                                      EOU
144 BF27 137420FC
                                                      BRCLR SCSR1 $20 *
                                                                                            Wait for RDRF
                                                                                            Get received byte
See if already programmed
If so, skip prog cycle
Put EPROM in prog mode
145 BF2B D677
                                                      LDAB
                                                                SCDRL
146 BF2D 18E100
                                                      CMPB
                                                                $0.Y
147 BF30 271D
                                                                DONEIT
                                                      BEQ
148 BF32 8620
                                                       LDÃA
                                                                #ELAT
149 BF34 972B
150 BF36 18E700
                                                      STAA
                                                                EPROG
                                                      STAR
                                                                0.Y
                                                                                            Write data
151 BF39 8621
                                                      LDAA
                                                                #ELAT+EPGM
152 BF3B 972B
                                                      STAA
                                                                EPROG
                                                                                            Turn on prog voltage
153 BF3D 3C
                                                                                             Save delay on stack
                                                      PSHX
154 BF3E 32
                                                      PULA
                                                                                            Put delay into D-reg
155 BF3F
            33
                                                      PULB.
156 BF40 D30E
                                                                TCNT
                                                                                            Delay const + present TCNT
Schedule OC1 (prog delay)
                                                      ADDD
157 BF42 DD16
                                                      STD
                                                                TOC1
158 BF44 8680
                                                      LDAA
                                                                #OC1F
159 BF46 9723
                                                      STAA
                                                                TFLG1
                                                                                            Clear any previous flag
160
161 BF48 132380FC
                                                      BRCLR TFLG1 OC1F *
                                                                                            Wait for delay to expire
```

Listing 8. MC68HC711K4 Bootloader ROM

```
162 BF4C 7F002B
                                                         EPROG
                                                                                   Turn off prog voltage
163 BF4F
                           DONETT
                                                 EOU
164 BEAF 137480FC
                                                         SCSR1 SR0 *
                                                 BRCLR
                                                                                   Wait for TDRE
165 BF53 18A600
                                                 LDAA
                                                                                   Read from EPROM and...
                                                         $0.Y
166 BF56 9777
                                                         SCDRL
                                                                                   Xmit for verify
                                                 STAA
167 BF58 1808
                                                 INY
                                                                                   Point to next location
168 BF5A 20CB
                                                 BRA
                                                         WAIT1
                                                                                   Back to top for next
                            * Loops indefinitely as long as more data sent.
169
170
171
                            * Main bootloader starts here
172
173
                            * RESET vector points to here
174
175 BF5C
                            BEGIN
                                                 EOU
176 BF5C 8E037F
                                                 LDS
                                                         #RAMEND
                                                                                  Initialize stack pntr
177
178
                            * Special jump for EEPROM Cycling routine
179
                            * (This is intended for factory test only)
* If ports B and F both have %1001 0110 on them ...
180
181 BF5F CC9696
                                                 LDD
                                                         #$9696
182 BF62 1A9304
183 BF65 2603
                                                                                  Port F follows port B
                                                 CPD
                                                         PORTB
                                                 BNE
                                                         CONTINU
184
                           * ... then execute the cycling code JMP CYCLCOD
185 BF67 7EBE40
186 BF6A
                           CONTINU
                                                 EQU
187
188 BF6A CC001A
                                                 T.DD
                                                         #$001A
                                                                                   Initialize baud for ...
189 BF6D DD70
190 BF6F CC400C
191 BF72 DD72
                                                 STD
                                                         SCBD
                                                                                  9600 baud at 2 MHz
Put SCI in wire-OR mode...
                                                         #$400C
                                                 T.DD
                                                         SCCR1
                                                                                   Enable Xmtr and Rcvr
                                                 STD
192 BF74 CC0356
                                                 LDD
                                                         #DELAYF
                                                                                   Delay for fast baud rates
193 BF77 DD16
                                                 STD
                                                         TOC1
                                                                                   Set as default delay
                           * Send BREAK to signal ready for download
BSET SCCR2 $01
BRSET PORTD $01 *
194
195 BF79 147301
196 BF7C 120801FC
197 BF80 157301
                                                                                   Set send break bit
                                                                                  Wait for RxD pin to go low
Clear send break bit
                                                         SCCR2 $01
198
199 BF83 137420FC
200 BF87 9677
                                                 BRCLR
                                                                                  Wait for RDRF
Read data
                                                         SCSR1 $20 *
                                                         SCDRL
                                                 LDAA
201
                            * Data will be $00 if BREAK or $00 received
202 BF89 2603
203 BF8B 7E0D80
                                                 BNE
                                                         NOTZERO
                                                                                  Bypass jump if not $00
Jump to EEPROM if $00
                                                 JMP
                                                         EEPMSTR
                           NOTZERO
204 BF8E
                                                 FOU
205
                             Check div by 26 (9600 baud at 2 MHz)
                                                 CMPA
                                                                                   $FO will be seen as $FO...
206 BF8E 81F0
                                                         #$F0
207 BF90 271D
                                                         BAUDOK
                                                                                   if baud was correct
                                                 BEQ
208
                            * Check div by 208 (1200 baud at 2 MHz)
209 BF92 C6D0
                                                 LDAR
                                                         #SDO
                                                                                   Initialize B for this rate
                                                                                  $FF will be seen as $80...
if baud was correct
210 BF94 8180
                                                 CMPA
                                                         #$80
211 BF96 2710
                                                 BEQ
                                                         SLOBAUD
212
                           * Check div by 64 (3906 baud at 2 MHz)
* (equals: 8192 baud at 4.2 MHz)
213
214 BF98 C640
215 BF9A 8520
216 BF9C 270A
                                                                                  Initialize B for this rate $FD shows as bit 5 clear...
                                                         #$40
                                                 LDAB
                                                 BITA
                                                         #520
                                                                                   if baud was correct
                                                 BEQ
                                                         SLOBAUD
                           * Change to div by 32 (7812 baud at 2 MHz)
217
218
                            * (equals: 8192 baud at 2.1 MHz)
219 BE9E C620
                                                                                   Initialize B for this rate
                                                 T.DAR
                                                         #$20
220 BFA0 D771
                                                 STAB
                                                         SCBD+1
221 BFA2 8508
                                                 BITA
                                                         #$08
                                                                                   $FF shows as bit 3 set...
222 BFA4 2609
                                                 BNE
                                                         BAUDOK
                                                                                   if baud was correct
223
                            * Change to div by 48 (5208 baud at 2 MHz)
* (equals: 8192 BAUD at 3.15 MHz)
224
225 BFA6 C630
                                                 LDAB
                                                         #$30
                                                                                  By default
226
227 BFA8
                           SLOBAUD
                                                 EQU
228 BFA8 D771
                                                 STAB
                                                         SCBD+1
                                                                                   Store baudrate
229 BFAA CC15AB
                                                         #DELAYS
                                                 LDD
                                                                                   Switch to slower ...
230 BFAD DD16
                                                         TOC1
                                                 STD
                                                                                  delay constant
                           BAUDOK
231 BFAF
                                                 EQU
232 BFAF 18CE0080
                                                         #RAMSTR
                                                                                  Point to start of RAM
                                                 LDY
233
234 BFB3
                           WATT
                                                 FOII
235 BFB3 DE16
                                                         TOC1
                                                                                  Move delay constant to X
                                                 LDX
236 BFB5
                           WTLOOP
                                                 EQU
237 BFB5 12742005
                                                 BRSET
                                                         SCSR1 $20 NEWONE
                                                                                  Exit loop if RDRF set
Decrement count
238 BFB9 09
                                                 DEX
239 BFBA 26F9
240 BFBC 200F
                                                         WTLOOP
                                                 BNE
                                                                                  Loop if not timed out
Ouit download on timeout
                                                 BRA
                                                         STAR
```

242	BFBE		NEWONE	EQU	*	
	BFBE	9677		LDAA	SCDRL	Get received data
		18A700		STAA	\$00,Y	Store to next RAM location
245	BFC3	9777		STAA	SCDRL	Transmit it for handshake
246	BFC5	1808		INY		Point to next RAM location
247	BFC7	188C0380		CPY	#RAMEND+1	See if past end
	BFCB			BNE	WAIT	If not, get another
		2050		DIVE	MALL	ii not, get another
249						
	BFCD		STAR	EQU	*	
251	BFCD	7E0080		JMP	RAMSTR	** Exit to start of RAM **
252			********	******	*******	****
253			* Block fill unu	sed byt	es with zero	
254						
		00		DOG	CDED1 +	
	BFD0	00		BSZ	\$BFD1-*	
256						
257			********	*****	********	****
258			* Boot ROM revis	sion lev	el in ASCII	
259			* (ORG	\$BFD1)		
	BFD1	4.2	(01.0	FCC	"B"	
	DEDI	42				
261					******	****
262			* Mask set I.D.	(\$0000	for EPROM parts)	
263			* (ORG	\$BFD2)		
264	BFD2	0000		FDB	\$0000	
265		0000	**********		*******	****
266					sed to determine MCU	type
267			* (note: \$4B = F		11)	
268			* (ORG	\$BFD4)		
269	BFD4	744B		FDB	\$744B	
270			********	*****	******	****
271			* VECTORS - poir	t to RA	M for pseudo-vector	TIIMPs
272			VECTORS POT	ic co ica	an for pseudo veccor	O OTHE S

	BFD6			FDB	\$100-60	SCI
274	BFD8	00C7		FDB	\$100-57	SPI
275	BFDA	00CA		FDB	\$100-54	PULSE ACCUM INPUT EDGE
276	BFDC	00CD		FDB	\$100-51	PULSE ACCUM OVERFLOW
	BFDE			FDB	\$100-48	TIMER OVERFLOW
	BFE0					
				FDB	\$100-45	TIMER OUTPUT COMPARE 5
	BFE2			FDB	\$100-42	TIMER OUTPUT COMPARE 4
	BFE4			FDB	\$100-39	TIMER OUTPUT COMPARE 3
281	BFE6	00DC		FDB	\$100-36	TIMER OUTPUT COMPARE 2
282	BFE8	00DF		FDB	\$100-33	TIMER OUTPUT COMPARE 1
	BFEA			FDB	\$100-30	TIMER INPUT CAPTURE 3
	BFEC			FDB		
	DrEC			r v b	\$100-27	TIMER INPUT CAPTURE 2
	BFEE			FDB	\$100-24	TIMER INPUT CAPTURE 1
	BFF0	00EB		FDB FDB	\$100-24 \$100-21	TIMER INPUT CAPTURE 1 REAL TIME INT
		00EB				
287	BFF0 BFF2	00EB 00EE		FDB FDB	\$100-21 \$100-18	REAL TIME INT
287 288	BFF0 BFF2 BFF4	00EB 00EE 00F1		FDB FDB FDB	\$100-21 \$100-18 \$100-15	REAL TIME INT IRQ XIRQ
287 288 289	BFF0 BFF2 BFF4 BFF6	00EB 00EE 00F1 00F4		FDB FDB FDB FDB	\$100-21 \$100-18 \$100-15 \$100-12	REAL TIME INT IRQ XIRQ SWI
287 288 289 290	BFF0 BFF2 BFF4 BFF6 BFF8	00EB 00EE 00F1 00F4 00F7		FDB FDB FDB FDB FDB	\$100-21 \$100-18 \$100-15 \$100-12 \$100-9	REAL TIME INT IRQ XIRQ SWI ILLEGAL OP-CODE
287 288 289 290 291	BFF0 BFF2 BFF4 BFF6 BFF8 BFFA	00EB 00EE 00F1 00F4 00F7 00FA		FDB FDB FDB FDB FDB FDB	\$100-21 \$100-18 \$100-15 \$100-12 \$100-9 \$100-6	REAL TIME INT IRQ SWI ILLEGAL OP-CODE COP FAIL
287 288 289 290 291	BFF0 BFF2 BFF4 BFF6 BFF8	00EB 00EE 00F1 00F4 00F7 00FA		FDB FDB FDB FDB FDB	\$100-21 \$100-18 \$100-15 \$100-12 \$100-9	REAL TIME INT IRQ XIRQ SWI ILLEGAL OP-CODE
287 288 289 290 291 292	BFF0 BFF2 BFF4 BFF6 BFF8 BFFA	00EB 00EE 00F1 00F4 00F7 00FA 00FD		FDB FDB FDB FDB FDB FDB	\$100-21 \$100-18 \$100-15 \$100-12 \$100-9 \$100-6	REAL TIME INT IRQ SWI ILLEGAL OP-CODE COP FAIL
287 288 289 290 291 292 293	BFF0 BFF2 BFF4 BFF6 BFF8 BFFA BFFC	00EB 00EE 00F1 00F4 00F7 00FA 00FD		FDB FDB FDB FDB FDB FDB FDB	\$100-21 \$100-18 \$100-15 \$100-15 \$100-12 \$100-9 \$100-6 \$100-3	REAL TIME INT IRQ SWI ILLEGAL OP-CODE COP FAIL CLOCK MONITOR

Listing 8. MC68HC711K4 Bootloader ROM

```
Symbol Table:
```

Symbol Name	Value Def.	Line N	lumber	Cross	Refere	ence		
BAUDOK	BFAF *0023	. 00207	00222					
BEGIN	BF5C *00175	00293						
CONFIG	003F *0004							
CONTINU	BF6A *0018							
CYCLCOD	BE40 *0007							
DDRD	0009 *0003							
DELAYF	0356 *0007							
DELAYS	15AB *00070							
DONEIT	BF4F *0016							
EEPMEND	OFFF *00060							
EEPMSTR	0D80 *0005							
ELAT	0020 *00042		00151					
EPGM	0001 *0004		00101					
EPRMEND	7FFF *0006							
EPRMSTR	2000 *0006							
EPROG	002B *00040		00152	00162				
INIT	BF12 *0011							
NEWONE	BFBE *00242							
NOTZERO	BF8E *00204							
OC1F	0080 *00038		00161					
PORTB	0004 *00029							
PORTD	0008 *0003							
PORTF	0005 *00030							
PPROG	003B *00045							
PRGROUT	BF1D *0013	00086						
PROGDEL	1068 *00073							
PROGRAM	BF00 *0008							
RAMEND	037F *0006	00176	00247					
RAMSTR	0080 *00069	00232	00251					
SCBD	0070 *0004	00189	00220	00228				
SCCR1	0072 *00050	00191						
SCCR2	0073 *0005	00195	00197					
SCDRH	0076 *00054							
SCDRL	0077 *0005	00103	00141	00145	00166	00200	00243	00245
SCSR1	0074 *0005	00102	00139	00144	00164	00199	00237	
SCSR2	0075 *00053	}						
SLOBAUD	BFA8 *0022	00211	00216					
STAR	BFCD *00250	00240						
TCNT	000E *00034	00156						
TEST1	003E *0004							
TFLG1	0023 *0003	00159	00161					
TOC1	0016 *0003	00157	00193	00230	00235			
UPLOAD	BF03 *00087							
UPLOOP	BF05 *00100	00105						
WAIT	BFB3 *00234	00248						
WAIT1	BF27 *00143	00168						
WTLOOP	BFB5 *00236	00239						
	Errore: 1	lone						

Errors: None
Labels: 47
Last Program Address: SBFFF
Last Storage Address: \$0000
Program Bytes: \$0100 256
Storage Bytes: \$0000 0

AN1064

Use of Stack Simplifies M68HC11 Programming

By Gordon Doughman

INTRODUCTION

The architectural extensions of the M6800 incorporated into the M68HC11 allow easy manipulation of data residing on the stack of the microcontroller unit (MCU). The M68HC11 central processing unit (CPU) automatically uses the stack for two purposes. Each time the CPU executes a branch to subroutine (BSR) or jump to subroutine (JSR) instruction, it pushes a return address onto the stack. This procedure allows the CPU to resume execution with the instruction following the BSR or JSR when the program returns from the subroutine. Second, just before the MCU executes an interrupt service routine, the CPU saves its register contents on the stack, allowing the registers to be restored when the CPU executes a return from interrupt (RTI) instruction at the end of the interrupt service routine. Two additional uses of the M68HC11 stack discussed in this application note are the storage of local or temporary variable values and subroutine parameter passing.

Using the stack for local variables and parameter passing provides the assembly language programmer with the following benefits. First, since a routine allocates storage space for local variables and parameters upon entry and releases the storage upon exit, the same temporary memory space can be reused by program routines that run in succession. This reuse can result in a substantial savings in the total amount of RAM required by a program.

Second, allocating a new set of local variables and parameters when entering a routine makes it both reentrant and recursive. Routines that possess these two properties can make a programmer's job much easier when debugging a program in a real-time, interrupt-driven environment.

Third, placing local variables and parameters on the stack helps to promote modular programming. Because all temporary storage required by a routine is allocated and deallocated by the program module itself, it can be easily detached from the main program for reuse or replacement.

The final major benefit of using the stack for local variables and parameters becomes apparent during the debugging process. Because a routine's local variables and parameters exist only while it is executing, it is very unlikely that one routine will accidentally modify the local variables and parameters of another routine. Once the programmer has written and debugged a routine, time can be spent finding logical errors and/or problems associated with the interaction of the different routines in a program.

The goal of this application note is to help the assembly language programmer understand the following topics: 1) the basic operation of the M68HC11 stack, 2) the concept of local and global variables, 3) subroutine parameter passing, and 4) use of the M68HC11 instruction set to support local variables and parameter passing.

The source code for the examples and the macros described in this application note can be obtained by calling the Motorola FREEWARE Bulletin Board Service (BBS) at (512) 891-3733. The FREEWARE BBS operates 24 hours a day, 7 days a week, except for maintenance. The BBS's format is 300-2400 BAUD, 8 data bits, 1 stop bit, and no parity.

M68HC11 STACK OPERATION

The M68HC11 supports a stack through the use of the CPU stack pointer (SP) register. The SP is a 16-bit register that points to an area of RAM used for stack storage. Because the SP is 16 bits wide, the stack can be located anywhere in the M68HC11 64 K byte address space. The SP contents are undefined at power-up and are normally initialized in the first few instructions of a program. Each time a byte is pushed onto the stack, the SP is automatically decremented. Therefore, the initial value loaded into the SP is usually the address of the last RAM location in a system. Thus, as more information is pushed onto the stack, the stack area grows downward (the SP points to lower addresses) in the memory map. The SP always contains the address of the next available location on the stack.

As previously mentioned, the stack on the M68HC11 is used automatically by the CPU hardware during subroutine calls/returns and during the servicing of interrupts. When a subroutine is called by a JSR or BSR instruction, the address of the instruction following the JSR or BSR is automatically pushed onto the stack. Since the M68HC11 only has an 8-bit data bus, two separate push operations are performed by the CPU hardware. During the first push operation, the low-order eight bits (b7 - b0) of the return address are placed on the stack. The second push operation places the high-order eight bits (b15 - b8) of the return address on the stack at the next lower address in memory. Performing the operation in this order leaves the 16-bit return address on the stack in the order that all 16-bit numbers are stored in memory, with the high-order eight bits at the lower address. After a JSR or BSR instruction, the stack appears as shown in Figure 1.




Figure 1. Stack Contents after Executing a JSR or BSR Instruction

Whenever an unmasked interrupt occurs, the contents of all CPU registers (with the exception of the SP itself) are pushed onto the stack as shown in Figure 2. After the registers are stacked, CPU execution continues at an address specified by the vector for the pending interrupt source. Upon completion of the interrupt service routine, the execution of an RTI instruction restores the previously saved CPU registers by pulling them off the stack in the reverse order in which they were pushed onto the stack. Since the entire state of the CPU is restored, execution resumes as if the interrupt had not occurred.




Figure 2. Stack Contents after an Interrupt

The M68HC11 instruction set contains instructions that allow the individual CPU registers to be pushed onto and pulled off the stack. For example, if the value contained in one of the CPU registers needs to be saved before a particular subroutine call, a push instruction places the register value on the stack. When the subroutine returns, a pull instruction restores the contents of the CPU register. These instructions not only allow the stack to be used as temporary data storage but also allow the construction of recursive and reentrant subroutines. M68HC11 instructions that involve the direct manipulation of the SP are listed in Table 1.

Table 1. Instructions Involving Direct Manipulation of the SP

Instruction Mnemonic	Description
PSHA	Push Accumulator A onto the Stack.
PSHB	Push Accumulator B onto the Stack.
PULA	Pull Accumulator A off the Stack.
PULB	Pull Accumulator B off the Stack.
PSHX	Push Index Register X onto the Stack.
PSHY	Push Index Register Y onto the Stack.
PULX	Pull Index Register X off the Stack.
PULY	Pull Index Register Y off the Stack.
INS	Increment the Stack Pointer by 1.
DES	Decrement the Stack Pointer by 1.
TXS	Place the Contents of Index Register X – 1 in the Stack Pointer.
TYS	Place the Contents of Index Register Y - 1 in the Stack Pointer.
TSX	Place the Contents of the Stack Pointer +1 in Index Register X.
TSY	Place the Contents of the Stack Pointer +1 in Index Register Y.

STACK USAGE

Although most assembly language programmers use the M68HC11 stack for subroutine return addresses, register contents during interrupt processing, and temporary CPU register storage, more powerful programming techniques can make additional use of the stack.

Most high-level language compilers for modern, block-structured, high-level languages make use of the stack for two additional functions: passing parameters and local or temporary variable storage. By borrowing some of these techniques, programmers can write assembly language programs that are much more reliable, easier to maintain, and easier to debug.

VARIABLES IN ASSEMBLY LANGUAGE

Computer programs rarely operate on data directly; instead, the program refers to variables. A variable is a physical location in computer memory that can be used to hold different values while the program runs. Variables usually have an identifier or name associated with them. Using names to refer to data contained in memory is much easier than trying to remember a long string of binary or hexadecimal numbers.

Besides a name and an address, variables may have several other attributes. Depending on the programming language, variable declarations may assign attributes to the variables restricting both the scope and extent of the variable. The scope of a variable is the range of program text in which a particular variable is known and can be used. The extent of a variable is the time during which a computer associates physical storage with a variable name.

In assembly language, the scope of variables is usually global — i.e., variables may be referenced throughout the text of a program. Though some assemblers may provide mechanisms to restrict the scope of declared variables, many assembly language programmers do not use these features. A programmer using assembly language usually declares variables by employing an assembler directive as shown in Listing 1. This method assigns fixed storage locations to the variables. The extent of variables declared this way is for the entire program execution — i.e., the storage locations assigned to the variables at assembly time remain allocated during the entire time the program is executing.

```
RAM LOCATIONS
                 EMB 1 STATION NUMBER REGISTER.

PMB 1 DATA TABLE POINTER REGISTER.

PMB 1 STATION BIT MASK REGISTER.

PMB 1 FUNCTION NUMBER REGISTER FOR MODE SET.

PMB 2 K-REG. TEMPORARY STORAGE.

PMB 2 K-REGISTER TEMPORARY STORAGE.

PMB 1 A-REGISTER TEMPORARY STORAGE.

PMB 1 COUNT USED DURING STATION POLLING LOOP.

PMB 1 'NUMBER OF KEYS PRESSED' COUNT.

PMB 1 LAST T/L FUNCTION THAT WAS PROCESSED.

PMB 1 PEMOTE CALL STATUS BYTE.

PMB 1 A-REG. TEMPORARY STORAGE FOR THE DELI-

PMB 2 X-REG. STORAGE
               ORG
STANUM
DATBLE
STEMSK
FOTHIN
YERMP
KTEMP1
ATEMP1
COUNTI
KPCNT
LSTFCN
CALLST
                                                    A-REG. TEMPORARY STORAGE FOR THE DELAY SUBROUTINE.
ATEMP2
ZTEMP3
                                                    X-REG. STORAGE BEFORE CALL TO DELAY SUBROUTINE.
                    PMB
COUNT2
                                  1
                                                       COUNT USED IN DELAY SUBROUTINE.
HONESL
                    PMB
                                                       'NONE SELECTED' REGISTER USED BY SSCHK.
```

Listing 1. Declaring Global Variables in Assembly Language

Further examination of the variable declarations in Listing 1 shows that several variables are used for intermediate calculation results or for temporary CPU register storage. This example is typical of the way many assembly language programmers allocate temporary storage. Each time they write a routine requiring temporary variable storage, they allocate an additional set of global variables. The

use of this technique can lead to the inefficient use of RAM if there are many routines within a program requiring temporary storage.

In an effort to make more efficient use of the limited amount of RAM on single-chip MCUs, some programmers use a technique known as "variable sharing." Listing 2 shows a portion of a listing using this technique. In this program, more than one routine shares the use of a single temporary variable. To keep track of which routines use which variables, each line, in addition to the variable declaration, contains a list of the routines using that particular variable. In small programs, it may not be too difficult to manage temporary variables this way; however, in large programs having hundreds or thousands of routines using temporary variables, it becomes impossible to keep track of which routines use which temporary variables at any given time.

```
RAM LOCATIONS
       ORG
              $0
***
    variables - used by: ***
PTR0
        RMB 2
                main, readbuff, incbuff, AS
        RMB 2
PTR1
                  main.BR.DU.MO.AS.EX
PTR2
        RMB 2
                  EX, DU, MO, AS
        RMB 2
                 EX, HO, MO, AS
PTR3
        RMB 2
                 EX,AS
PTR4
        RMB 2
PTR5
                  EX, AS, BOOT
        RMB 2
PTR6
                   EX.AS.BOOT
PTR7
        RMB 2
                  EX.AS
        RMB 2
                  AS
        RMB 1
TMP1
                  main, hexbin, buffarg, termarg
        RMB 1
                  GO, HO, AS, LOAD
TMP3
        RMR 1
                  AS.LOAD
TMP4
        RMB 1
                  TR, HO, ME, AS, LOAD
```

Listing 2. Declaring Global Variables in Assembly Language

The sharing of temporary variable storage shown in Listing 2 can produce debugging problems that are extremely hard to find. The chances of having one routine unintentionally modify the temporary storage of another can become quite high in large programs. In interrupt-driven, real-time systems, the sharing of temporary variables by various routines can become disastrous. Consider the situation illustrated in Figure 3. Subroutine A and subroutine B both share the temporary variable Temp1. Initially, there seems to be no problem since subroutine A and subroutine B do not call one another. Yet, consider what happens if an interrupt occurs during the execution of subroutine A. Because of the interrupt, subroutine B is called indirectly through subroutine C. The execution of subroutine B causes any value placed in Temp1 by subroutine A before the interrupt to be overwritten! Because interrupts usually occur asynchronously to main program execution, the program may appear to operate properly most of the time and crash randomly, depending on when an interrupt occurs. This type of apparently random program failure can be almost impossible to find.




Figure 3. Two Subroutines Sharing a Single Temporary Variable

Though this example may seem overly simplistic, a program that contains hundreds or thousands of routines makes it nearly impossible to keep track of which subroutines are using what variables at any specific time, particularly if the main program and interrupt service routines share subroutines. The solution to this type of problem may seem simple — do not allow any subroutines to share globally declared temporary variables. This solution is acceptable provided enough RAM is available for all required temporary variables. A better solution to this problem can be found by examining the way modern, block-structured, high-level languages use temporary variables.

VARIABLES IN BLOCK-STRUCTURED HIGH-LEVEL LANGUAGES

Most block-structured, high-level languages, notably C and Pascal, provide the ability to limit both the scope and the extent of variables as part of the language definition. In both C and Pascal, the scope of a variable is local to the block in which it is declared. The scope of variables declared outside of a block (function or procedure) is usually global. These global variables are similar to the ones declared in the assembly language shown in Listing 1. They can be accessed by all routines within a program, and they remain in existence throughout the entire time the program executes. Listing 3 shows an example of how global variables are declared in C and Pascal.

```
Pascal
                                                     c
var
 x,v:integer:
                                                  int x, v;
                                                  char j;
 i:char:
 z:boolean:
                                                  int z:
 num:array[1..10] of integer;
                                                  int num[9]:
 Date:record
                                                  struct Date {
   Month:integer:
                                                    int x.v:
                                                    int Day;
   Dav:integer:
   Year:integer:
                                                     int Year;
 end; };
program(input.output).
                                                  main()
end.
```

Listing 3. Declaring Global Variables in High-Level Languages

Variables declared within a function or procedure have their scope limited to that function or procedure. The extent of these variables is also limited. These variables, known as local or automatic variables, come into existence when the functions or procedures that contain them are called. When a function or procedure finishes execution, the local variables disappear, and the memory locations occupied by them can be used again. Listing 4 shows an example of how local variables are declared in C and Pascal. In both examples, the variables \pm and \pm are local to procedure/function A and do not exist outside them.

```
        Pascal
        C

        var
        int x,y;

        x,y:integer;
        int z;

        procedure A;
        A()

        var
        {

        i,j:integer;
        int i,j;

        begin
        .

        .
        .

        .
        .

        end:
        .
```

Listing 4. Declaring Local Variables in High-Level Languages

There are several benefits of using local variables. First, the restricted life of local variables can result in memory savings. Since storage for local variables is allocated upon entry to a routine and released upon exit from a routine, the same temporary memory space can be used by many different program routines. If two routines are run in succession, each can use the same storage locations.

Second, since a new set of local variables is allocated each time the procedure or function is entered, it makes the routine both reentrant and recursive. A reentrant routine is one that allocates a new set of local variables upon entry. When complex programs are run in a real-time, interrupt-driven environment, the interrupt handlers may call the routine that was interrupted. Making routines reentrant can greatly simplify a programmer's job during the debugging process in a real-time environment. The same properties that make a routine reentrant also makes a routine recursive. A recursive routine is one that can call itself.

Third, the use of local variables helps to promote modular programming. A program module is a self-contained program element that can be easily detached from the main program either for reuse in another program or for replacement. Since any storage space for local variables is allocated and deal-located by the program module itself, the module code can easily be copied from a single place within one program and reused in another program.

A fourth benefit of using local variables is evidenced during the debugging process. In complex programs, there may be hundreds or thousands of routines that have to interact with each other. Since local variables help isolate any changes made within a routine, debugging becomes a much simpler process. Once routines are written and debugged, the programmer does not have to worry about one routine accidentally modifying the local variables of another. Instead, time can be spent finding any logical errors and/or problems associated with the interaction of routines in the program.

Even with all the benefits provided by the use of local variables, there are some costs associated with their use. On the M68HC11, programs using local variables tend to be slightly larger and slower than programs using only global variables because the addressing modes required to access the local variables can make the instruction somewhat longer and may cause longer execution time. Given the benefits of using local variables, a slightly larger and slower program is usually well worth the cost.

The reusable memory storage for local variables is usually taken from the same memory space used for the MCU's hardware stack. Placing local variables on the hardware stack leaves them intact even if the routine using them is interrupted. The specifics of allocating, deallocating, and accessing local variables residing on the M68HC11 stack is discussed in **USING THE M68HC11 STACK**.

PASSING PARAMETERS

To make routines more flexible and to vary their actions each time they are called, different information must be passed to the routines. Generally, most assembly language programmers use the CPU registers to pass information to a subroutine. Using this technique is acceptable as long as the amount of information to be passed to the subroutine fits within the available CPU registers.

When the amount of information to be passed to a routine exceeds the space available in the CPU registers, the information can be passed in a set of global variables. This technique may be acceptable for some situations, but it can also cause problems that make debugging difficult. One problem with passing parameters in this manner is that it makes a routine non-reentrant. Referring to Figure 4, assume that subroutine A's parameters are passed in a set of global variables. If subroutine A is called either by the main program or by subroutine C as a result of an interrupt, the program will work correctly. If an interrupt occurs during the execution of subroutine A, the original parameters passed by the main program will be overwritten when subroutine C calls subroutine A. When the processor returns from the interrupt and resumes execution of subroutine A, it will be using incorrect parameter data, and the results passed back to the main program will most likely be incorrect.




Figure 4. Subroutine Calling Chain

Because interrupts usually occur asynchronously to main program execution, the program may appear to operate properly most of the time and crash randomly. This type of problem can be extremely difficult to locate and can make debugging of real-time, interrupt-driven systems very difficult. Passing the parameters on the stack completely solves this problem. When subroutine C calls subroutine A as a result of the interrupt, a new set of parameters is placed on the stack while the original parameters remain undisturbed. Figure 5 shows the state of the stack after an interrupt.




Figure 5. Stack State as a Result of an Interrupt

In addition to where parameters are passed, there is also an issue of how parameters are passed. Subroutine parameters can be passed either by value or by reference. When a parameter is passed by value, the parameter acts as a local variable whose initial value is provided by the calling routine. Any modification of the supplied value has no effect on the original data that was passed to the subroutine. Thus, a subroutine can import values but not export values by means of value parameters.

Passing a parameter by reference is one method used to pass results back to a calling subroutine. These types of parameters are known as variable parameters. When using variable parameters, the address of the actual parameter is passed to the subroutine rather than a value. The passed address can be a local variable of the calling routine or even the address of a global variable. Whenever a subroutine has to effect a permanent change in the values passed to it, the parameters must be passed by reference rather than by value.

Consider the following example in both C and Pascal that exchanges the value of two integers:

```
Pascal
                                                       С
     Call By Value
                                                   Call By Value
                                                   void SwapInt (int x,y)
procedure SwapInt (x,y:integer);
var
                                                     -{
                                                     int Temp;
 Temp:integer;
                                                     Temp=x;
 hegin
  Temp:=x;
                                                     x=y
  x:=y
                                                     v=Temp
  v:=Temp
 end:
    Call By Reference
                                                   Call By Reference
procedure SwapInt (var x,y:integer);
                                                   void SwapInt (int *x, *y)
 var
 Temp:integer;
                                                     int Temp;
                                                     Temp=*x:
 begin
                                                     *x=*y
  Temp:=x:
                                                     *v=Temp
  x:=y
  y:=Temp
 end:
Call Of "SwapInt" Using Either Method
                                              Call Of "SwapInt" Using Call by Reference
     program(output);
                                                         main()
                                                          {
      var
      z,w:integer;
                                                           int w.z:
                                                           z=2:
      begin
       z := 2;
                                                           w - A .
       w:=4:
                                                           SwapInt (&z,&w);
       SwapInt (z,w);
      end:
```

Listing 5. Passing Parameters by Reference and by Value

If the call-by-value routine were to be used in this example, the routine would not work as the programmer might expect. It would exchange the local values of x and y within the SwapInt routine, but it would have no effect on the actual variables in the routine's call statement. For the SwapInt routine to work properly, the routine must be declared so that the parameters are passed by reference rather than by value. As mentioned previously, passing a parameter by reference passes the address of the actual parameter. In the example in Listing 5, using the call-by-reference routine, the addresses of the variables z and w are passed to the SwapInt routine when it is called from the main program. This procedure allows the SwapInt routine to exchange the actual values of the variables passed to the routine.

FUNCTION/SUBROUTINE RETURN VALUES

Most subroutines or functions, if they are to perform a useful action in a program, will return one or more values to the calling routine. Any value or status can be returned using one of the three methods previously described. When a subroutine only needs to return a single value, one of the CPU registers is commonly used to pass the value back to the calling routine. This simple, safe technique allows the routine to remain reentrant. This method is used most often by C compilers to return a value from a function.

Similar to the situation that exists when passing parameters in the CPU registers, there may be times when a routine must return more information than will fit in the CPU registers. The information can be returned in a set of global variables; however, as previously described, this method poses the same problems as passing parameters in this manner. Returning results in global variables makes the routine non-reentrant and can cause the same debugging problems previously described.

A better way to return large amounts of data from a subroutine is to allocate the required amount of space on the stack either just before or just after pushing a routine's parameters onto the stack. This method possesses the same benefits of passing parameters on the stack — it makes the routine completely reentrant and self-contained. Most Pascal compilers return function values in this manner.

USING THE M68HC11 STACK

This section specifically discusses how to allocate, deallocate, and access both local variables and parameters residing on the M68HC11 stack. The programmer's model of the M68HC11 is shown in Figure 6. The following paragraphs briefly describe the CPU registers and their usage.




Figure 6. M68HC11 Programmer's Model

The A and B accumulators are used to hold operands and the results of arithmetic and logic operations. These two 8-bit registers can be concatenated to form a single 16-bit D accumulator to support the M68HC11 16-bit arithmetic instructions. The A and B accumulators can easily be used to push data onto or pull data off the stack.

The X and Y index registers are used in conjunction with the CPU indexed addressing mode. The indexed addressing mode uses the contents of the 16-bit index register in addition to a fixed 8-bit unsigned offset that is part of the instruction to form the effective address of the operand to be used by the instruction. The index registers play a very important role in accessing data residing on the stack.

The CPU SP is a 16-bit register that points to an area of RAM used for stack storage. The stack is used automatically during subroutine calls to save the address of the instruction that follows the call. When an interrupt occurs, the stack is used automatically by the CPU to save the entire CPU register contents on the stack (except for the SP itself). The SP always contains the address of the next available location on the stack.

The program counter (PC) is a 16-bit register used to hold the address of the next instruction to be executed.

The condition code register (CCR) contains five status indicators and two interrupt mask bits. The status bits reflect the results of arithmetic and other operations of the CPU as it performs instructions.

Before considering the specifics of parameter passing and the utilization of local variables that reside on the M68HC11 stack, the method used to access the information placed on the stack will be discussed. One M68HC11 index register and the CPU indexed addressing mode are used to access parameters or local variables residing on the stack. With respect to the indexed addressing mode, the contents of one of the 16-bit index registers plus a fixed unsigned offset is used in calculating the effective address of an instruction's operand. The unsigned offset, contained in a single byte following the instruction opcode, can only accommodate positive offsets in the range 0 – 255. Thus, the indexed addressing mode can only access information at addresses that are between 0 and 255 bytes greater than the base address contained in one of the index registers. Figure 7 illustrates how to calculate the effective address of an instruction using the indexed addressing mode.




Figure 7. Effective Address Calculation for the Indexed Addressing Mode

As information is pushed onto the M68HC11 stack, the SP is decremented, signifying that the information placed on the stack resides at addresses greater than the address contained in the SP. The use of indexed addressing is ideal for accessing information residing on the M68HC11 stack. The example shown in Figure 8 illustrates how information on the stack is manipulated.




Figure 8. Stack Data Access Example

As Figure 8 shows, the SP is pointing to the next available address, and the Y index register is pointing to the last data placed on the stack. The instruction $LDD\ 1$, Y will load the value of the local variable 'x' into the D accumulator. To access the parameter 'Num,' the instruction $LDD\ 7$, Y can be used. Any instructions that support the indexed addressing mode can be used to manipulate stack data.

PASSING PARAMETERS

Parameters are easily placed on the M68HC11 stack by CPU push instructions. Table 2 lists the push instructions available on the M68HC11. Note that there is not a single instruction for pushing the D accumulator onto the stack. A PSHD instruction can easily be simulated by executing the two instructions PSHB, PSHA. These two instructions must be executed in this order to keep the value pushed onto the stack consistent with the way 16-bit values are stored in memory — i.e., 16-bit values are placed in memory with the most significant eight bits at a lower address than the least significant eight bits. By following this convention, a 16-bit parameter pushed onto the stack in this manner is easily retrieved using one of the 16-bit load instructions.

Table 2. Push Instructions in the M68HC11 Instruction Set

Instruction Mnemonic	Description
PSHA	Push Accumulator A onto the Stack.
PSHB	Push Accumulator B onto the Stack.
PSHX	Push Index Register X onto the Stack.
PSHY	Push Index Register Y onto the Stack.

As previously mentioned, parameters can be passed either by value or by reference. Consider a function, Int2Asc, that converts a signed 16-bit integer to ASCII text and places the ASCII characters in a text buffer. The function requires two parameters: the number to be converted into ASCII text and

a pointer to a buffer where the ASCII text is to be stored. The first parameter is passed to the subroutine by value because the actual number to be converted is passed to the function. The second parameter is passed by reference because a pointer to the buffer is passed to the routine and not the buffer itself. A function declaration written in C is shown in Listing 6.

```
void Int2Asc(int Num; char *Buff)
{
   int Pwr10 = 10000;
   char zs = 0;
   .
   .
   .
}
```

Listing 6. Function Declaration of Int2Asc

Before calling an equivalent routine written in M68HC11 assembly language, the two parameters will be pushed onto the stack as shown in Listing 7.

```
LDZ ErrorNum ; Get the value of the current error.
PSHZ ; Place it on the stack.
LDZ #OutBuff ; Get the address of the Output buffer.
PSHZ ; Place it on the stack.
JSR Int2Asc ; Go convert the number.
```

Listing 7. Placing Parameters on the M68HC11 Stack

Using the immediate addressing mode with the second load index register X (LDX) instruction loads the address of OutBuff into the X index register rather than the 16-bit value contained in the memory locations OutBuff and OutBuff+1. After both parameters have been pushed onto the stack, the function is called with a JSR instruction. Upon entry to the subroutine Int2Asc, the parameters reside just above the return address as shown in Figure 9.




Figure 9. Location of Parameters Passed on the Stack

ALLOCATING LOCAL VARIABLES

Four basic techniques can be used to allocate local variables that reside on the stack. Choosing which one to use depends upon the total amount of storage required for the local variables and whether or

not the variables need to have an initial value assigned to them. Of course, a combination of all four techniques can be used.

One technique used to allocate space on the stack for local storage involves the use of the decrement stack pointer (DES) instruction. The DES instruction subtracts one from the value of the SP each time the instruction is executed, allocating one byte of local variable storage for each DES instruction. This technique is a simple and direct way of allocating local storage but becomes impractical when large amounts of local storage are required. For instance, if 100 bytes of local storage are required for a subroutine, 100 DES instructions are needed to allocate the required amount of storage. This required amount is clearly unacceptable since each DES instruction requires one byte of program memory. Even if a small program loop is set up to execute 100 DES instructions, the subroutine will suffer a severe execution speed penalty each time the routine is entered.

Using the previously described technique requires one byte of program storage for each byte of local storage that is allocated. Since allocating local storage simply involves decrementing the SP, the PSHX instruction can be used to allocate two bytes of local storage space for each executed PSHX instruction. The actual contents of the X index register are irrelevant because the only concern is decrementing the SP. The use of this technique can be confusing if not properly documented since it is not directly obvious what is being accomplished with five or six sequentially executed PSHX instructions.

Many times it is necessary to initialize local variables with a particular value before they are used. The same technique used to push parameters onto the stack before a subroutine call can also be used to allocate space for local variables and simultaneously assign initial values to them. This procedure is accomplished by loading one of the CPU registers with a variable's initial value and executing a PSH instruction. The program fragment in Listing 8 shows the use of this technique to allocate and initialize both an 8- and 16-bit local variable.

Listing 8. Allocating and Initializing Local Variables

If more than 13 bytes of local storage are required by a subroutine, a fourth technique allocates storage more efficiently than using multiple DES or PSHX instructions. Since there are not any instructions that allow arithmetic to be performed directly on the SP, the fourth technique involves using several M68HC11 instructions. These instructions adjust the value of the SP downward in memory, allocating the required amount of local storage. Listing 9 shows the instruction sequence required to allocate an arbitrary number of bytes of local storage.

Listing 9. Allocation of More Than 13 Bytes for Local Storage

Since no single instruction allows the contents of the SP to be transferred to the D accumulator, the two-instruction sequence transfer from SP to index register X or Y; exchange double accumulator and index register X or Y (TSX; XGDX) or TSY; XGDY) must be used. Placing the SP value in the D accumulator allows the use of the 16-bit subtract instruction to adjust the value of the SP. The subtract double accumulator (SUBD) instruction will subtract the 16-bit value xxxx from the contents of the D accumulator. To place this new value in the SP, the two-instruction sequence XGDX; TXS or XGDY; TYS is used.

NOTE

Actually the TSX or TSY instruction causes the SP value plus one to be transferred to either the X or Y index register (SP + 1 \rightarrow X or SP + 1 \rightarrow Y). This transfer does not pose a problem because when the SP is updated with the TXS or TYS instruction, one is subtracted from the value of the index register (X – 1 \rightarrow SP or Y – 1 \rightarrow SP) before the SP is updated. Remember that since the SP points to the next available location on the stack, adding one to its value before the execution of the TSX or TSY instruction makes the X or Y index register point to the last data placed on the stack.

CREATING A COMPLETE STACK FRAME

In addition to providing storage space for local variables and parameters, a complete stack frame (sometimes called an activation record) must contain two additional pieces of information: a return address and a pointer to the base of the stack frame of any previous routines. The return address is placed on the stack automatically by the M68HC11 when it executes either a JSR or BSR instruction. As shown in Figure 9, the return address is placed on the stack just below a subroutine's parameters.

Before using either the X or Y index register to access a routine's parameters or local variables, the contents of the register must first be saved. The index register contents, known as the stack frame pointer, may contain the base address of a stack frame for a routine from which control was transferred. This pointer must be maintained so that when control is returned to the calling routine, the calling routine's environment can be restored to its previous state. Even if a routine has no local variables or parameters, the contents of the index register being used as the stack frame pointer must be saved before the register is used for any other purpose.

The best time to save the value of the previous stack frame pointer is immediately upon entry to a subroutine, which places the previous stack frame pointer immediately below the return address as shown in Figure 10.




Figure 10. Location of the Stack Frame Pointer

After space for local variables has been allocated, the stack frame pointer for the new subroutine needs to be initialized. By transferring the contents of the SP to either the X or Y index register using the TSX or TSY instruction, a new stack frame is created.

In summary, creating a complete stack frame involves the following three steps after entering a sub-routine:

- Immediately upon entry to a subroutine, the contents of the index register being used as the stack frame pointer must be saved by using either the PSHX or PSHY instruction.
- Storage space for the routine's local variables should be allocated using one of the three methods described earlier.
- 3. The new stack frame pointer must be initialized using either the TSX or TSY instruction.

The last issue to discuss is which index register to use as the stack frame pointer. In terms of code size and speed, the X index register would be the most logical choice since ALL instructions involving the Y index register require one additional opcode byte and one additional clock cycle to execute. However, if a program is not making extensive use of the stack for local variables and parameters but is performing extensive array or table manipulations, the Y index register may be a better choice. No matter which index register is used as the stack frame pointer, it should be, if at all possible, dedicated to that use throughout a program. Program debugging is much easier if the contents of a single index register can always be expected to point to the current stack frame.

ACCESSING PARAMETERS AND LOCAL VARIABLES

As mentioned in **USING THE M68HC11 STACK**, local variables and parameters are accessed by using instructions that support the indexed addressing mode. The following list identifies the load and store instructions as well as all arithmetic and logic instructions that support indexed addressing. Because most M68HC11 instructions support indexed addressing, it is just as code efficient to manipulate local variables that reside on the stack as it is to manipulate global variables using direct or extended addressing. Figure 11(a) illustrates a complete allocation frame as used by a subroutine.

ADCA	ADCB	ADDA	ADDB	ADDD
ANDA	ANDB	ASL	ASR	BCLR
BITA	BITB	BRCLR	BRSET	BSET
CLR	CMPA	CMPB	COM	CPD
CPX	CPY	DEC	EORA	EORB
INC	JMP	JSR	LDAA	LDAB
LDD	LDS	LDX	LDY	LSL
LSR	NEG	ORA	ORB	ROL
ROR	SBCA	SBCB	STAA	STAB
STD	STS	STX	STY	SUBA
SUBB	SUBD	ጥናጥ		

Using the indexed addressing mode to access data contained in a stack frame places a restriction on the combined size of local variables and parameters. Since the indexed addressing mode functions by adding an unsigned 8-bit offset to the contents of the 16-bit index register, the indexed addressing mode can only access information at addresses that are between 0 and 255 bytes greater than the base address contained in one of the index registers. Consequently, the maximum size of a single stack frame is restricted to 256 bytes. If no parameters are passed to a routine on the stack, then the entire 256 bytes are available for local variables. However, when parameters are passed on the stack, not only is the space occupied by the parameters unavailable for use as local variables, but the subroutine return address and previous stack frame pointer reduce the amount of available space by an additional four bytes.

In most embedded control applications that use the M68HC11 in the single-chip mode, this limit on the combined size of parameters and local variables for a single stack frame is rarely a concern since the amount of on-chip RAM is limited. Several techniques can be used to work around the limit imposed by the indexed addressing mode; however, they are extremely wasteful in terms of code space and execution speed.

NOTE

In reality, the amount of memory available for local storage in a single stack frame is 257 bytes. Because the M68HC11 is capable of loading and storing 16 bits of data with a single instruction, it is possible to access one byte beyond the contents of the index register plus the fixed offset of 255 with the 16-bit load and store instructions.

DEALLOCATING THE STACK FRAME

When a subroutine has completed execution, the stack space allocated for the stack frame must be released so the memory can be reused by subsequent subroutine calls. The deallocation of the stack frame includes not only the removal of the space occupied by the local storage, but also the restoration of the previous stack frame pointer and the removal of space occupied by any parameters that were passed to the subroutine.

The process of freeing the memory occupied by the stack frame is simply a matter of adjusting the value of the SP upward in memory. The SP must be adjusted upward by the same amount that it was adjusted downward when the space for the stack frame was allocated. Either of the following methods can be used to perform this task.

The most obvious way to perform the deallocation is to reverse the process used to allocate the storage. Removing the stack frame in this manner involves three basic steps. First, the storage occupied by any local variables must be removed from the stack area by using the reverse of one of the techniques described in **ALLOCATING LOCAL VARIABLES**. Alternately, the technique shown in Listing 10 can be used. This technique involves adjusting the value of the SP upward in memory by the same amount it was adjusted downward when the space was allocated.

LDAB	#LOCLEN	Get size of local storage into the B register.
ABX		Add it to the current stack frame pointer.
TXS		Deallocate the local storage.

Listing 10. Alternate Method for Deallocating Local Storage


Second, the previous stack frame pointer must be restored. Because the previous stack frame pointer is now on the top of the stack, the use of a pull index register X or Y from the stack (PULX or PULY) instruction is all that is needed to perform this operation. At this point, the return address is on the top of the stack. Simply executing a return from subroutine (RTS) instruction returns program execution to the instruction following the subroutine call.

After returning to the calling routine, any parameters that were pushed onto the stack before the subroutine call must now be removed. This places the burden of removing subroutine parameters on the calling routine rather than on the called routine. This method of removing subroutine parameters is perfectly acceptable and is the one most often used by C language compilers.

Removing the parameters can be as simple as a one-instruction operation. If the X or Y index register contains the address of the current stack frame pointer, simply executing a TXS or TYS instruction places the SP just below the stack frame pointer. If the X or Y index register does not contain the

address of the current stack frame pointer, an alternate method must be used to remove the parameters. Figure 11 illustrates the state of the stack at each stage of the deallocation process.

An alternate method requires the called routine to remove the entire stack frame, including any parameters passed to it. This method may not be as code efficient as the first method since it requires a fixed number of instructions to release the storage space occupied by the entire stack frame. Listing 11 shows the instruction sequence necessary to deallocate the stack frame when the X index register is being used as the stack frame pointer. This four-instruction sequence requires nine bytes of program storage space and 18 cycles to execute but removes the entire stack frame, regardless of the size. This method of stack frame deallocation has one drawback — the X or Y index register must always contain a valid stack frame pointer. Thus, all subroutines, even if they do not require parameters or local variables, must "mark" the current state of the stack upon entry by executing a PSHX; TSX or PSHY; TSY instruction sequence.



(d) After Execution of an RTS Instruction

(e) After Deallocation of Parameters

Figure 11. Deallocation of the Stack Frame

NOTE

In Listing 11, RA is the offset value to the <Return Address> and PSFP is the offset value to the <Previous Stack Frame Pointer>.

LDY	RA,X	Load the return address into the Y register.
LDX	PSFP,X	Restore the previous stack frame pointer.
TXS		Remove the entire stack frame.
JMP	0,Y	Return to the calling routine.

Listing 11. Alternate Method for Deallocating the Entire Stack Frame

In summary, choosing a method to deallocate the stack frame involves a tradeoff between code size and execution speed. Using the first method results in the smallest amount of code being generated but may take longer to execute than the method shown in Listing 11.

SUPPORT MACROS

The following macros may be used to help in managing stack frames in M68HC11 programs. Using these macros may not provide the smallest or fastest code in all situations but should make the program easier to write and debug. Although the macros were written for the Micro Dialects μ ASM-HC11TM assembler that runs on the MacintoshTM, they can be used with other assemblers with some modification. The following paragraph explains the way parameters are passed and referenced in the Micro Dialects assembler and should help in the conversion process.

When a macro is defined, parameters are not declared. When a macro is invoked, the parameters appear in the operand field following the macro name. Within a macro definition, parameters are referenced by using a colon (:) followed by a single decimal digit (0–9). Therefore, within the body of the macro, the first parameter is referenced by using ':0', the second parameter is referenced by using ':1', and so forth. Parameter substitution is performed strictly on a textual substitution basis.

The link macro shown in Listing 12 can be used to allocate a complete stack frame after entry into a subroutine. The link macro performs the following functions: 1) saves the previous stack frame pointer, 2) allocates the required number of bytes of local storage, and 3) initializes a new stack frame pointer. The calling convention for the link macro is as follows:

```
link <s.f. reg>,<storage bytes>
```

The first parameter passed to the macro is the name of the index register being used as the stack frame pointer (either X or Y). Although no check is made to ensure that a legal index register name is passed to the macro, the assembler will produce an "Unrecognized Mnemonic" error message when the macro is expanded. The second parameter is the number of bytes of local storage required by the subroutine.

```
link macro
psh:0 ; Save the previous stack frame pointer.
7s:0 ; Transfer the stack pointer into :0.
xgd:0 ; Transfer :0 into D.
subd #:1 ; subtract the required amount of local storage.
xgd:0 ; Initialize the new stack frame pointer
t:0s ; Update the stack pointer with new value.
```

Listing 12. The Link Macro

The return and deallocate (rtd) macro shown in Listing 13 can be used to partially deallocate a subroutine stack frame. The rtd macro performs the following functions: 1) deallocates local storage, 2) restores the previous stack frame pointer, and 3) returns to the calling routine. The rtd macro DOES NOT remove any parameters from the stack that may have been passed to the subroutine. Removal of any parameters must be performed by the calling routine. This macro is useful when no parameters are passed to a subroutine or when parameters are passed in registers. The calling convention for the rtd macro is as follows:

```
rtd <s.f. reg>,<storage bytes>
```

Like the link macro, the first parameter passed to the rtd macro is the name of the index register being used as the stack frame pointer (either X or Y). Again, although no check is made to ensure that a legal index register name is passed to the macro, the assembler will produce an "Unrecognized Mnemonic" error message when the macro is expanded. The second parameter is the number of bytes of local storage allocated when the subroutine was entered.

```
rtd macro
ldab #:1 ; number of bytes to deallocate.
ab:0 ; add it to the current stack frame pointer.
t:0s ; deallocate storage by updating the stack pointer.
pul:0 ; restore the previous stack frame pointer.
rts ; return to the calling routine.
```

Listing 13. The Return and Deallocate Macro

The only drawback in using this macro is that it uses the B accumulator when deallocating a subroutine's local storage, preventing a subroutine from returning a 16-bit result in the D accumulator. A simple solution to the problem is to surround the load accumulator B (LDAB) and add accumulator B to index register X or Y (ABX/ABY) instructions with the PSHB/PULB instruction pair as shown in Listing 14. This macro, renamed frtd for function return and deallocate, allows the D accumulator to be loaded with a return value immediately before the macro is called. A second solution to this problem is to place all return values on the stack as described in **FUNCTION/SUBROUTINE RETURN VALUES**, allowing the calling routine to retrieve the returned value and then remove it along with the parameters.

```
frtd
          macro -
                      ; save the lower byte of the return value.
          ddag
          ldab
                 #:1 ; number of bytes to deallocate.
                     ; add it to the current stack frame pointer.
          ab:0
          pulb
                       ; restore the lower byte of the return value.
          t:0s
                      ; deallocate storage by updating the stack pointer.
          pul:0
                      ; restore the previous stack frame pointer.
          rts
                       ; return to the calling routine.
          endm
```

Listing 14. The Function Return and Deallocate Macro

The return and deallocate using x (rtdx) and return and deallocate using y (rtdy) macros shown in Listing 15 can be used to completely deallocate a subroutine stack frame, including any parameters that were passed on the stack. The rtdx and rtdy macros perform the following functions: 1) deallocates the entire stack frame, including local storage and passed parameters, 2) restores the previous stack frame pointer, and 3) returns to the calling routine. The calling convention for the rtdx and rtdy macros is as follows:

```
rtdx <storage bytes> or rtdy <storage bytes>
```

The only parameter passed to the macros is the number of local storage bytes allocated upon entry to the subroutine. These macros have an advantage over the rtd macro in that the A and B accumulators are not used during deallocation, which allows a return value to be loaded into the A, B, or D registers before execution of the rtdx or rtdy macro.

```
rtdx
          macro
          ldy :0+2,x ; Load the return address into the Y index register.
          ldx :0,x ; restore the previous stack frame pointer.
                     ; Update the stack pointer, removing the storage space.
          txs
          jmp 0,y
                      ; Return to the calling routine.
          endm
rtdy
          1dx = :0+2,y; Load the return address into the X index register.
          ldy :0,y ; restore the previous stack frame pointer.
          tvs
                      ; Update the stack pointer, removing the storage space.
          jmp = 0,x; Return to the calling routine.
          endm
```

Listing 15. The rtdx and rtdy Macro

The only restriction to using the rtdx and rtdy macros is that a valid stack frame pointer for the previous subroutine must be present in either the X or Y index register when the register is pushed onto the stack at the beginning of the subroutine. Even if a subroutine has no local variables in it or no parameters passed to it, a PSHX and TSX instruction must be executed immediately upon entry to a subroutine to save the previous stack frame pointer and "mark" the current state of the stack. Before returning, a PULX instruction must be executed to restore the previous stack frame pointer.

This restriction implies that, somewhere in the program, the index register to be used as the stack frame pointer must be initialized with a valid value. If either the X or Y index register is to be dedicated for use as a stack frame pointer, the index register must be initialized at the beginning of the program. The initial value loaded into the index register should be one more than the value loaded into the stack pointer, which is easily accomplished by executing the TSX instruction immediately after initializing the stack pointer.

In summary, the use of the rtdx and rtdy macros are convenient in that they remove both parameters and local variables passed to subroutines. However, their use will cost three extra instructions in subroutines that do not have local variables or parameters but call subroutines that use local variables or have parameters passed to them.

EXAMPLES

Appendix A contains several examples that use the techniques described to manage local storage, parameter passing, and allocation/deallocation of stack frames.

APPENDIX A EXAMPLE LISTINGS

Include "Stack Macros" 2 Written By Gordon Doughman For Motorola Semiconductor 8 a The author reserves the right to make changes to this file. Although this 1.0 software has been carefully reviewed and is believed to be reliable, neither Motorola nor the author assumes any liability arising from its use. This soft-11 12 ware may be freely used and/or modified at no cost or obligation to the user. 13 14 The following macros may be used to help in managing stack frames in M68HC11 programs. The macros were written for Micro Dialects $\mu ASM-HC11$ 15 assembler that runs on the Macintosh but may be used with other assemblers 16 17 with some modification. The following discussion of the way parameters are 18 passed and referenced should help in the conversion process. 14 20 Within a macro, parameters are referenced by using a colen (:) followed by a single decimal digit (0-9). Therefore, within the body of the macro the first parameter is referenced by using ':0', the second parameter is 21 22 2.3 referenced by using ':1', and so forth. Parameter substitution is performed strictly on a textual substitution basis. 24 25 26 27 The link macro may be used to allocate a complete stack frame after entry 28 29 into a subroutine. The link macro performs the following functions: 1) Saves the previous stack frame pointer; 2) Allocates the requested 3.0 number of bytes of local storage; 3) Initializes a new stack frame pointer. 32 link <s.f. reg>.<storage bytes> 3.3 3.4 35 The first parameter passed to link is the index register that is being used as the stack frame pointer (either x or y). Although no check is made to 36. ensure that a legal index register name is passed to the macro, the assembler 37 will produce an "Unrecognized Mnemonic" error message when the macro is 386 expanded. The second parameter is the number of bytes of local storage 40 required by the subroutine. 4 i *********** 42 43 44 14 1152 macro psh:0 45 34 ; Save the previous stack frame pointer. ; Transfer the stack pointer into :0. 46 10 t.s:0 ; Transfer :0 into D. 47 M gad:0 ; subtract the required amount of local storage. 48 M subd # - 1 49 M xgd:0 ; Initialize the new stack frame pointer 50 M 1:08 ; Update the stack pointer with new value. endm 51 M 52 53 54 6,6, 56 The rtd (Return and Deallocate) macro may be used to partially deallocate 57 a subroutine stack frame that includes parameters passed on the stack. The 58 rtd macro performs the following functions: 1) Deallocates local storage; 59 2) Restores the previous stack frame pointer; 3) Returns to the calling 60 routine. Etd DOES NOT remove any parameters from the stack. This function must be performed by the calling routine. This macro is useful when 61 62 parameters are passed in registers rather than on the stack. 63 6.4 Usage: rtd <s.f. reg>,<storage bytes> 65 66 The first parameter passed to link is the index register that is being used 67 as the stack frame pointer (either x or y). Although no check is made to 68 ensure that a legal index register name is passed to the macro, the assembler will produce an "Unrecognized Mnemonic" error message when the macro is 69 7.0 expanded. The second parameter is the number of bytes of local storage

```
used by the subroutine.
 72
                              *****
 73
              *
 75 M
              rtd
                     macro
 76 M
                     ldab
                             #:1
                                         ; number of bytes to deallocate.
 77 M
                     ab:0
                                         ; add it to the current stack frame pointer.
 78 M
                     t:0s
                                         ; deallocate storage by updating the stack pointer.
 79 M
                     pul:0
                                          ; restore the previous stack frame pointer.
 80 M
                     rts
                                          ; return to the calling routine.
 81 M
                     endm
 82
 ΩZ
              84
 86
                     The frtd (Function Return and Deallocate) macro may be used to partially
 87
                     deallocate a subroutine stack frame that includes parameters passed on
                     the stack. The frtd macro performs the following functions: 1) Deallocates
 89
                     local storage; 2) Restores the previous stack frame pointer; 3) Returns
 90
                     to the calling routine. Frtd DOES NOT remove any parameters from the stack.
 91
                     This function must be performed by the calling routine. This macro is
                     useful when parameters are passed in registers rather than on the stack and
 93
                     a value is being returned in the D-accumulator.
 94
 95
                     Usage:
                               frtd
                                     <s.f. reg>.<storage bytes>
 96
 97
                     The first parameter passed to frtd is the index register that is being used
 98
                     as the stack frame pointer (either x or y). Although no check is made to
 99
                     ensure that a legal index register name is passed to the macro, the assembler
100
                     will produce an "Unrecognized Mnemonic" error message when the macro is
101
                     expanded. The second parameter is the number of bytes of local storage
102
                     used by the subroutine.
103
              *******************
104
105
106 M
              frtd
                     macro
107 M
                     pshb
                                         ; save the lower byte of the return value.
108 M
                     ldab
                                         ; number of bytes to deallocate.
109 M
                     ab:0
                                        ; add it to the current stack frame pointer. ; restore the lower byte of the return value.
110 M
                     pulb
111 M
                     t:0s
                                         ; deallocate storage by updating the stack pointer.
112 M
                     pul:0
                                         ; restore the previous stack frame pointer.
113 M
                     rts
                                          ; return to the calling routine.
114 M
                     endm
115
116
117
118
119
                     The rtdx and rtdy (Return and Deallocate using x or y) macros may be used
120
                     to completely deallocate a subroutine stack frame including parameters that
121
                     were passed on the stack. The rtdx macro performs the following functions:
122
                     1) Deallocates the entire stack frame including local storage and passed
123
                     parameters; 2) Restores the previous stack frame pointer; and 3) Returns
124
                     to the calling routine.
125
126
                               rtdx <storage bytes>
                     Usage:
127
                     Usage:
                               rtdy
                                     <storage bytes>
128
129
                     The only parameter passed to the routines is the number of bytes of local storage
                     that were originally allocated upon entry to the subroutine. These macros have
130
131
                     the advantage that the a and b accumulators are not used during the deallocation
                     process. This allows a value to be loaded into the a, b, or d registers before
132
133
                     the execution of the rtdx or rtdy macro and returned to the calling routine.
134
              ****************************
135
136
137 M
              rtdx
                     macro
138 M
                     ldy
                             :0+2,x
                                         ; Load the return address into the y-index register.
139 M
                     ldx
                                         ; restore the previous stack frame pointer.
                            :0,x
140 M
                     txs
                                         ; Update the stack pointer, removing the storage space.
141 M
                     jmp
                             0,у
                                          ; Return to the calling routine.
142 M
                     endm
143
144
```

```
145 M
               rt.dy
                       macro
146 M
                       ldx
                                :0+2.v
                                              : Load the return address into the x-index register.
147 M
                       ldy
                                :0,y
                                              ; restore the previous stack frame pointer.
148 M
                                              ; Update the stack pointer, removing the storage space.
                       tys
149 M
                                0,x
                                              ; Return to the calling routine.
                       imp
150 M
                       endm
151
152
153
154
155
                       The pshd macro pushes the 16-bit d-accumulator onto the stack. The
156
                       b-accumulator is pushed first so that the least significant 8-bits of
157
                       the 16-bit number appear on the stack at the higher address. This is
158
                       consistant with the way all 16-bit numbers are stored in memory.
159
160
                       Usage:
161
162
                       No parameters are required by the macro.
163
164
165
166 M
               pshd ·
167 M
                       pshb
168 M
                       psha
169 M
                       endm
170
171
172
173
174
                       The puld macro pulls the top two bytes from the stack and places them in
175
                       the 16-bit d-accumulator. The first byte pulled from the stack is placed
176
                       in the a-accumulator; the second byte pulled from the stack is placed in
177
                       the b-accumulator. The pull order is consistant with the way all 16-bit
178
                       numbers are stored in memory.
179
180
                                  puld
                       Usage:
181
182
                       No parameters are required by the macro.
183
184
185
186 M
               puld
                       macro
187 M
                       pula
188 M
                       pulb
189 M
                       endm
190
191
192
193
194
                       The clrd macro uses the clra and clrb instructions to clear the 16-bit
195
                       d-accumulator.
196
197
                       Usage:
                                  clrd
198
199
                       No parameters are required by the macro.
200
201
202
203 M
               clrd
                       macro
204 M
                       clra
205 M
                       clrb
206 M
                       endm
207
208
209
210
```

```
211
212
                                                     Written By
213
                                                  Gordon Doughman
214
                                                        For
215
                                              Motorola Semiconductor
216
217
                       The author reserves the right to make changes to this file. Although this
218
                       software has been carefully reviewed and is believed to be reliable, neither
219
                       Motorola nor the author assumes any liability arising from its use. This soft-
220
                       ware may be freely used and/or modified at no cost or obligation to the user.
221
222
223
224
225
226
                       This subroutine converts a 16-bit binary integer to a null terminated
227
                       ASCII string. Three parameters are passed to the subroutine on the
228
                       stack. The first parameter is the 16-bit binary number to be converted.
229
                       The second parameter is the address of a buffer where the null terminated
                       ASCII string will be placed. The buffer should be at least 7 bytes long.
230
231
                       The third parameter is a boolean flag indicating whether the number passed
232
                       in the first parameter is a signed or unsigned 16-bit number. If the byte
233
                       flag is zero, the number is converted as an unsigned number. If the byte
234
                       is non-zero, the number will be converted as a 16-bit signed number.
235
                       Parameters are pushed onto the stack in the following order: 1) Signed Flag;
236
                       2) Pointer to ASCII buffer; 3) Number to be converted. A typical
237
                       calling sequence would be:
238
239
                                              ; Do the conversion as an unsigned number.
                       clra
240
                       psha
                                              ; put the flag on the stack.
                              #Buffer
                                              ; get the address of the ascii buffer.
                       1 dd
241
242
                       pshd
                                              ; put the address on the stack.
243
                       144
                              Num
                                              ; Get the number to convert.
                                              ; Put it on the stack
244
                       pshd
245
                       jsr
                              Int2Asc
                                              ; Go convert the number.
246
247
248
249
250
                       This subroutine has two local variables. The first, zs, is a boolean variable
251
                       used to supress leading zeros when doing a conversion. It is located at an
252
                       offset of 0 from the stack frame pointer. The second local, Divisor, is a 16-bit
253
                       variable. It is used to divide the number being converted by succeedingly lower
254
                       powers of 10. Divisor is located at an offset of 1 from the local stack frame
255
                       pointer.
256
257
                       NOTE: This routine was written assuming that the previous stack frame pointer
                       is the x-index register. HOWEVER, because the x-index register is required
258
2.59
                       by the integer divide instruction, the y-index register is used as the
260
                       stack frame pointer WITHIN the Int2Asc subroutine.
261
262
263
                       Declare locals
264
265 0000
                  PCSave
                                                     ; save the current PC value
                                 set
266 0000
                                       Λ
                                                      ; set PC to 0 for offsets to locals
                                 org
267 0000
                                 rmb
                                                     ; declare zs variable.
                  75
268 0001
                  Divisor
                                                     : declare Divisor variable.
                                 rmb
269 0003
                  LocSize
                                 set
                                                      ; number of bytes of local storage.
270 0000
                                        PCSave
                                 ora
271
272
                      Offsets to parameters
273
274 0007
                  Num
                           eau
                                 LocSize+4
                                                     ; offset to Num parameter.
                                                     ; offset to BuffP parameter.
275 0009
                  BuffP
                                 ean
                                        LocSize+6
276 000B
                  Signed
                                 equ
                                        LocSize+8
                                                      ; offset to Signed parameter.
277
278 0000
                  Int2Asc
                                 eau
                                                      ; save the previous stack frame pointer.
279 0000 3C
                  [ 4]
                                 pshx
280 0001 CC2710
                                 ldd
                                        #10000
                                                      ; initialize the divisor to 10000.
                 [ 31
281 0004
                                 pshd
282 0004 37
                  [ 31
                                 pshb
283 0005 36
                  [ 3]
                                 psha
284 0006 4F
                  [ 2]
                                 clra
                                                      ; initialize zs to 0.
```

```
285 0007 36
                 [ 3]
                               psha
286 0008 1830
                 [4]
                               tsy
                                                   ; initialize the new stack frame pointer.
287 000A 18EC07
                                                   ; get the number to convert. Is it zero?
                [6]
                                1.66
                                      num,y
288 000D 260B
                 [ 31
                               bne
                                      Int 2Asc1
                                                   ; no go do the conversion.
289 000F CC3000
                 [ 3]
                               1 dd
                                      #$3000
                                                   ; yes.
290 0012 CDEE09
                 [6]
                               ldx
                                      BuffP,y
                                                   ; point to the buffer.
291 0015 18ED00
                1 61
                                                   : just put an ASCII 0 in the buffer.
                               std
                                      0.v
292 0018 2050
                                                   ; then return.
                 f 31
                               hra
                                      Int 2Acc5
293 001A 186D0B
                [ 7] Int2Asc1 tst
                                      Signed, y
                                                   ; do the conversion as a signed number?
294 001D 2716
                 [3]
                               beq
                                      Int2Asc2
                                                   ; no.
295 001F 4D
                 [ 2]
                               tsta
                                                   ; yes. Is the number negative?
296 0020 2A13
                 [ 3]
                               bp l
                                      Int 2Asc2
                                                   ; no. just go do the conversion.
297 0022 43
                1 21
                                                    ; yes. make it a positive number by negation.
                               coma
298 0023 53
                 [2]
                               comb
299 0024 C30001
                1 41
                               addd
                                      #51
300 0027 18ED07
                [6]
                               std
                                      Num, y
                                                   ; save the result.
301 002A 862D
                                      #'-'
                 [2]
                               ldaa
                                                   ; get an ASCII minus sign.
302 002C CDEE09
                                      BuffP,y
                1 61
                               ldx
                                                   ; point to the buffer.
303 002F A700
                [4]
                               staa
                                     0,x
                                                    ; put it in the buffer.
304 0031 08
                 [ 3]
                                                    ; point to the next location in the buffer.
                                inx
                                      BuffP,y
305 0032 CDEF09
                [6]
                                                    ; save the new pointer value.
                                stx
                 [ 6] Int2Asc2 ldd
                                                    ; get the remainder to convert.
306 0035 18EC07
                                      Num,y
307 0038 CDEE01
                1 61
                                ldx-
                                      Divisor,y
308 003B 02
                 [41]
                               idiv
309 003C 18ED07
                               std
                                                   ; save the remainder.
                 [6]
                                      Num.v
310 003F 8F
                 1 31
                               xadx
                                                    ; put the dividend into d.
311 0040 5D
                 [2]
                                                   ; was the dividend 0?
                                t.st.b
312 0041 2605
                 [3]
                               bne
                                      Int2Asc3
                                                   ; no. go store the number in the buffer.
313 0043 186D00
                i 71
                                                   ; are we still supressing leading zeros?
                               tet
                                      zs.v
314 0046 2710
                 [ 3]
                               beq
                                      Int2Asc4
                                                   ; yes. go setup for the next divide.
315 0048 CB30
                 [ 2] Int2Asc3 addb
                                      #'0'
                                                   ; make the dividend ASCII.
316 004A 8601
                 [ 2]
                               ldaa
                                      #1
                                      zs,y
317 004C 18A700
                1 51
                                staa
                                                   ; don't supress leading zeros anymore.
                                      BuffP,y
318 004F CDEE09
                 [6]
                               ldx
                                                   ; get a pointer to the buffer.
319 0052 E700
                 [4]
                                                   ; save the digit.
                               stab
                                      0.x
320 0054 08
                 [ 3]
                               inx
                                                    ; point to the next location.
                                      BuffP,y
321 0055 CDEF09
                [ 6]
                                stx
                                                    ; save the new pointer value.
322 0058 18EC01
                [ 6] Int2Asc4 ldd
                                      Divisor,y
                                                   ; get the previous divisor.
323 005B CE000A
                 1 31
                               ldx
                                      #10
                               idiv
324 005E 02
                 1411
                                                    ; divide it by 10.
325 005F CDEF01
                 [6]
                               stx
                                      Divisor,y
                                                   ; save the dividend. Is it zero?
326 0062 26D1
                 [ 3]
                                bne
                                      Int2Asc2
                                                   ; no. continue with the conversion.
327 0064 CDEE09
                                      BuffP,y
                [ 61
                               ldx
                                                    ; get a pointer to the buffer.
328 0067 6F00
                 [ 61
                               clr
                                      0,x
                                                   ; null terminate the string.
329 0069 30
                 [ 3]
                                tsx
                                                   ; this is only needed because we are using y as our
                                                     sf pointer.
330 006A
                                                    ; return & deallocate locals & parameters.
                     Int2Asc5
                               rtdx LocSize
331 006A 1AEE05
                 [6]
                                ldy
                                      LocSize+2,x
                                                   ; Load the return address into the y-index register.
332 006D EE03
                 [5]
                               ldx
                                      LocSize,x
                                                   ; restore the previous stack frame pointer.
333 006F 35
                 [ 3]
                               txs
                                                    ; Update the stack pointer, removing the storage
                                                      space.
334 0070 186E00
                [ 4 ]
                                jmp
                                      0,y
                                                    ; Return to the calling routine.
335
336
337
338
339
340
                      This subroutine performs a 16 \times 16 bit unsigned multiply and produces a 32-bit
341
                      result. Two 16-bit numbers are passed to the subroutine on the stack.
342
                      The 32-bit result is returned on the stack in place of the two 16-bit
343
                      parameters. This allows the calling routine to easily pull the product
344
                      from the stack and store the result. Because multiplication is a
345
                      commutative operation, the order in which the parameters are pushed
346
                      onto the stack is unimportant. A typical calling sequence would be:
347
348
                      l dd
                                Num1
349
                      pshd
350
                      ldd
                                Num2
351
                      pshd
352
                                Mul16x16
                      isr
353
                      puld
354
                      std
                                Result32
355
                      puld
                                Result32+2
```

```
357
358
359
360
361
                       This subroutine has four local variables. Each variable occupies 1 byte
362
                       on the stack. These four bytes are used to hold the partial product as
363
                       the final answer is being computed. These four byte variables are
364
                       treated as 16-bit variables during the calculation.
365
366
                       NOTE: This routine was written assuming that the stack frame pointer
367
                       is the x-index register.
369
                       Declare locals
370
371 0073
                  PCSave
                                                     ; save the current PC value
372 0000
                                       ٥
                                                     ; set PC to 0 for offsets to locals
                                 ora
373 0000
                  PrdO
                                 rmb
                                       1
                                                     ; declare ms byte of partial product variable.
374 0001
                  Prd1
                                 rmb
                                                     ; declare next ms byte of partial product variable.
375 0002
                  Prd2
                                 rmb
                                       1
                                                     ; declare next ls byte of partial product variable.
376 0003
                  Prd3
                                 rmb
                                       1
                                                     ; declare is byte of partial product variable.
377 0004
                 LocSize
                                 set
                                                     ; number of bytes of local storage.
378 0073
                                 ora
                                       PCSave
379
380
                      Offsets to parameters
381
382 0008
                  Fact1
                                       LocSize+4
                                                     ; offset to factor 1 parameter.
                                 eau
383 0004
                 Fact 2
                                 equ
                                       LocSize+6
                                                     ; offset to factor 2 parameter.
384
385
                      cycles clear
386
387 0073
                 Mul16x16
                                 equ
388 0073 3C
                  [4]
                                 pshx
                                                     ; save the previous stack frame pointer.
389 0074
                                 clrd
                                                     : clear the d-accumulator.
390 0074 4F
                 [ 2]
                                 clra
391 0075 5F
                  [2]
                                 clrb
392 0076
                                 pshd
                                                     ; allocate & initialize the locals prd0 - prd3
393 0076 37
                  f 31
                                 pshb
394 0077 36
                  [ 3]
                                 psha
395 0078
                                 pshd
396 0078 37
                 [ 3]
                                 pshb
397 0079 36
                 [ 3]
                                 psha
                                                     ; initialize the new stack frame pointer.
398 007A 30
                 [ 3]
                                 tsx
399 007B A609
                 [4]
                                       Fact1+1,x
                                                     ; get the ls byte of factor 1.
                                 ldaa
400 007D E60B
                 [ 4]
                                 ldab Fact2+1.x
                                                     ; get the 1s byte of factor 2.
401 007F 3D
                  [10]
                                 mul
                                                     ; multiply them.
402 0080 ED02
                                                     ; save the first term of the partial product.
                 [5]
                                 std
                                       Prd2,x
403 0082 A608
                                       Fact1.x
                 [4]
                                 ldaa
                                                     ; get the ms byte of factor 1.
404 0084 E60B
                 [4]
                                 ldab
                                       Fact2+1,x
                                                     ; get the 1s byte of factor 2.
405 0086 3D
                 [10]
                                mul
                                                     ; multiply them.
406 0087 E301
                                addd
                                       Prd1.x
                 1 61
                                                     ; add the result into the partial product.
407 0089 ED01
                 [ 5]
                                 std
                                       Prd1.x
                                                     ; save the result.
408 008B A609
                 [4]
                                 ldaa
                                                     ; get the 1s byte of factor 1.
                                       Fact1+1.x
409 008D E60A
                  [4]
                                 ldab
                                      Fact2,x
                                                     ; get the ms byte of factor 2.
410 008F 3D
                 [10]
                                                     ; multiply them.
                                mull
411 0090 E301
                 [6]
                                 addd
                                       Prd1,x
                                                    ; add the result into the partial product.
412 0092 ED01
                 151
                                 std
                                       Prd1,x
                                                     ; save the result.
413 0094 2402
                 1 31
                                 bcc
                                       Mul116
                                                     ; Was there a carry into Prd0?
414 0096 6C00
                 [6]
                                 inc
                                       Prd0.x
                                                     ; yes. 'add' it in.
415 0098 A608
                 [ 4] Mul16
                                 ldaa
                                       Fact1,x
                                                     ; get the ms byte of factor 1.
416 009A E60A
                 [4]
                                 ldab Fact2.x
                                                     ; get the ms byte of factor 2.
417 009C 3D
                 [10]
                                mu l
                                                     ; multiply them.
418 009D E300
                 [6]
                                addd
                                       Prd0,x
                                                     ; add it to the partial product.
419 009F ED08
                 [5]
                                 std
                                       Fact1,x
                                                     ; overwrite the two parameters with the result.
420 00A1 EC02
                 [ 51
                                 144
                                       Prd2 x
421 00A3 ED0A
                 [ 5]
                                 std
                                       Fact2,x
422 00A5
                                 rtd
                                       x,LocSize
                                                     ; return and deallocate the locals.
423 00A5 C604
                 f 21
                                 ldab
                                       #LocSize
                                                     : number of bytes to deallocate.
424 00A7 3A
                 1 31
                                 abx
                                                     ; add it to the current stack frame pointer.
425 00A8 35
                 [ 3]
                                 txs
                                                     ; deallocate storage by updating the stack pointer.
426 00A9 38
                 [5]
                                pulx
                                                     ; restore the previous stack frame pointer.
427 00AA 39
                 [5]
                                rts
                                                     ; return to the calling routine.
429
                      cycles total=170
                                                     ; Total number of E cycles for a 16 x 16 multiply.
430
431
```

```
432
433
                       This subroutine performs a 32 by 16 bit unsigned divide and produces a 32-bit quotient and a 16-bit remainder. Both the divisor and dividend are passed to
434
435
436
                        the subroutine on the stack. The 32-bit quotient and 16-bit remainder are
437
                        returned on the stack in place of the divisor and dividend. This allows the
                       calling routine to easily pull the answer from the stack and store the result.
438
439
                       The divisor is pushed onto the stack first, followed by the lower 16-bits of
440
                       the dividend and finally the upper 16-bits of the dividend. A typical calling
441
                       sequence would be:
442
443
                       144
                                  Divisor
444
                       pshd
445
                       ldd
                                  Dividend+2
446
                       pshd
447
                       ldd
                                  Dividend
448
                       pshd
449
                                  Div32x16
                       isr
450
                       puld
451
                       std
                                  Ouotient
452
                       blug
453
                       std
                                  Ouotient+2
454
                       puld
455
                                  Remainder
                       std
456
457
458
459
160
461
                       This subroutine has two local variables. A 32-bit variable for partial quotient
462
                       results that is treated as two 16-bit variables and a 16-bit variable for
463
                        intermediate remainder results.
464
465
                       NOTE: This routine was written assuming that the previous stack frame pointer
466
                       is the x-index register. HOWEVER, because the x-index register is required
467
                       by the integer and fractional divide instructions, the y-index register is
468
                       used as the stack frame pointer WITHIN the Div32x16 subroutine.
469
470
                       Declare locals
471
472 00AB
                  PCSave
                                                       ; save the current PC value.
473 0000
                                         0
                                                       : set PC to 0 for offsets to locals.
                                  ora
474 0000
                  0uo0
                                  rmb
                                         2
                                                        ; declare upper 16-bits of quotient.
475 0002
                  Quo2
                                  rmb
                                         2
                                                       ; declare lower 16-bits of quotient.
476 0004
                  Rem
                                  rmb
                                                       ; declare remainder.
477 0006
                  Locsize
                                                        ; number of bytes of local storage.
                                  set
478 00AB
                                  org
                                         PCSave
479
480
                      Offsets to parameters
481
482 000A
                  Num0
                                  eau
                                         LocSize+4
                                                       ; upper 16-bits of Dividend.
483 000C
                  Num2
                                  eau
                                         LocSize+6
                                                       ; lower 16-bits of Dividend.
484 000E
                                                        ; 16-bit divisor.
                  Denm
                                         LocSize+8
                                  eau
485
486
                      cycles clear
487
488 00AB
                  Div32x16
                                  equ
489 00AB 3C
                  [4]
                                  pshx
                                                        ; save the previous stack frame pointer.
490 00AC
                                  clrd
                                                        ; clear the d-accumulator.
491 00AC 4F
                  [ 2]
                                  clra
492 00AD 5F
                  [2]
                                  clrb
493 00AE
                                  pshd
                                                        ; allocate & initialize the locals.
494 00AE 37
                  [ 3]
                                  pshb
495 00AF 36
                  [ 3]
                                  psha
496 00B0
                                  pshd
497 00B0 37
                  1 31
                                  pshb
498 00B1 36
                                  psha
                  [ 3]
499 00B2
                                  pshd
500 00B2 37
                  [ 3]
                                  pshb
501 00B3 36
                  [ 3]
                                  psha
502 00B4 1830
                  [4]
                                  tsy
                                                        ; initialize y as the new stack frame pointer.
503 00B6 18EC0A
                  [6]
                                  1dd
                                         Num0,y
                                                        ; load the upper 16-bits of the dividend.
504 00B9 CDA30E
                  [7]
                                  cpd
                                         Denm,y
                                                        ; is the divisor>the upper 16-bits of the dividend?
505 00BC 2507
                  1 31
                                  hlo
                                         Div32x16a
                                                        ; yes. use a fractional divide on the initial value.
```

506 00BE CDEE0E		dx Denm,y	; load the divisor into x.
507 00C1 02	• • •	div	; divide the upper 16 bits by the divisor.
508 00C2 CDEF00		tx Quo0,y	; save the partial quotient.
509 00C5 CDEE0E	[6] Div32x16a lo		; load the divisor into x.
510 00C8 03	[41] fo	div	; resolve the remainder into a 16-bit fractional part.
511 00C9 CDEF02	[6] st	tx Quo2,y	; save the partial result.
512 00CC 18ED04	[6] st	td Rem,y	; save the remainder of the fractional divide (partial remainder).
513 00CF 18EC0C	[6] 10	dd Num2,y	; get the lower 16-bits of the dividend.
514 00D2 CDEE0E	[6] 10	dx Denm,y	; get the denominator again.
515 00D5 02	[41] id	div	; resolve the remaining quotient.
516 00D6 18E304	[7] ad	ddd Rem,y	; add the previous remainder to this remainder.
517 00D9 18ED04		td Rem,y	; save the total remainder.
518 00DC 8F		gdx	; put the last partial quotient into the d-accumula-
		2	tor
519			: & save the total remainder in x.
520 00DD 18E302	[7] ac	ddd Quo2,y	; add partial quoient to the lower 16-bits of the
	• •		quotient.
521 00E0 18EDOC	[6] st	td Num2,y	; save the result.
522 00E3 18EC00	[6] 10	dd Quo0,y	; get the upper 16-bits of the quotient.
523 00E6 C900	[2] ad	dcb #0	; add the possible carry to the lower 8-bits.
524 00E8 8900	[2] ad	dca #0	; add the possible carry to the upper 8-bits.
525 00EA 18ED0A	[6] st	td Num0,y	; save the result.
526 00ED 8F	[3] xg	gdx	; get the total remainder back into d.
527 00EE CDA30E	[7] cr	mpd Denm,y	; is the total fractional remainder > the divisor?
528 00F1 2519	[3] b	lo Div32x16b	; no. we're finished.
529 00F3 18A30E	[7] si	ubd Denm,y	; yes. It will be < than 2*Divisor.
530 00F6 18ED04	[6] st	td Rem,y	; save the final remainder.
531 00F9 18EC0C	[6] 10	dd Num2,y	; now we must add 1 to the 32-bit quotient.
532 00FC C30001	[4] ad	ddd #1	; add 1 to the lower 16-bits.
533 00FF 18ED0C	[6] st	td Num2,y	; save the result.
534 0102 18EC0A	[6] 10	dd Num0,y	; get the upper 16-bits.
535 0105 C900	[2] ad	dcb #0	; add the possible carry to the lower 8-bits.
536 0107 8900	[2] ad	dca #0	; add the possible carry to the upper 8-bits.
537 0109 18ED0A	[6] st	td Num0,y	; save the result.
538 010C 18EC04	[6] Div32x16b lo	dd Rem,y	; get the final remainder.
539 010F 18ED0E	[6] st	td Denm,y	; overwrite the divisor.
540 0112 30	[3] ts	sx	; need to do this for rtd to work correctly. See NOTE.
541 0113	rt	td x,LocSize	; deallocate locals & return.
542 0113 C606	[2] 10	dab #LocSize	; number of bytes to deallocate.
543 0115 3A	[3] ak	bx	; add it to the current stack frame pointer.
544 0116 35			; deallocate storage by updating the stack pointer.
545 0117 38			; restore the previous stack frame pointer.
546 0118 39	[5] rt	ts	; return to the calling routine.
547	*		
548	cycles total	1=347	; Total number of E cycles for a 32 \times 16 divide.
549	*		

Errors: None Labels: 30
Last Program Address: \$0118
Last Storage Address: \$FFFF
Program Bytes: \$0119 281
Storage Bytes: \$0000 13

AN1065

Use of the MC68HC68T1 Real-Time Clock with Multiple Time Bases

Prepared by: Jim Carlson

Field Applications Engineering

INTRODUCTION

The MC68HC68T1 is an HCMOS peripheral chip containing a real-time clock/calendar and a 32 byte static RAM array. A synchronous, serial, three-wire interface (synchronous peripheral interface) is provided for communication with a microcomputer. The MC68HC68T1 can use a crystal or the 50/60 hertz line frequency as its timebase.

Often applications are line powered during normal operation but must continue to maintain the correct time-of-day when powered down. During normal operation the timebase is provided by the power mains (50 or 60 hertz). When the main power is lost, the 50/60 hertz timebase is lost. At this point, the clock must switch to crystal operation to provide correct time keeping. The MC68HC68T1 is not directly capable of this; additional support must be provided by the host microcomputer. This application note makes use of the Motorola MC68HC11A8P1 as the host MCU, as it provides the necessary Serial Peripheral Interface. MCUs that do not provide this functionality may emulate it in software by manipulating parallel I/O.

The power line is chosen as the preferred timebase because of the accuracy provided by the electric utility companies. A 32.768 kHz crystal, on the other hand, is quite sensitive to temperature variations, and to the voltage on which the oscillator runs. Temperature sensitivity often exceeds 0.035 ppm/°C and aging can exceed 5 ppm/year. This may cause errors exceeding twenty seconds per month, if the crystal is subjected to wide temperature variations, such as encountered in remote, outdoor sites.

Contrast this error with that achieved with the power line as a timebase, which may be under one second per month.

This application note discusses the transition from line to crystal timebase operation during line power failure, and back to line power timebase when line power is reestablished.

CIRCUIT OPERATION

The purpose of this circuit is to demonstrate the use of the MC68HC68T1 in a application using both the power line and a crystal as the timebase, depending on the availability of line power. As such, it is just a skeleton of an actual system. No method to set the clock is provided; just a subroutine called "SET_CLCK" which always sets the clock to 00:00:00, Friday, January 1, 1990 (24 hour time). An actual application would, of course, prompt the operator for the correct time and date.

The demonstration software puts the MCU into a continuous loop, where the time (hours, minutes, and seconds), maintained in the MC68HC68T1 is read, converted into an ASCII representa-

tion, then transmitted through the asynchronous serial port (SCI) to a display device, such as a CRT terminal. No linefeed character is sent, so the time display remains on one line, and appears to simply increment. Power can be removed from the system, and the clock continues to operate on power supplied by the 3.6 volt NiCad battery. When power is reapplied, the displayed time reflects correct operation.

Please refer to Figure 1 for a schematic diagram of this demonstration system. The MCU is operated with an 8 MHz crystal, for an internal bus frequency of 2 MHz. This allows the standard data rate of 9600 baud to be generated. An MC145407 line driver/receiver is used to level shift the asynchronous serial port to RS-232C levels. This device requires only a single 5 volt supply, as on—chip charge pumps generate the ±10 volt levels required by RS-232C.

The MC68HC68T1 is configured by the host MCU to operate with the line frequency providing the timebase. This is done by serially writing the value %11110100 to the Clock Control Register in the MC68HC68T1.

	D7	D6	D5	,D4	D3	D2	D1	D0
CLOCK CONTROL REGISTER	START STOP	LINE XTAL	XTAL SEL 1	XTAL SEL 0	50 Hz 60 Hz	CLK OUT 2	CLK OUT 1	CLK OUT 0

Bit D7 = 1 enables the clock counter chain
Bit D6 = 1 selects the line frequency as the timebase
Bits D5:D4 = 1:1 select the 32.768 kHz crystal option
Bit D3 = 1 selects 60 Hz as the timebase frequency

Bits D2:D1:D0 = 1:0:0 disables the CLK OUT pin

Please note that when the line frequency is selected as the timebase, the MC68HC68T1's power fail detect circuit can not be used, as it is disconnected from the LINE pin. This requires that the POWER SENSE bit (bit D5) in the Interrupt Control Register be set to 0. This is the default value at reset time, and does not need to be initialized by the user.

The battery connected to the MC68HC68T1 supplies power to the oscillator at all times, including when the 5 volt system power is available. In a system which uses only the crystal as the timebase, this minimizes frequency variation, as the oscillator supply voltage is relatively constant. In this system, however, this is not important because of the line frequency timebase. The important item here is that current always flows from the battery to the MC68HC68T1. During line powered operation, this current must be supplied to the battery (by Rcharge in Figure 1), to prevent its discharge, and to provide a trickle charging current. This requires that only rechargeable batteries be used, such as NiCad types, or one of the new, rechargeable lithium cells.

Since the internal power fail detect circuitry is disabled in the MC68HC68T1, the power supply must provide this information to the system. A Motorola MC34160 Power Supply Supervisory Circuit was chosen for this function. This device provides the voltage regulator function required for the 5 volt power supply. The two

outputs of interest here are the Power Warning and the Reset outputs. The Reset output generates a reset to the MCU when power is applied to the system. The Power Warning output generates an interrupt to the MCU when the unregulated voltage drops below a value considered to be dangerously low, but not yet below the minimum operating voltage of the regulator. Please refer to Figure 2.

An uncommitted voltage comparator is also provided by the MC34160; and is used to convert the 60 Hz sine wave from the power transformer into a logic signal to drive LINE on the MC68HC68T1. Since this comparator provides hysteresis, noise immunity is improved.

When the Power Warning output generates an interrupt to the MCU, the MCU completes the current instruction, or series of instructions in the critical code section, and then enters the interrupt handler code. This code simply reconfigures the MC68HC68T1 to crystal timebase operation by writing the value %10110100 to the Clock Control Register. Please note that only bit D6 was changed, as compared to the value previously written. The interrupt handler routine would then save whatever other information was required by the application into the MC68HC68T1's internal RAM. In this example, however, nothing needs to by saved, so the MCU just enters the STOP state

The code section that reads the time information from the MC68HC68T1 is considered a critical code section, because it accesses MCU resources which are also accessed from within the interrupt handler. If the interrupt were to be accepted while serial transmissions were in progress, errors would occur, because the interrupt handler would not allow the completion of the transmission, but would simply start its own transmission. This could cause a "Write Collision" in the S.P.I., or erroneous data to be sent to the MC68HC68T1. This is prevented by simply bracketing this critical code with instructions that disable interrupts at the beginning, and enable interrupts at the end.

The value of the power supply filter capacitor (C_{filter} in Figure 1) must be chosen so that T_{Save} (Figure 2) is long enough to allow the MCU to completely execute the interrupt handler code before the unregulated voltage drops to a point below which the regulator will not operate. The value of C_{filter} (Figure 1) provides approximately 150 ms of operation after the interrupt is generated.

The MC34164P Low Voltage Detect Circuit guarantees that the MCU is held in the reset state when the supply voltage drops below the level that allows the MC34160 to function correctly. This prevents possible program run away, which may modify registers in the MC68HC68T1.

The program source code listing is included. This software was written for Motorola's MC68HC11 cross macro assembler.

REFERENCES

M68HC11 Reference Manual, M68HC11RM/AD Revision 1, Motorola, 1990.

Linear and Interface Integrated Circuits, DL128 Revision 3, Motorola, 1990.

M68HC11EVB Evaluation Board User's Manual, M68HC11EVB/D1, Motorola, 1986.

M6800 Family Macro Assemblers Reference Manual, M68XRASM/D2, Motorola, 1985.

"CX-1V Crystal Data Sheet," Statek Corporation, 12/87. "MC68HC68T1 Advance Information Data Sheet," MC68HC68T1/D, Motorola, 1988.

"Linear/Switchmode Voltage Regulator Handbook," HB206 Revision 3, Motorola, 1989.

NOTE: After November, 1990 please refer to the updated MC68HC68T1 data sheet in *Application-Specific Standard ICs* data book, DL130 Revision 1, Motorola, 1990.

This software demonstrates the use of the MC68HC68T1 Real Time Clock in a system that normally derives its timebase from the ac line, but during a power failure, switches to a 32.768 kHz crystal.

This software runs on an MC68HC11A8P1 microcomputer. This MCU contains a debug monitor called "BUFFALO".

This software is stored in the MCU's on-chip EEPROM.

Initialize the SCI Port

LDAA

STAA

BSET

#%00110000

SCCR2,X,#TE

BAUD,X

The purpose of this program is to output the time-of-day to a CRT terminal connected to the MCUs SCI (UART) port. When a power failure occurs, the MCU is interrupted with an IRQ, then it switches the real time clock to crystal control. When power is reapplied, the MCU switches the real time clock back to line power timebase.

MC68HC68T1 Register Addresses: Seconds EQU \$20 Seconds Register Minutes EQU \$21 Minutes Register Hours EQU \$22 Hours Register EQU \$23 Day of Week Register Day Date of Month Register Date **FOU** \$24 Month EQU \$25 Month Register Year Register Year **FOU** \$26 Sec_Alarm EQU \$28 Seconds Alarm Min_Alarm EQU \$29 Minutes Alarm Hrs Alarm \$2A Hours Alarm **FOU** Status EQU \$30 Status Register %00010000 First-Time-Up Status Bit First_Up EQU Control EQU Clock Control Register \$31 Start EQU %10000000 Start = 1 Enables the Divider Chain Line EQU %01000000 Line = 1 Crystal = 0 XTL_SEL1 FOU %00100000 XTL_SEL1:XTL_SEL0 = %11 for 32.768 kHz XTL_SEL0 EQU %00010000 Line_50 EQU %00001000 Clear for 60 Hz Timebase Interrupt EQU \$32 Interrupt Control Register Write EQU %10000000 Write Enable Bit In Address Word MC68HC11A8P1 Equates: REGBASE EQU \$1000 Base Address of I/O Register Set IRQ_VEC EQU \$FF Indirect Vector for IRQ (3 Bytes) SPSR EQU \$29 SPI Status Register (Offset from "REGBASE") SPIF EQU %10000000 Transfer Complete Flag SPCR **SPI Control Register** EQU \$28 SPDR EQU SPI Data Register \$2A BAUD FOU \$2B SCI Baud Rate Control SCCR1 EQU \$2C SCI Control Register #1 SCCR2 EQU \$2D SCI Control Register #2 %00001000 Transmitter Enable TF FOL SCSR EQU \$2E SCI Status Register **TDRE** EQU %10000000 Transmit Data Register Empty SCDR EQU \$2F SCI Data Register **PORTD** EQU \$8 Port D Data Register SS EQU %00100000 Slave Select Output to MC68HC68T1 DDRD EQU Port D Data Direction Register \$9 Misc. Equates: CR EQU 13 **ASCII Carriage Return JMP** EQU \$7E "JMP \$HHHH" OPcode TOS FOU Top of Available RAM (BUFFALO Compatible) \$35 **BSCT** Scratch Pad Storage Locations: RMB Time 3 Store Time in B.C.D. Here RMB Build Time String Here in ASCII String ORG \$B600 Beginning of EEPROM Reset EQU LDS #TOS Init Stack Pointer to Top of RAM LDX #REGBASE Point to Base of I/O Registers

9600 Baud (Crystal = 8.0 MHz)

Enable SCI's Transmitter

Initialize the SPI Port

RSFT DDRD,X,#%00111000

LDAA #%01010100

STAA SPCR Y Configure SS, SCK, and MOSI into Outputs

Enable, SPI, Bit Rate = 1 MHz. . . .

... CPOL = 0. CPHA = 1

Initialize the Indirect Vector Table. The MC68HC11A8P1's interrupt vectors are in ROM, and can't be modified. They point to an indirect vector table placed in RAM, so users can set vector addresses at will.

> LDAA #.IMP STAA IRQ_VEC LDD \$IRO

"JMP \$HHHH" Opcode Store a "JMP IRQ" in the Table Address of IRQ Interrupt Handler

IRQ_VEC+1 STD

The MC68HC68T1 is always reinitialized, because it needs to be set to line timebase. If the first-time-up bit is set in its status register, it must also have its time and date set.

> BSET PORTD,X,#SS LDAA #STATUS JSR SQUIRT JSR SQUIRT BCI R PORTD.X.#SS

Enable the MC68HC68T1 Read the Status Register Send Address to MC68HC68T1 Dummy Access to get Returned Value Disable the MC68HC68T1

TAB

Save the Status to Check for First-Time-Up Enable the MC68HC68T1

BSET PORTD, X, #SS #CONTROL!+WRITE IDAA

Write the Control Register

JSR SQUIRT Send Address

The MC68HC68T1 is set up for line timebase, but the crystal oscillator is set for 32.768 kHz operation, so it will properly run.

LDAA #START!+LINE!+XTL_SEL1!+XTL_SEL0 JSR **SQUIRT** BCLR PORTD, X, #SS

Select Line Operation Control Register Value Disable the MC68HC68T1

If this was the first time up for the MC68HC68T1, then set the time.

BITB #FIRST UP SKIP_SET BEQ BSR

SET CLCK

Check First-Time-Up Bit

Do Not Set the Time in the MC68HC68T1, if Clear

Set the Clock's Time Here

Enable the stop instruction.

Skip_Set TPA

ANDA

#%01111111

Get Condition Code Register Value

Clear the Stop Mask

Main

TAP **EQU**

SEI BSET

PORTD.X.#SS LDAA #SECONDS

SQUIRT

TIME

JSR JSR SQUIRT STAA TIME+2

JSR SQUIRT STAA TIMF+1 BSR SQUIRT

Enable the MC68HC68T1 Read the Seconds Register First

Enter Critical Code Section

Dummy Character to Shift in Seconds

Save Seconds Read the Minutes Register

Save Minutes Read the Hours Register

Save Hours Disable the MC68HC68T1

PORTD,X,#SS BCI B CLI End of Critical Code Section

Convert B.C.D. time to ASCII.

STAA

STAA

LDAA TIME BCD_ASCI BSR STD STRING LDAA TIME+1 BSR BCD_ASCI STRING+3 STD LDAA TIME+2 BSR BCD_ASCI STRING+6 STD LDAA STAA STRING+2

STRING+5

Get Hours Convert to ASCII **Build String Get Minutes** Convert to ASCII Save Room for Colon Get Seconds Convert to ASCII

Save Room for Colon Now Store the Colons Now send the time strong to the SCI port.

LDAB 8 Bytes to Send #8 #STRING Point to the String IDV SEND_CHR LDAA Get the Character 0,Y **BSR** OUTCH Output the Character INY Bump the Pointer DECB Decrement Loop Counter RNF SEND_CHR Continue Until Loop Counter Exhausted LDAA #CR Now Send a Carriage Return BSR OUTCH BRA MAIN Continue in Main Loop

A power failure causes an IRQ to be generated by the MC34160 power supply chip. Enter here for power failure.

EQU Interrupt Handler #REGBASE Point to I/O Space LDX **BSET** PORTD,X,#SS Enable the MC68HC68T1 #CONTROL!+WRITE LDAA Write the Control Register **BSR** SQUIRT LDAA #START!+XTL SEL1!+XTL SEL0 Select Crystal Operation BSR SOLURT PORTD, X, #SS **BCLR** Disable the MC68HC68T1 STOP Just go to Sleep PAGE

Utility Subroutines:

IRQ

This subroutine converts the packed BCD number in A into to ASCII numbers in Register D.

BCD ASCI EQU **PSHA** Save Argument ANDA #%00001111 Mask all but L.S.D. ORAA Convert to ASCII #'O TAB Place in Low Half of Reg D **PULA** Restore Argument LSRA Align M.S.D. LSRA LSRA LSRA ORAA #'0 Convert to ASCII Return with 2 ASCII Chars in Reg D

This is only a dummy time setting routine. The clock is set to 00.00:00 January 1, 1990, Friday (24 hour time). A real application would substitute an actual time setting routine here.

SET_CLCK EQU **BSET** PORTD,X,#SS Enable the MC68HC68T1 LDAA #SECONDS!+WRITE Write to the Seconds Register First BSR SQUIRT CLRA Seconds = 0 SQUIRT **BSR** CLRA Minutes = 0 SQUIRT BSR CLRA Hours = 0BSR SQUIRT Day = Friday LDAA #6 **BSR** SQUIRT LDAA Date = 1 #1 BSB SQUIRT LDAA Month = January BSR SQUIRT LDAA #\$90 Year = 1990 **BSR** SQUIRT Disable the MC68HC68T1 LDAA PORTD, X, #SS RTS Return to Caller

Output the contents of Register A to the SPI Port. Return with A containing the character received from the MC68HC68T1. No other registers modified upon return. The slave select must be handled by the calling program.

SQUIRT EQU PSHX Save Working Register LDX #REGBASE Point to I/O Registers Send Byte STAA SPDR,X WAITSPIF BRCLR SPDR,X,#SPIF,WAITSPIF Loop Until Transmission Complete LDAA SPDR,X Read Returned Data to Clear SPIF PULX Restore Working Register

This subroutine transmits the contents of Register A to the SCI Port. All registers preserved upon return.

RTS

END

Save Working Register Point to I/O Space Wait for Empty Transmit Buffer Transmit Character Restore Working Register Return to Calling Program

Return to Calling Program




Figure 1. Schematic Diagram




Figure 2. Power Fail Timing

Interfacing the MC68HC05C5 SIOP to an I²C Peripheral

By Naji Naufel

INTRODUCTION

When designing a system based on a standard, non-custom-designed, microcontroller unit (MCU), the user is faced with the problem of not having all the desired peripheral functions on-chip. This problem can be solved by interfacing the MCU to an off-chip set of peripherals. An ideal interface is a synchronous serial communication port. Unfortunately, these peripherals may not have a serial interface that is compatible with the Motorola simple synchronous serial I/O port (SIOP).

This document demonstrates how the SIOP on the MC68HC05C5 can be interfaced to an I²C peripheral, the PCF8573 clock/timer. The MC68HC05C5 was chosen because its SIOP has a programmable clock polarity.

The serial peripheral interface (SPI) on the MC68HC05C4 cannot be used in the interface because the SPI pins cannot be used as output pins when the SPI is off.

SIOP DEFINITION

The SIOP (see Figure 1) is a three-wire master/slave system including serial clock (SCK), serial data input (SDI), and serial data output (SDO). A programmable option determines whether the SIOP handles data most significant bit (MSB) or least significant bit (LSB) first.




Figure 1. SIOP Block Diagram

SIOP SIGNAL FORMAT

The SCK, SDO, and SDI signals are discussed in the following paragraphs.

SCK

The state of SCK between transmissions can be either a logic one or a logic zero. The first falling edge of SCK signals the beginning of a transmission. At this time, the first bit of received data is presented to the SDI pin, and the first bit of transmitted data is presented at the SDO pin (see Figure 2). When CPOL = 0, the first falling edge occurs internal to the SIOP. Data is captured at the SDI pin on the rising edge of SCK. Subsequent falling edges shift the data and accept or present the next bit. When CPOL = 1, transmission ends at the eighth rising edge of SCK. When CPOL = 0, transmission ends at the eighth falling edge of SCK.

Format is the same for master mode and slave mode except that SCK is an internally generated output in master mode and an input in slave mode. The master mode transmission frequency is fixed at E/4.




Figure 2. SIOP Timing

SDO

The SDO pin becomes an output when the SIOP is enabled. The state of SDO always reflects the value of the first bit received on the previous transmission, if a transmission occurred. Prior to enabling the SIOP, PB5 can be initialized to determine the beginning state, if necessary. While the SIOP is enabled, PB5 cannot be used as a standard output since that pin is coupled to the last stage of the serial shift register. On the first falling edge of SCK, the first data bit to be shifted out is presented to the output pin.

SDI

The SDI pin becomes an input when the SIOP is enabled. New data may be presented to the SDI pin on the falling edge of SCK. Valid data must be present at least 100 ns before the rising edge of the clock and remain valid 100 ns after that edge.

SIOP REGISTERS

The SIOP contains the following registers: SCR, SSR, and SDR.

SIOP Control Register (SCR)

This register, located at address \$000A, contains three bits (see Figure 3).




Figure 3. SIOP Control Register

SPE — Serial Peripheral Enable

When set, this bit enables the SIOP and initializes the port B data direction register (DDR) such that PB5 (SDO) is output, PB6 (SDI) is input, and PB7 (SCK) is an input in slave mode and an output in master mode. The port B DDR can be subsequently altered as the application requires, and the port B data register (except for PB5) can be manipulated as usual; however, these actions could affect the transmitted or received data. When SPE is cleared, port B reverts to standard parallel I/O without affecting the port B data register or DDR. SPE is readable and writable any time, but clearing SPE while a transmission is in progress will abort the transmission, reset the bit counter, and return port B to its normal I/O function. Reset clears this bit.

MSTR - Master Mode

When set, this bit configures the SIOP for master mode, which means that the transmission is initiated by a write to the data register and SCK becomes an output, providing a synchronous data clock at a fixed rate of the bus clock divided by 4. While the device is in master mode, SDO and SDI do not change function; these pins behave exactly as they would in slave mode. Reset clears this bit and configures the SIOP for slave operation. MSTR may be set at any time regardless of the state of SPE. Clearing MSTR will abort any transmission in progress.

CPOL - Clock Polarity

When CPOL is set, SCK idles high, and the first data bit is seen after the first falling edge. When CPOL is cleared, the SCK idles low, and the first data bit is seen after the first falling edge, which occurs internally (see Figure 2).

SIOP Status Register (SSR)

Located at address \$000B, the SSR contains only two bits (see Figure 4).




Figure 4. SIOP Status Register

SPIF — Serial Peripheral Interface Flag

This bit is set on the last rising clock edge, indicating that a data transfer has occurred. SPIF has no effect on further transmissions and can be ignored without problem. SPIE is cleared by reading the SSR with SPIF set, followed by a read or write of the SDR. If it is cleared before the last edge of the next byte, it will be set again. Reset also clears this bit.

DCOL — Data Collision

DCOL is a read-only status bit that indicates an invalid access to the data register has been made. A read or write of SDR during a transmission results in invalid data being transmitted or received. DCOL is cleared by reading the SSR with SPIF set, followed by a read or write of the SDR. If the last part of the clearing sequence is done after another transmission has been started, DCOL will be set again. If DCOL is set and SPIF is not set, clearing DCOL requires turning the SIOP off, then turning it back on using the SPE bit in the SCR. Reset also clears this bit.

SIOP Data Register (SDR)

Located at address \$000C, SDR is both the transmit and receive data register (see Figure 5). This system is not double buffered; thus, any write to this register destroys the previous contents. The SDR can be read at any time, but if a transmission is in progress, the results may be ambiguous. Writes to the SDR while a transmission is in progress can cause invalid data to be transmitted and/or received. This register can be read and written only when the SIOP is enabled (SPE = 1).




Figure 5. SIOP Data Register

12C DEFINITION

The inter IC (I²C) is a two-wire half-duplex serial interface with data transmitted/received MSB first. The two wires are a serial data line (SDA) and a serial clock line (SCL).

The protocol consists of a start condition, slave address, n bytes of data, and a stop condition (see Figure 6). Each byte is followed by an acknowledge bit. A start condition is defined as a high-to-low transition on SDA while SCL is high; a stop condition is defined as a low-to-high transition on SDA while SCL is high (see Figure 9). An acknowledge is a low logic level sent by the addressed receiving device during the ninth clock period. A master receiver signals the end of data by not generating an acknowledge after the last byte has left the slave device.




Figure 6. PCF8573 Serial Data Format

INTERFACING THE SIOP TO THE PCF8573

The PCF8573 has an address of 11010 A1 A0, where A1 and A0 give the device a one-of-four address assigned by two hardware pins. Bit 0 of the address byte is the read/write indicator (see Figure 7).




Figure 7. Address Byte

The byte following the address byte is the mode pointer used to control register access inside the PCF8573. Subsequent bytes following the mode pointer contain data read from or written to the clock/timer. Clock data is in binary-coded decimal format with two digits per byte.

HARDWARE DESCRIPTION

The SIOP is used as master by setting the MSTR bit in the SPCR. PB7/SCK is connected to SCL. Since the PCF 8573 has a bidirectional data line (SDA) and the SIOP has separate input and output pins, the SDO and the SDI pins need to be connected. A resistor must be used for this connection because port B is not open-drain (see Figure 8). The SEC pin, which goes high every second, is connected to PA7, which is polled by software to keep a seconds count.

When receiving data from the clock timer, an \$FF is transmitted by the SIOP, which makes the resistor (R3), in series with the SDO pin, look like a pullup to V_{DD}; therefore, SDO will not interfere with data coming from the SDA pin.





Figure 8. MC68HC05C5 Connection to PCF8573

SOFTWARE DESCRIPTION

To generate the timing required by the I^2C , the user has to manipulate the port B pins as I/O and SIOP pins (see Figure 9). Before any data transactions, PB5 and PB7 are initialized high. While the SIOP is off (SPE = 0), PB5 is cleared to zero while PB7 is still high, creating a start condition. The SIOP is then enabled with CPOL = 0 and MSTR = 1 and a byte is transmitted. After transmission is complete, the SIOP is turned off (SPE = 0), and PB7 is toggled high, then low, to generate the acknowledge clock. If the MCU is sending data, PB5 is forced high during the acknowledge pulse; otherwise, it is forced low to let the slave know that the byte has been received. If needed, the stop condition is accomplished by clearing PB5, setting PB7, then setting PB5.

To satisfy the 100-kHz serial clock maximum rating of the PCF8573, the MC68HC05C5 must be slowed to run at a bus speed of 250 kHz, which gives a serial clock rate of 62.5 kHz.






Figure 9. SIOP-Generated Timing

SOFTWARE APPLICATION

In demonstrating how the SIOP is interfaced to an I²C peripheral, the author developed a complex application having time and calendar functions.

This application interfaces serially with a terminal to allow the user to initialize the PCF8573 with the time and date (see Figure 8). After the software prompts the user to enter the date (month, day, hour, and minutes), it starts displaying the information every second (see Figure 10). Every second the SEC pin goes high, telling the software to read the PCF8573 data and display it along with the software-kept seconds.

To initialize clock data, use the following sequence:

Send \$D0 with start bit (ADDRESS)

Send \$00 without start bit (CONTROL)

Send hours data without start bit

Send minutes data without start bit

Send day data without start bit

Send month data without start bit

Generate stop bit

To read clock data, use the following sequence:

Send \$D0 with start bit (ADDRESS)

Send \$00 without start bit (CONTROL)

Set up for low acknowledge bit transmit

Send \$D1 with start bit (ADDRESS)

Send \$FF without start bit to receive hours

Send \$FF without start bit to receive minutes

Send \$FF without start bit to receive day

Send \$FF without start bit to receive month

Generate stop bit

Since the MC68HC05C5 does not have a universal asynchronous receiver transmitter (UART), the interface to the terminal was implemented in software. See subroutines INCHAR and OUTCHAR in APPENDIX A PROGRAM LISTING.




Figure 10. Program Flowchart

APPENDIX A. PROGRAM LISTING

```
0001
0002
0003
                         * This program is written to demonstrate interfacing the MOTROLA
                         * Simple Serial I/O (SIOP) bus to the SIGNETICS IIC bus.
0004
0005
                         * The 2 devices used are the MC68HC05C5 MCU and the PCF8573 clock/timer.
0006
                         * Bus speed is 250 Khz.
0007
                         * The MCU is used as a master and the clock/timer is used as a
0008
                         * slave. Some software intervention has to be done so that the
0009
                         * SIOP meets all IIC specifications.
0010
                         * The MCU displays clock data on a terminal screen at 2400 baud
0011
0012
                               Written by : Naji Naufel
0013
                                             CSIC MCU Design
0014
                                             Austin, Texas
0015
0016
0017
0018 0000
                         porta
                                            $00
                                                         ;port a data register
                                   equ
0019 0001
                         portb
                                   equ
                                            $01
                                                         ;port b data register
0020 0002
                         portc
                                            $02
                                                         ;port c data register
                                   equ
0021 0004
                         ddra
                                            $04
                                                         ;port a data direction register
                                   equ
0022 0005
                         ddrb
                                            $05
                                                         ;port b data direction register
                                   equ
0023 0006
                         ddrc
                                            $06
                                                         ;port c data direction register
                                   equ
0024 000a
                                            $0a
                                                         ;spi control register
                         spcr
                                   equ
0025 000b
                                            son
                                                         ;spi status register
                         spsr
                                   equ
0026 000c
                         spdr
                                   equ
                                            $0c
                                                         ;spi data register
0027
0028 00d1
                         raddr
                                            $d1
                                                         ;peripheral address for read
                                   equ
0029 00d0
                         waddr
                                            $40
                                                         ;peripheral address for write
                                   equ
0030
0031 0080
                                            $80
                         ram
                                   equ
                                                         ; start of ram space
0032
0033 0080
                                   ora
                                            ram
0034 0080
                                                         ;seconds byte
                         880
                                   rmb
                                            1
0035 0081
                         cont rol
                                   rmb
                                            1
                                                         ;control byte
0036 0082
                         ack
                                   rmb
                                            1
                                                         ;acknowledge polarity
0037 0083
                         hour
                                   rmb
                                            1
0038 0084
                         min
                                   rmb
                                            1
0039 0085
                         month
                                   rmb
0040 0086
                         day
                                   rmb
0041 0087
                         savx
                                   rmb
0042 0088
                                   rmb
                         SAVA
                                            1
0043 0089
                         xtemp
                                   rmb
                                           1
0044 008a
                         count
                                   rmb
                                           1
0045 008b
                         InChar
                                   rmb
                                           1
0046 008c
                         OutChar
                                   cmb
0047 008d
                         atemp
                                   rmb
0048 008e
                         cdelay
                                   rmb
                                                         ; delay variable for serial routines
```

```
iicc5
                                               page
0050
0051
0052
0053
                         * start of program
0054
                                             $0200
0055 0200
                                    orq
                         * all timing is based on a 500 Khz crystal
0056
0057
0058
0059 0200
                         begin
                                    equ
0060 0200 a6 02
                                    lda
                                             #%00000010
0061 0202 b7 00
                                    sta
                                             porta
                                                          ;TX pin high
                                                          ;PA1=TX pin, PA0=RX pin
0062 0204 ъ7 04
                                    sta
                                             ddra
0063 0206 a6 a0
                                    1da
                                             #%10100000
                                                          ;pb7=pb5=output, pb6=input
0064 0208 b7 01
                                    sta
                                             porth
                                             ddrb
0065 020a b7 05
                                    sta
0066 020c ae 03
                                    1 dx
                                             #3
0067 020e d6 04 07
                                    lda
                                             delays, x
0068 0211 b7 8e
                                    sta
                                             cdelay
                                                          ;2400 baud
0069 0213 a6 10
                                    1da
                                             #*00010000
                                                          ;mstr=1, cpol=0, siop still off
0070 0215 b7 0a
                                    sta
                                             spcr
0071 0217 ъ7 82
                                                          ;ack flag non-zero, high acknowledge
                                    sta
                                             ack
0072
0073 0219 cd 03 85
                                    isr
                                             crlf
0074 021c cd 03 76
                                             outmsa
                                                          :print "ENTER MM/DD HH:MM"
                                    jsr
0075 021f cd 02 85
                                             getdate
                                    isr
                                                          : get month
0076 0222 b7 85
                                    sta
                                             month
0077 0224 cd 03 90
                                    jsr
                                             inchar
                                                          ; dummy char '/'
0078 0227 cd 02 85
                                    jsr
                                             getdate
                                                          ; get day
0079 022a b7 86
                                    sta
                                             day
0080 022c cd 03 90
                                    jsr
                                             inchar
                                                          ; dummy space
0081 022f cd 02 85
                                             getdate
                                                          ; get hours
                                    isr
0082 0232 ъ7 83
                                    sta
                                             hour
0083 0234 cd 03 90
                                             inchar
                                                          :dummt \:'
                                    isr
0084 0237 cd 02 85
                                             getdate
                                                          ;get minutes
                                    isr
0085 023a b7 84
                                    sta
                                             min
0086 023c cd 03 90
                         again
                                    jsr
                                             inchar
                                                          :wait for <CR>
0087 023f al 0d
                                    cmp
                                             #$0d
0088 0241 26 f9
                                    bne
                                             again
0089 0243 cd 03 85
                                             crlf
                                    jsr
0090
0091
                         * issue a reset prescaler command
0092
0093 0246 a6 20
                                    lda
                                             #$20
0094 0248 b7 81
                                             control
                                    sta
                                             addrent l
0095 024a cd 02 d2
                                    jsr
0096 024d cd 02 cb
                                    isr
                                             stop
0097
0098
                           initialize the clock
0099
0100 0250 a6 00
                                    lda
                                             #$00
0101 0252 b7 81
                                    sta
                                             control
0102 0254 cd 02 d2
                                    isr
                                             addrcntl
                                                          ;send address/control bytes
0103 0257 cd 02 db
                                             senddta
                                                          send 4 data bytes
                                    isr
0104
0105
                         * issue a reset prescaler command
0106
0107 025a a6 20
                                    lda
                                             #$20
0108 025c b7 81
                                    sta
                                             control
0109 025e cd 02 d2
                                             addrentl
                                    jsr
0110 0261 cd 02 cb
                                    jsr
                                             stop
0111
0112 0264 3f 80
                                    clr
                                             sec
                                                               :clear seconds counter
                                                               ;wait for SEC pin to go high
0113 0266 Of 00 fd
                                             7, porta, *
                         sec pin
                                    brclr
                                                               display clock data
0114 0269 cd 03 31
                                             dispdata
                                    isr
0115 026c 0e 00 fd
                                    brset
                                             7, porta, *
                                                               ; wait until pin goes low
0116 026f 20 f5
                                    bra
                                             sec_pin
0117
0118 0271 45 4e 54 45
                                             "ENTER MM/DD HH:MM"
     52 20 4d 4d
     2f 44 44 20
     48 48 3a 4d
     4d
0119 0282 0d 0a 04
                                             $0d, $0a, $04
                                    fcb
0120
```

iicc5		page 3	
0122			
0123 *****	*******	******	**********
			aracters and converts them into
	CD digits in A		
	******	*******	*********
0127			
0128 0285 getda	e equ *	*	
0129 0285 cd 03 90	jsr i	inchar ;	get character
0130 0288 a0 30	sub #	\$30 ;	convert to binary
0131 028a 48	lsla		
0132 028b 48	lsla		
0133 028c 48	lsla		
0134 028d 48	lsla	;	make it upper nibble
0135 028e b7 88	sta s	sava	
0136 0290 cd 03 90	jsr i	inchar ;	get second ASCII char.
0137 0293 a0 30	sub #	\$30	
0138 0295 bb 88	add s	sava ;	2 BCD digit is in Acc. A now
0139 0297 81	rts		•
0140			
0141 *****	******	******	******
0142 * Con	vert a binary	byte in Acc.	A into a 2 digit BCD number
0143 * in 2	Acc. A and dis	splay it as 2	ASCII chars.
0144 *****	******	********	*******
0145			
0146 0298 bin d	ec equ *	*	
0147 0298 5f	clrx	;	clear number of subtraction counter
0148 0299 a0 0a sub m	ore sub #	‡10 ;	see how many times it is divisible
0149 029b 2b 03	bmi n	no tens ;	by 10
0150 029d 5c	incx	- ;	increment counter
0151 029e 20 f9	bra s	sub more ;	subtract more tens
0152 02a0 ab 0a no te	ns add #	∦10 ;	restore number to positive
0153 02a2 58	lslx	;	put 10's digit in upper nibble of X
0154 02a3 58	lslx		• • • • • • • • • • • • • • • • • • • •
0155 02a4 58	lslx		
0156 02a5 58	lslx		
0157 02a6 bf 88	stx s	sava	
0158 02a8 bb 88	add s	sava ;	merge both nibbles in Acc. A
0159 02aa ad 42	bsr b	ocd ;	display the 2 digits
0160 02ac 81	rts		-

```
iicc5
                                                   page 4
0162
0163
0164
0165
                           * this subroutine transfers a byte from the hc05's spi to the iic
                           * peripheral. data is in reg X upon entry.
* w start is the entry point for sending a start bit.
0166
0167
0168
                            * start is the entry point for transfering data without a start condition.
0169
0170
0171
0172 02ad
                           w_start
                                       equ
0173 02ad le 01
                                                7, portb
                                                              ;take SCL line high
                                       bset
0174 02af 1b 01
                                                              ;start condition
                                       bclr
                                                5, portb
0175 02Ы1
                           nostart
                                       equ
0176 02b1 1c 0a
                                       bset
                                                6, spcr
                                                              ;enable spi, SPE=1
0177 02b3 bf 0c
                                       stx
                                                spdr
                                                              send data
0178 02b5 0f 0b fd
                           wait
                                       brclr
                                                7, spsr, wait ; wait for end of transmition
0179
0180 02b8 1d 0a
                                                              :clear SPE, disable spi
                                       bclr
                                                6, spcr
0181
0182 02ba 3d 82
                                       tst
                                                ack
                                                              ;test acknowledge flag
0182 02ba 3d 82
0183 02bc 26 04
0184 02be 1b 01
0185 02c0 20 02
                                                              ; keep ack high
                                                hi_ack
                                       hne
                                                              ;else, clear ack bit
                           lo_ack
                                       bclr
                                                5, portb
                                       bra
                                                hi_ackl
                                                              ;generate ack clock
0186
0187 02c2 la 01
                           hi ack
                                       bset
                                                5, portb
                                                              ; send high ACK bit
                           hi_ackl
                                                7, portb
0188 02c4 le 01
                                                              ;take pb7 (SCL) high
                                       bset
0189 02c6 1f 01
                                       bclr
                                                7, portb
0190 02c8 la 01
                                                5, portb
                                                              ;return data pin high
                                       bset
0191 02ca 81
                                       rts
```

```
iicc5
                                          page 5
0193
0194
0195
0196
0197
0198
                       * the following routine (stop) creates a stop condition
0199
0200
0201
0202 02cb
                       stop
                                equ
0203 02cb 1b 01
                                bclr
                                        5, portb
                                                   ;bring sda low
0204 02cd le 01
                                bset
                                        7, portb
                                                   ;bring scl high
0205 02cf la 01
                                bset
                                        5, portb
                                                  ;bring sda high
0206 02d1 81
0207
0208
0209
0210
0211
0212
0213
0214
                      * the following routine sends 2 bytes. an address byte followed
0215
                      * by a control byte in control.
0216
0217
0218
0219 02d2
                      addrcntl equ
0220 02d2 ae d0
                                       #waddr
                                                   ; (r/w=0)
                                14
                                        w_start
0221 02d4 ad d7
                                bsr
                                                   ; send address with start condition
0222 02d6 be 81
                                1dx
                                        control
0223 02d8 ad d7
                                bsr
                                        nostart
                                                   ; send control byte without start
0224 02da 81
                                rts
0225
0226
0227
0228
                       **********************
0229
0230
                       * the following routine sends 4 bytes.
0231
                       *******
0232
0233
0234 02db
                      senddta
                                equ
0235 02db be 83
                                ldx
                                        hour
0236 02dd ad d2
                                bsr
                                        nostart
                                                   ; send hours
0237 02df be 84
                                ldx
                                        min
0238 02e1 ad ce
                                bsr
                                        nostart
                                                   ; send minutes
0239 02e3 be 86
                                ldx
                                        day
0240 02e5 ad ca
                                bsr
                                        nostart
                                                   ;send days
0241 02e7 be 85
                                1dx
                                        month
0242 02e9 ad c6
                                bsr
                                        nostart
                                                   ; send months
0243 02eb ad de
                                bsr
                                                   ; stop condition
                                        stop
0244 02ed 81
                                rts
```

```
iicc5
                                                 page
0246
0247
0248
                           * Output 2 BCD digits in A as ASCII chars.
0249
0250
0251 02ee
                          bcd
                                     equ
0252 02mm b7 88
                                      sta
                                              sava
                                                                  ;save A
0253 02f0 cd 04 0b
                                      jsr
                                               outlhf
                                                                 ;output left half
0254 02f3 b6 88
                                      ĺda
                                               sava
0255 02f5 cd 04 0f
                                              outrhf
                                                                 ;output right half
                                     jsr
0256 02f8 81
                                     rts
0257
0258
0259
0260
0261
                           * the following routine reads a data byte.
0262
0263
0264
0265 02f9
                                      equ
0266 02f9 a6 00
                                     lda
                                              #$00
0267 02fb b7 81
                                              control
                                     sta
0268 02fd 4c
                                     inca
0269 02fe b7 82
                                                            ; high ack bit (ack non-zero)
                                     sta
                                              ack
0270 0300 cd 02 d2
                                              addrent1
                                                            ; send address/control
                                      jsr
0271 0303 ae dl
                                     ldx
                                              #raddr
                                                            : (r/v=1)
0272 0305 ad a6
                                                            ; send address with start condition
                                     bsr
                                              w_start
0273 0307 3f 82
0274 0309 ae ff
                                     clr
                                              ack
                                                            ; low ack bit
                                     ldx
                                              #$ff
                                                            ; and read 4 data bytes
0275 030b ad a4
                                     bsr
                                              nostart
                                                            ; keep mosi open drain (high)
0276 030d b6 0c
                                     lda
                                               spdr
                                                            ; get received data
0277 030f b7 83
                                                            ; hours
                                     sta
                                              hour
0278 0311 ae ff
                                     ldx
                                              #$ff
0279 0313 ad 9c
                                              nostart
                                     bsr
0280 0315 b6 0c
0281 0317 b7 84
0282 0319 ae ff
                                     1 da
                                              spdr
                                     sta
                                              min
                                                            minutes
                                              #Sff
                                     ldx
0283 031b cd 02 b1
                                     jsr
                                              nostart
0284 031e b6 0c
0285 0320 b7 86
                                     lda
                                              spdr
                                     sta
                                              day
                                                            ; days
0286 0322 3c 82
                                     inc
                                              ack
                                                            ; high ack bit for last bit received
0287 0324 ae ff
                                     ldx
                                              #$ff
0288 0326 cd 02 b1
                                     jsr
                                              nostart
0289 0329 cd 02 cb
                                     jsr
                                              stop
                                                            ;end session
0290 032c b6 0c
                                     lda
                                              spdr
0291 032e b7 85
                                     sta
                                              month
                                                            ; months
0292 0330 81
                                     rts
```

iicc	5						page 7	
0294					******			********
0295								
0296								ments the seconds counter
0297								on the screen every second.
0298								
	0331				4:	equ	*	
	0331	-6	04		dispdata	lda	#\$0d	
	0333			~		jsr	outchar	; send <cr></cr>
	0336			-		jsr	read	; read 4 bytes from clock
0304	9550	cu	02			101	Tead	, read 4 Dyces from Crock
	0339	h6	95			lda	month	; display month
	033b					and	#Slf	, display monen
	033d					bsr	bcd	;output 2 BCD digit
	033£					lda	#'/	, output I beb digit
	0341			~=		jsr	outchar	;outout '/'
0310	0341		03	Cu		,52	oucciai	,04040 /
	0344	h6	86			lda	day	; display day
	0346					and	#S3f	, dispited day
	0348					bsr	bcd	
	034a					lda	#\$20	
	034c			Ca		jsr	outchar	; output space
0316	05.0		-			,01	ouconu	, output space
0317	034f	b6	83			lda	hour	;display hours
	0351					and	#\$3f	, and paul
	0353					bsr	bcd	
	0355					lda	#':	
	0357			ca		jsr	outchar	;output ':'
0322						J		, , , , , , , , , , , , , , , , , , , ,
0323	035a	b6	84			lda	min	display minutes
	035c					and	#\$7£	
0325	035e	cd	02	ee		jsr	bcd	
0326	0361	a6	За			ĺda	#':	
0327	0363	cd	03	ca		jsr	outchar	;output ':'
0328						•		•
0329	0366	b6	80			lda	sec	;display seconds
0330	0368	cd	02	98		jsr	bin dec	convert seconds to BCD and display
0331						-	_	
0332	036ъ	b6	80			lda	sec	; read seconds byte
0333	036d	4c				inca		;increment it
0334	036e	a1	Зс			cmp	#60	
0335	0370	26	01			bne	not sixty	;not 60 yet
0336	0372	4f				clra		
0337	0373	ъ7	80		not sixty	sta	sec	; update seconds counter
0338	0375	81				rts		

```
iicc5
                                            page 8
0340
0341
                        * The following are the various routines associated with
0342
0343
                        * displaying data.
                        _________
0344
0345
0346 0376
                                                          ;print character string
                        outmsq
                                  eau
0347 0376 5£
                                  clrx
0348 0377 d6 02 71
                        prtmsq
                                  lda
                                                          ; get message character
                                          msg. x
                                                           :EOT yet?
0349 037a al 04
                                          #504
                                  CIMID
0350 037c 27 06
                                          finish
                                 beq
                                                           ; yes .
0351 037e cd 03 ca
0352 0381 5c
                                                           output character
                                  isr
                                          outchar
                                  incx
                                                           ;increment index
0353 0382 20 f3
                                 bra
                                          prtmsq
0354 0384 81
                        finish
                                  rts
0355
                                          **********
0356
0357
0358 0385
                        crlf
                                                           ;print new line
                                  ecru
                                          #$0d
0359 0385 a6 0d
                                  lda
0360 0387 cd 03 ca
                                          outchar
                                  jsr
0361 038a a6 0a
                                  1da
                                          #$0a
0362 038c cd 03 ca
0363 038f 81
                                          outchar
                                  jsr
                                  rts
0364
0365
0366
0367
                                Register A and location InChar receive the character typed,
0368
                                parity stripped and mapped to upper case. X is unchanged.
                                For HC05C5 PA1 and PA0 are txd and rxd respectively.
0369
                                i.e. transmit from PA1 and receive from PA0
0370
0371
                                Interrupts are masked on entry and unmasked on exit.
0372
0373
0374
0375
0376 0390
                        inchar
                                                           ;input character from terminal
                                  equ
                                          xtemp
0377 0390 bf 89
                                  stx
                                                           ; save X
0378 0392 a6 08
                                  lda
                                          #8
                                                           number of bits to read
0379 0394 b7 8a
                                  sta
                                          count
0380 0396 9d
                                                           ;unmask to allow service, then
                        getc4
                                  nop
0381 0397 9b
                                                           ; mask while looking for start bit
                                  sei
0382 0398 00 00 fd
                                                           ; wait for hilo transition
                                          0,porta,*
                                  brset
0383 039b a6 02
                                  lda
                                          #2
0384 039d ad 63
                                                           ;delay 1/2 bit to middle of start bit
                                          delav
                                  bsr
0385 039f 00 00 f4
                                                           ; false start bit test
                                 brset
                                          0, porta, getc4
0386
0387
                                                           ;main loop for getc
0388 03a2 a6 02
                        getc7
                                 lda
                                          #2
0389 03a4 ad 5c
                                  bsr
                                          delay
                                                           : 6
                                                                    common delay routine
0390 03a6 a6 06
                                  lda
0391 03a8 ad 58
                                          delav
                                                           ; 6
                                  bsr
0392 03aa 01 00 00
                                                                    test input and set c-bit
                                 brclr
                                          0, porta, getc6
                                                           : 5
0393
0394 03ad 36 8b
                                          InChar
                                                           : 5
                                                                    add this bit to the byte
                        getc6
                                  ror
0395 03af b6 8a
                                  1 da
                                          count
                                                           : 3
                                                                    time-wasting way to decr count
0396 03b1 4a
                                  deca
                                                           : 3
0397 03b2 c7 00 8a
                                  sta
                                          >count
                                                           : 5
                                                                    extd addr to waste extra cycle
0398 03b5 26 eb
                                  bne
                                          getc7
                                                           ; 3
                                                                    still more bits to get (see?)
0399
0400 03b7 9d
                                  nop
                                                           : 2
                                                                    re-enable interrupts
0401 03b8 a6 02
                                  lda
                                          #2
0402 03ba ad 46
                                          delay
                                  bsr
                                                           ; 3
                                                                    wait out the 9th bit
0403 03bc a6 06
                                  lda
                                          #6
0404 03be ad 42
                                  bsr
                                          delay
                                                           : 3
0405 03c0 b6 8b
                                                           ; get assembled byte
                                  lda
                                          InChar
0406 03c2 a4 7f
                                                           ; mask off parity bit
                                  and
                                          #%1111111
0407 03c4 ad 06
                                  bsr
                                          putc1
                                                           ;echo it back
0408 03c6 b6 8b
                                  1 da
                                          InChar
                                                           ; get assembled byte
0409 03c8 9b
                                  sei
                                                           ;re-enable interrupts
0410 03c9 81
                                  rts
```

```
iicc5
                                               page
0412
0413
0414 03ca
                         outchar equ
                                                         coutout character to terminal
0415 03ca bf 89
                                    stx
                                            xtemp
                                                         ;don't forget about X
0416 0300
                         putc1
                                    equ
                                                         ; sneaky entry from getc to avoid clobbering x
0417 03cc b7 8c
                                    sta
                                            OutChar
                                                         ; save it in both places
0418 03ce b7 8d
                                    sta
                                            atemp
0419 03d0 a6 09
                                    lda
                                            #9
                                                         ; going to put out
0420 03d2 b7 8a
                                                         ;9 bits this time
                                    sta
                                            count
0421 03d4 5f
                                    clrx
                                                         ; for very obscure reasons
0422 03d5 98
                                                         this is the start bit
                                    clc
0423 03d6 9b
                                                         ;mask interrupts while sending
                                    sei
0424 03d7 20 02
                                            putc2
                                                         ; jump in the middle of things
                                    bra
0425
0426
                                   main loop for outchar
0427
0428 03d9 36 8c
                         putc5
                                            OutChar
                                                              get next bit from memory
0429 03db 24 04
                         putc2
                                    bcc
                                            putc3
                                                              now set or clear port bit
0430 03dd 12 00
                                    bset
                                            1, porta
0431 03df 20 04
                                    bra
                                            putc4
                                                         ; 3
0432 03e1 13 00
                         putc3
                                   bclr
                                            1, porta
                                                         : 5
0433 03e3 20 00
                                            putc4
                                                              equalize timing
                                   bra
                                                         : 3
0434 03e5 a6 02
                         putc4
                                   1 da
                                            #2
0435 03e7 ad 19
                                            delav
                                                         : 6
                                   har
0436 03m9 m6 06
                                   1 da
                                            #6
                                            delay
0437 03eb ad 15
                                   bsr
                                                         ; 6
0438 03ed 3a 8a
                                    dec
                                            count
                                                         ; 5
0439 03ef 26 e8
                                    bne
                                            putc5
                                                              still more bits
0440 03f1 12 00
                                                              send stop bit
                                    bset
                                            1, porta
                                                         ; 5
0441 03f3 9d
                                                              re-enable interrupts
                                   nop
0442
0443 03f4 a6 02
                                    1da
                                            #2
                                            delay
0444 03f6 ad 0a
                                                         ; 6
                                   bsr
                                                              delay for the stop bit
0445 03f8 a6 06
                                   lda
                                            #6
0446 03fa ad 06
0447 03fc be 89
                                            delay
                                                         ; 6
                                   bsr
                                    ldv
                                            xtemp
                                                         ; 3
                                                              restore X and
0448 03fe b6 8d
                                    lda
                                            atemp
                                                              of course A
0449 0400 9b
                                                         ; 2
                                                              re-enable interrupts
                                    sei
0450 0401 81
                                    rts
0451
0452
0453
                                delay --- precise 1/2 bit time delay for getc/putc
0454
0455
0456
0457
                         * caller loop overhead
                                                      assumes 24 cycles in external loop
0458
0459 0402
                                    eau
0460 0402 4a
                                    deca
0461 0403 26 fd
                                   bne
                                            delav
0462 0405 9d
                                   non
0463 0406 81
                                   rts
0464
                         * 1/2 bit delay = 24 cycles overhead + (6*A)+8+8, where A=2
0465
                         * 1 bit delay = 24 cycles overhead + [(6*A)+8+8] + [(6*B)+8+8], A=2, B=6
0466
0467
0468
0469
                                 delays for baud rate calculation
0470
0471 0407 20
                         delays
                                   fcb
                                            32
                                                         ;300 baud
0472 0408 08
                                   fcb
                                            8
                                                         ;1200 baud
0473 0409 02
                                                        ;4800 baud
                                   fcb
                                            2
0474 040a 01
                                   fcb
                                            1
                                                        :9600 band
```

iicc5				page :	10		
0476							
0477		*****	*****	*****	******	******	*****
0478		* Outpu	t the lef	t nibble of	Acc A as	ASCII char	acter.
0479		*****	******	*******	******	******	*****
0480							
0481 040	Ь	outlhf	equ	*			
0482 040	b 44		lsra				
0483 040	c 44		lsra				
0484 040			lsra				
0485 040			lsra				
0486 040		outrhf	and	#\$0£			
0487 041		Outini		#\$30			
			add		; make		
	3 cd 03 ca		jsr	outchar	; send	character	to terminal
0489 041	6 81		rts				
0490							
0491							
0492		*****	*****	*******	*****	*****	******
0493							
0494							
0495 1ff			org	\$1ffa			
0496 1ff	-	irqv	fdb	begin			
0497 1ff		swiv	fdb	begin			
0498 1ff		resetv	fdb	begin			

```
iicc5
                                              page 11
             008b *0045 0394 0405 0408
InChar
OutChar
             008c *0046 0417 0428
             0082 *0036 0071 0182 0269 0273 0286
ack
addrent1
             02d2 *0219 0095 0102 0109 0270
             023c *0086 0088
again
             008d *0047 0418 0448
atemp
bcd
             02ee *0251 0159 0307 0313 0319 0325
begin
             0200 *0059 0496 0497 0498
             0298 *0146 0330
bin dec
             008e *0048 0068
cdelay.
             0081 *0035 0094 0101 0108 0222 0267
control
             008a *0044 0379 0395 0397 0420 0438
count
             0385 *0358 0073 0089
crlf
             0086 *0040 0079 0239 0285 0311
day
ddra
             0004 *0021 0062
             0005 *0022 0065
ddrb
ddrc
             0006 *0023
delay
             0402 *0459 0384 0389 0391 0402 0404 0435 0437 0444 0446
delays
             0407 *0471 0067
dispdata
             0331 *0300 0114
finish
             0384 *0354 0350
             0396 *0380 0385
getc4
             03ad *0394 0392
getc6
             03a2 *0388 0398
getc7
getdate
             0285 *0128 0075 0078 0081 0084
hi_ack
             02c2 *0187 0183
hi ack1
             02c4 *0188 0185
             0083 *0037 0082 0235 0277 0317
hour
             0390 *0376 0077 0080 0083 0086 0129 0136
inchar
irqv
             1ffa *0496
             02be *0184
lo ack
             0084 *0038 0085 0237 0281 0323
min
             0085 *0039 0076 0241 0291 0305
month
             0271 *0118 0348
msg
no tens
             02a0 *0152 0149
nostart
             02b1 *0175 0223 0236 0238 0240 0242 0275 0279 0283 0288
not_sixty
             0373 *0337 0335
             03ca *0414 0302 0309 0315 0321 0327 0351 0360 0362 0488
outchar
outlhf
             040b *0481 0253
             0376 *0346 0074
outmsg
outrhf
             040f *0486 0255
             0000 *0018 0061 0113 0115 0382 0385 0392 0430 0432 0440
porta
             0001 *0019 0064 0173 0174 0184 0187 0188 0189 0190 0203
portb
                        0204 0205
portc
            0002 *0020
            0377 *0348 0353
prtmsg
putc1
             03cc *0416 0407
             03db *0429 0424
putc2
putc3
             03e1 *0432 0429
             03e5 *0434 0431 0433
putc4
            03d9 *0428 0439
putc5
             00d1 *0028 0271
raddr
             0080 *0031 0033
ram
             02f9 *0265 0303
read
            1ffe *0498
resetv
             0088 *0042 0135 0138 0157 0158 0252 0254
sava
savx
             0087 *0041
             0080 *0034 0112 0329 0332 0337
sec pin
            0266 *0113 0116
            02db *0234 0103
senddta
spcr
             000a *0024 0070 0176 0180
spdr
             000c *0026 0177 0276 0280 0284 0290
             000ь *0025 0178
spsr
            02cb *0202 0096 0110 0243 0289
stop
            0299 *0148 0151
sub more
swiv
             1ffc *0497
w start
             02ad *0172 0221 0272
waddr
             00d0 *0029 0220
             0255 *0178 0178
wait
xtemp
            0089 *0043 0377 0415 0447
```

AN1067

Pulse Generation and Detection with Microcontroller Units

By Mike Pauwels

INTRODUCTION

This application note examines two common interfaces between microcontroller units (MCUs) and external circuitry — pulse generation and pulse detection. Several families of Motorola MCUs and a variety of pulse applications are considered. Code segments and listings are also included.

PULSE GENERATION

MCUs are often required to generate timed output pulses — i.e., signals asserted for a specified period of time. The application can be strobing a display latch, transmitting a code, or metering a reagent in a process control system; however, each application has specific requirements for pulse duration and accuracy. This application note examines methods of generating these pulses in relationship to timing accuracy, coding efficiency, and other controller requirements.

The following paragraphs describe the timing of the signals — the start time and duration of the pulse. All pulses can be divided into three basic classifications: short pulses, long pulses, and easy pulses. Each class of pulses is considered using three MCUs with different timer structures.

On the low end of the scale is the MC68HC05J1. The simple timer in this device limits the accuracy of short pulses and requires a larger amount of software investment to produce a given pulse. The second MCU, the MC68HC705C8 and similar devices, has a 16-bit timer that is somewhat more powerful and flexible than the MC68HC05J1 timer. Finally, the MC68HC11A8 offers additional features in the 16-bit timer system, as well as the possibility of producing multiple pulses simultaneously.

Because time measurements are being considered, the clock frequency for the MCU is significant. For this discussion, each MCU is assumed to be operating at a 2.0-MHz internal, implying a 4.0-MHz crystal for the MC68HC05 and an 8.0-MHz crystal for the MC68HC11A8. The maximum speeds of these devices is somewhat higher, but these are commonly used values. Of course, these MCUs can all be operated at much slower clock speeds also. All times should be scaled to the actual clock frequency.

Short Pulses

The classification of short pulses may vary according to the accuracy of the required pulse and the available MCU resources. In general, pulses of a few tens of microseconds and longer are relatively easy to produce. Below this broad limit, the methods used to generate short pulses may vary greatly according to the specific requirements. To produce a strobe pulse whose minimum required duration is in the order of magnitude of the clock period only requires writing a port bit high, then low in consecutive operations:

PULSE	BSET	BITO, PORTA
	BCLR	BITO, PORTA

This produces a pulse duration of $2.5~\mu s$ duration in the MC68HC05, and $3.0~\mu s$ in the MC68HC11A8. The longer time in the MC68HC11A8 is a consequence of a longer BSET/BCLR instruction formation — three bytes versus two bytes in the MC68HC05. This is compensated for by the ability to set and clear multiple bits in one instruction. The MC68HC11A8, however, provides for a $0.5~\mu s$ minimum pulse by using the resources of two timer compare registers.

If the requirement for the pulse is longer than 2 μ s, the above pair of instructions can be separated by no operation (NOP) instructions or even by useful instructions to stretch to the desired pulse width. There are two problems with this option. First, padding the instructions with NOPs consumes MCU resources. If there is some task that the MCU can accomplish between the set and clear, this is not too serious. More difficult is the possible requirement that the pulse duration be run-time variable. The flexibility of the busy-wire pulse timing can be extended by adding a loop:

SETUP	LDA	DURATION
PULSE	BSET	BITO, PORTA
LOOP	DECA	
	BNE	LOOP
	BCLR	BITO, PORTA

The duration of the pulse is:

```
2.5 \pm 3.0 ^{\star} DURATION \mu s for the MC68HC05, and
```

3.0 + 2.5 * DURATION us for the MC68HC11A8

Of course the previous code could be padded with any number of NOPs at 1.0 μ s or with branch nevers (BRNs) at 1.5 μ s either inside or outside the timing loop for more precise values. However, the variable resolution is 2.5 or 3.0 μ s.

Note that in these cases the on-board timers were not used. In the case of these short pulses, the overhead of setting-up and reading the timers would be about as long as the pulse being driven. When the required pulse width is long enough to use the timer, easy pulses are produced.

Easy Pulses

To produce a 10 ms pulse with the MC68HC11A8 controller, force an output compare pin high and read the timer (in an uninterrupted sequence). Add the 10 ms to the timer value and store the result in the corresponding output compare register. Next write the corresponding output level (OLVL) bit to zero and enable the interrupt (if desired). The pulse completes automatically. Three questions arise: 1) What is the shortest pulse that can be produced in this manner? 2) What considerations must be made in the MC68HC705C8 timer which does not have a force register? 3) What is the equivalent procedure for the MC68HC05J1 timer?

In the MC68HC11A8, two output compare registers can be combined to drive a single output. The elapsed time between the two events can be as little as one clock time; 0.5 µs if the prescaler is one. The code is as follows:

PULSE	LDD	TIMER		
	ADDD	#50	Delay	start of pulse
*			-	•
* The delay	is selected	according to		
* timer pre	scaler, inte	rrupts, etc.		
* (min 33)		• •		
*				
	STD	TOC1		
	ADDD	#1	Pulse	Width
	STD	TOC2		
	LDAA	#\$40	Drive	A6 High
	STAA	OC1M		
	STAA	OC1D		
	LDAA	#\$80		
	STAA	TCTL1	Drive	A6 Low
*				
* ENABLE IN	TERRUPT, ETC			

With the MC68HC705C8 timer system, there is no force bit for compare. The only way to drive the timer compare (TCMP) line high is to set the OLVL bit in the timer control register (TCR) and wait for a match. The exact start time of the pulse is easily obtained from the output compare register (OCR), so pulse accuracy is unaffected for moderate pulses. Often the pulse is started as soon as possible, if for no other reason than to complete the pulse setup routine. The following code segment provides a pulse start in 12 µs, assuming no interrupts.

START THE PULSE BSET OLVL, TCR * OUTPUT COMPARE: = TIMER + DELAY LDX ACHR MUST BE READ FIRST LDA ACLR TIMER = X:AADD \$DELAY BCC 0C1 MARK TIME INCX OC1 OCHR INHIBITS TOC STX OCLR ENABLES TOC * IF DELAY IS CORRECT, PULSE WILL

* TURN ON IMMEDIATELY

Using a value for DELAY of about 21 (cycles) results in an average latency of $12\,\mu s$ after the beginning of this routine. Note that loads and stores to the 16-bit registers are always performed high-byte first to take advantage of special hardware that maintains coherency in 16-bit data transfers. The pulse will turn on 1 μs later when there is a carry out of the low-byte add, which should occur about 1 in 12 times.

The programming of a moderate length pulse is now quite trivial. Simply add the desired pulse width (at 2 μ s per bit) to the value stored in the output compare. Write the new value to the OCR and set the OLVL bit to zero. To finish code segment:

*WAIT	FOR PULSE	TO BE	SET	
HERE	BRCL	R	OCF, TSR, HERE	
	LDA		PW_L	PULSE WIDTH LS BYTE
	ADD		OCLR	
	TAX			TEMPORARILY
	LDA		PW_H	PULSE WIDTH MS BYTE
	ADC		OCHR	INCLUDES CARRY
	STA		OCHR	INHIBITS TOC
	STX		OCLR	
*				
*DONE	1			

The interrupt structure is not required to generate pulses. The 16-bit timers on the MC68HC11A8 and the MC68HC705C8 will automatically drive the falling edge of these pulses without software intervention. On the MC68HC05J1, there is no hardware timer interface. To drive moderate length pulses with this device, employ the interrupts so that useful work can be performed while the pulse is being timed. Consider a 10 ms pulse using the MC68HC05J1.

The simple timer of the MC68HC05J1 provides only the capability of being interrupted periodically. The source of interrupt can be a timer overflow or a real-time interrupt (RTI). The choice of interrupt times is given in Table 1:

Table 1. RTI and COP Rates $(f_{OD} = 2 \text{ MHz})$

	, υρ	
RT1/RT0	RTI	СОР
0 0	8.2 ms	57.3 ms
0 1	16.4 ms	114.7 ms
1 0	32.8 ms	229.4 ms
1 1	65.5 ms	458.8 ms

Consider the algorithm for the timing of a pulse as counting "ticks" on a clock. Initially, it seems the ticks of the timer must be counted — 5,000 ticks (2 μ s per tick) for the desired period of 10 ms. However, the timer overflow and real-time interrupts of the MC68HC05J1 provide long ticks that sound their completion with interrupts. Instead of 5,000 short ticks, count as follows:

1 RTI tick of 8192 μs 3 TOF ticks of 512 μs 544 cycles of 0.5 μs	= =	8,192 1,536 272
TOTAL		10,000
	=	10.000 ms

For most of this time background tasks can continue processing. The 544 cycles of busy-wait time include necessary work to set up the pulse. The key problem is the required timing of the start of the pulse. If the start time is flexible the design of the pulse could follow the pattern of Figure 1.




Figure 1. Time Line for a 10 ms Pulse with Flexible Start Time

Start the pulse on the next RTI service routine, then count timer overflow flags (TOFs) after the next RTI until the final sequence, which is timed by a busy-wait counter. Careful calculation of the latencies and instruction cycles produces a pulse with a high degree of accuracy.

When the start time is not as flexible, a different approach is necessary. Since it is now impossible to align the RTI boundaries with the pulse, use only the TOF ticks to time the pulse. To turn the pulse on as soon as possible, read the value of the timer at turn-on. Calculate the time until the next overflow, add the predicted turn-off execution time, and then determine how many full TOF periods are in the remainder. After subtracting these long ticks, the remaining value is the busy-wait. A time line for this approach is given in Figure 2.




Figure 2. Time Line for a 10 ms Pulse with Immediate Start Time

Since an interrupt occurs every 512 μ s, the performance of the MCU degrades slightly — about 10% versus 1% for the first approach. The following code yields a 10.0 ms pulse on port A1, with a latency of 2.5 μ s after the code is entered:

```
* ASSUME THE DESIRED PULSE WIDTH,
* RESOLVED TO 2 us PER BIT.
```

- * IS STORED IN A TWO-BYTE LOCATION
- * LABELED: PW H:PW L. FOR A
- * PULSE WIDTH OF 10 ms THIS
- * VALUE WOULD BE \$1388
- * TURN ON THE PULSE

LDA TIMER BSET BITO, PORTA COMA = TIME REMAINING SBA PW_L LOW BYTE OF PULSE BCC PWI DEC PW_H BORROW 1 LDX #\$AA MUL RE-SCALE LOW BYTE TO STX PW_L3 µs PER BIT * THE TIMER INTERRUPT DOES THE REST * OF THE WORK: * TOFI DEC PW_H BNE END_T LDA PW_L BEQ PLS_L LOOP DECA BNE LOOP PLS_L BCLR BITO, PORTA END_T	START	BCLR	TOF, TCSR	
COMA SBA PW_L LOW BYTE OF PULSE BCC PW1 DEC PW_H BORROW 1 PW1 LDX \$\$AA MUL RE-SCALE LOW BYTE TO STX PW_L3 µs PER BIT BSET TOFE, TCSR CLI * THE TIMER INTERRUPT DOES THE REST * OF THE WORK: * TOFI DEC PW_H BNE END_T LDA PW_L BEQ PLS_L LOOP DECA BNE LOOP PLS_L BCR BITO, PORTA		LDA	TIMER	
SBA PW_L LOW BYTE OF PULSE BCC PW1 DEC PW_H BORROW 1 PW1 LDX #\$AA MUL RE-SCALE LOW BYTE TO STX PW_L3 µs PER BIT BSET TOFE, TCSR CLI * THE TIMER INTERRUPT DOES THE REST * OF THE WORK: * TOFI DEC PW_H BNE END_T LDA PW_L BEQ PLS_L LOOP DECA BNE LOOP PLS_L BCLR BITO, PORTA		BSET	BITO, PORTA	
BCC PWI DEC PW_H BORROW 1 PW1 LDX #\$AA MUL RE-SCALE LOW BYTE TO STX PW_L3 µs PER BIT BSET TOFE, TCSR CLI * THE TIMER INTERRUPT DOES THE REST * OF THE WORK: * TOFI DEC PW_H BNE END_T LDA PW_L BEQ PLS_L LOOP DECA BNE LOOP PLS_L BCR BITO, PORTA		COMA		= TIME REMAINING
PW1 LDX #\$AA MUL RE-SCALE LOW BYTE TO STX PW_L3 µs PER BIT BSET TOFE, TCSR CLI * THE TIMER INTERRUPT DOES THE REST * OF THE WORK: TOFI DEC PW_H BNE END_T LDA PW_L BEQ PLS_L LOOP DECA BNE LOOP PLS_L BCR BITO, PORTA		SBA	PW L	LOW BYTE OF PULSE
PW1 LDX #\$AA MUL RE-SCALE LOW BYTE TO STX PW_L3 µs PER BIT * STX PW_L3 µs PER BIT * THE TIMER INTERRUPT DOES THE REST * OF THE WORK: ** TOFI DEC PW_H BNE END_T LDA PW_L BEQ PLS_L LOOP DECA BNE LOOP PLS_L BCR BITO, PORTA		BCC	PW1	
MUL RE-SCALE LOW BYTE TO STX PW_L3 µs PER BIT BSET TOFE, TCSR CLI * THE TIMER INTERRUPT DOES THE REST * OF THE WORK: ** TOFI DEC PW_H BNE END_T LDA PW_L BEQ PLS_L LOOP DECA BNE LOOP PLS_L BCR BITO, PORTA		DEC	PW H	BORROW 1
STX PW_L3 µs PER BIT BSET TOFE, TCSR CLI * THE TIMER INTERRUPT DOES THE REST * OF THE WORK: * TOFI DEC PW_H BNE END_T LDA PW_L BEQ PLS_L LOOP DECA BNE LOOP PLS_L BCLR BITO, PORTA	PW1	LDX	#\$AA	
BSET TOFE, TCSR CLI * THE TIMER INTERRUPT DOES THE REST * OF THE WORK: * TOFI DEC PW_H BNE END_T LDA PW_L BEQ PLS_L LOOP DECA BNE LOOP PLS_L BCLR BITO, PORTA		MUL		RE-SCALE LOW BYTE TO
* THE TIMER INTERRUPT DOES THE REST * OF THE WORK: * TOFI DEC PW_H BNE END_T LDA PW_L BEQ PLS_L LOOP DECA BNE LOOP PLS_L BCLR BITO, PORTA		STX	PW L	3 µs PER BIT
* THE TIMER INTERRUPT DOES THE REST * OF THE WORK: * TOFI DEC PW_H BNE END_T LDA PW_L BEQ PLS_L LOOP DECA BNE LOOP PLS_L BCLR BITO, PORTA		BSET	TOFE, TCSR	
* THE TIMER INTERRUPT DOES THE REST * OF THE WORK: TOFI DEC PW_H BNE END_T LDA PW_L BEQ PLS_L LOOP DECA BNE LOOP PLS_L BCLR BITO, PORTA		CLI		
* OF THE WORK: * TOFI DEC PW_H BNE END_T LDA PW_L BEQ PLS_L LOOP DECA BNE LOOP PLS_L BCLR BITO, PORTA	*			
* TOFI DEC PW_H BNE END_T LDA PW_L BEQ PLS_L LOOP DECA BNE LOOP PLS_L BCLR BIT0, PORTA	* THE TIMER	INTERRUPT D	OES THE REST	
TOFI DEC PW_H BNE END_T LDA PW_L BEQ PLS_L LOOP DECA BNE LOOP PLS_L BCLR BIT0, PORTA	* OF THE WO	RK:		
BNE END_T LDA PW_L BEQ PLS_L LOOP DECA BNE LOOP PLS_L BCLR BIT0, PORTA	*			
LDA	TOFI	DEC	PW_H	
BEQ PLS_L		BNE	END_T	
LOOP DECA BNE LOOP PLS_L BCLR BITO, PORTA		LDA	PW_L	
BNE LOOP PLS_L BCLR BIT0, PORTA		BEQ	PLS_L	
PLS_L BCLR BITO, PORTA	LOOP	DECA		
		BNE	LOOP	
END T RTI	PLS_L	BCLR	BITO, PORTA	
	END_T	RTI		

There will be some small inaccuracies due to latency of the interrupt and border conditions for the pulse width. The pulse can be refined, but if one-clock precision is required, choose another processor.

Long Pulses

The idea of using the interrupt structure to count long "ticks" can be expanded beyond one byte. If a two-byte decrement is performed in the previous MC68HC05J1 example, pulses up to 30 seconds in length can be generated. The inaccuracies are the same in absolute terms as for the shorter pulses; therefore the percent of error is much smaller.

The same approach is used to expand the pulse width that can be generated by the 16-bit timers in the MC68HC705C8 and the MC68HC11A8 processors. With the help of the output compare function, one-tick accuracy with very long pulses is possible. The accuracy of the output is determined only by the accuracy of the crystal. The code listed in Appendix A has been tested in an MC68HC05C4 and produced pulses in the order of one minute with an accuracy of one part per million. Code to generate

long pulses with an MC68HC11A8 is similar. Since the timer interrupts are used to count the ticks, most of the MCU resources are available to do background tasks. For example, the timer interrupt routine consumes less than 25 μ s every 131 ms. This represents about 0.2% of the processing power of the MCU. The actual code takes about 200 bytes of memory. The pulse will be precise if the interrupts are not masked for more than about 130 ms at a time. Beyond that limit, whole ticks of 131 ms will be added.

Finally, the MC68HC11A8 timer system provides for two timer output functions to drive a single pin. With this MCU, the start time and end time of the pulse can be driven independently with differences of as little as one count between the two pulse edges.

Summary — Pulse Generation

Many MCU systems interface to hardware systems by means of timed pulses. Modern MCUs handle these pulses in three different ways depending on the hardware timing structure available and the length of the pulse.

Short pulses, ranging in length from as short as a microsecond to a few tens of microseconds, are usually timed with "busy-wait" loops. There is simply not enough time to set up a peripheral to control a pulse of short duration. The accuracy and resolution of these pulses is determined in part by the discrete execution time of branch instructions in the controller. The MC68HC11 can drive a pulse as short as a microsecond, resolved to a microsecond, by using the resources of two timer compare registers.

Moderate length pulses are simple to drive automatically using the 16-bit timer available in the MC68HC11A8 and many of the MC68HC05 MCUs. These are set-and-forget systems that run to completion typically in 131 ms. In the simpler MC68HC05 MCUs, there is no 16-bit timer, and the moderate length pulses must use the timer overflow interrupt to count out large chunks of the pulse time while some background task is being performed.

The approach is similar in the MCUs with the 16-bit timer when the desired pulse is greater than 131 ms. Multiple timer overflows can be counted in a few memory locations to produce very long pulses.

For more complex timing functions, a system may require a separate timing processor. In some complex control applications, an MC68HC11A8 or an MC68HC05 is employed as a peripheral timer to a larger computational engine. A variation on this theme is the time processing unit (TPU) in the MC68332. This complex timing system can perform several different functions on 16 different channels simultaneously, independent of the main processor. Information on the MC68332 is available from your Motorola Sales Office.

PULSE DETECTION

Another system problem encountered when applying an MCU to a physical system is the detection and measurement of pulses. These can range from the actuation of a pushbutton to pulse codes detection, detection of the period of rotation of an engine, and accumulation of the 'on' time of a process control valve. The periods can range from microseconds to minutes, hours, or more.

There are several parameters that characterize a pulse, as Figure 3 illustrates. As far as a digital system is concerned, most of these parameters cannot be measured directly by a digital device such as an MCU. Indeed, some parameters such as the voltage level must be modified before the pulse

is applied to the MCU. If the values of these parameters are interesting to the system, then an external device such as an analog-to-digital converter is required. Other parameters may not be measurable by the MCU, including the signal rise and fall times and the presence of noise on the signal.




Figure 3. Characteristics of a Pulse

Digital pulses convey information only in the timing of their signals, assuming that all voltage signals vary between V_{SS} and V_{DD} , and that rise and fall times are sufficiently fast to be unambiguous to the processor. The parameters of interest are the start-time and duration of the pulse. Noise, if it exists, is interesting only to the extent that it can be seen by the controller, and in that case, provision must be made to reduce its effects.

There remains one significant question to address before software design can commence. What is the expected duration range of the pulse? There are no effective maximum limits on the duration which can be measured; but very short pulses may require the support of on-chip or off-chip hardware. A related characteristic is the start-time of the pulse, measured from some reference. This can be thought of as the measurement of a pulse off-time, and hence is not significantly different from the duration measurement. Also important is the required accuracy of the measurement, specified in absolute or relative terms.

One important choice the designer makes in addressing system problems is the type of MCU that will be used. Most MCUs have some sort of timing device on-chip. Within the five basic families of Motorola processors are several timer variations. These range from the simple counter in the MC68HC05J1 to the sophisticated TPU of the MC68332. The former is useful only for the simplest requirements, while the latter can measure pulses accurately without intervention of the CPU. The choice for most applications is usually between an MC68HC11 and one of the large family of MC68HC05 devices.

The timer on the MC68HC11A8 provides as many as four hardware input signals with several hardware registers to measure input events. By combining two input capture functions, or by using the clock gate input of the MC68HC11A8, many pulse measurement problems are easily solved. It is more difficult to address the problems with the 16-bit timer system found on the most popular MCU family, the MC68HC05.

Consider the accuracy limitations of the MC68HC(7)05Cx 16-bit timer. The timer counter itself is incremented once for every eight cycles of the MCU crystal frequency. A 4.0-MHz crystal provides a count resolution of 2 µs. With short pulses, this resolution may be a contributor to accuracy limitations. For example, measuring a 50 µs pulse, this resolution will produce a count of 25 with a 1-bit quantizing error, an uncertainty of 4%. However, in measuring a one minute pulse, the quantizing error is 0.000033%.

In the case of the longer pulses, the accuracy of the crystal can contribute far more to the loss of precision. A limited sampling of clock frequencies on MC68HC05 Evaluation Modules indicates that typical crystals may produce errors of 0.001%. While crystals can be selected or trimmed to much higher accuracy, it is important not to specify accuracies from the software that cannot be supported by the hardware.

Consider four general classes of pulses to detect: 1) very fast pulse, say 20 µs or less; 2) longer pulses up to 130 ms; 3) long pulses; and 4) noisy pulses. The second class is almost trivial with the TCAP feature of the MC68HC05. Indeed, these are the most common class of pulses, and the hardware does almost all of the work. These are considered a special case of the third class of pulses. The other three classes require a bit more study.

Short Pulses

To measure very fast pulses with the MC68HC05, it is necessary to deal with interrupt latency which can be as much as $10 \,\mu s$. If an IRQ is triggered on the start of the pulse, the pulse may have ended by the time code is executed in the interrupt routine. Accuracy is limited by the latency of the system. An example of the code necessary to measure these pulses is given below:

INTRUPT:	CLRA		
T LOOP:	BIL INCA	END_PULS	COUNT LOOPS
A:	ВІН	T_LOOP	
END_PULS:			
*	•		

After the pulse is driven low on the IRQ line, the timed wait is executed for the rising edge which enables detection of a very short pulse. At END_PULS, the Accumulator has a measurement of the length of the pulse resolved to 3 μ s per bit. Assuming the interrupts are not masked the worst case time to get to point **A** the first time is 13.4 μ s (11.5 μ s if MUL is not used in the background). The fastest time is 9 μ s. Any pulse shorter than this will result in a zero time value. If the pulse value is greater than zero, the pulse width is 3 μ s times the accumulator value plus a latency time of 9 – 13.5 μ s. Finally, the longest pulse time that this routine can reasonably measure before the accumulator will overflow is about 770 μ s. The interpretation of the result is left to the user.

If a short pulse is brought in on the TCAP line, there is additional latency to consider. If there is sufficient time to reverse the IEDG bit and clear the ICF (minimum about $20\,\mu s$), this is a class 2 pulse. If the pulse is shorter than this, the input capture function may miss the second edge. Unlike the MC68HC11A8 input capture functions, the MC68HC05 timer pin (TCAP) is not directly detectable. Precautions must be taken in the hardware design if very short pulses are possible. For example, a port line could be wired to the TCAP pin and the state of the pin could be tested with a BRSET/BRCLR. The minimum resolvable pulse length is still no better than the IRQ driven case. However, using the

TCAP input offers capability to measure pulses of either polarity up to 131 ms in length and with a resolution of 2 us.

Of course, if the pulse is expected to be short and the start time can be predicted, a busy-wait can be executed for both ends of the pulse. In this case it is necessary to continually test the state of the input pin and branch accordingly. For example, if the expected pulse length is between 5 and 100 µs, execute a string of tests as shown below:

PULSE:				
	CLRA			
PO	BRCLR	PIN, PORT, PO	WAIT FOR THE FIRS	T EDGE
	BRSET	PIN, PORT, P1	ACTUALLY USING TH	E CODE TO
	BRSET	PIN, PORT, P2		
	•			
	· ·			
	•			
	BRSET	PIN, PORT, PN		
	INCA			
PN	INCA			
	•			
P2	INCA			
P1	INCA			
*				
* ACC CON	TAINS PULSE	WIDTH OF 2.5 µs		
* PER BIT	?			

This code yields a resolution of 2.5 µs for any pulse down to 2.5 µs. Below that, the pulse may be missed. As the expected pulse length gets larger, this code becomes unwieldy and finally impossible.

The addition of an instruction loop shortens the code at the expense of resolution:

PULSE	:							
	CL	RA.						
P0	BR	BRCLR			PIN, PORT, PO			
P1	INC	CA						
	BR	BRSET			IN, I	PORT	P1	
* .								
* ACC	CONTAINS	PULSE	AT	4	μs	PER	BIT	
*								

For longer (class 2) pulses, use the input capture register of the timer to do all the work. Where the pulse is more than a few tens of microseconds long, the interrupt structure works well to measure the pulse within the accuracy of the crystal. The rising edge of the pulse triggers a first interrupt, and the service routine enables the interrupt on the falling edge. By reading the input capture register on each edge, the exact pulse length can be measured. This class of pulses is included in a special case of the long pulses below.

Longer Pulses

What if the pulse length exceeds the rollover time of the timer? By counting the rollovers, a pulse of arbitrary length can be measured. Consider the possibility of a 60 second pulse that must be detected and measured accurately. If the timer counts $2 \mu s$ per bit, 30 million counts must be accumulated. To store this information, log_2 (30,000,000,000) = 25 bits, or 4 bytes are needed. To be precise, a value of \$1 C9 C3 80 is expected.

The 16-bit timer will automatically record the edges of the pulse. Ignoring the overflow, if the start time is subtracted from the end time the result will yield the two least significant bytes of the pulse width. In the 60 second example, if the pulse is exactly correct, the difference between the output compare value at the start of the pulse and the value at the end of the pulse will be \$C380. Between those two pulse events, the timer will roll over \$1C9 times (= 457). Counting those rollovers exactly will determine the pulse length. The timer overflow facility will allow a count of the rollovers under interrupt control. Some problems remain in arbitrating the interrupts and protecting for boundary conditions, which will be discussed below.

The general approach taken for the MC68HC05Cx TCAP works as well for the MC68HC11 family when a single input capture function is used for measurement.

Appendix B is a listing of an MC68HC05 program which can measure very long pulses with single tick accuracy. The program was tested with the pulse generation problem listed above and appears to work within the accuracy of the crystal. Some adjustment may be necessary when this software is integrated into the user's program, particularly insofar as the interrupt latency is affected, but the basic structure of the routines will perform the measurement function. Note that class 2 pulses can be measured with this routine as it stands, although some code savings can be realized if the pulse to be measured is known to be contained in less than 4 bytes.

Three particular areas should be attended to when incorporating this software in a larger project. The measurement routine uses mutually exclusive interrupts and no subroutines, therefore its contribution to stack push is seven bytes. Add this to any other subroutine and interrupt stack usage to determine the maximum stack depth and therefore the available RAM.

If other interrupts are used, remember that the interrupt mask is automatically set when the interrupt routine is entered. If the mask cannot be cleared, the execution time of the other interrupt, plus its latency, must be kept somewhat less than $500\,\mu s$ (or the pulse width, whichever is smaller) to preserve the accuracy of the measurement routine. The same is true if critical code sections must be preserved with SEI...CLI instructions.

Within these limitations, the automatic timing features of the TCAP will provide accurate measurement of the pulse. The 500 μs limitation is necessary to assure the correct handling of the boundary conditions when an overflow coincides with a pulse edge. If the interrupts must be masked for longer periods, the boundary conditions handling can be modified.

The third area to consider is the effect of the interrupts on execution speed of the processor. The pulse measurement routines take less than 0.02% of the clock cycles when measuring long pulses, so the routine will not significantly affect the throughput of most programs, however, each timer overflow interrupt takes about 24 µs, so software timing loops and critical sections can be affected.

Noisy Pulses

The important thing to remember about noisy pulses is that a noise edge often cannot be distinguished from a pulse edge. This is particularly true when the input capture register is used to detect the edge. But even when the edge is polled, a momentary change in the signal level can be erroneously interpreted.


In general, it is difficult to measure any true pulse that contains noise pulse durations in order of magnitude of the measurement resolution. This means that signals must be free of 1 μ s noise pulses for most MCU detection and measurement algorithms. The MC68HC11A8 pulse accumulator function in gated mode can be used to measure the total asserted time of a very noisy pulse.

Often, the easiest way to eliminate the ambiguity of minor noise is with some low pass hardware filtering. Remember that low pass filtering will also round and delay the edges of the pulse. The delay will contribute more or less to the accuracy of the measurement. In addition, sampled edges can be double-checked in our busy-wait algorithms with the addition of a single instruction per edge:

PULSE:				
	CLRA			
P0	BRCLR	PIN, PORT, PO		
	BRCLR	PIN, PORT, PO		
P1	INCA			
	BRSET	PIN, PORT, P1		
	BRSET	PIN, PORT, P1		
*				
* ACC HA	S PHILSE AT 6	5 He PER BIT		

Sophisticated digital filter algorithms can be used to extract a pulse from very noisy conditions, but these are beyond the scope of this application note. Consider a simple method of determining the approximate pulse-width of an input signal corrupted by a lot of noise.

Consider the signal of Figure 4. Is this one noisy 5 ms pulse or a number of smaller pulses? Taken at face value, this would translate into a number of various length disjoint pulses. However, if this were part of a pulse-width modulated code that had been transmitted on an r.f. carrier, the range of reception of the pulse could be significantly improved if the intelligence could be unambiguously extracted from this waveform. Much of the success of decoding algorithms depends on the knowledge of the expected signal. If, for example, the above waveform is expected to be either a 6 ms pulse or a 2 ms pulse, it is expected that this algorithm would more often choose the former. If there were some independent cross check on the validity of the code detection, such as a cyclic redundancy check, the detection could be made with a fair degree of certainty.



It is beyond the scope of this note to present a detailed discussion of pulse train encoding and

decoding, but the following paragraphs offer a few ideas about developing an effective method for capturing noisy pulses with an MCU.

The detection of the above signal with any of the earlier methods is unlikely to yield the correct data. With the MC68HC11A8 pulse accumulator, the pulse can be determined to be more likely 6 ms than 2 ms, but without the pulse accumulator, the MC68HC05 MCUs require more software intensive methods

The basic strategy used to measure the pulse is to take periodic samples of the signal and employ some heuristic process to discover the signal in the noise. Most commonly, the selected algorithm is simple voting. Additionally, some cross check of the data such as a check-sum may be employed. If, for example, a 100 µs sample of the above pulse is taken, marked by the tick marks on the drawing, the findings show that the signal is high for 37 to 50 samples. This is more consistent with a 'wide' pulse than a 'narrow' one. If a cross check agrees with this conclusion, there is some confidence in the conclusion. If the cross check disagrees, the error could be guessed based on the lowest probability detection; or a re-transmission might be required. If no cross check is possible, a decision can be made on a minimum probability required to accept the data.

Below is a sampling routine that uses the output compare interrupt to time the samples. Fifty samples are accumulated before testing the vote.

TOCI	BRCLR	TOF, TSR, NO_TOC	CLEAR FLA	AG
	LDX	OCHR		
	LDA	OCLR		
	ADD	#50	3	NT IN 100
	BCC	SMP1		μ s
	INCX			
SMP1	STX	OCHR		
	STA	OCLR		
*				
*	NEXT SAMPLE	IN 100 μs		
*		·		
	BRCLR	PIN, PORT, SMP2		
	INC	VOTE		
	BRA	SMP3		
SMP2	DEC	VOTE		
	DEC	COUNT		
	BNE	SMP9		
*				
* HERE AFTE	R 50 SAMPLES			
* PUT VOTIN	G ROUTINE HE	RE		
*				
NO TOC:				
* _				
* DO OTHER	INTERRUPT HE	RE		
*				
	RTT			

Note that this interrupt routine consumes only about 25-30% of the processor cycles. This number is directly related to the sample rate — sampling of 1/2 the rate reduces usage to less than 15% of the processor.

The choice of voting algorithm is application dependent. However, synchronization of the signal must also be considered. Depending on the type of coding used, a signal can be assumed to be self-synced. That is, the measurement of any pulse after a quiet period causes the receiving processor to try to wake up to a wide pulse or a narrow pulse. This causes the voting algorithm to reject pulses that vary widely from one of the expected widths.

With crystal-controlled oscillators in both the transmitting processor and the receiving one, this does not present a problem. If one or both of the controller clocks is not tightly regulated, however, the receiver will require time base as well as start time synchronization. In general, the more information that must be transmitted, the greater potential for error due to noise. The information transmitted is the code, the start time, and the time base.

Summary of Pulse Detection

MCU systems often read information from a hardware device by means of timed pulses. When these pulses fall in the range of a few tens of milliseconds, most MCUs can measure the pulse width easily with a high degree of accuracy. When the pulses are very short, very long, or noisy, the accurate detection and measurement of them is more difficult.

The most important decision to be made in system design for pulse measurement is the choice of MCU, specifically the timer subsystem. The least sophisticated timers such as found on the MC68HC05J1 lose some resolution and accuracy, particularly for short pulses, but these simple timers are often found on the low-cost chips. As the complexity and cost of the timer is increased, so is the performance of the MCU in this task. The very complex timer system in the MC68332 provides the greatest resolution and performance of any MCU available. For information, call your local Motorola sales office.

APPENDIX A TTL LONG PULSE GENERATION

TIC-TOC ROUTINES FOR 68HC05CX

WRITTEN 11/11/89 BY MIKE PAUWELS

* PULSE GENERATION

* THIS ROUTINE GENERATES PULSES FROM A MC68HC05CX MICROCONTROLLER USING * THE TIMER OUTPUT COMPARE FUNCTION. THE LENGTH OF PULSES GENERATED

* RANGE FROM A FEW MICROSECONDS TO MORE THAN TWO HOURS.

* THIS SOFTWARE IS INTENDED AS A SUBSYSTEM TO BE INCLUDED IN A LARGER * PROGRAM. ETC.

* CONSTANTS:

* SYSTEM CONSTANTS:

ADDRESSES:

	TELOUID.		
	OPT	nol	
PORTA	EQU	0	PORT A
DDRA	EQU	4	DATA DIRECTION REGISTER FOR PORT A
TCR	EQU	\$12	TIMER CONTROL REGISTER
ICIE	EQU	7	INPUT CAPTURE INTERRUPT ENABLE
OCIE	EQU	6	OUTPUT COMPARE INTERRUPT ENABLE
TOIE	EQU	5	TIMER OVERFLOW INTERRUPT ENABLE
IEDG	EQU	1	INPUT EDGE
OLVL	EQU	0	OUTPUT LEVEL
TSR	EQU	\$13	TIMER STATUS REGISTER
ICF	EQU	7	INPUT CAPTURE FLAG
OCF	EQU	6	OUTPUT COMPARE FLAG
TOF	EQU	5	TIMER OVERFLOW FLAG
ICHR	EQU	\$14	INPUT CAPTURE REGISTER HIGH BYTE
ICLR	EQU	\$15	INPUT CAPTURE REGISTER LOW BYTE
OCHR	EQU	\$16	OUTPUT COMPARE REGISTER HIGH BYTE
OCLR	EQU	\$17	OUTPUT COMPARE REGISTER LOW BYTE
CHR	EQU	\$18	TIMER/COUNTER HIGH BYTE
CLR	EQU	\$19	TIMER/COUNTER LOW BYTE
ACHR	EQU	\$1A	ALTERNATE TIMER/COUNTER HIGH BYTE
ACLR	EQU	\$1B	ALTERNATE TIMER/COUNTER LOW BYTE
	OPT	1	
* PROG	RAM CONS	TANTS	
	ORG	\$20	

DELAY	FCB	6 DELAY FOR START OF PULSE
MIN_PLS	FCB	5 MINIMUM PULSE WIDTH IN CLOCK COUNTS
DO PLS	FCB	\$01,\$C9,\$C3,\$80

* VARIABLES

	ORG	\$BA	OR CONCATENATE WITH USER MEMORY
PULSE	RMB .	4	MAX TIME = 143.1655765 MINUTES!

```
* 2^33 MICROSECONDS (ABOUT 2.4 HOURS) WITHIN THE ACCURACY OF THE
* CRYSTAL. EACH BIT IS 2 MICROSECONDS. FOR LONG TIME PERIODS.
* CONSIDER THAT A SLOWER CLOCK WILL SAVE POWER AND A 32KHZ WATCH
* CRYSTAL IS INEXPENSIVE, BUT REMEMBER THAT THE PROCESSOR EXECUTION
* WILL SLOW BY 122 TIMES! IF YOU HAVE A LOT OF PROCESSING TO DO
* BETWEEN UPDATES, YOU MAY FIND THE PROCESSOR TOO SLOW!
* SOME OTHER TIME OPTIONS:
        5 BYTES WILL TIME UP TO 25.45 DAYS
        6 BYTES WILL TIME UP TO 17.83 YEARS
        7 BYTES WILL TIME 4.566 YEARS!
* NO RESET INITIALIZATION IS REQUIRED. THE TIMED PULSE WILL BE
* DRIVEN ON THE TCMP PIN WHICH IS AUTOMATICALLY INITIALIZED AS
* AN OUTPUT. THE TIMER OUTPUT COMPARE AND THE TIMER OVERFLOW
* INTERRUPTS ARE INITIALIZED BY THE START PULSE SUBROUTINE (STRT PLS).
FLAGS
        RMB 1
                       STORE A FLAG
FIRE
        EQU
               7
                        INDICATES PULSE HAS STARTED
                        INDICATES LAST INTERRUPT HAS OCCURED
T.AST
        EQU
                6
* MAIN PROGRAM GOES HERE. THE LENGTH OF THE DESIRED PULSE IS
* DETERMINED AND STORED IN 'PULSE' AT 2 MICROSECONDS PER BIT.
* THE PULSE WILL START AFTER 'STRT PLS' IS CALLED WITH THE
* LATENCY AND ACCURACY NOTED BELOW.
***************
                 RESET ROUTINE
        ORG
                $100
RST_INT:
              TCR
        CLR
        CLR
                             RESET ALL FLAGS
               FLAGS
        LDA
               #$FF
        STA
               DDRA
        LDA
               #$02
        STA
                PORTA
              MAIN PROGRAM
* HERE IS THE MAIN LOOP. IF WE HAVEN'T FIRED, CALL STRT_PLS
MAIN:
        BRSET FIRE, FLAGS, FIRED
* HERE ONCE AFTER RESET WHILE FIRE FLAG IS CLEARED
        T.DX
                #3
                                 LOAD FOUR BYTES
        LDA
LOAD
                DO PLS, X
        STA
                PULSE, X
```

* ASSUMING A 4 MHZ CRYSTAL, FOUR BYTES WILL AUTOMATICALLY TIME

BPL LOAD **JSR** STRT PLS * DURING THE INTERRUPTS, THE 'LAST' FLAG IS CLEAR, JUMP TO MAIN FIRED BRCLR LAST, FLAGS, MAIN * HERE AFTER THE INTERRUPTS NOP REPRESENTS OTHER INSTRUCTIONS BRA MAIN START PULSE SUBROUTINE * CALL THIS ROUTINE WITH THE DESIRED PULSE LENGTH IN 'PULSE'. * THE MOST SIGNIFICANT BYTE IS STORED FIRST. FOR LONG PULSES, * THE 'FRACTIONAL' PART, THAT STORED IN THE TWO LEAST SIGNIFICANT * BYTES, ARE TIMED FIRST. THEN THE EXTENSIONS ARE TIMED OUT ONE * AT A TIME UNTIL, ON THE LAST PERIOD THE OUTPUT LEVEL BIT IS * CLEARED AND THE PULSE STOPS AUTOMATICALLY. * NOTE THAT THE VARIABLE PULSE IS MODIFIED BY THE PULSE GENERATION * FUNCTION, AND THAT THAT VARIABLE REFLECTS (ROUGHLY) THE AMOUNT * OF PULSE REMAINING. OVERWRITING THE PULSE WIDTH CAN HAVE * UNDESIREABLE RESULTS, BUT SHOULD USUALLY RESULT IN CHANGING THE * TERMINATION TIME. * PROCEDURE START PULSE (PULSE WIDTH: LONG INT); STRT PLS: DON'T INTERRUPT * IF PULSE WIDTH > \$FFFF THEN INTERRUPT:=ENABLE ELSE INTERRUPT:=DISABLE BSET 7. PORTA TURNS ON INDICATOR LED. NOT TRUE PULSE BSET OCIE, TCR ENABLE TOC INTERRUPT LDA PULSE+1 SUB #1 STA PULSE+1 LDA PULSE SBC #0 STA PULSE BCC SP1 * HERE IF PULSE WAS LESS THAN \$FFFF--FIX THE DAMAGE CLR PULSE+1 CLR PULSE BCLR OCIE, TCR

DECX

* IF 0 < PULSE WIDTH < MINIMUM THEN PULSE WIDTH := MINIMUM;

PULSE+2

SP1

TST

```
#PULSE+3
         LDA
         BEQ
                  LONG PLS
                  MIN PLS
         CMP
                  LONG PLS
         BHI
         LDA
                  MIN PLS
                  PULSE+3
         STA
LONG PLS:
* HERE WHEN THE PULSE WIDTH FRACTIONAL PART IS ZERO OR >= MIN PLS
* FIRST START THE PULSE
* NEXT LEVEL := TRUE;
         BSET
                  OLVL, TCR
* ONE OF THE TRICKIEST OPERATIONS IS TURNING ON THE PULSE. SINCE
* THE 'HC05 DOES NOT HAVE THE FACILITY TO SWITCH THE TCMP LINE
* DIRECTLY, WE SETUP A TURN ON TO OCCUR IMMEDIATELY. WE HAVE TO
* ADJUST TO THE TIME NEEDED FOR THE SETUP. THIS IS THE VALUE 'DELAY'.
* OUTPUT COMPARE := TIMER + DELAY
                  ACHR
                           MUST BE READ FIRST
         LDX
                  ACLR
         LDA
                           TIMER = X:A
         ADD
                  DELAY
         BCC
                  MARK 1
                           MARK TIME
         INCX
         BRA
                  OC1
MARK_1
                           TO BALANCE EXECUTION TIMES
         NOP
         BRA
                  OC1
OC1
         STX
                  OCHR
                           INHIBITS TOC
         STA
                  OCLR
                           ENABLES TOC
* IF DELAY IS CORRECT, PULSE WILL TURN ON IMMEDIATELY
* TOC := TURN ON + PULSE WIDTH MOD $10000
         ADD
                  PULSE+3
         STA
                  PULSE+3
         TXA
         ADC
                  PULSE+2
         TAX
         LDA
                  PULSE+3
         CLR
                  PULSE+3
                  PULSE+2
         CLR
* IF INTERRUPT=ENABLED THEN OLVL := 1 ELSE OLVL := 0 ; ... AND PULSE
  WILL TERMINATE
         BRSET
                  OCIE, TCR, OC2
                  OLVL, TCR IF INTERRUPT = DISABLED
         BCLR
OC2
         STX
                  OCHR
         TST
                  TSR
                                     WILL CLEAR OCF ...
         STA
                  OCLR
                                     ...WHEN EXECUTED
```

BNE

LONG PLS

BSET FIRE.FLAGS INDICATE PULSE HAS FIRED

* AT THIS TIME, THE MINIMUM PULSE CAN EXPIRE. IN THAT CASE * WHEN WE ENABLE THE INTERRUPT, WE WILL IMMEDIATELY BEGIN * SERVICING.

> CLI RTS

BSET

LAST, FLAGS

TIMER INTERRUPT ROUTINE TCMP INT: * WE WILL INTERRUPT WITH A TOC ONLY IF THERE ARE A WHOLE NUMBER OF * \$10000 PERIODS TO COMPLETE. WE NEED ONLY DECREMENT THE 'INTEGER' * PART OF THE PULSE WIDTH AND IF THIS IS THE LAST TIME, WE CLEAR * THE INTERRUPTS AND SET THE OUTPUT LEVEL TO '0'. THE TOC REGISTER * IS NOT CHANGED. * IF THERE ARE OTHER POSSIBLE TIMER INTERRUPT SOURCES (INPUT CAPTURE * AND/OR TIMER OVERFLOW) THEN WE SHOULD ARBITRATE THE SOURCE AT THIS * TIME. NOTE THAT THERE WILL ALWAYS BE PLENTY OF TIME TO SERVICE THIS * ROUTINE, SO THE PRIORITY COULD BE SET TO THE LOWEST LEVEL. * ARBITRATION... * IF PULSE WIDTH > \$10000 THEN * PULSE WIDTH := PULSE WIDTH - \$10000 PORTA LDA EOR #\$03 STA PORTA TOGGLE 2 PORT LINES (DIAGNOSTICS) PULSE+1 LDA SUB #1 STA PULSE+1 LDA PULSE SBC #0 PULSE STA BCC NOT LAST *ELSE INTERRUPT := DISABLE; OLVL := 0; * HERE IF PULSE WAS ON LAST COUNT, CLEAR INTERRUPT AND OLVL CLR PULSE+1 CLR PULSE 7, PORTA BCLR BCLR OCIE, TCR BCLR OLVL, TCR

```
* HERE IF NOT ON LAST PULSE
* CLEAR (OCF);
NOT LAST:
        LDA
                 TSR
                          NECESSARY ACCESS
        LDA
                 OCLR
                          ... NEXT INTERRUPT WILL HAPPEN IN $10000
        RTI
               DUMMY INTERRUPT ROUTINES
SPI INT RTI
SCI INT RTI
IRQ INT RTI
SWI INT RTI
               INTERRUPT VECTORS
        ORG
                 $1FF4
SPI_VEC FDB
                 SPI_INT
SCI VEC FDB
                 SCI INT
TIM VEC FDB
                 TCMP INT
                 IRQ INT
IRQ VEC FDB
SWI VEC FDB
                 SWI_INT
RST VEC FDB
                 RST INT
```

APPENDIX B LONG PULSE DETECTION

TIC-TOC ROUTINES FOR 68HC05CX WRITTEN 11/18/89 BY MIKE PAUWELS PULSE DETECTION * THIS ROUTINE DETECTS PULSES WITH A MC68HC05CX MICROCONTROLLER USING * THE TIMER INPUT CAPTURE FUNCTION. THE LENGTH OF PULSES DETECTED * CAN RANGE FROM A FEW MICROSECONDS TO MORE THAN TWO HOURS. * THIS SOFTWARE IS INTENDED AS A SUBSYSTEM TO BE INCLUDED IN A LARGER * PROGRAM. ETC. * CONSTANTS: OPT SYSTEM CONSTANTS: ADDRESSES: DDRA EQU \$04 PORTA \$00 EQU TCR EOU \$12 TIMER CONTROL REGISTER ICIE EOU 7 INPUT CAPTURE INTERRUPT ENABLE OCIE EOU OUTPUT COMPARE INTERRUPT ENABLE 6 TIMER OVERFLOW INTERRUPT ENABLE TOIE EQU 5 IEDG EQU 1 INPUT EDGE OLVL EQU 0 OUTPUT LEVEL TSR EQU \$13 TIMER STATUS REGISTER ICF EQU 7 INPUT CAPTURE FLAG 6 OCF EQU OUTPUT COMPARE FLAG TOF EOÚ 5 TIMER OVERFLOW FLAG \$14 ICHR EOU INPUT CAPTURE REGISTER HIGH BYTE \$15 ICLR EQU INPUT CAPTURE REGISTER LOW BYTE \$16 OCHR EQU OUTPUT COMPARE REGISTER HIGH BYTE \$17 OCLR EOU OUTPUT COMPARE REGISTER LOW BYTE CHR EQU \$18 TIMER/COUNTER HIGH BYTE CLR EQU \$19 TIMER/COUNTER LOW BYTE ACHR \$1A ALTERNATE TIMER/COUNTER HIGH BYTE EQU ACLR EOU \$1B ALTERNATE TIMER/COUNTER LOW BYTE OPT 1 * PROGRAM CONSTANTS * VARIABLES \$BA ORG OR CONCATENATE WITH USER MEMORY AC OVFL RMB 2 MAX TIME = 143.1655765 MINUTES! PULSE W RMB HOLDS STOP TIME AND TOTAL PULSE START T RMB HOLDS PULSE START TIME

```
* ASSUMING A 4 MHZ CRYSTAL, TWO BYTES CAN ACCUMULATE UP TO
* 2^33 MICROSECONDS (ABOUT 2.4 HOURS) WITHIN THE ACCURACY OF THE
* CRYSTAL. EACH BIT IS 2 MICROSECONDS. FOR LONG TIME PERIODS.
* CONSIDER A SLOWER CLOCK.
* SOME OTHER TIME OPTIONS:
        3 BYTES WILL TIME UP TO 25.45 DAYS
        4 BYTES WILL TIME UP TO 17.83 YEARS
        5 BYTES WILL TIME 4,566 YEARS!
                        BOOLEAN VARIABLES
FLAGS
        RMB
                1
ARM
        EOU
                7
                         SET WHEN PROCESSOR IS READY
GOT
        EQU
                6
                         SET WHEN PULSE IS CAPTURED
                $100
        ORG
             RESET INTERRUPT ROUTINE
RST INT:
* NO RESET INITIALIZATION IS REQUIRED. TO MEASURE A PULSE INCIDENT
* ON THE INPUT CAPTURE PIN, ARM THE PROCEDURE BY CALLING 'GET PLS'.
* AFTER THE PULSE IS TERMINATED, ADDITIONAL USER CODE (E.G. TO SET
* A FLAG) CAN BE ADDED AS INDICATED IN THE INTERRUPT ROUTINE. NOTE
* THAT THIS FUNCTION REQUIRES THE INTERRUPT STRUCTURE TO SERVICE
* TIMER OVERFLOWS AND FINAL PULSE TERMINATION. THIS IS NOT ESSENTIAL
* AND THE INTERRUPT STRUCTURE COULD BE REPLACED BY POLLING IN THE
* USER'S MAIN LOOP, AS LONG AS THE POLLING PERIOD WAS LESS THAN THE
* OVERFLOW TIME OF THE COUNTER/TIMER.
        BSET
                7. DDRA
        BSET
                7, PORTA
        CLR
                FLAGS
* DO OTHER INIT STUFF. THE FOLLOWING DELAY REPRESENTS OTHER CODE,
* AND GIVES THE LED A MOMENTARY FLASH.
        LDA
                #100
        JSR
                DELAY
                                FOR 1 SECOND
* CONTINUE
***************
             MAIN LOOP
*****************
MAIN:
        BRSET
                ARM, FLAGS, ARMED
        BSR
                GET_PLS
ARMED
        NOP
        BRSET
                GOT, FLAGS, GOT IT
        NOP
GOT IT
        NOP
        BRA
                MAIN
```

```
ARM CAPTURE SUBROUTINE
***************
* CALL THIS ROUTINE TO ARM THE PULSE MEASUREWMENT. NOTE THAT THE
* LENGTH OF PULSE THAT CAN BE MEASURED IS LIMITED BY SIZE OF THE
* OVERFLOW ACCUMULATOR. POSITIVE GOING PULSE IS ASSUMED; THE
* MODIFICATIONS FOR NEGATIVE GOING PULSE ARE SIMPLY THE INVERSION
* OF THE IEDG. SYSTEM IS ARMED 22 MICROCYCLES AFTER THE ROUTINE
* IS CALLED.
GET PLS:
       BSET
               IEDG, TCR
       LDA
              TSR
                             TWO STEPS REQUIRED . . .
       LDA
              ICLR
                              ...TO CLEAR OLD FLAGS
       BSET
              ICIE, TCR
              TOIE, TCR START COUNTING OVERFLOWS
       BSET
       BCLR
              7, PORTA
       BSET
              ARM, FLAGS
       CLI
       RTS
            TIME DELAY SUBROUTINE
  ****************
* CALLED FOR A BUSY DELAY. IF NOT INTERRUPTED, WILL RETURN AFTER
* A DELAY OF 5 MILLISECONDS TIMES THE CONTENTS OF 'A' ACCUMULATOR.
DELAY:
       LDX
              #249
DLA1
       DECX
       NOP
       NOP
       NOP
       NOP
       NOP
       NOP
       NOP
       BNE
              DLA1
       DECA
       BNE
              DELAY
       RTS
****************
            TIMER INTERRUPT ROUTINE
* HERE ON TIMER INTERRUPT. WE ASSUME THAT TIMER OUTPUT ROUTINES
* DO NOT HAVE TO BE ARBITRATED. IF TOC IS NEEDED, THE ARBITRATION
```

* MUST BE CALCULATED. SINCE THE ONLY STICKY PROBLEM OCCURS ON
* SIMULTANEOUS OR NEAR-SIMULTANEOUS INTERRUPTS, THE TIMING OF THIS

```
* ROUTINE IS CAREFULLY CALCULATED.
TIM INT:
         THE FOLLOWING INSTRUCTION IS NEEDED IF ANY OTHER TIMER
         INTERRUPTS ARE ENABLED:
*BRCLR
        ICF, TSR, NO TIC
                           BR IF NO INPUT CAPTURE
* HERE ON INPUT CAPTURE. IS THIS FIRST EDGE OR LAST EDGE?
                  IEDG, TCR, LAST EDG
         BRCLR
         BCLR
                  IEDG, TCR PREPARE FOR TRAILING EDGE
* HERE ON THE FIRST (RISING) EDGE
         LDA
                  ICHR
         LDX
                  ICLR
                                    <<<< point A
         STA
                  START T START TIME HIGH BYTE
                                 " LOW
         STX
                  START T+1 "
* WE NOW HAVE THE CAPTURED START TIME IN MEMORY.
         CLI
         RTI
* HERE ON THE TRAILING EDGE OF THE MEASURED PULSE. THE TIC REGISTER
* HAS THE TWO LEAST SIGNIFICANT BYTES OF THE STOP TIME. SUBTRACT
* THE START TIME; IF NECESSARY BORROW FROM THE AC_OVFL. NO CHECK IS
* MADE FOR OVERFLOW OF THE MAXIMUM PULSE.
LAST EDG:
                  GOT, FLAGS
         BSET
         BSET
                  7, PORTA
         BCLR
                  ICIE, TCR
         LDX
                  ICHR
         LDA
                  ICLR
         STX
                  PULSE W
                  PULSE W+1
         STA
* HERE THE PROBLEM IS TOO MANY OVERFLOWS. IF ICHR = $FF AND ACHR = 0
* AND THE OVERFLOW FLAG HAS BEEN CLEARED, WE ACCUMULATED ONE TOO
 MANY OVERFLOW.
         INCA
                                     TEST FOR = $FF
         BNE
                  CALC PW
         TST
                  ACHR
         BNE
                  CLEAR A1
         BRSET
                  TOF, TSR, CLEAR A1
         LDA
                  AC OVFL+1
         SUB
                  #1
                  AC OVFL+1
         STA
         BCC
                  CLEAR A1
         DEC
                  AC OVEL
CLEAR_A1:
         LDA
                  ACLR
                                    TO CLEAR LATCH
```

CALC_PW:

LDA

PULSE_W+1

```
SUB
              START T+1
       STA
              PULSE W+1
       LDA
              PULSE W
       SBC
               START T
       STA
              PULSE W
       LDA
              AC OVFL+1
       SBC
              #0
              AC OVFL+1
       STA
       BCC
              TIM EXIT
       DEC
              AC_OVEL
NO_TIC:
* COULD BE A TOC. OTHER TIC OR TOC OR OVERFLOW STUFF CAN BE DONE HERE
TIM EXIT:
       RTI
*************************
            DUMMY INTERRUPT ROUTINES
SPI INT RTI
SCI INT RTI
IRQ INT RTI
SWI INT RTI
            INTERRUPT VECTORS
******************
       ORG
              $1FF4
* Interrupt Vectors
SPI VEC FDB
              SPI INT
```

SCI_VEC FDB

TIM VEC FDB

IRQ VEC FDB

SWI VEC FDB

RST VEC FDB

SCI INT

TIM INT

IRQ INT

SWI INT

RST INT

AN1091

Low Skew Clock Drivers and their System Design Considerations

Prepared by Chris Hanke, CMOS Design Engineer
Gary Tharalson, CMOS/TTL Product Planning Manager

ABSTRACT

Several varieties of clock drivers with 1 ns or less skew from output-to-output are available from Motorola. Microprocessor-based systems are now running at 33 MHz and beyond, and system clock distribution at these frequencies mandate the use of low skew clock drivers. Unfortunately, just plugging a high performance clock driver into a system does not guarantee trouble free operation. Only careful board layout and consideration of system noise issues can guarantee reliable clock distribution. This application note addresses these system design issues to help ensure that Motorola's low skew clock drivers are used effectively in a system environment.

INTRODUCTION

With frequencies regularly reaching 33 MHz and approaching 40–50 MHz in today's CISC and RISC microprocessor systems, well controlled and precise clock signals are required to maintain a synchronous system. Many microprocessors also require input clock duty cycles very close to 50%. These stringent timing requirements mandate the use of specially designed, low skew clock distribution circuits or 'clock drivers.' However, just plugging one of these parts into your board does not ensure a trouble free system. Careful system and board design techniques must be used in conjunction with a low skew clock driver to meet system timing requirements and provide clean clock signals.

Why are Low Skew Clock Drivers Necessary

An MPU system designer wants to utilize as much of a clock cycle as possible without adding unnecessary timing guardbands. Propagation delays of peripheral logic do not scale with frequency. Therefore, as the clock period decreases, the system designer has less time but the same logic delays to accomplish the function. How can he get more time? A viable option is to use a special clock source that minimizes clock 'uncertainty.'

A simple example illustrates this concept. At 33 MHz, $T_{\text{Cycle}} = 30$ ns. An FCT240A, for example, has a High-Low uncertainty of the min/max spread of t_{PLH} to t_{PHL} of approximately 3.3 ns. If 1.7 ns of pin-to-pin skew due to the actual part and PCB trace delays is also considered, then only 25 ns of the clock period is still available. The worst case tp of clock-to-data valid on the 88200 M-Bus is 12 ns, which leaves only 13 ns to accomplish additional functions. In this case

17% of a cycle is required for clock distribution or clock 'uncertainty,' which is an unacceptable penalty from a system designer's point of view. At 50 MHz this penalty becomes 25%. A maximum of 10% of the period allotted for clock distribution is an acceptable standard.


If multiple levels of clock distribution (one clock driver's output feeding the inputs of several other clock drivers) are necessary due to large clock fan-outs, the additional part-topart skew variations add even more to the clock uncertainty. Standard logic has always been specified with a large (and conservative) delta between the minimum and maximum propagation delays. This delta creates the excessive amount of clock 'uncertainty' which the system designer has been forced to design into his system, even though it is not realistic. When system frequencies were below 16 MHz this large clock penalty could be tolerated, but as the above example points out, not anymore. A clock driver's specs guarantee this min/ max delta to be a specific, small value. To reduce the clock overhead to managable levels, a clock driver with minimal variation (<5%) from a 50% duty cycle and guaranteed low output-to-output and part-to-part skew must be used.

DEFINITIONS

A typical clock driver has a single input which is usually driven by a crystal oscillator. The clock driver can have any number of outputs which have a certain frequency relationship to the clock input. Clock driver skew is typically defined by three different specs. These specs are graphically illustrated in Figure 1.

The first spec, t_{OS}, measures the difference between the fastest and slowest propagation delays (any transition) between the outputs of a single part. This number must be 1 ns or less for high-end systems.

The second, tps, measures the difference between the high-to-low and low-to-high transition for a single output (pin). This spec defines how close to a 50% duty cycle the outputs of the clock driver will be. For example, if this spec is 1 ns $(\pm 0.5 \text{ ns})$, at 33 MHz the output duty cycle is 50% $\pm 3.5\%$. A clock driver which only buffers the crystal input, creating a 1:1 input to output frequency relationship, can be a problem if a very tight tolerance to a 50% duty cycle is required. In this situation the output duty cycle is directly dependent on the input duty cycle, which is not well controlled in most crystal oscillators. The clock driver's outputs switching at half the input frequency (\div 2) is a common relationship, which means



Notes: 1) tps measures tpLH-tpHL for any single output on a part.
2) tos measures the maximum difference between any tpHL or

tpl H between any output on a single part.

 tpy measures the maximum difference between any tpHL or tpLH between any output on any part.

Figure 1. Timing Diagram Depicting Clock Skew Specs Within One Part and Between any Two Parts

that the outputs switch on only one edge of the oscillator, eliminating the output's dependence on the duty cycle of the input (crystal oscillator frequency is very stable).

The third spec, tp_V, measures the maximum propagation delay delta between any given pin on any part. This spec defines the part to part variation between any clock driver (of the same device type) which is ever shipped. This number reflects the process variation inherent in any technology. For CMOS, this spec is usually 3 ns or less. High performance ECL technologies can bring this number down into the 1–2 ns range. Another way to minimize the part-to-part variation is to use a phase-locked loop clock driver, which are just now becoming available.

An important consideration when designing a clock driver into a system is that the skew specs described above are usually specified at a fixed, lumped capacitive load. In a real system environment the clock lines usually have various loads distributed over several inches of PCB trace which can contribute additional delay and sometimes act like transmission lines, so the system designer must use careful board layout techniques to minimize the total system skew. In other words, just plugging a low skew clock driver into a board will not solve all your timing problems.

DESIGN CONSIDERATIONS

Figure 2 is a scale replication of a section of an actual 88000 RISC system board layout. The section shown in the figure includes the MC88100 MPU and the MC88200 CMMU devices and the MC88914 CMOS clock driver. The only PCB traces shown are the clock output traces from the MC88914 to the various loads. For this clock driver the output-to-output skew (tos) is guaranteed to be less than 1 ns at any given temperature, supply voltage, and fixed load up to 50 pF.

In calculating the total system skew, the difference in clock PCB trace length and loading must be taken into account. For an unloaded PCB trace, the signal delay per unit length, t_{pd} , is dependent only on the dielectric constant, $e_{\rm f}$, of the board material. The characteristic impedance, $Z_{\rm O}$, of the line is dependent upon $e_{\rm f}$ and the geometry of the trace. These relationships are depicted in Figure 3 for a microstrip line. ¹ The formulas for t_{pd} and $Z_{\rm O}$ are slightly different for other types of strip lines, but for simplicity's sake all calculations in this article will assume a microstrip line.

The equations in Figure 3 are valid only for an unloaded trace; loading down a line will increase its delay and lower its impedance. The signal propagation delay (t_{pd}') and characteristic impedance (Z_0') due to a loaded trace are calculated by the following formulas:

$$t_{pd}' = t_{pd} \sqrt{1 + \frac{C_d}{C_0}}$$

$$Z_0' = \frac{Z_0}{\sqrt{1 + \frac{C_d}{C_0}}}$$

 C_d is the distributed load capacitance per unit length, which is the total input capacitance of the receiving devices divided by the length of the trace. C_0 is the intrinsic capacitance of the trace, which is defined as:

$$C_0 = \frac{t_{pd}}{Z_0}$$

Assuming typical microstrip dimensions and characteristics as w=0.01 in., t=0.002 in., h=0.012 in., and $e_f=4.7$, the equations of Figure 3 yield $Z_0=69.4~\Omega$ and $t_{pd}=0.144$ ns/in. C_0 is then calculated as 2.075 pF in. If it is assumed that an MC88100 or 88200 clock input load is 15 pF, and that two of these loads, in addition to a 7 pF FAST TTL load, are distributed along a 9.6 in. clock trace, $C_d=(2\times15+7)~\text{pF/9.6}$ in. =3.85~pF/in. The loaded trace propagation delay and characteristic impedance are then calculated as $t_{pd}'=0.243~\text{ns/in}$. and $Z_0'=41~\Omega$.

Looking at trace c in Figure 2, the two MC88200's are approximately 3 inches apart. Using the calculated value of





Figure 2. Scale Representation of an Actual 88000 System PCB Layout (only sections of the board related to the clock driver outputs are shown).

t_{Dd}'. the clock signal skew due to the trace is about 0.7 ns. Since these two devices are on the same trace, this is the total clock skew between these devices. Upon careful inspection of all the clock traces, it can be seen that clock signal skew was accounted for and minimized on this board layout. The longest distance between any 88K devices on a single clock trace is about 4.5 inches, which translates to approximately 1.1 ns of skew. The two 88K devices farthest away from the clock driver (traces a and c), are located at almost

exactly the same distance along their respective traces, making the clock skew between them the 1 ns guaranteed from output to output of the clock driver. This means that the worst case clock skew between any two devices on this board is approximately 2.1 ns, which at 33 MHz is 7% of the period. Without careful attention to matching the clock traces on the board, this number could easily exceed 3 ns and the 10% cut-off point, even if a low skew clock driver is used.



$$Z_{0} = \frac{87}{\sqrt{e_{r} - 1.41}} \ln \left(\frac{5.98h}{0.8w - t} \right)$$

$$t_{0d} = 1.017 \sqrt{0.475 e_{r} - 0.67} \text{ ns ft}$$

WHERE

e_r = RELATIVE DIELECTRIC CONSTANT OF THE BOARD MATERIAL w, h, t = DIMENSIONS INDICATED INA MICROSTRIP DIAGRAM.

Figure 3. Formulas for the Characteristic Impedance and Propagation Delay of a Microstrip Line. (Ref. 1)

CLOCK SIGNAL TERMINATIONS


Transmission line effects occur when a large mismatch is present between the characteristic impedance of the line and the input or output impedances of the receiving or driving device. The basic guidelines used to determine if a PCB trace needs to be examined for transmission line effects is that if the smaller of the driving device's rise or fall time is less than three times the propagation delay of a switching wave through a trace, the transmission line effects will be present.² This relationship can be stated in equation form as:³

For the MC88914 CMOS clock driver described in this article, rise and fall times are typically 1.5 ns or less (from 20% to 80% of V_{CC}). Analyzing the clock trace characteristics presented earlier for transmission line effects, 3 x 0.243 ns/in. x trace length \leqslant 1 ns (1 ns is used as 'fastest' rise or fall time). Therefore the trace length must be less than 1.5 inches for the transmission line effects to be masked by the rise and fall times.

Figure 4 shows the clock signal waveform seen at the receiver end of an unterminated 0.5 inch trace and an unterminated 9 inch trace. These results were obtained using SPICE simulations, which may not be exact, but are adequate to predict trends and for comparison purposes. The 9 inch trace, which is well beyond the 1.5 inch limit where transmission line effects come into play, exhibits unacceptable switching characteristics caused by reflections going back and forth on the trace. Even the 0.5 inch line exhibits substantial overshoot and undershoot. Any unterminated line will exhibit some overshoot and undershoot at these edge rates.

Clock lines shorter than 1–1.5 inches are unrealistic on a practical board layout, therefore it is recommended that CMOS clock lines be terminated if the driver has 1–2 ns edge rates. Termination, which is used to more closely match the line to the load or source impedances, has been a fact of life in the ECL world for many years (reference 1 is an excellent source for transmission line theory and practice in ECL systems), but CMOS and TTL devices have only recently reached the speeds and edge rates which require termination. CMOS outputs further complicate the issue by driving

a. Unterminated 0.5 Inch, 41 \O Transmission Line



b. Unterminated 9 Inch, 41 Ω Transmission Line




Figure 4. SPICE Simulation Results of 'Short' and 'Long' Transmission Lines. Simulations were Run with Typical Parameters (a 25°C and V_{CC} = 5 V.

from rail to rail (5 V), with slew rates exceeding those of high performance ECL devices.

Since clock lines are only driven from a single location. they lend themselves to termination more easily than bus lines which are commonly driven from multiple locations. Termination of bus lines with multiple drivers is a complicated matter which will not be addressed in this article. The most common types of termination in digital systems are shown in Figure 5. Since no single termination scheme is optimal in all cases, the tradeoffs involving the use of each will be discussed, and recommendations specific to clock drivers will be made. Reference 2 is a comprehensive and practical treatment of transmission line theory and analysis of CMOS signals, and is recommended reading for those who want to gain a better understanding of transmission lines. Figure 6 shows SPICE simulated waveforms of the different termination schemes to be discussed. The driving device in the simulations was the MC88914 output buffer; in all simulations it drove a 9 inch 41 Ω transmission line. The simulations were run using typical model parameters at 25°C and V_{CC} = 5 V.

Series termination, depicted in Figure 5b, is recommended if the load is lumped at the end of the trace and the output impedance of the driving device is less than the loaded characteristic impedance of the trace, or when a minimum number of components is required. The main problem with series termination occurs when the driving device has different output impedance values in the low and high states, which is a problem in TTL and some CMOS devices. A well designed CMOS clock driver should have nearly equal output impedances in the high and low states, avoiding this problem. An additional advantage is that series termination does not create a DC current path, thus the VOI and VOH levels are not degraded. The SPICE generated waveforms of series termination in Figure 6a show that series termination effectively masks the transmission line effects exhibited in Figure 4. If each clock output is driving only one device, series termination would be recommended, but this is not a realistic case in most systems, so series termination is not generally recommended for termination of clock lines.

Parallel termination utilizes a single resistor tied to ground or V_{CC} whose value is equal to the characteristic impedance of the line. Its major disadvantage is the DC current path it creates when the driver is in the high state (if the resistor is tied to ground). This causes excessive power dissipation and V_{OH} level degradation. Since a clock driver output is always switching, the DC current draw argument loses some credibility at higher frequencies because the AC switching current becomes a major component of the overall current. Therefore the main consideration in parallel termination is how much V_{OH} degradation can be tolerated by the receiving devices. Figure 6b demonstrates that this termination technique is effective in minimizing the switching noise, but Thevenin termination has some advantages over parallel termination.

Thevenin termination utilizes one resistor tied to ground and a second tied to V_{CC} . An important consideration when using this type of termination is choosing the resistor values to avoid settling of the voltage between the high and low logic levels of the receiving device. TTL designers commonly use a 220/330 resistor value ratio, but CMOS is a little tricky because the switch point is at $V_{CC}/2$. With a 1:1 resistor ratio a failure at the driver output would cause the line to settle at

2.5 V, causing system debug problems and also potential damage to the receiving devices.


In Thevenin termination, the parallel equivalent value of the two resistors should be equal to the characteristic impedance of the line. A DC path does exist in both the high and low states, but it is not as bad as parallel termination because the resistance in the Thevenin DC path is at least 2 times greater. Figure 6c shows the termination waveforms, which exhibit characteristics similar to parallel termination, but with less VOH degradation. The only real advantage of parallel over Thevenin is less resistors (1/2 as many) and less space taken up on the board by the resistors. If this is not a factor, Thevenin termination is recommended over parallel.

AC termination, shown in Figure 5e, normally utilizes a resistor and capacitor in series to ground. The capacitor blocks DC current flow, but allows the AC signal to flow to ground during switching. The RC time constant of the resistor and capacitor must be greater than twice the loaded line delay. AC termination is recommended because of its low power dissipation and also because of the availability of the resistor and capacitor in single-in-line packages (SIP). A pullup resistor to VCC is sometimes added to set the DC level at a certain point because of the failure condition described in regards to Thevenin termination. As discussed earlier, the argument of lower DC current is less convincing at high frequencies. The AC terminated waveform walks out slightly toward the end of a high-to-low or low-to-high transition as seen in Figure 6d, making it slightly less desirable than Thevenin termination.


Thevenin and AC termination are the two recommended termination schemes for clock lines, but it depends on what frequency the clock is running at when making a decision between these types of termination. Although hard data is not provided to back this statement up, it is a safe assumption that at frequencies of 25 MHz and below AC is the best choice. If the system frequency could reach 40 MHz and beyond. Thevenin becomes the better choice.

Additional Considerations when Terminating Clock Lines


The results presented might imply that terminating the clock lines will completely solve noise problems, but termination can cause secondary problems with some logic devices. Termination acts to reduce the noise seen at the receiver, but that noise actually is seen as additional current and noise at the output of the driving device. If the internal and input logic on the source device is not sufficiently decoupled on chip from the high current outputs, internal threshold problems can occur. This phenomenon is commonly known as 'dynamic threshold.' It is usually evidenced by glitches appearing on the outputs of a fast, high current drive logic device as it switches high or low. This is most severe on 'ACT' devices which have high current and high slew rate CMOS outputs along with TTL inputs which have low noise immunity. This problem can be minimized by decoupling the internal ground and VCC supplies on-chip and in the package. This decoupling is accomplished by having separate 'quiet' ground and VCC pads on chip which supply the input circuitry's ground




a. Transmission Line with No Termination



c. Transmission Line with Parallel Termination




e. Transmission Line with AC Termination



WHERE, Z_d = DRIVING DEVICE OUTPUT IMPEDANCE

b. Transmission Line with Series Termination



d. Transmission Line with Thevenin Termination

and V_{CC} references. These pads are then tied to extra 'quiet' ground and 'quiet' V_{CC} pins on the package, or to special 'split leads' which resemble a tuning fork and utilize the lead-frame inductance to accomplish the decoupling. When choosing a clock source, make sure that the part has one of these decoupling schemes.

References

- Blood, William R., MECL System Design Handbook, Motorola Inc., 1983.
- Appl. Note AN1051, Transmission Line Effects in PCB Applications, Motorola Inc., 1990.
- 3. Motorola FACT Data Book DL138, Motorola Inc., 1990




Figure 6. SPICE Simulation Results for Various Terminations of a 9 Inch, 41 Ω Transmission Line. Simulations were Run With Typical Model Parameters @ 25°C and V_{CC} = 5.0 V.

Calibration-Free Pressure Sensor System

Prepared by Michel Burri, Senior System Engineer Geneva, Switzerland

INTRODUCTION

The MPX2000 Series of pressure transducers are semiconductor devices which give an electrical output signal proportional to the applied pressure. The sensors are a single monolithic silicon diaphragm with strain gage and thin-film resistor networks on the chip. Each chip is laser trimmed for full scale output, offset and temperature compensation.

The purpose of this document is to describe another method of measurement which should facilitate the life of the designer. The MPX2000 Series sensors are available as unported elements and as ported assemblies suitable for pressure, vaccum and differential pressure measurements in the range of 10 kPa through 200 kPa.

The use of the on-chip A/D converter of Motorola's MC68HC05B6 HCMOS MCU makes possible the design of an accurate and reliable pressure measurement system.

SYSTEM ANALYSIS

The measurement system is made up of the pressure sensor, the amplifiers and the MCU. Each element in the chain has their own device-to-device variations and temperature effects which should be analyzed separately. For instance, the 8-bit A/D converter has a quantization error of about $\pm 0.2\%$. This error should be subtracted from the maximum error specified for the system to find the available error for the rest of elements in the chain. The MPX2000 Series pressure sensors are designed to provide an output sensitivity of 4.0 mV/V excitation voltage with full-scale pressure applied or 20 mV at the excitation voltage of 5.0 Vdc.

An interesting property must be considered to define the configuration of the system, the ratiometric function of both the A/D converter and the pressure sensor device. The ratiometric function of these elements make all voltage variations from the power supply rejected by the system. With this advantage, it is possible to design a chain of amplification where the signal is conditioned in a different way.




Figure 1. Seven Laser-Trimmed Resistors and Two Thermistors Calibrate the Sensor for Offset, Span, Symmetry and Temperature Compensation.

The OP-AMP configuration should have a good common-mode rejection ratio to cancel the DC component voltage of the pressure sensor element which is about half the excitation voltage value Vs. Also, the OP-AMP configuration is important when the designer's objective is to minimize the calibration procedures which cost time and money and often don't allow the unit-to-unit replacement of devices or modules.

One other aspect is that most of the applications are not affected by inaccuracy in the region 0 kPa thru 40 kPa. Therefore, the goal is to obtain an acceptable tolerance of the system from 40 kPa thru 100 kPa thus minimizing the inherent offset voltage of the pressure sensor.

PRESSURE SENSOR CHARACTERISTIC

Figure 2 shows the differential output voltage of the MPX2100 series at +25°C. The dispersion of the output voltage determines the best tolerance that the system may achieve without undertaking a calibration procedure, if any other elements or parameters in the chain do not introduce additional errors.




Figure 2. Spread of the Output Voltage versus the Applied Pressure at 25°C

The effects of temperature on the full scale output and offset are shown in **Figure 3**. It is interesting to notice that the offset variation is greater than the full scale output and both have a positive temperature coefficient respectively of +8.0 μV degree and +5.0 μV degree at 5.0 V excitation voltage. That means that the full scale variation may be compensated by modifying the gain somewhere in the chain amplifier by components arranged to produce a negative TC of 250 PPM °C. The dark area of **Figure 3** shows the trend of the compensation which improves the full scale value over the temperature range. In the area of 40 kPa, the compensation acts in the ratio of 40 100 of the value of the offset temperature coefficient.




Figure 3. Output Voltage versus Temperature. The Dark Area Shows the Trend of the Compensation.

OP-AMP CHARACTERISTICS

For systems with only one power supply, the instrument amplifier configuration shown in **Figure 4** is a good solution to monitor the output of a resistive transducer bridge.

The instrument amplifier does provide an excellent CMRR and a symmetrical buffered high input impedance at both non-inverting and inverting terminals. It minimizes the number of the external passive components used to set the gain of the amplifier. Also, it is easy to compensate the temperature variation of the Full Scale Output of the Pressure Sensor by implementing resistors "Rf" having a negative coefficient temperature of – 250 PPM."C.

The differential-mode voltage gain of the instrument amplifier is:

Avd =
$$\frac{V1-V2}{Vs2-Vs4} = \left(1 + \frac{2 R_f}{R_g}\right)$$
 (1)




Figure 4. One Power Supply to Excite the Bridge and to Develop a Differential Output Voltage

The major source of errors introduced by the OP-AMP are offset voltages which may be positive or negative and the input bias current which develops a drop voltage ΔV through the feedback resistance $R_f.$ When the OP-AMP input is composed of PNP transistors, the whole characteristic of the transfer function is shifted below the DC component voltage value set by the Pressure Sensor as shown in **Figure 5**.

The gain of the instrument amplifier is calculated carefully to avoid a saturation of the output voltage and to provide the maximum of differential output voltage available for the A D Converter. The maximum output swing voltage of the amplifiers is also dependent on the bias current which creates a ΔV voltage on the feedback resistance R_f and on the Full Scale output voltage of the pressure sensor.




Figure 5. Instrument Amplifier Transfer Function with Spread of the Device to Device Offset Variation

Figure 5 also shows the transfer function of different instrument amplifiers used in the same application. The same sort of random errors are generated by crossing the inputs of the instrument amplifier. The spread of the differential output voltage (V1-V2) and (V2x-V1x) is due to the unsigned voltage offset and its absolute value. Figures 6 and 7 show the unit-to-unit variations of both the offset and the bias current of the dual OP-AMP MC33078.




Figure 6. Input Offset Voltage versus Temperature

To realize such a system, the designer must provide a calibration procedure which is very time consuming. Some extra potentiometers must be implemented for setting both the offset and the Full Scale Output with a complex temperature compensation network circuit.

The new proposed solution will reduce or eliminate any calibration procedure.




Figure 7. Input Bias Current versus Temperature

MCU CONTRIBUTION

As shown in **Figure 5**, crossing the instrument amplifier inputs generated their mutual differences which can be computed by the MCU.




Figure 8. Crossing of the Instrument Amplifier Inputs Using a Port of the MCU

Figure 8 shows the analog switches on the front of the instrument amplifier and the total symmetry of the chain. The residual resistance RDS(on) of the switches does not introduce errors due to the high input impedance of the instrument amplifier.

With the aid of two analog switches, the MCU successively converts the output signals V1, V2.

Four conversions are necessary to compute the final result. First, two conversions of V1 and V2 are executed and stored in the registers R1, R2. Then, the analog switches are commuted in the opposite position and the two last conversions of V2x and V1x are executed and stored in the registers R2x and R1x. Then, the MCU computes the following equation:

$$RESULT = (R1-R2) + (R2x-R1x)$$
 (2)

The result is twice a differential conversion. As demonstrated below, all errors from the instrument amplifier are cancelled. Other averaging techniques may be used to improve the result, but the appropriated algorithm is always determined by the maximum bandwidth of the input signal and the required accuracy of the system.




Figure 9. Two Channel Inputs and One Output Port are Used by the MCU

SYSTEM CALCULATION

Sensor out 2 Sensor out 4 Vs2 = a(P) + of2Vs4 = b(P) + of4Amplifier out 1 Amplifier out 2 V1 = Avd (Vs2 + OF1)V2 = Avd (Vs4 + OF2)Inverting of the amplifier input V1x = Avd (Vs4 + OF1) V2x = Avd (Vs2 + OF2)Delta = V1-V2 1st differential result = Avd * (Vs2 of OF1) - Avd * (Vs4 + OF2) Deltax = V2x - V1x2nd differential result = Avd * (Vs2 + OF2) - Avd * (Vs4 + OF1)

Adding of the two differential results VoutV = Delta + Deltax = Avd*Vs2 + Avd*Vs2 - Avd*Vs4 - Avd*Vs4 + Avd*OF1 - Avd*OF2 + Avd*OF2 - Avd*OF1 = 2 * Avd * (Vs2 - Vs4)= 2 * Avd * [(a (P) + of2) - (b (P) + of4)]= 2 * Avd * [V(P) + Voffset]

There is a full cancellation of the amplifier offset OF1 and OF2. The addition of the two differential results V1-V2 and V2x-V1X produce a virtual output voltage VoutV which becomes the applied input voltage to the A/D converter. The result of the conversion is expressed in the number of counts or bits by the ratiometric formula shows below:

$$count = VoutV * \frac{255}{VRH-VRL}$$

255 is the maximum number of counts provided by the A/D converter and VRH-VRL is the reference voltage of the ratiometric A/D converter which is commonly tied to the 5.0 V supply voltage of the MCU.

When the tolerance of the full scale pressure has to be in the range of $\pm 2.5\%$, the offset of the pressure sensor may be neglected. That means the system does not require any calibration procedure.

The equation of the system transfer is then:

count =
$$2 * Avd * V(P) * 51/V$$
 where:

Avd is the differential-mode gain of the instrument amplifier which is calculated using the equation (1). Then with $R_f = 510 \text{ k}\Omega \text{ and } R_Q = 9.1 \text{ k}\Omega \text{ Avd } = 113.$

The maximum counts available in the MCU register at the Full Scale Pressure is:

knowing that the MPX2100AP pressure sensor provides 20 mV at 5.0 V excitation voltage and 100 kPa full scale pressure.

The system resolution is 100 kPa 230 that give 0.43 kPa per count.




Figure 10. Full Scale Output Calibration Using the Reference Voltage VRH-VRL

When the tolerance of the system has to be in the range of \pm 1%, the designer should provide only one calibration procedure which sets the Full Scale Output (counts) at

25°C 100 kPa or under the local atmospheric pressure conditions.




Figure 11. One Channel Input and Two Output Ports are used by the MCU

Due to the high impedance input of the A D converter of the MC68HC05B6 MCU, another configuration may be implemented which uses only one channel input as shown in **Figure 11**. It is interesting to notice that practically any dual OP-AMP may be used to do the job but a global consideration must be made to optimize the total cost of the system according to the requested specification.

When the Full Scale Pressure has to be set with accuracy, the calibration procedure may be executed in different ways.

For instance, the module may be calibrated directly using Up Down push buttons.

The gain of the chain is set by changing the VRH voltage of the ratiometric A D converter with the R 2R ladder network circuit which is directly drived by the ports of the MCU. (See Figure 12.)

Using a communication bus, the calibration procedure may be executed from a host computer. In both cases, the setting value is stored in the EEROM of the MCU.

The gain may be also set using a potentiometer in place of the resistor Rf. But, this component is expensive, taking into account that it must be stable over the temperature range at long term.




Figure 12.

PRESSURE CONVERSION TABLE

					_		
Unity	Pa	mbar	Torr	atm	at = kp/cm ²	mWS	psi
1 N m ² = 1 Pascal	1	0.01	7.5 10 3		_	_	_
1 mbar	100	1 .	0.75	_	_	0.0102	0.014
1 Torr = 1 mmHg	133.32	1.333	.1	_	_	_	0.019
1 atm (1)	101325	1013.2	760	1	1.033	10.33	14.69
1 at = 1 kp.cm ² (2)	98066.5	981	735.6	0.97	1	10	14.22
1 m of water	9806.65	98.1	73.56	0.097	0.1	1	1.422
1 lb/sqin = 1 psi	6894.8	68.95	51.71	0.068		_	1

⁽¹⁾ Normal atmosphere (2) Technical atmosphere

Interfacing Power MOSFETs to Logic Devices

Prepared by Ken Berringer Motorola Discrete Applications

POWER MOSFET DRIVE CHARACTERISTICS

Power MOSFETs are commonly used in switching applications due to their fast switching speeds and low static losses. When driven with sufficient gate voltage, a power MOSFET will turn on and have a very low on-resistance. If the gate voltage is insufficient to bias the Power MOSFET fully on, or excessive drain currents are applied, the power MOSFET will operate in the saturation (pinch-off) region. In other words, a certain gate voltage will support only a limited amount of drain current.

Most of the current crop of fourth generation power MOSFETs require 10 volts of gate drive to support their maximum continuous drain current. This means that 5 volt logic will not provide enough voltage to drive a standard power MOSFET. A new family of Logic Level power MOSFETs are now available that can support their rated drain current with a gate voltage of 5 volts. With the proper considerations, these power MOSFETs may be easily interfaced to most logic families.

Design of the MOSFET's gate drive is dependent on the MOSFET's input capacitance, which is strongly affected by die size. Therefore, selecting the correct device for the application not only minimizes component cost, but it also optimizes switching performance. Static, or DC, losses are determined by the power MOSFET's on-resistance RpS(on), which is a function of junction temperature (T_J), gate voltage (V_{GS}), and drain current (Ip). RpS(on) is typically specified at Ip equal to half the rated drain current, a V_{GS} of 10 volts, and junction temperatures of 25 and 100°C.

The power MOSFET's static losses can be easily calculated in DC or pulsed applications. First, correct the rated RDS(on) for your drain current and estimated operating temperature with the help of the manufacturers' data sheet curves. Then multiply this value times the RMS load current squared [Pstatic = Irms^2RDS(on)]. You should choose a power MOSFET with a current rating (Ip) and voltage rating (VDSS) well above your worst case load conditions. A good rule of thumb is to select a device with twice your worst case RMS drain current and a voltage rating 25% above your worst case drain voltage.

In high frequency applications switching losses are often more significant than static losses. To minimize switching losses you must decrease the switching times. When a power MOSFET is used in switching applications, the gate cannot be modeled as a simple capacitor due to sizable displacement currents in Crss, the drain-to-gate capacitor, brought on by large swings in drain-to-gate voltage. As a result, the total input capacitance, Ciss, varies greatly over the power MOSFET's operating range. Ciss can be piecewise modeled as a linear

capacitor in order to find first order approximations of switching times

A better method of calculating switching times is to use gate charge data from the manufacturers' data sheet. Although a power MOSFET is usually thought of as a voltage controlled device, it can be accurately modeled as a charge controlled device. The charge required for a power MOSFET to handle a given current is relatively constant even though its drain-to-gate capacitance ($C_{\rm rSS}$) varies drastically with drain-to-gate voltage. The value of $C_{\rm rSS}$ may increase 1000% or more over the operating range.




Figure 1. Driving a Power MOSFET with a Constant Current Source

When a power MOSFET is driven by a current source as in Figure 1, its gate voltage will be nearly piecewise linear as shown in Figure 2. The three distinct regions are turn on delay (t_0 to t_1), rise time (t_1 to t_2), and excess charge time (t_2 to t_3). At the end of the turn on delay (t_1) the power MOSFET begins to conduct but the drain current is still very small. During the rise time the power MOSFET actually turns on and the drain voltage drops to almost zero. The resistive switching rise time t_{rise} is actually measured as the time it takes for the drain voltage to drop from 90% to 10% of its highest value. It is called rise time referring to the drain current rise time although the voltage is what's usually measured. This time corresponds to the time that V_{GS} remains in the plateau region of Figure 2.




Figure 2. Gate-to-Source Voltage versus Time for a Current Source Turning On a Power MOSFET

During the excess charge time (t₂ to t₃) R_{DS(on)} continues to decrease. This excess charge must be removed during the turn off delay, so driving the gate to an unnecessarily high voltage will increase the total turn off time.

Unlike bipolar transistors, power MOSFETs are majority carrier devices. Without minority injection, power MOSFETs can be turned off just as easily as they are turned on. For identical gate drive currents, rise time will equal fall time. The turn off waveform for a constant gate current will be a mirror image of Figure 2. Note that the turn off delay does not equal turn on delay, it instead corresponds to the turn on excess charge time.

Since the gate current in Figure 2 is constant and equal to the charge per unit time, the horizontal axis can be labeled time or charge. Gate charge data is usually measured using a 1 mA current source which means it will provide 1 nC (nano-Coloumb) of charge in 1 μs . Manufacturers' data sheets usually include a gate charge chart of VGS vs Qg with Qg labeled in nC as in Figure 3. It is important to note that the value of VGS during rise time, also called the plateau voltage, increases with ID and therefore so does the turn on delay. Also, the amount of charge needed for rise time will vary with the drain supply voltage. This is usually indicated on the gate charge chart by multiple lines for the excess charge region labeled with the corresponding VDS.

To determine the switching times using a current source to drive a Power MOSFET, find the charge required for each region using the gate charge chart, Figure 3, and then use the simple equation:

$$t = Q_g/I_G. (1)$$

First find the charge required during the turn on delay region, Qd(on), by drawing a line down from the first inflection point to the horizontal axis of Figure 3. This is the gate charge for the rated or tested In. If your actual drain current is different than the rated current you may improve accuracy by linearly scaling Qd(on). Now calculate the turn on delay using Equation 1. Next find the gate charge required for rise time (Qrise) from the gate charge chart as the distance between the first inflection point and the intersection of the plateau with the line for your expected VDS. A typical value is sometimes listed as Qod. This value may be used to calculate both rise and fall times. Next find the intersection point of your maximum VGS and the line corresponding to your VDS. This is the total gate charge Qq(total). To find the charge required for turn off delay Qd(off) (and turn on excess charge), subtract Qd(on) and Qrise from Q_{q(total)}. A maximum total gate charge Q_{q(max)} is often specified to facilitate worst case design, however this figure sometimes includes a substantial guard-band.

When driving a power MOSFET with a voltage source with a series resistance (Thevenin source), the calculations are a little more complex. During the rise and fall times VGS is relatively constant since all the gate current is used to charge the gate-to-drain capacitor. By Ohm's law, IG is therefore also constant and the gate charge chart can be used with Equation 1 to find rise and fall times. During turn on the voltage across the series resistance is the effective source voltage (usually the supply voltage) minus the gate-to-source plateau voltage, VGSP. During turn off the voltage across the resistor is the plateau voltage minus the effective sink voltage (usually ground). Rise and fall times will therefore typically be different.

Using this information with Equation 1, we can obtain equations for rise and fall time.

$$t_{rise} = \frac{Q_g}{I_G} = \frac{Q_{gd} R_{eff}(ON)}{VSOURCE-VGSP}$$
 and fall time:
$$t_{fall} = \frac{Q_g}{I_G} = \frac{Q_{gd} R_{eff}(OFF)}{VGSP-VSINK}$$
 (3)

VGSP is the Power MOSFET's gate-to-source plateau voltage, V_{source} is the gate driver's effective source voltage, V_{sink} is the gate driver's effective sink voltage, and R_{eff} is the gate driver's effective resistance (output resistance). During turn off V_{sink} may be near zero volts or even a negative voltage.




Figure 3. Gate Charge Chart for the MTP3055E

During the turn on and turn off delays gate current is not constant and gate charge data cannot be used to determine switching speeds. The series resistance and the gate capacitance form a simple RC network; however, the capacitance varies greatly over the operating range. To find the switching times you must determine the capacitance for each region from a capacitance chart like Figure 4. During the turn on delay VDS is near its maximum value, VGS is near zero, and the input capacitance is low. Find the value of Ciss in the capacitance curve for your maximum value of VDS and use this capacitance, Point A in Figure 4, to calculate the turn on delay. You can use Equation 4 to approximate the turn on delay time.

$$t_{d(ON)} = R_{eff(ON)} C_{iss(MIN)} ln \left[\frac{V_{SOURCE}}{V_{SOURCE} - V_{GSP}} \right]$$
 (4)

During the turn off delay V_{DS} will be low and C_{iss} will have a larger value. Find the value of C_{iss} corresponding to minimum V_{DS} and maximum V_{GS} , Point B on the capacitance chart. Then use Equation 5 to approximate turn off delay time.

$$t_{d(OFF)} = R_{eff(OFF)} C_{iss(MAX)} ln \left[\frac{V_{G(MAX)} - V_{SINK}}{V_{GSP} - V_{SINK}} \right]$$
(5)

 $V_{G(max)}$ is the initial gate voltage prior to turn off (usually the supply voltage), $R_{eff(off)}$ is the effective series resistance during turn off, and V_{sink} is the effective sink voltage. If V_{sink} is at ground, then the V_{sink} terms will drop out of Equation 5.




Figure 4. Capacitance Chart for the MTP3055E

Note that the gate charge chart and capacitance curves are related. The slope of the line in the gate charge chart is in volts per nano-Coloumb. A Farad of capacitance is equal to a Coloumb per volt.

I(coulomb/sec) = C dV/dt(Farad-volts/sec).

From this equation, you find that

Farad = coulomb/volt.

Therefore, the reciprocal of the slope is the input capacitance in nano-Farads (1000 pF). However, you should use both charts. The gate charge chart is most useful when the input capacitance varies and the gate current is constant (rise and fall times). The capacitance curve is most useful when the input capacitance is constant and the gate current varies (delay times).

DIRECT INTERFACE TO STANDARD POWER MOSFETs

Standard power MOSFETs can be interfaced directly with standard CMOS devices, such as the MC14000 family. This family uses complementary N and P channel FETs for the output stage. Although standard outputs are rated at ±10 mA and buffer outputs are rated at ±45 mA, saturation currents for short circuit conditions are much higher. While a CMOS gate should not be short circuited for long periods of time, it may be safely operated in the saturation region when switching large capacitive loads. A 14049UB inverter buffer can typically source 30 mA and sink 120 mA using a 12 volt supply. If the




Figure 5. Standard CMOS Interface Circuit

output current is not limited, the CMOS gate's output will act like a current source. If the output current is limited to less than the saturation currents, the CMOS gate's output will act like a voltage source with a finite output resistance. The MC14000 series family will operate from 3 to 18 volts. The common 12 or 15 volt VDD supply will drive Power MOSFETs nicely.

The 14049UB can be connected directly to a standard power MOSFET such as the MTP3055E as in Figure 5. The MTP3055E is a rugged 12 amp, 60 volt power MOSFET that is very popular in the industry. The gate drive current is not limited by a series resistor and therefore the gate drive current will be equal to the 14049's output saturation currents of +30/–120 mA. Using the gate charge data with Equation 1, we can predict the following switching times.


The switching times were measured using the circuit in Figure 5. The actual scope waveforms are shown in Figure 6, and the measured switching times are shown in Table 1.


Table 1. Switching Times for Standard CMOS Devices
Driving an MTP3055E
ID = 6 Amps One gate used unless noted

Driver	V _{CC} (Volts)	R _G (Ω)	^t d(on) (ns)	^t rise (ns)	^t d(off) (ns)	^t fall (ns)
4049UB	12	0	50	150	60.	50
4049UB	12	220	60	300	200	150
4049UB	12	470	100	400	400	300
4049UB	15	0	40	100	70	40
4049UB	15	220	50	200	280	120
4049UB	15	470·	75	330	500	420
4050B	12	0	50	150	60	50
4050B	12	220	60	300	200	150
4050B	12	470	100	400	400	300
4069UB	12	0	100	350	340	250
4069UB	12	220	115	500	380	370
4069UB	12	470	150	680	530	580
4069UB x2	12	0	70	260	170	130

The calculated values were fairly accurate for first order approximations considering that the speeds are high enough that circuit parasitics can affect performance. The saturation currents of the '4049 vary from device to device and with the supply voltage VDD and junction temperature. Driving directly from the logic IC will provide the quickest rise and fall times, but these times will vary greatly.

By adding a resistor between the CMOS buffer's output and the gate of the power MOSFET in Figure 5 we can control switching times by limiting gate drive current. However, increasing the gate resistor also increases the power MOSFET's susceptibility to noise and accidental dv/dt turn on. A rapid change in the power MOSFET's drain voltage will cause a voltage to appear on the gate, which may be sufficient to turn





TURN-OFF
Figure 6. Scope Waveforms for an MC14049
Driving an MTP3055E

it on. Keeping the driver impedance low will minimize or eliminate this phenomenon.

To find the switching times using a gate resistor, use Equations 2 and 3 to find rise and fall times. Then use Equations 4 and 5 to find the delay times. Here $R_{eff(on/off)}$ equals the gate resistor, R_g , plus the CMOS buffer's output resistance, R_0 . The approximate output resistance of the '4049 is 200 Ω for turn of and 50 Ω for turn off. Let V_{source} equal V_{DD} and V_{sink} equal zero. Switching times for several gate resistors are summarized in Table 1.

The UB in the MC14049UB stands for "un-buffered". This means that it consists of a single complementary inverter. The additional gate in Figure 5 is used to ensure the power MOS-FET driver is itself driven to VDD. The input voltage will greatly affect saturation currents and therefore switching times. The MC14050B is a "buffered" non-inverting buffer and consists of two cascaded inverters. It therefore does not invert the signal, and is less susceptible to soft drive conditions. The diodes on the input in Figure 5 clamp the input voltage to ground and VDD. Excessive voltage applied to a CMOS input may damage it's internal static protection diodes. Voltage in excess of the supply voltage, VDD, applied to the output of a CMOS device may cause it to latch-up and destroy itself. Remember

to decouple the logic device, as it is drawing substantial currents.

Open collector TTL gates can also be used to drive standard power MOSFETs. However, most open collector output stages were designed for 5 volt operation. Low power Schottky (LS) gates such as the 74LS05 typically have a collector-emitter breakdown voltage of 10 to 15 volts. This makes them unsuitable for operation using a 12 or 15 volt supply. They can be operated from an 8 to 10 volt supply or with an 8 to 10 volt zener clamp on the output; however, long-term reliability of the logic device will suffer.

The 74LS26 was designed to interface to 15 volt logic and has a tested CE breakdown greater than 15 volts. This Quad NAND gate can be used to drive a power MOSFET with a single pull-up resistor, as in Figure 7. Using a $1.5 \mathrm{K}\Omega$ pull-up with a 12 volt supply will limit the steady state sink current to 8 mA. This is necessary to guarantee the 'LS26's rated output low voltage VOL of 0.5 volts. Using a smaller pull-up resistor would increase the VOL of the 'LS26, and consequently increase the drain-to-source leakage current of the power MOSFET in the off state.

During turn on, current is supplied by the pull-up resistor. During turn off the 'LS26 must sink both the gate current and the pull-up resistor current. The pull-down transistor of an LS output will typically sink about 30 mA. Turn on times can be calculated using Equations 2 and 4 with Reff(on)=Rp and V_{source=V_p}, where R_p is the pull-up resistor and V_p is the pull-up's supply voltage. Turn off times can be calculated using Equations 3 and 5 with Reff(off)=Rp and Vsink=Vp-IsinkRp (Vsink may be negative). The equations for Reff(off) and Vsink are the Thevenin equivalent of an ideal constant current source working against a pull-up resistor. The Vsink equation is only valid when the pull-down transistor may be approximated as a current source. During the turn off delay and fall times, the pull-down transistor provides a nearly constant sink current, since the pull-down transistor's collector-emitter voltage exceeds it's VCE(sat) and the base drive current is relatively constant.

The 'LS26 with a $1.5K\Omega$ pull-up was used to drive a MTP3055E as in Figure 7. Oscilloscope waveforms are shown in Figure 8, and the switching times are summarized in Table 2.

This configuration provides minimum rise and fall times; however, fall times will vary greatly, since the 'LS26's sink current will vary with temperature and from device to device. A series gate resistor can be used to slow and control turn off. Switching times can again be calculated using Equations 2 through 5. For large gate resistors you may use the following approximations: Reff(on)=Rp+Rg, Vsource=Vp, Reff(off)=Rg, and Vsink=0.5 volts. Switching times for several gate resistors are summarized in Table 2.

Table 2. Switching Times for the 74LS26
Driving an MTP3055E
ID = 6 Amps Only one gate used

V _{CC} (Volts)	R _G (Ω)	Rp (Ω)	^t d(on) (ns)	^t rise (ns)	^t d(off) (ns)	^t fall (ns)
12	0	1500	200	850	240	175
15	0	1800	200	750	300	175
12	1500	1500	450	2000	1300	1450
12	3000	3000	930	3900	2500	2900




Figure 7. Low Power Schottky Interface Circuit

V_{GS} 5 V 20 mA 5 500 ns

TURN-ON




Figure 8. Scope Waveforms for a 74LS26 Driving an MTP3055E V_{CC} = 5 Volts, V_P = 12 Volts, R_P = 1.5KΩ

DIRECT INTERFACE TO LOGIC LEVEL POWER MOSFETs

Logic level Power MOSFETs are designed to be easily interfaced to 5 volt logic devices. They have a larger transconductance and a lower threshold voltage than their conventional counterparts. More importantly, $R_{DS(on)}$ is specified at $V_{GS}\!=\!5$ volts. Unfortunately most 5 volt logic families do not have 5 volt high output (V_{OH}) capability. Fast Schottky (FAST) and Low power Schottky (LS) logic have a minimum rated V_{OH} of 2.7 volts. This means that a pull-up resistor to 5 volts is required to drive Logic Level Power MOSFETs. High speed CMOS (HC) has a V_{OH} rating of 4.95 volts, and therefore does not need a pull-up resistor.


Figure 9 shows the output stages of HC and LS logic devices. The HC output stage in Figure 9a is identical to the standard CMOS output stage, except that the complementary MOSFETs have been optimized for 5 volt operation. Most HC devices are buffered by additional complementary stages. The LS output stage in Figure 9b uses a totem pole output. The pull-down transistor is biased on by about 500 μ A and has a current gain of about 60. This means it can sink a maximum of 30 mA. The 110 Ω resistor limits the pull-up transistor's sink current to about 30 mA when the output is shorted.

Figure 10 shows how to interface HC, LS, and FAST logic to Logic Level Power MOSFETs. Note the input termination and protection circuitry. This is necessary to drive the logic devices with a pulse generator. It is best to drive the Logic Level Power MOSFET driver with a device from the same logic family. When connecting an HC (or any CMOS) device to a off board connector, the diodes should be used for ESD protection.


Figure 11 shows the switching waveforms for the three logic families driving a Logic Level Power MOSFET using the circuits in Figure 10. The measured switching times are in Table 3.

Table 3. Switching Times for Logic Devices Driving a
Logic Level MTP3055EL
In = 6 Amps unless noted. One gate used unless noted.

D = 0 timbe announced to gate access announced						
Driver	Rp (Ω)	^t d(on) (ns)	t _{rise} (ns)	^t d(off) (ns)	t _{fall} (ns)	Comment
74HC04		25	120	85	75	
74LS04	560	45	450	120	130	
74F04	220	15	170	18	21	
74HC04		10	65	30	30	2 gates
74HC04		10	125	35	45	12A 50°C



(a) CMOS Output Stage



(b) LS TTL Output Stage

Figure 9. Logic Output Stages

A 74HC04 hex inverter can be connected directly to a Logic Level Power MOSFET. The switching times can be calculated the same way as the CMOS inverter buffer. The 'HC04 will source and sink about 50 mA with a 5 volt supply.

The HC family has an operating supply range of 2 to 6 volts. An HC device will drive the Logic Level Power MOSFETs gate to within 50 mV of Vpp. However, if the Vpp supply falls below 5 volts the switching times and RpS(on) will increase dramatically. A 10% reduction in Vpp (to 4.5 volts) will increase the rise time by about 50% and fall time roughly 15%. RpS(on) will increase from 10 to 100% or more depending on the drain

current and junction temperature. If low voltage operation is a real possibility you should choose the Logic Level Power MOSFET and heatsink to handle this worst case condition. Examine the curves for "On-region Characteristics", "RDS(on) versus ID", and "RDS(on) versus Temperature" in the manufacturers' data sheet. You may need to use a device with a current rating much larger than your expected load current to attain the desired RDS(on) under low supply conditions. Manufactures are now developing 4 volt logic level power MOSFETs with RDS(on) rated at 4 volts. These devices may be easily interfaced to HC logic devices and operated down to 4 volts. However, the lower threshold voltage makes them more susceptible to noise and increases leakage currents.

The 74LS04 in Figure 10 must have a pull-up resistor to 5 volts. A minimum pull-up resistor of 560 Ω will guarantee the logic device's output low voltage, VOL, of 0.5 volts. During turn on, gate drive current is supplied by the pull-up resistor and the 'LS04's internal pull-up transistor. During turn off the 'LS04 must sink both the gate drive current and the pull-up resistor current. A larger Rp will increase turn on time and decrease turn off time. A smaller Rp would increase the VOL of the 'LS04, increasing the power MOSFET's leakage current. The lower threshold voltage of logic level power MOSFETs makes the VOI rating critical. The threshold voltage of a power MOSFET decreases as temperature increases. Therefore, the VOL of the logic device must be less than the logic level power MOSFET's threshold voltage VGS(th) at its maximum expected junction temperature. For this reason 4 volt logic level power MOSFETs may be incompatible with TTL logic devices.

Switching times can again be estimated by using the Thevenin equivalents of the drive circuit with Equations 2 through 5. During turn on delay, current is supplied by the Darlington pull-up transistor of the 74LS04, and the external pull-up resistor. The Darlington is in saturation with a VCE(sat) of about 1.5 Volts. The 74LS04's output current is then limited by the internal 110 Ω resistor. To calculate turn on delay time, you may use Equation 4 with Vsource = VCC [1.5Rp/(Rp + 110\Omega)] and Reff(on) = Rp||110 Ω . During rise time nearly all the current is supplied by the pull-up resistor, since VGSp is usually above the VOH of the 'LS04. You may therefore use Equation 2 with Vsource = VCC and Reff(on) = Rp to estimate rise time.

During turn off the pull-down transistor must sink both the gate current and the pull-up resistor current, just like the open collector 74LS26 in Figure 7. To calculate turn off times, use $V_{sink} = V_{CC} - I_{sink} R_p$ and $R_{eff(off)} = R_p$ with Equations 3 and 5. The pull-down transistor's maximum sink current, I_{sink} , is typically about 30 mA.

The 74LS family's specified supply voltage (VCC) range is from 4.75 to 5.25 volts. The rise time will vary greatly with supply voltage while the fall time only varies by about 5%. The rise time will vary from about +80% to -40% for VCC equals 4.75 and 5.25 volts respectively. This is due to supply voltage affecting both the pull-up resistor current and the pull-up transistor current. Since the operating supply range of LS is less than that of HC logic, RDS(on) will not vary as much, but must be considered.

The FAST logic family can source and sink much more current than the LS family. The 74F04 can source about 50 mA and sink about 200 mA. A minimum pull-up resistor of 220 Ω will guarantee the logic device's output low voltage $V_{\mbox{\scriptsize OL}}$ of




Figure 10. Logic Level Power MOSFET Interface Circuits

0.5 volts. A larger R_D will increase turn on time and decrease turn off time. The switching times can be calculated as in the LS family. The 74F04 uses an internal $35\,\Omega$ resistor to limit the pull-up Darlington's output current, instead of the 110 Ω resistor. The same supply voltage considerations for LS family also apply to the FAST family.

A series gate resistor may be used with any of the circuits in Figure 10 to slow and control switching times. The switching times for large gate resistors (greater than 200 Ω for HC, $5K\Omega$ for LS, and 2K Ω for FAST) can be estimated using R_{eff(on/off)} = Rg with the Equations 2 through 5: When switching loads even slightly inductive, the inductive kick-back during turn off may cause the drain voltage to rise above the load supply. Slowing down the turn off with a gate resistor will reduce this voltage. If this voltage is large enough and sufficient energy is present it may destroy the Power MOSFET. A new family of rugged Power MOSFETs can handle considerable energy under these conditions. You may also want to choose a large Ro value in order to reduce Electromagnetic Interference (EMI). When driving a lamp, you may want to use a very large resistor to limit in-rush current. Long-term reliability of the logic device will also be improved by using a gate resistor and/or a larger pull-up resistor. The gate resistor dissipates most the gate drive power losses, instead of the logic device, reducing stress on the logic output devices. A larger pull-up resistor limits the steady state on current in the pull-down transistors, thereby decreasing their power dissipation. However, using a large gate resistor will also increase the power MOSFET's susceptibility to noise and dv/dt turn on.

Logic gates on the same chip may be paralleled to increase switching speeds. The output current capability will increase in proportion to the number of gates used. If no gate resistor is used, the switching times will decrease in proportion to the number of gates used it may be safely decreased, in proportion to the number of gates, to decrease switching times. Paralleling logic gates will not change the total logic package power dissipation, since the output current increases and switching times decrease. When many gates are used, switching times may decrease to the point where they are limited by the stray inductance in the load and in the lay-out. Logic gates on different chips or from different families should not be paralleled because the different propagation delays may cause excessive shoot-through currents which might damage the logic devices.

Spare gates left over from a digital circuit may be used to drive a Logic Level power MOSFET. However, the large currents being used by the driver may cause large amounts of noise on the supply rail. This noise may cause data errors in the other gates on the same IC. Limiting the current with a large gate resistor and carefully decoupling the logic device will reduce the power supply noise. Also the driving logic device must be grounded at same point as the source of the power MOSFET to avoid ground shift problems caused by the large drain currents. If separate logic and analog grounds are used they should be connected only at the source of the power MOSFET.

Pay close attention to the power supply scheme. The gate of a power MOSFET should never be left floating with voltage




Figure 11. Logic Devices Driving an MTP3055EL

applied to the drain. When this happens the power MOSFET may turn on and destroy itself if the current is not limited. If separate supplies are used for the load and the logic IC, the logic supply should be powered up first and powered down last. If this is not possible, consider what happens to the logic device output when power is removed. The pull-up resistors in the LS and FAST circuits of Figure 10 will pull the power MOSFET's gate down to VCC when it is low, turning the power MOSFET off. The HC inverter's output, however, will be in a high impedance state when the logic supply voltage is low. allowing the power MOSFET's gate to float. A large resistor to the logic supply voltage or ground, or using a small signal diode to clamp the output to below the logic supply voltage, will solve this problem. Low logic supply voltage may also cause power MOSFET failure due to insufficient gate drive. When a power MOSFET fails the drain voltage will usually appear at it's gate, which may take out the entire logic circuit. A gate resistor will also limit the current under this power MOSFET failure condition.

INTERFACING TO A MICROPROCESSOR

Microprocessors can be easily interfaced to a Power MOSFET. Any of the circuits in Figure 10 can be used as a buffer between a microprocessor port and a Logic Level power MOSFET. If you want to use a standard power MOSFET, you will have to use the 'LS26 circuit in Figure 7 or a level shifter. The MC14504B hex level shifter can be used to interface HC, LS, or FAST to standard CMOS. This level shifter can be used to drive the Power MOSFET directly or with a buffer like the MC14504B has selectable TTL/CMOS level inputs and standard CMOS outputs. It can source and sink a maximum of about 20 mA using a 12 volt supply.

Be very careful when using bus drivers and latches which have tri-state outputs, like the 74LS240-74HC240 and 74LS373-74HC373, to drive a power MOSFET. The LS tri-state devices require a pull-up resistor to drive the power MOSFET to 5 volts, and will therefore leave the power MOSFET on when the outputs are disabled. The HC devices with tri-state outputs will let the gate float when the outputs are disabled, possibly damaging the power MOSFET. Tri-state devices can be used provided the output enable pin is tied true, low for negative logic enable inputs. HC tri-state devices do not require a pull-up resistor to drive a logic level power MOSFET, and may therefore be used with a pull-down resistor to ground. Note that tri-state outputs should never be pulled above the supply rail or below ground.

When simplicity is important, a single chip microcomputer like the 68HC11 can be used to drive a power MOSFET directly. This microcomputer may be used to perform functions like Pulse Width Modulation, complex motor speed control, and controlling multiple power MOSFETs for bridge applications. When the microcomputer is used in the single chip mode, any one of the 8 pins of parallel output port B can be used to drive a Logic Level power MOSFET. A large gate series resistor should be used to minimize power dissipation and noise on the chip. This means that switching times will be fairly slow. This arrangement also exposes the microprocessor to possible harm from power MOSFET failure. Although all the outputs of port B will be reset to zero on a Power-On Reset (POR), a pull down to ground should be used to ensure the power MOSFET will be off during power down. In some appli-

cations it may be necessary to initialize the power MOSFET gate drive via software before power is supplied to the power MOSFET

Port B may also be used in a strobed mode by using the STRB signal from the control port D. The STRB signal will go high after the data on port B is valid and may be used to latch or enable a logic device driving a power MOSFET. This mode may be useful when exact synchronization is desired between the microprocessor controlled devices.

When used in the extended memory mode, ports B and C are used for address and data busses. The 68HC24 port replacement unit will replace port B in a software transparent fashion. Thus, a system can be developed using the 68HC11 with a 68HC24 and external memory, while the final product will use only the 68HC11.

CONCLUSION

We have seen that standard Power MOSFETs can be interfaced directly to standard CMOS logic with very good performance, about 50 ns rise and fall times for the MC14049UB driving a 12 Amp power MOSFET. Standard Power MOSFETs may also be interfaced to 5 volt logic using a special interface device such as the 74LS26 open collector NAND gate or the MC14504B hex level shifter. The 74LS26 driving a 12 Amp standard Power MOSFET gives turn on times of about 1 µs and fast turn off times of less than 200 ns. Switching times may be easily estimated using four simple equations and a series resistor may be selected to give the desired rise and fall times.

Logic Level Power MOSFETs can be driven directly with HC logic, and by LS logic with the addition of a pull-up resistor. Switching speeds using an HC device are very fast, less than 150 ns per gate when driving a 12 Amp power MOSFET. Using an LS device, turn on speed is good, about 0.5 μs , and turn off speed is excellent, less than 150 ns. Again, switching speeds may be easily estimated and a series resistor may be selected to give the desired performance.

Logic power supply variations are the most important aspect affecting Logic Level Power MOSFET performance. Power supply sequencing and under-voltage protection is necessary to ensure system integrity. Circuit lay-out and power supply decoupling are also important at high speeds.

Finally a Logic Level Power MOSFET may be interfaced directly to a dedicated microprocessor output port when microprocessor control is desired.

Bibliography

Motorola Power MOSFET Transistor Data, DL135 Rev 2, 1988, Ch 1-4, 6, and pp. 3.711-716.

Motorola MTP3055EL Designer Data Sheet, MTP3055EL/D, 1988.

Motorola CMOS Logic Data, DL131 Rev 1, 1988, Ch 5, pp. 6.125-128 and pp. 6.154-155.

Motorola FAST and TTL Data, DL121 Rev 3, 1988, Ch 2, pp. 4.6-7 and 5.6.

. Motorola High-Speed Logic Data, DL129 Rev 3, 1988, Ch 4 and pp. 5.11-14.

Paul R. Grey and Robert G. Meyer. Analysis and Design of Analog Integrated Circuits, Second Edition, 1984, Wiley and Sons, pp. 55-75, and Ch 12.

Adel S. Sedra and Kenneth C. Smith. Microelectronic Circuits; Holt, Rinehart and Winston; 1982; pp. 689-715.

Basic Servo Loop Motor Control Using the MC68HC05B6 MCU

By Jim Gray

This application note describes a basic circuit and software implementing proportional derivative (PD) closed-loop speed control for a brush motor using four integrated circuits (ICs), two opto discretes, and less than 200 bytes of code.

Feedback control systems using digital algorithms implemented on microcontroller units (MCUs) are becoming increasingly commonplace. The use of an MCU in this type of control application is justified when system flexibility is needed, such as varying drive motors or storing wear parameters in electrically erasable programmable read-only memory (EEPROM). Typically, the system would be modeled mathematically in the discrete time domain due to the use of sampled rather than continuous data. The linear difference equations describing the transfer function of the system are solved using z-transforms, allowing, in the case of proportional-integral-derivative (PID) control, the determination of constants for proper system performance and stability. However, this level of analysis is not necessary to illustrate how straightforward the implementation is using the MC68HC05B6 and the MPM3004 TMOSTM H-bridge. The generalized flow of a PD loop is shown in Figure 1. The transfer function of $G_C(s)$ consists of the PD control, and $G_p(s)$ represents the power amplifier, motor, and load. Here s is a complex variable having both real and imaginary parts. The proportional term K_p can be accomplished with shifting operations, at least to the resolution of powers of 2. The derivative term, K_{Ds} , of f(t) is approximately

$$\frac{df(t)}{dt}\Big|_{t=kT} \cong \frac{1}{T}[f(kT) - f(k-1)T]$$

where f(kT) is the current value of the controlled parameter, and f(k-1)T is the value of the same parameter at the previous sampling time. In this example, kps is realized as the rate of change of the difference between the measured and the desired period of motor-shaft rotation.




Figure 1. PD Loop Flow

The MC68HC05B6 is an M68HC05 MCU Family member with two channels of programmable pulse-length modulation on-chip. When used with an H-bridge device such as the MPM3004, these channels can control bidirectional currents of up to 10-A continuous (25-A peak) at 60 V (see Figure 2). Two I/O pins and both pulse-length modulation (PLM) channels are used to control the MPM3004. Proper gate drive and level conversion is provided by the MC34151 dual inverting gate drivers. Input to the control loop consists of the MLED71 infrared emitter and MRD750 photo Schmitt trigger detector coupled through a slotted disc on the motor shaft. The TCAP2 pin and associated input capture registers are used to convert the optical index marks into a time measurement. Great care must be taken to ensure an adequate current source for the MPM3004 and to isolate the supply for the MC34151s. Separate circuit runs and 0.1- μ F bypass capacitors on the MC34151 ICs were used in this case.

The justification for adding a derivative term to a proportional controller can be easily understood by examining the reasons for the overshoot and ringing typical of an underdamped proportional-only controller. When proportional control applies additional power to correct an underspeed condition, it does so continuously until the error term is zero, resulting in a power setting that ensures an overspeed condition. The converse occurs when reducing motor speed. The rate of change of the error signal as excessive power is being applied to correct underspeed will be a relatively large negative value (the error term is being rapidly reduced). Thus, the derivative of the error term is of the correct sign to compensate the proportional gain term. One effect of this compensation is to retard the loop's response time, but the proportional gain can be increased to offset this.

The listing (see Figure 3) shows the assembly source code for speed measurement and the PD control of PLMA, which drives the power H-bridge in one direction. The opposite direction of rotation is obtained by complementing bits 0 and 1 of port A and driving the opposite lower leg of the H-bridge with PLMB. Eight-bit arithmetic was used exclusively in this example for space and clarity. Although this approach is functional, 16-bit routines for multiply and divide, given in Reference 2, are better for finer control. Routines to set initial values, control direction of rotation, and check for motor stall are also necessary, although they are not shown in this application note.

Figure 4 shows the response of the system to various changes in load. The data was captured in an emulator trace buffer (Motorola CDS8 Jewelbox) and plotted using a data base program. Beginning from a no-load condition at 4 s, loading (an uncalibrated friction brake) was ramped to cause approximately a 50-percent duty cycle. Starting at 10 s, the load was then increased again until the system was at the limit of compliance — i.e., at full power and still maintaining the desired speed. Next, at 14 s, approximately half the load was rapidly (0.1 s) removed. The gain of the proportional term was 2, and the derivative constant was 1. In systems where a low-pass filter would be beneficial or the steady state error is potentially large, an integral term could be added for full PID control.

REFERENCES

- 1. Kuo, Benjamin C., Automatic Control Systems, New Jersey: Prentice-Hall, 1987.
- M6805UM/AD2, M6805 HMOS/M146805 CMOS Family User's Manual, New Jersey: Prentice-Hall, 1983.
- 3. MC68HC05B6/D, MC68HC05B6 Data Sheet, Motorola, 1988.
- 4. M68HC05AG/AD, M68HC05 Applications Guide, Motorola, 1989.




Figure 2. Block Diagram of Servo Loop Motor Control

Figure 2. Block Diagram of Servo Loop Motor Control

```
MC68HC05B6 SERVO LOOP MOTOR CONTROL EXAMPLE
                       * This program performs a closed loop servo speed control using PLMA for
                        * output. Speed is measured optically with a slotted disk. The optically
                        * detected index mark controls TCAP2 which allows calculation of the
                        * period of revolution for the loop input.
 8
                                org
                                        $0
1.0
                                cycles off
11 0000
12 0000
                       PADR
                                RMB
13 0001
                       PRDR
                                RMR
                                        1
14 0002
                       PCDR
                                 RMB
15 0003
                                 RMB
                       PDIDR
16 0004
                       PADDR
                                 RMB
                                        1
17 0005
                       PBDDR
                                 RMB
18 0006
                       PCDDR
                                RMB
19
20 000A
                                ORG
21
22 000A
                       PLMA
                                 RMB
                                        1
23 000B
                       PLMB
                                 RMB
                                        1
24 000C
                       MISC
                                RMB
                                        1
25
26 0012
                                ORG
27
28 0012
                       TCR
                                 RMB
29 0013
                       TSR
                                 RMB
30 0014
                       CAHR1
                                RMB
31 0015
                       CALR1
                                 RMB
32 0016
                       COHR1
                                 RMB
33.0017
                       COLR1
                                 RMB
34 0018
35 0019
                       CNTLR
                                 RMB
36 001A
                       ACNTHR
                                RMB
37 001B
                       ACNTLR
38 001C
                                 RMB
                       CAHR2
                                        1
39 001D
                       CALR2
                                RMB
                                        1
41 0050
                                        $50
                                ORG
42
43 0050
                       BCNTH
                                 RMB
44 0051
                                 RMB
                       BCNTL.
45 0052
                       ECNTH
                                 RMB
46 0053
                       ECNTL
                                 RMB
47 0054
                       PERIOD
                                RMB
48 0055
                       PLMTMP
                                 RMB
                                                           MUST BE INITIALIZED WITH STARTING VALUE
49 0056
                       DESPRD
                                 RMB
                                                           MUST BE INITIALIZED WITH DESIRED PERIOD COUNT
50 0057
                       DELTAN
                                 RMR
51 0058
                       DELTAO
                                 RMB
52 0059
                       DELTADO
                               RMB
53 005A
54 OF00
                                 ORG
                                        $F00
55
56 OFOO A604
                       BEGIN
                                                           SELECT SLOW PLM REPETION RATE
                                 LDA
                                         #S4
57 OF02 B70C
58 OF04 B655
                                                           LOAD PLM VALUE
                                 LDA
                                         PLMTMP
59 0F06 B70A
                                 STA
                                         PLMA
60 OF08 B613
                        KEYS
                                 LDA
                                         TSR
                                                           CLEAR FLAG AND ANY PENDING INT.
61 OFOA B61C
                                 LDA
                                        CAHR2
62 OFOC B61D
                                 LDA
                                         CALR2
63 OFOE 1E12
                                 BSET
                                         7,TCR
                                                           SET INPUT CAPTURE INTERRUPT ENABLE
                                                           CLEAR I BIT ALLOWING TIMER INTERRUPTS
64 OF10 9A
                                 CLI
65 OF11 20FE
                       WAIT
                                 BRA
                                        WAIT
                                                           WAIT FOR OPTO INDEX TCIC INTERRUPT
66 OF13 B613
                       RPM
                                 LDA
                                         TSR
                                                           CLR TSR BIT 4 TO ENSURE
67 OF15 B61C
                                                           SYNCHRONIZATION TO INDEX
                                 LDA
                                        CAHR2
68 OF17 B61D
                                 LDA
                                         CALR2
```

Figure 3. MC68HC05B6 Servo Loop Motor Control Example

		081302	TFLAG1	BRSET	4, TSR, INDEX1	TEST FLAG FOR INDEX1
	0F1C 0F1E		INDEX1	BRA	TFLAG1 CAHR2	STORE COUNT
	0F20		INDEXI	STA	BCNTH	STORE COUNT
	0F22			LDA	CALR2	
	0F24			STA	BCNTL	
	0F26			CLRA		DELAY TO AVOID RETRIGGER ON SAME INDEX
76	0F27	4A	DEC1	DECA		
77	0F28	26FD		BNE	DEC1	
	0F2A			LDA	TSR	CLEAR FLAG AND WAIT
	0F2C			LDA	CAHR2	FOR INDEX2
	0F2E			LDA	CALR2	
		081302	TFLAG2	BRSET	4, TSR, INDEX2	
	0F33 0F35		INDEX2	BRA LDA	TFLAG2 CAHR2	STORE SECOND COUNT
	0F37		INDEXZ	STA	ECNTH	STORE SECOND COON!
	0F39			LDA	CALR2	
	0F3B			STA	ECNTL	
	0F3D			LDA	ECNTH	CALCULATE PERIOD
	0F3F			SUB	BCNTH	THEN
89	0F41	B754		STA	PERIOD	STORE.
	0F43			LDA	DELTAN	GET PREVIOUS ERROR AND
_	0F45			STA	DELTAO	STORE IT.
	0F47			LDA	DESPRD	LOAD DESIRED PERIOD, SUBTRACT ACTUAL
	0F49			SUB	PERIOD	TO FORM DELTAN. GO TO INCREMENTING PLM
	0F4B 0F4D			BLO LSLA	INCSPD	MULTIPLY ERROR BY 2.
	OF4E			STA	DELTAN	OR FALL THRU TO DECREMENTING HERE.
	0F50			LDA	DELTAO	FORM RATE OF CHANGE
	0F52			SUB	DELTAN	OF ERROR
99	0F54	B759		STA	DELTADC	AND STORE.
100	0F56	B657		LDA	DELTAN	GET CURRENT ERROR
	0F58			SUB	DELTADC	AND APPLY DE/DT CORRECTION
	0F5A			STA	DELTADC	THEN STORE.
	0F5C			LDA	PLMTMP	GET CURRENT PLM
	OF5E			SUB	DELTAN	AND APPLY CORRECTION.
	0F60 0F62		PLMMIN	BHI LDA	ADJDN #\$10	BRANCH TO DECREMENT IF RESULT POSITIVE OTHERWISE IN LOW SATURATION SO
	0F64		FLIMITIN	STA	PLMA	KEEP PLM AT MINIMUM.
	0F66			STA	PLMTMP	
	0F68			BRA	DONE	
110	0F6A	A110	ADJDN	CMP	#\$10	SEE IF PLM AT MINIMUM
111	0F6C	2202		BHI	DECSPD	
	0F6E			BRA	PLMMIN	
	0F70		DECSPD	STA	PLMA	DECREMENT PLMA
	0F72			STA	PLMTMP	UPDATE PLMA TEMPORARY LOCATION
	0F74 0F76		TNCCDD	BRA	DONE	MULTIPLY ERROR BY 2
	0F77		INCSPD	LSLA STA	DELTAN	INCREMENT WITH SATURATION
	0F79			LDA	DELTAO	FORM RATE OF CHANGE
	0F7B			SUB	DELTAN	OF ERROR.
120	0F7D	BB57		ADD	DELTAN	NOW ADD IT TO CURRENT DELTA
121	0F7F	B759		STA	DELTADC	TO FORM RATE OF CHANGE COMPENSATED ERROR.
	0F81			LDA	PLMTMP	GET CURRENT PLM
	0F83			SUB	DELTADC	AND APPLY CORRECTION.
	0F85			BLO	ADJUP	
	0F87			BRA	DONE	IN SATURATION OR CORRECTION EQUALS 0
	0F89 0F8B		ADJUP	STA STA	PLMA PLMTMP	
	0F8D		DONE	RTI	FLMIMF	RETURN TO WAIT
129	31 00		DOME			NOTOTAL TO HATT
130						
	1FF0			ORG	\$1FF0	set vectors
132	1FF0	0F00		FDB	BEGIN	R
133	1FF2	0F00		FDB	BEGIN	SCI
	1FF4			FDB	BEGIN	TOV
	1FF6			FDB	BEGIN	TOC
	1FF8			FDB	RPM	TIC
	1FFA 1FFC			FDB FDB	BEGIN BEGIN	IRQ SWI
128	IFFC	0100		rUD	DEGIN	SHT

Symbol Table:

Symbol	Name	Value	Def.#	Line I	Number	Cross	Refere	nce			
ACNTHR		001A	*00036								
ACNTLR		001B	*00037								
ADJDN		OF6A	*00110	00105							
ADJUP		0F89	*00126	00124							
BCNTH		0050	*00043	00072	00088						
BCNTL		0051	*00044	00074							
BEGIN		0F00	*00056	00132	00133	00134	00135	00137	00138	00139	
CAHR1		0014	*00030								
CAHR2		001C	*00038	00061	00067	00071	00079	00083			
CALR1		0015	*00031								
CALR2		001D	*00039	00062	00068	00073	00080	00085			
CNTHR		0018	*00034								
CNTLR		0019	*00035								
COHR1		0016	*00032								
COLR1		0017	*00033								
DEC1		0F27	*00076	00077							
DECSPD		0F70	*00113	00111							
DELTADO	:	0059	*00052	00099	00101	00102	00121	00123			
DELTAN		0057	*00050	00090	00096	00098	00100	00104	00117	00119	00120
DELTAO		0058	*00051	00091	00097	00118					
DESPRD		0056	*00049	00092							
DONE		0F8D	*00128	00109	00115	00125					
ECNTH		0052	*00045	00084	00087						
ECNTL		0053	*00046	00086							
INCSPD		0F76	*00116	00094							
INDEX1		0F1E	*00071	00069							
INDEX2		0F35	*00083	00081							
KEYS		0F08	*00060								
MISC		000C	*00024	00057							
PADDR		0004	*00016								
PADR		0000	*00012								
PBDDR		0005	*00017								
PBDR		0001	*00013								
PCDDR		0006	*00018								
PCDR		0002	*00014								
PDIDR		0003	*00015								
PERIOD		0054	*00047	00089							
PLMA		A000	*00022	00059	00107	00113	00126				
PLMB		000B	*00023								
PLMMIN		0F62	*00106	00112							
PLMTMP		0055	*00048	00058	00103	00108	00114	00122	00127		
RPM		0F13	*00066	00136							
TCR		0012	*00028	00063							
TFLAG1		0F19	*00069	00070							
TFLAG2		0F30	*00081	00082	00066	00060	00070	00000			
TSR WAIT		0013	*00029	00060	00066	00069	00078	00081			
MATI		0F11	*00065	00065							

Errors: None

Last Program Address: \$1FFF
Last Storage Address: \$FFFF
Program Bytes: \$009E 158
Storage Bytes: \$0020 32




Figure 4. Step Response of PLM Motor Control

A Software Method for Decoding the Output from the MC14497/MC3373 Combination

Prepared by: Steve Reinhardt

The electronics industry has used infrared media as a simple, easy, and effective method of wireless communications over short distances. It is not without its problems since simple on/off modulation is affected by the many infrared sources in our environment today. To provide immunity from the noise created by lamps, lighters, electronics, and even humans, the IR carrier is modulated at a rate that would not occur in nature. The industry has settled on around 40 kHz as the modulation frequency.

The data that is transmitted usually takes the form of AM (or CW – continuous wave); that is the carrier is turned on and off for variable periods of time. Some have used a FM scheme, where the modulation frequency is changed to represent 1 or 0. The output of detectors is generally the same: that is a logic 0 represents a presence of carrier in AM, or one of the frequencies in FM. A logic 1 then represents no carrier in AM, or the second frequency in FM.

The encoding of the data varies widely, from schemes that encode the data as variable pulse widths, constant length coding schemes, or simple ASCII, to the biphase scheme used in the MC14497. Any of these schemes can be decoded by the use of a microcomputer that has a timer, such as the MC68HC05 family or the MC68HC11 family of parts.

THE MC14497

The MC14497 is a complete building block for IR data transmission, lacking only a high current driver to power the IR LED (or LEDs, depending on the range required) such as the MLED81. The chip limits the duty cycle of the LED to about 10%. The use of an inexpensive ceramic resonator generates the 31.25 kHz carrier. A simple SPST matrix keyboard completes the transmitter.

THE MC3373

The MC3373 is a companion chip to the MC14497. It provides all of the front-end signal processing to interface an IR photo detector, such as the MRD821, to a TTL level. It includes the gain stages, with automatic background level control (AGC), a simple frequency discriminator to eliminate interference from other sources, and a wave shaper that generates a TTL or CMOS output level. The MC3373 does not decode the data, it merely reconstructs it in logic level form (the way it was trans-

mitted) to facilitate decoding. It too requires few outside components, such as a tuned circuit and a few capacitors for wave shaping. Care must be taken in circuit layout, as this device operates at very high gain to accommodate the low level input signal from the photodetector. Since there are frequency sensitive components in the circuit, it is best to minimize lead lengths, work on a ground plane, and perhaps even put a shield around the components that make up the receiver. ¹

THE ENCODED BIT STREAM

To understand how to decode the data from the MC14497, it is important to understand what is transmitted. Each word transmitted consists of an AGC burst, a start bit, and 6 data bits. The 6 data bits represent 64 individual channels (0–63). However, channel 63 (111111) is never sent.

The carrier frequency is determined by dividing the oscillator frequency by 16. For a 500 kHz resonator, the carrier is 31.25 kHz. The baud rate (signalling rate) is equal to the carrier divided by 32, or the oscillator divided by 512. Again, for a 500 kHz resonator, the baud rate is approximately 976 bps. Each command word takes approximately 8 ms to send.

Refer to Figure 1. Data is the representation of the channel code (001010, channel 10). Carrier represents the output of the MC14497. Recovered is the signal that is output from the MC3373. Notice that the data is inverted, or normally high. When a key is pressed, the chip sends a signal to setup the AGC in the receiver. In the AM mode, which is most common, each transmitted word is preceded by a 512 µs burst (oscillator divided by 256). One bit time later, the start bit is sent. The biphase modulation scheme then uses the position of a carrier within the bit time to represent the data value. Refer to Figure 2. The presence of carrier immediately after the bit time boundary represents a 1. The lack of the carrier represents a 0. The phase then changes so that there is a constant modulation, with clock edges on each bit time boundary. This feature is important in some communications schemes, but is not important here.

If a key is held down, the code is repeated at 90 ms intervals. See Figure 3. This results in a duty cycle of about 10% so that the IR LED can be pulsed at high peak power. At this duty cycle, the MLED81 can tolerate peak currents well in excess of 100 mA. Once a key is released, the MC14497 automatically sends the code for channel 62 (111110), which indicates end of transmission (EOT).




Figure 1




Figure 2




Figure 3




Figure 4

THE DECODING METHOD

Refer to Figure 4. The letters refer to time slices shown on Fig. 4. The pseudocode to decode the data looks like this: Main:

Set up an interrupt to look for the start bit transition. Interrupt:

Capture the timer value and save it.(a)

Look for the next transition(b), capture the timer value and subtract the saved value. This is the bit time value. Save it.

Add one quarter bit time value to the timer, and set an interrupt for when it times out.(c)

At that interrupt(c-i), look for the value, and set the carry bit accordingly.

Add the bit time to the timer, and set the interrupt. Shift the carry into the data storage location.

Have we got the six bits plus start? If not, repeat, otherwise we're done with this word.

Is the word EOT (channel 62)? if not, the key is probably repeating. If it is, the message is complete

THE MC68HC11 PROGRAM

This chip is easy to use because of the 16-bit add (ADDD) and subtract (SUBD) features which can used to service the timer. The MC68HC05 devices lack this, but do provide an add with carry (ADC) to implement 16-bit adds.

Port A pin 3 (PA3) is used as the input from the MC3373. This is an input capture pin (IC1). The output compare feature is required to generate the bit clock, though an output pin is not necessarv.

THE MC68HC05 PROGRAM

The code for the MC68HC05 is a little different. First, since the state of the input capture pin cannot be read, the data must be routed to another pin. Therefore, PA7 is used to sample the data. The internal output compare interrupt is utilized to set the baud clock.

MC68HC11 PROGRAM LISTING . .

start	lds	#\$ FF	*load the stack pointer
	ldaa	#2	*set prescaler to /4
	staa	TMSK2	*by writing to TMSK2 register
	ldaa	#1	*enable input capture 3 functions
	staa	TMSK1	*TMSK1 enables the interrupt
	staa	TFLG1	*TFLG1 clears the flag
	ldaa	#2	*look at falling edges
	staa	TCTL2	*by writing to TCTL2
	ldaa	#6	
	staa	count	*number of bits to assemble
			*end of initialization
main			*main program
*Input cap	ture inter	rrupt service routine. The fi	rst time through, the
*value of	the timer	is saved, the second time th	rough, the difference
*is calcula	ated, dete	ermining the bit interval, an	d the time slice is
*shifted by	y one quan	ter bit interval for samplin	g the data.
*			
timeint	brset	flags,0,next	*input capture 3 interrupt routine
	ldd	#\$101 4	*save the timer value from the first edge(a)
	std	saveit	*to time the baud rate
	bset	flags,0	*bit 0 in flags indicates first edge
	bra	endint	*exit interrupt cleanly
next	ldd	#\$1014	*get the timer value(b)
	subd	saveit	*subtract the first value(b-a)
	std	baud	*save that in baud
	lsrd		*divide by 2
	lsrd		*divide by 4
	addd	#\$1014	*add 1/4 bit time to the timer
	addd std	#\$1014 OUTC1	*add 1/4 bit time to the timer *store to output compare 1
	std	OUTC1	*store to output compare 1
	std ldaa	OUTC1 #\$FE	*store to output compare 1 *clear the mask *without disturbing other bits *disable further input compare interrupts
	std ldaa anda	OUTC1 #SFE TMSK1	*store to output compare 1 *clear the mask *without disturbing other bits *disable further input compare interrupts *clear first edge flag bitendint
endint	std ldaa anda staa	OUTC1 #SFE TMSK1 TMSK1	*store to output compare 1 *clear the mask *without disturbing other bits *disable further input compare interrupts
endint	std ldaa anda staa bclr	OUTC1 #SFE TMSK1 TMSK1 flags,0	*store to output compare 1 *clear the mask *without disturbing other bits *disable further input compare interrupts *clear first edge flag bitendint
endint	std ldaa anda staa bclr ldaa	OUTC1 #SFE TMSK1 TMSK1 flags,0 #1	*store to output compare 1 *clear the mask *without disturbing other bits *disable further input compare interrupts *clear first edge flag bitendint *setup to clear flag for next edge

^{*}Output compare interrupt service routine. Each time an interrupt

```
*occurs, sample the input line and shift the equivalent value *into the data register. Do so for all six data bits, then word
```

*is complete.

bitint	ldaa anda	PORTA #4	*get the present value of the data *mask all but PA3, the input
		₩₩.	and the control of th
	rora		*shift towards carry
	rora		*once more
	rora		*now the input bit is in carry
	cmc		*data from 3373 is inverted
	ldaa	data	*get the saved data byte
	rola		*rotate the carry in
	staa	data	*save the byte
	dec	count	*the number of bits is complete?
	bne	next2	*not done yet
	bset	flags,1	*we're done
	bra	endin	*no more in this word
next2	1dd	OC1	*get the last timer value
	addd	baud	*add the baud interval
	std	OC1	*store it for the next interrupt
	ldaa	#1	*
	staa	TMSK2	*and clear the flag for the next interrupt
endin	rti		

MC68HC05 PROGRAM LISTING

```
#$C0
             1da
                                                   *set up timer control register
start
             sta
                      TCR
                                                   *interrupts enabled, negative edge
             1da
                      #$0
                                                   * make sure port a is an input
             sta
                      PADDR
                                                   * write to data direction
                      #6
             lda
                                                   *number of bits to assemble
             sta
                     count
                                                   *main program
main
             equ
```

*input capture service routine. The first time through, the value of *the timer is saved. The second time through, the difference is

*calculated, determining the bit interval. The time slice is shifted

*by one quarter time for sampling the data.

```
*timeint
             brset
                     flags, 0, next
             lda
                     ICH
                                                   *grab the high byte
             sta
                     saveit
                                                   *store it
                                                   *then the low byte
             1da
                     ICL
             sta
                     saveit+1
                                                   * and save that.
                     flags,0
                                                   *got first edge flag
             bset
             bra
                     endint
             lda
                     ICL
                                                   *get the new low byte
             sub
                     saveit+1
                                                   *subtract the old low byte
             sta
                     byte+1
                                                   *and save the result
             lda
                     ICH
                                                   *get the new high byte
             shc
                     saveit
                                                   *subtract the old, with carry
             sta
                     byte
                                                   *save the byte interval
             lsr
                                                   *divide by two
             sta
                     OCH
                                                   *to output compare
             lda
                     byte+1
                                                   *get low byte
                                                   *use ror to get carry in
             ror
             sta
                     OCL
                                                   to output compare
             lda
             1sr
             sta
                     OCH
             lda
                     OCL
             ror
             sta
                      OCL
                                                   *finish divide by four
                      #$7F
                                                   *mask off input capture
             lda
             sta
                     TSR
                                                   *by writing to timer status
                                                   *clear first edge flag bit
             bclr
                     flags,0
```

```
endint rti
```

*output compare service routine. For each interrupt that occurs, *sample the input line and shift the appropriate data bit into the *data register. Do so for all six bits, then word is complete.

*			
bitint	lda	PADR	*get the data bit value
	lsl		*get the data to carry
	lda	data	*get the data byte
	rol		*and assemble the byte
	sta	data	*to data
	dec	count	*check to see if all done
	beq	endbit	*exit if done
	lda	OCL	
	add	byte+1	*set up the next interrupt
	sta	OCL	*write to OCL resets flag
	lda	OCH	
	adc	byte	*use add with carry to do 16 bit
	sta	OCH	
	rti		
endbit	lda	data	*get the word
	coma		*remember the data was inverted
	and	#\$5F	*and there were only 6 bits
	sta	data	
	bset	flags,1	*word ready flag bit
	rti		

ANE405

Historical Information

Bi-directional Data Transfer between MC68HC11 and MC6805L3 using SPI

by Richard Soja, Motorola, EKB

INTRODUCTION

One of the most powerful features shared by a wide range of Motorola MCUs is the Serial Peripheral Interface (SPI). It is primarily designed to operate as a synchronous, 8-bit communication system and is implemented entirely with on-chip hardware. This frees the CPU for other tasks and ensures a minimum of software overhead associated with the SPI system.

The SPI is available in two basic forms:

- Level 1 SPI implemented on the MC68HC11, HC05C4 MCUS,
- 2. Level 2 SPI implemented on the MC6805S2/S3/L3/L8 MCUs.

Note that the HCMOS family of MCUs only support level 1, while level 2 is implemented only on HMOS MCUs.

Though both levels of SPI can communicate easily with each other, level 2 has a number of additional capabilities, including asynchronous communication. This application note is aimed at describing a method of achieving synchronous communication between a level 1 and level 2 SPI, and details the subtle relevant differences in the on-chip implementation of each.

DESCRIPTION

The two MCUs used in this application are the high performance MC68HC11 and the low cost MC6805L3.

Data is transferred between the MCUs on a single

bi-directional line, with the clock supplied on an additional line. Also, to ensure initial synchronisation between each MCU, a software handshake sequence is implemented on the same lines which provide the clock and data. This has the considerable advantage of minimising the number of lines between each MCU as additional control lines are not needed.

The handshake sequence is also necessary for two other reasons; the 6805L3 receive data register is unbuffered, and it is not possible for the 6805L3 to stop transmission of data from the 68HC11 by inhibiting the clock signal. The fact that the 6805L3 data register is unbuffered means that, if a handshake sequence was not implemented, new data could begin to get clocked in before the previous data were read. Also, the on-chip configuration of the 68HC11's SPI means that, if an attempt were made to slow down or stop its clock during transfer of a byte, there would be a resultant loss of synchronism between the transmitting and receiving MCUs.

The 68HC11 software is implemented as the clock master (i.e. it provides the clock output), while the 6805L3 is the clock slave. As there are no other clock masters or slaves in the system, software is kept to an absolute minimum. In fact the main transfer routine (XFER) for the 68HC11 is only 27 bytes long, while the 6805L3 uses only 30 bytes.

The other significant advantage of this implementation is that none of the 6805L3 timers are required for SPI operation, thus ensuring a minimal impact on any other application dependent tasks the MCU may be executing.





Figure 1. Hardware Implementation

Figure 2. 68HC11-6805L3 SPI Timing



- Master releases clock line by disabling SPI.
- Slave clears data line by forcing o/p clamp on PD3.
- (3) Master clears clock line by enabling SPI.
 - Once clock line goes low, slave stores data in SPI data register, sets its data DDR to correct state, and enables SPI.
- 5 Slave releases data clamp.

④

- 6 Master starts SPI clock by storing data in SPI register.
- Both master and slave detect end of transmission and read data from SPI register.
- (8) Slave disables SPI to ensure data line is released.

Configuring the MCUs

The method of configuring each MCU for bidirectional data transfer is slightly different, due to the differences in their SPI silicon implementation. Figure 1 shows the hardware implementation. On the 68HC11, the input and output pins must be connected together externally. On the 6805L3, this can be done internally by software, thus requiring only 1 external data I/O pin. The other 6805L3 SPI data pin is now free to be used in any other way.

As the slave select (SS) pins are unused by either MCU, they must be configured as outputs to prevent SPI fault conditions occurring.

The spare 6805L3 data pin (PD3) is used to control the bi-directional data line, thus providing a handshake signal to the 68HC11. The 68HC11's handshake is on the clock line, and is controlled by disabling and enabling its SPI.

Data transfer and timing

Figure 2 shows details of the handshake sequence. The significant point to note from Figure 2 is that the handshake sequence is implemented purely in software, while the 8-bit data and clocks are generated by the SPI hardware.

To prevent data contention, both during data transfer and during the handshake sequence, both SPIs must operate in wired-or (open drain) mode. On the 6805L3, this is done by setting bit 3 in the miscellaneous register, while on the 68HC11, bit 5 of the SPI control register must be set. The SPI utilised on the 68HC05 family of MCUs does not support this open-drain option and cannot, therefore, be used in this application.

The clock format is: idle low, data output on positive edge and sampled on negative edge. Both SPIs must be configured to operate with the same clock format (see Figure 2). Eight data bits are transferred, at a maximum clock rate of 125 kHz,

which is limited by the 6805L3 SPI. Data transfer is preceded by the handshake sequence, which ensures that both MCUs are in the correct state, and ready to transfer a new byte of data.

The most significant bit of data appears first, on the rising edge of the first clock. Data is latched into both SPI shift registers on the falling edge of the clock. Once the last data bit is latched, the data line is released high. This is necessary to ensure correct operation of the handshake sequence. When the 68HC11 is acting as a transmitter, this state occurs automatically — as a by product of its SPI hardware implementation. However, on completion of data transmission from the 6805L3, the LSB is permanently maintained on the data line, so its driver routine has been designed to ensure that the data line is always restored to the high state.

Software routines

A glance at the software listing (see Appendix 1) reveals that the transmit and receive routines for each MCU are essentially the same! The entry and exit conditions of each are as shown in table 1.

On the 6805L3, the X register dictates the operating mode of the transfer routine. This is necessary because the same I/O pin is used for transmitting and receiving data, so its data direction register must be changed appropriately (by the contents of X).

On the 68HC11, separate pins are used for transmitting and receiving data, so their DDR pins are set up once only in the initialisation routine.

There are other important subtle differences. Prior to reception of data, the 6805L3 SPI data register content is irrelevant, while the 68HC11 SPI data register must be loaded with \$FF, to prevent data bus contention. This could occur with the 68HC11, in this application, because data is simultaneously output to and read back on the same external line

Table 1

68HC11:

	Transmit ACCA	Receive ACCA	
Entry	Data to send	\$FF	X Reg = base address of I/O Register block (normally \$1000).
Exit	Data sent	Data received	X Reg = unchanged

All other registers are unused by the 68HC11 transfer routine.

6805L3:

	Trans	mit	Receive		
	ACC	X Reg	ACC	X Reg	
Entry	Data to send	\$5	Don't care	\$1	
Exit	Data sent	\$D	Data received	\$D	

during data transfer. Loading \$FF into the 68HC11 data register ensures that this data is replaced by that transmitted from the 6805L3.

Note that, as the 68HC11 is the clock master, it must provide the clock signal, not only when transmitting data, but also when receiving data from the 6805L3. It does this by writing to its SPI data register.

Completion of data transfer is indicated by a single flag bit (SPIF). On the 6805L3, this is bit 7 of the SPI control register, while on the 68HC11, it is bit 7 of the SPI status register. This flag bit is used to indicate completion of either transmission or reception of data.

Flag clearing techniques are quite different for the 68HC11 and 6805L3. On the latter, the SPIF flag is cleared simply by writing '0' to the flag bit. On the 68HC11, a two stage operation is required to clear the SPIF flag; the SPI status register must first be read, with the flag set, followed by an access of the SPI data register.

An examination of the SPI software drivers shows that on completion of a data transmission, the SPI data register is read again. This data should be the same as that transmitted, and provides information on whether data contention or corruption occurred during transfer. This facility could be incorporated in a data validation routine to improve reliability of data transfer.

The key features in this implementation are:

- An orderly start-up sequence to ensure the correct initial synchronisation. As the 6805L3 is the slave, its initialisation routine is not exited until it detects a low on the clock line — this will occur only when the 68HC11 gains control of the SPI. Before this happens, all I/O pins are set to inputs, so the clock line will be pulled high by the external resistor.
- A well defined transfer protocol is used. The master device (i.e. 68HC11) must always dictate the data transfer direction and the data stream size must be specified by the currently selected transmitter, so that the receiver knows when the last byte has been sent.

The transfer protocol operates such that after initialisation, the master MCU (68HC11) transmits a control byte to the slave (6805L3). This control byte selects the subsequent data transfer direction and is either a slave listen address or a slave talk address. If it is a slave listen address, then the 6805L3 stays in receive mode. The next byte indicates the total number of bytes to be received, followed by the data stream (see Figure 3).

Once the last byte is transferred, the 6805L3 can await a new control byte, or alternatively it can return to some other task, such as processing the previously received data. Similarly, at this point, the




Figure 3. Master Transmitter - Slave Receiver

master transmitter (68HC11) can return to another task, or send a new control byte.

If the control byte now sent is a slave talk address, then the 6805L3 will switch to transmit mode, and the master will switch to receive mode. The 6805L3 will send a byte count, followed by the data stream to the master (see Figure 4).

Note that, once the last byte is transferred in either direction, both processors are free to continue other tasks or attempt a new data transfer. The handshake sequence always ensures synchronisation of data transfer, independent of the response time of either MCU.

CONCLUSION

Potential uses for this type of data transfer are in applications which require remote interrogation of an

MCU based system via a minimal number of lines, such as:

- Development and diagnosis of engine management systems
- Smart card and key card security applications
- Instrumentation and data logging equipment.

APPENDIX

The demonstration programs listed in the following pages simply transfer a string of characters from the 68HC11 to the 6805L3, which converts them to upper case and sends them back again.

The HC11SPI program is listed on pages 6 to 7; the L3SPI program on pages 8 to 10.




Figure 4. Master Receiver - Slave Transmitter

MOTOROLA M68HC11 X-ASSEMBLER 2.10 SYS :1030.SPI .HC11SPI .SA 04/30/87 13:02:11

```
1 P 2 P 3 P 4 P 5 P 6 P 7 P 6 P 7 P 8 A 0008 9 10 A 0029 110 A 0029 112 A 0029 112 A 0025 115 P 16 A 0025 115 P 16 A 0000 0001 115 P 16 A 0000 0001 11 C 16 P 17 A 0000 0001 11 C 17 A 0000 0000 11 C 17 A 00000 0000 11 C 17 A 0000 0000 11 C 17 A 00000 0000 11 C 17 A 0000 0000 11 C 17 A 0000 0000 11 C 17 A 0
                                                                                                                                 HC11SPI 4/9/86
                                                                                SPI TRANSFER WITH HANDSHAKE ON SPI DATA AND CLOCK LINES. THIS IS NECESSARY AS HC11'S CLOCK
                                                                           * CANNOT BE SLOWED BY SLAVE DEVICE.
                                                                          DORD
SPCR
                                                                                                         EQU
EQU
EQU
EQU
EQU
                                                                          SPSR
SPDR
IMSK2
                                                                          MISO
MOSI
SCX
SPIF
SPE
                                                                                                         EQU
EQU
EQU
EQU
                                                                                                                                         4
                                                                                                                                        8
$10
                                                                                                                                         $80
                                                                                                                                         $40
                                                                                                         ORG
RMB
FCB
FCC
                                                                                                                                         $0
                                                                          TIMCOUNT
                                                                                                                                         1
28
                                                                          MSG1
                                                                                                                                                                                                                 NUMBER OF BYTES IN DATA BLOCK
                                   62692D6469
                                                                                                                                         /BI-DIRECTIONAL DATA TRANSFER/
                                                                                                                                        $C000
#$35
INIT
                                                                                                                                                                                                                 LOAD INTO EVB RAM
BUFFALO USES RAM ABOVE THIS
                                                                                                         ORG
LDS
BSR
LDY
BSR
LDY
                                                                          START
                                                                                                                                         #MSG1
SEND
                                                                          START1
                                                                                                                                                                                                                  Y POINTS TO BEGINNING OF DATA BLOCK TO TRANSFER
                                                                                                                                                                                                                 TRANSMIT BLOCK TO SLAVE, STARTING WITH BYTE COUNT RE-INITIALISE POINTER TO DATA BLOCK
                                                                                                                                        #MSG1
READ
                                                                                                         BSR
BRA
                                                                                                                                                                                                                  AND READ THE BYTES BACK.
                                                                                                                                         START1
                                                                                                         EQU
LDAA
BSR
LDAA
                                                                          SEND
                                                                                                                                                                                                                 ENTER WITH Y POINTING AT BYTE COUNT OF DATA BLOCK.
                                                                                                                                                                                                                 COMMAND SLAVE TO RECEIVE
                                                                                                                                         XFER
                                                                                                                                          .Y
                                                                                                                                                                                                                NOW SEND SLAVE THE BYTE COUNT.
                                                                                                         TAB
BSR
                                                                                                                                                                                                                 BUT 1ST STORE IT IN BYTE COUNTER.
                                                                                                                                         XFER
                                                                          SEND1
                                                                                                           ĪNY
                                                                                                                                                                                                                 POINT AT NEXT BYTE
                                                                                                         LDAA
BSR
DECB
                                                                                                                                         .Y
XFER
                                                                                                                                                                                                                  AND SEND IT
                                                                                                                                                                                                                 UNTIL ALL DONE
                                                                                                         BNE
RTS
                                                                                                                                         SEND1
                                                                          READ
                                                                                                                                                                                                                 ENTER WITH Y POINTING AT BYTE COUNT OF DATA BLOCK.
                                                                                                         LDAA
BSR
LDAA
                                                                                                                                        #2
XFER
#$FF
                                                                                                                                                                                                                 COMMAND SLAVE TO TRANSMIT
                                                                                                                                                                                                                 NOW READ BYTES BACK FROM SLAVE.
                                                                                                          BSR
                                                                                                                                         XFER
                                                                                                                                                                                                                 1ST BYTE IS BYTE COUNT SO
                                                                                                         TAB
STAA
                                                                                                                                                                                                                  STORE IT IN BYTE COUNTER
                                                                                                                                          ,Y
                                                                                                                                                                                                                  THEN STORE IT AT BEGINNING OF DATA BLOCK.
                                                                          READ1
                                                                                                           INY
                                                                                                                                                                                                                 BUMP POINTER
                                                                                                                                         #$FF
                                                                                                         LDAA
                                                                                                         BSR
                                                                                                                                         XFER
                                                                                                                                                                                                                 THEN CONTINUE TO READ
```

MOTOROLA MG8HC11 X-ASSEMBLER 2.10 SYS :1030.SPI .HC11SPI .SA 04/30/87 13:02:11

59 A CO3A 18A700 60 A CO3D 5A 61 A CO3E 26F4 62 A CO4O 39 63 A CO41 CE1000 66 A CO44 8638 67 A CO46 A709 68 A CO48 8676 69 A CO46 A709 68 A CO46 A708 70 A CO46 A708 71 A CO46 A708 72 A CO5O 39 73 A	INIT	STAA DECB BNE RTS EGU LDX LDAA STAA LDAA STAA LDAA STAA RTS	.Y READ1 #\$1000 #\$38 DDRD.X #\$76 SPCR.X #\$18 PORTD.X	AND STORE BYTES UNTIL ALL DONE ENABLE OUTPUT MODE ON SS.SCK.MOSI. INPUT ON MISO (WITH SS AS OUTPUT, MODF IS DISABLED.) ENABLE SPI AS 125KHZ CLOCK MASTER, WIRED-OR MODE SET DATA & CLOCK OUTPUT BUFFERS TO LOGIC '1' TO GENERATE ACKNOWLEDGE CLOCK.
74 A 75 A 76 A 77 A 78 A 79 A 80 A 81 A C051 1F0804FC 82 A C055 1D2840 83 A C056 1D2840 84 A C056 1C2840 85 A C056 1F0804FC 86 A C063 A72A 87 A C065 1F2980FC 86 A C063 A72A 87 A C066 1F2980FC 88 A C063 A72A 89 A C063 A72A 89 A C063 A72A 89 A C064 A C065 A72A 89 A C065 A72A 89 A C065 A72A 89 A C066 A C066 A72A 89 A C066 A72A 89 A C066 A72A 89 A C066 A72A 89 A C067 A72A 89 A C068 A72A	XFER	HANDSHA Entered	PORTD.X.#MISO.* SPCR.X.#SPE PORTD:X.#MISO.* SPCR.X.#SPE PORTD:X.#MISO.* SPDR.X. SPSR.X.#SPIF.* SPDR.X	INES. •
***** TOTAL ERRORS ***** TOTAL WARNINGS		0		

SYMBOL TABLE LISTING

SYMBOL NAME	SECT	VALUE	SYMBOL NAME	SEC1	VALUE
DORD INIT MISO MOSI MSGI PORTID READ READ1 SCK SEND1	A A A A A A A A A	0009 0041 0004 0008 0001 0008 0008 0028 0034 0010 0013 0013	SPCR SPDR SPIF SPIF SPSR START1 TFLG2 TIMCOUNT TMSK2 XFER	A A A A A A A A A A A	0028 002A 0040 0080 0029 0000 0025 0000 0024 0051

1234PPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPP		* BETWE	L3SPI SHAKED BID EN 6805L3 IS CLOCK	4/9/86 IRECTIONAL DATA G 68HC11 USING MASTER.	TRANS	FER *				
8 P 9 A 00 110 A 000 112 A 000 114 A 000 115 A 000 116 A 000 118 A 000 118 A 000	03 04 07 08 09 0A 0C 0C 0C 0C	PORTA PORTD DORA DORA DORD TADAT TACR MISC TBDAT TBCR SPIDAT SPICR PRESCL	E5555555555555555555555555555555555555	0 3 4 7 8 9 \$C \$D \$E \$F \$10						
21 P 22 A 00 23 A 00 24 A 00 25 A 00 26 A 00 27 A 00	01 02 03 04	SS SCK SDA CLAMP SPE SPIF	EQU EQU EQU EQU EQU EQU	0 1 2 3 4 7		DATA LINE C	LAMP ON D3			
28 P 29 A 0020 00 30 A 0020 00 31 A 0021 00 32 A 0022 00	01	BYTCNT DATLEN DATA	ORG RMB RMB RMB	\$20 1 1 40		Reserve eno	UGH SPACE FO	OR RECEIVED	DATA.	
19 A 0000 21 P 0000 221 A 0000 223 A 0000 225 A 0000 226 A 0000 227 A 0000 228 P 0000 230 A 0000 231 A 0000 231 A 0000 232 A 0000 233 A 0000 233 A 0000 233 A 0000 234 A 0000 235 A 0000 236 A 0000 237 A 0000 238 A 0000 241 A 00000 241 A 0000 241 A 00000 241 A 0000	80 93 91 90 90 90 90 90 90 90 90 90 90 90 90 90	START START1	ORG EGJ BSR CLRA LDX BSMP BEQ CMP BEQ BEQ BRA	\$80 INIT #1 XFER #1 READ #2 SEND START1		1ST RECEIVE IF SLAVE RE READ MORE D	QUESTED TO T	TE .ISTEN. THEI		READY
45 A 0091 AE 46 A 0093 AD 49 A 0095 B7 51 A 0099 AE 52 A 0098 AD 53 A 0090 BE 54 A 0097 AO 55 A 0001 E7 56 A 0003 3A 57 A 0004 20 58 A 0007 20	01 \$\frac{1}{2}\$ 20 21 01 36 20 22 20	READ1	EQU BSR STA STA STA SDSR LDX SSR LDX SBSR DEC BNE BRA	#1 XFER BYTCNT DATLEN #1 XFER BYTCNT #\$20 DATA,X BYTCNT READ1 START1		ALSO STORE NOW READ AL	ONE .	TA LENGTH. BYTES		

```
59 A
          EQU
LDA
STA
                                                                  00A9
                                                                                                                             SEND
                                    00A9
                                                                 B621
                                                                                                                                                                                                                              DATLEN
                                                                                                                                                                                                                                                                                                                                                 GET LENGTH OF DATA
                                   00AB B720
00AD AE05
00AF AD22
                                                                                                                                                                                                                               BYTCNT
                                                                                                                                                                                                                                                                                                                                                 AND STORE IT IN BYTE COUNTER.
                                                                                                                                                                              LDX
                                                                                                                                                                              BSR
LDX
LDA
LDX
BSR
                                                                                                                                                                                                                               XFER
                                                                                                                                                                                                                                                                                                                                                 SEND BYTE COUNT TO MASTER.
                                                              BE20
E622
                                    00B1
                                                                                                                             SEND1
                                                                                                                                                                                                                              BYTCHT
                                                                                                                                                                                                                                                                                                                                                 NOW GET NEXT BYTE TO SEND IN ACC
                                   00B3 E622
00B5 AE05
00B7 AD1A
                                                                                                                                                                                                                              DATA.X
                                                                                                                                                                                                                               XFER
                                                                                                                                                                                                                                                                                                                                                 SEND IT TO MASTER
                                   00B9 3A20
00BB 26F4
00BD 20C4
                                                                                                                                                                             DEC
BNE
BRA
                                                                                                                                                                                                                              BYTCHT
                                                                                                                                                                                                                               SEND1
                                                                                                                                                                                                                                                                                                                                                 UNTIL ALL DONE.
                                                                                                                                                                                                                              START1
                                                                                                                                                                                                                                                                                                                                                 AND RETURN.
                                                                                                                                                                              EQU
LDA
STA
                                                                  00BF
                                                                                                                             INIT
                      A COCS AGOS
A COCS
                                                                                                                                                                                                                               #$48
                                                                                                                                                                                                                                                                                                                                                 INHIBIT INT2, ENABLE PORTD OPEN DRAIN.
                                                                                                                                                                                                                              MISC
                                                                                                                                                                              LDA
STA
                                                                                                                                                                                                                               #ŝĎ
                                                                                                                                                                                                                                                                                                                                                 SET DATA, SS & CLAMP O/P BUFFERS, CLEAR REST.
                                                                                                                                                                                                                                                                                                                                                NOTE: CLAMP ON D3
SELECT SPI CLOCK SLAVE, D2 AS I/P, CLAMP & SS
AS O/P. (SS O/P STOPS SPI RESETING)
                                                                                                                                                                                                                               PORTD
                                                                                                                                                                               ĽďA
                                                                                                                                                                                                                                #Š
                                                                                                                                                                              ŠŤĀ
                                                                                                                                                                                                                               DORD
                                                                                                                                                                               ĽďA
                                                                                                                                                                                                                                                                                                                                               DISABLE START BIT DETECTION, DATA I/O ON D2, DATA SAMPLED ON -IVE CLOCK, SPI DISABLED.
MUST WAIT FOR MASTER TO GAIN CONTROL OF SPI.
                                                                                                                                                                                                                               #$44
                                                                                                                                                                              STA
                                                                                                                                                                                                                               SPICR
                                                                                                                                                                                                                              SCK.PORTD.*
                                                                                                                                                                              BRSET
                                                                                                                             ****
                                                                                                                                     BIDIRECTIONAL DATA TRANSFER ON SPI
ENTERED WITH SPI DISABLED, DATA PIN HIGH*
D2 PIN I/P, CLAMP PIN O/P (HIGH)
ENTRY: TX MODE: ACCA-DATA, X=5
RX MODE: ACCA-X, X=1
EXIT: TX MODE: ACCA-TX DATA, X=$D
RX MODE: ACCA-RX DATA, X=$D

**
                                                                                                                             .
                                                                                                                            XFER
                                                                                                                                                                                                                             SCK.PORTD.*
CLAMP.PORTD
SCK.PORTD.*
SPIDAT
SPE.SPICR
                                                                                                                                                                              BRCLR
                                                                                                                                                                                                                                                                                                                                                 WAIT FOR MASTER TO ACKNOWLEDGE ON CLOCK LINE.
                                                                                                                                                                              BCLR
                                                                                                                                                                                                                                                                                                                                                 SEND ACKNOWLEDGE TO MASTER.
                                                                                                                                                                             BRSET
STA
BSET
                                                                                                                                                                                                                                                                                                                                               NAME OF THE PROPERTY OF THE PR
    99 A 0000 180F
100 A 000F BF07
101 A
102 A 00E1 A64H
103 A 00E3 AE00
104 A 00E5 0F0FFD
105 A 00E8 B70F
106 A 00EA BF03
108 A 00EE BF03
108 A 00EE BF07
109 A 00F0 81
                                                                                                                                                                                                                                                                                         CLAMP PIN I/P: DATA EITHER I/P OR O/P.
TRANSFER STARTS NOW!
                                                                                                                                                                                                                              DORD
                                                                                                                                                                              LDA
                                                                                                                                                                                                                                                                                                                                                PREPARE TO CLEAR SPI FLAG. DISABLE SPI.
                                                                                                                                                                                                                               #$44
                                                                                                                                                                              LDX
BRCLR
                                                                                                                                                                                                                               #$D
                                                                                                                                                                                                                                                                                                                                                 AND SEND ACKNOWLEDGE.
                                                                                                                                                                                                                              SPIF, SPICR,*
SPICR
SPIDAT
                                                                                                                                                                                                                                                                                                                                                WAIT FOR DATA TO ARRIVE.
DISABLE SPI TO ALLOW DATA PIN TO BE FORCED HIGH
                                                                                                                                                                              STA
                                                                                                                                                                             LDA
STX
STX
RTS
                                                                                                                                                                                                                                                                                                                                                 READ DATA
                                                                                                                                                                                                                               PORTD
                                                                                                                                                                                                                                                                                                                                                 FORCE DATA PIN HIGH & RELEASE CLAMP
                                                                                                                                                                                                                               DORD
                                                                                                                                                                                                                                                                                                                                                BY MAKING BOTH OUTPUTS.
                                                                                                                                                                              END
      111 A
***** TOTAL ERRORS
***** TOTAL WARNINGS
                                                                                                                                  0--
0--
                                                                                                                                                                  0
```

MOTOROLA M6805 X-ASSEMBLER 2.00 SYS: 1030.SPI .SA 09/04/86 17:52:15

SYMBOL TABLE LISTING

SYMBOL NAME	SECT	VALUE	SYMBOL NAME	SECT	VALUE
BYTCNT CLAMP DATA DATLEN DDRA DDRD INIT MISC PORTA PORTD PRESCL READ READ1 SCK SDA	~~~~~~~~~~	0020 0003 0022 0021 0004 0007 008F 000A 0000 0003 0010 0091 0099 0001	SEND SEND1 SPE SPICR SPIDAT SPIF SS START START1 TACR TADAT TBCR TBDAT XFER	***************************************	00A9 00B1 0004 000F 000F 0007 0000 0083 0009 0008 000D 000C



MC68HC805B6 LOW-COST EEPROM MICROCOMPUTER PROGRAMMING MODULE

Prepared by: Bill Mathews, Product Engineer, Motorola Semiconductors Ltd, East Kilbride, Scotland

INTRODUCTION

The EEPROM feature of the MC68HC805B6 microcomputer unit (MCU) enables the user to emulate the MC68HC05B6 and MC68HC05B4 MCU devices. This application notes describes one programming technique which may be used to program the MC68HC805B6 internal EEPROM, and provides a description of the programming module used in conjunction with this application note. All that is required to program the MC68HC805B6 is the programming module (which can be implemented on a single PCB), and a twin +5V/+19V dc power supply.

PROGRAMMING TECHNIQUE

A multi-byte EEPROM programming technique is used to load a user program into the MC68HC805B6 EEPROM in order to emulate the MC68HC05B6 and MC68HC05B4 devices. This type of operation is accomplished via a bootstrap mode of operation. The user program contained in an external EPROM is copied into the internal EEPROM of the MC68HC805B6 device, then verified against the contents of the EPROM.

The bootstrap program follows the following sequence following reset:

1. EEPROM6 Erase.

The 6K EEPROM (which emulates the ROM on the MC68HC05B4 and MC68HC05B6 mask devices) is erased for a nominal 100 ms (with a 4MHz crystal). This memory area is then tested for complete erasure by verifying that all bytes in the EEPROM6 map read \$FF. If any bytes have failed to erase, then the red LED will be illuminated and the bootstrap routine will cycle back and continue to erase EEPROM6 until all bytes are erased.

2. EEPROM1 Erase.

The 256 bytes EEPROM (which emulates the 256 bytes of byte-eraseable EEPROM on the MC68HC05B6 mask device) is erased in a similar fashion to the EEPROM6, with illumination of the red LED indicating a failure to erase. Completion of this program step ensures that the security bit (which is implemented in EEPROM1) is also erased.

3.EEPROM Program.

EEPROM1 and EEPROM6 are then programmed in turn from the data contained in the EPROM, in increasing address order. Areas in the MC68HC805B6 memory map which do not include EEPROM will be skipped by the programming routine, as will \$FF\$ bytes, thus speeding the programming operation. During programming the green LED should flash at approximately 3Hz, though this frequency will increase for data equal to \$FF.

4. EEPROM Program Verify

EEPROM1 and EEPROM6 are verified against the contents of the EPROM, with any error causing illumination of the red LED. A successful programming operation will result in green LED on, red LED off. Note that the red LED may glow very dimly, this is normal.

PROGRAMMING OPERATION

To program the MC68HC805B6 MCU EEPROM, perform the following steps.:

- 1. With power to the module removed install MCU and EEPROM devices into the programming module.
 - 2. Place switch S1 to RESET position.
 - 3. Apply +5V power supply to the programming module.
- 4. Apply +19V power supply to the programming module.
 - 5. Place switch S1 in the RUN position.
- 6.Once the green LED is illuminated, place switch S1 to RESET position.
- 7. Remove +19V power supply from the programming module.
- 8. Remove +5V power supply from the programming module.

Note: To avoid possible damage to the MC68HC805B6 it is essential that power to the programming module is applied and removed in the sequence specified above.

PROGRAMMING MODULE CONSTRUCTION

Table 1 provides the parts list for construction of the module, with component tolerances generally not critical. A schematic of the circuit is included as Figure 1.

HARDWARE CONSIDERATIONS/DEBUG

Functionality of the module may be adversely affected by faults in the following areas:

1, IRQ and RESET

The circuitry on these pins ensures that the IRQ pin sees a voltage level equal to approximately +10V dc during the RESET period. This is necessary for bootstrap mode capture. Correct operation of D1 and D2 should be verified.

2.VPP6

The input to this pin is controlled via a switch driven by port pin PC7. This method ensures that a minimum +5V dc level is always present at the VPP6 pin, and that +19V dc is available during programming and erase operations on EEPROM6. Correct operation of D5, 6 and 7 should be verified. Zener diode ZD1 protects the EEPROM from

possible damage caused by excursions greater than +20V dc.

3. VPP1

It is important that this pin (at which the output of the internal EEPROM1 charge pump is visible) is allowed to float. Clamping this pin to +5V dc will prevent successful programming and erase operations from taking place on EEPROM1, whilst clamping this pin to 0V could damage the device.


4. Port D

For correct bootstrap mode capture it is necessary to connect these inputs to 0V.

5. PC5/PC6

These pins provide a handshake which is not used in this application, therefore for correct operation of the module PC5 should be connected to PC6.

Resistors R1 R2 R3,R4 R5 R6 R7	100K 1K 470 10M 1K 4K7		Diodes D1,D2 D3 D4 D5,D6 D7 ZD1	1N914 LR3160 LG3160 1N5822 1N914 BZY88C20	Red LED Green LED	
R8 R9 R10 RP1-RP3	1K 4K7 10K 100K	SIL package	Sockets IC1 IC2	52 pin plcc zif 28 pin lif	3M textool	
Capacitors C1 C2 C3	0.01μF 1.0μF 0.1μF	ne de la companya de	Connectors P1	3 way terminal connector	(₁	
C4,C5 C6 C7	22pF 100µF		Switches S1	2 way, toggle		
Transistors Q1,Q2	47μF BC337-25		Miscellaneo CR1	ous 4MHz Crystal		



Monitor Program for the MC68HC05B6 Microcomputer Unit

Prepared by: Bill Mathews, Product Engineer, Motorola Semiconductors Ltd, East Kilbride, Scotland

INTRODUCTION

The MC68HC05B6 HCMOS microcomputer is a member of Motorola'sMC68HC05 family of low-cost single-chip microprocessors. This 8-bit microcomputer (MCU) contains an on-chip oscillator, CPU, RAM, ROM, EEPROM, A/D, PULSE LENGTH Modulated outputs, I/O, a serial Communications Interface, Timer system and Watchdog timer.

A monitor program is available in the mask ROM of a 68HC05B6, (XC68HC05B6FN MONITOR), which when used with a monitor circuit module, a power supply, and a video terminal will allow the user to write and debug small portions of 68HC05B6 code. This application note contains a description of the facilities available via the monitor software, a diagram of the monitor circuit, and a listing of the monitor code.

HARDWARE

The monitor module requires a single(+5V) power supply, and all communications between the device and terminal take place via an RS-232 link. All 68HC05B6 I/O pins are available to the user to be configured as required.

Terminal setup is as follows:
9600 Baud, Half Duplex,
and either 7 bit data and parity '0'
or 8 bit data and no parity.
A circuit diagram of the monitor is given in Figure 1.

MONITOR OPERATION

The following sequence of operations should be followed:

- 1. Remove power supply from module
- 2. Insert XC68HC05B6FN MONITOR device
- 3. Place S1 in 'RESET' position
- 4. Apply +5V dc power supply
- 5. Connect video terminal
- 6. Place S1 in 'RUN' position

The 68HC05B6 will then begin to execute the monitor program, and the following message should appear on the monitor:

"Hi! I'm the MC 68HC805 B6 from MOTOROLA

European Design Centre, Geneva.*

A prompt "." will be displayed to indicate that the device is ready to receive commands from the terminal. If no message appears, then the setup of the terminal should be verified.

MONITOR COMMANDS

The following commands are available:

Command Description

R Display the content of the registers in format.

HINZC AA XX PPPP ZZ = DD where

HINZC =

ZZ,DD

Condition code register
Contents of Accumulator

XX = Contents of Index Register

PPPP = Program Counter

User specified byte (which addresses f00 to fFF) and contents. Set up using the

'V' command. Reset initialises ZZ to f08 (A/D

data register).

Note that this command assumes that the stack pointer is at address \$FA.

A Display/Change the Accumulator

The contents of the Accumulator are displayed, then the monitor waits for input of two hex digits (new accumulator contents). Typing a carriage return will return the program to the command mode with the contents of the Accumulator unchanged.

Note that this command assumes that the Stack Pointer is at address \$FA.

X Display/Change the Index Register

The contents of the Index Register are displayed, then the monitor waits for the input of two hex digits (new Accumulator contents). Typing a carriage return will return

the program to the command mode with the contents of the Index Register unchanged.

Note that this command assumes that the Stack Pointer is at address \$FA.

M nnnn Examine/Change Memory

The contents of any address in the range \$000 to \$1FF (Register, RAM and EEPROM1) are displayed, and the program will await further input, namely:

- . Redisplay the contents of the current address
- Display the contents of the previous address

<CR> Open the next address (nnnn+1)

- Increase the contents of the open location by 1
- Decrease the contents of the open location by 1
 Replace the contents of the open location
- with the Ascii code for alphanumeric character D, and go to the next address.

 nn Replace the contents of the currently open address with two hex digits nn and go to the

next address

Typing any other character will return the

monitor to the command mode.

L nnnn

List a block of memory starting at address nnnn. The default address (if nnnn is not specified) is \$100. The data is displayed on screen as four blocks of eight by eight bytes, with the address printed at every sixteenth byte.

V nn

Change the address of the page zero byte displayed with the R command with the hex byte specified by nn.

K nn

Set Program and Erase times for operations on EEPROM1 where nn is milliseconds entered in decimal. The default values are 10ms. Typing 'enter' will skip the command.

Pnn

Program the entire EEPROM1 array (except

address \$100) with nn. This command may take some time to execute as firstly the entire array is erased, then each byte is programmed in turn.

If non-hex data is entered, then the following commands are available:

- Z Program the entire array (except address \$100) with Data = Address, i.e. Address \$100 = not programmed Address \$101 = \$01 Address \$102 = \$02
 - Address \$103 = \$03 ...etc.
- P Program a chequer-board pattern

 O Program an inverse chequer-board pattern

Any other character will exit this command.

E nnnn

Start execution at address nnnn Continue program execution according to the current program counter, accumulator, index register and condition code register stored on the stack.

BREAKPOINTS AND INTERRUPTS

The SWI instruction may be used as a breakpoint. To continue following a breakpoint first replace the SWI with another command (such as NOP) then type 'C' to continue.

The interrupt vectors point to the RAM as shown below, and are spaced three bytes apart allowing the use of a JMP or BRA instruction to a service routine located in either RAM or EEPROM1.

Vector	Address	
SCI	\$00DF	
Timer Overflow	\$00E2	
Timer O/P CMP	\$00E5	
Timer I/P CAP	\$00E8	
IRQ	\$00EB	
SWI	\$08A6	Pointing to monitor
		for breakpoint
RESET	\$0C22	Start of monitor code

Figure 1 - 68HC05B6 Monitor Circuit Diagram

MC68HC05B6 SELF-CHECK AND MONITOR TTL OPT P=58, LLE=118, CRE ******************

FIRMWARE FOR THE MC68HC05B6

MONITOR LISTING ONLY

I/O and INTERNAL registers definition

I/O registers

```
PORTA
      EOU
              $00
                     port A.
                      port B.
PORTB
      EQU
             $01
             $02
PORTC
      EQU
                      port C.
PORTD
      EQU
             $03
                       port D.
DDRA
      EQU
             $04
                       port A DDR.
DDRB
      EOU
              $05
                       port B DDR.
DDRC
      EQU
              $06
                       port C DDR.
```

EEPROM register

EECONT E	~	\$07	EEPROM	control	register.
.E1PGM E	QU (כ			
.Ellat E	QU :	l			
.E1ERA E	QU 2	2			

A/D registers

PLM registers

ADDATA	EQU	\$ 08	A/D (data	rec	gist	er.	
ADSTCT	EQU	\$09	A/D :	statu	is a	and	control	register.
.coco	EQU	7		Conv	ers	sion	complet	ce flag.

.coco EQU

*							
PLMA	EQU	\$0A	pulse	length	mod	reg	A.
PLMB	EQU	\$0B	pulse	length	mod	reg	в.

Miscellaneous register

*			
MISC	EQU	\$0C	Miscellaneous register.
. WDOG	EQU	0	Watchdog control bit.
.sm	EQU	1	Slow Mode.
*			
*	SCI	registers	
*			

BAUD	EQU	\$0D	SCI baud register.
SCCR1	EQU	\$0E	SCI control register 1.
SCCR2	EQU	\$0F	SCI control register 2.
.SBK	EQU	0	Send break bit.
SCSR	EQU	\$10	SCI status register.

```
EOU
. RDRF
                           Receive data register full flag.
                      SCI data register.
SCDAT
      EQU
             $11
      TIMER registers
TIMCTL EQU
              $12
                      Timer control register.
                      Timer overflow interrupt enable.
.TOIE EQU
              5
              6
.OCIE EQU
                      Timer output compares interrupt enable.
.ICIE EQU
              7
                      Timer input captures interrupt enable.
TIMST EQU
              $13
                      Timer status register.
OCF2
      EOU
              3
                           Timer output compare 2 flag.
                           Timer input capture 2 flag.
.ICF2
      EOU
              4
      EQU
              5
                           Timer overflow flag.
. TOF
.OCF1
              6
                           Timer output compare 1 flag.
      EQU
              7
.ICF1
      EOU
                           Timer input capture 1 flag.
                      Timer input capture register 1 (16-bit).
TIMIC1 EOU
              $14
TIMOC1 EQU
              $16
                      Timer output compare register 1 (16-bit).
              $18
                      Timer free running counter (16-bit).
TIMCTR EQU
              $1A
TIMALT EQU
                      Timer alternate counter register (16-bit).
              $1C
                      Timer input capture register 2 (16-bit).
TIMIC2 EQU
TIMOC2 EQU
              $1E
                      Timer output compare register 2 (16-bit).
      MEMORY MAP DEFINITION
TEST
         EQU
                 $20
                                   TEST register
ROMO
      EOU
              $0020
                      Start address of ROMO.
              $0050
                      Start address of RAM.
RAM
      EQU
EEPROM EQU
              $0100
                      Start address of EEPROM 256 bytes. NOT USE IN B4
.SEC
      EOU
              O
                      Security bit.
ROM1
              $0200
                      Start address of ROM1.
      EQU
ROMIND EQU
              $02BF
                      End address of ROM1.
ROM2
      EOU
              $0800
                      Start address of ROM2. $0F00 IN B4
ROMBOT EQU
              $1F00
                      Start address of bootstrap ROM2.
      Miscellaneous definitions and equates
RAM1
      EQU
              RAM+1
                      Working memory.
RAMINT EOU
                      RAM location used for interrupt test.
              RAM+10
                       Start of bootstrap vectors.
VECT
      EQU
              $1FE2
      Synthetized instructions
EOR
      EOU
              SD8
                       Exclusive or, 2 bytes indexed.
STA
      EQU
              SC7
                      Store A, extended mode.
              PAGE
****************
         MONITOR PROGRAM
         Rev
                                    1987/07/22
```

REV EQU '1 REL EQU '3

Programmer: O. Pilloud MOT GVA

THE MONITOR HAS THE FOLLOWING COMMANDS:

- R DISPLAY OF REGISTERS HINZC AA XX PPPP VV = DD
 WHERE DD IS THE CONTENT OF ANY DIRECT PAGE ADDRESS VV
- A DISPLAY AND CHANGE ACCA
- X DISPLAY AND CHANGE INDEX
- M.... MEMORY EXAMINE/CHANGE
 - + INCREMENT DATA BY 1
 - DECREMENT DATA BY 1
 - RE-READ SAME ADDRESS
 - READ PREVIOUS ADDRESS
 - CR READ NEXT ADDRESS
 - DD CHANGE DATA
 - /D CHANGE DATA WITH ASCII VALUE OF D ANYTHING ELSE EXITS MEMORY COMMAND
- C CONTINUE EXECUTION
- E.... EXECUTE
- L.... LIST A 16 BY 16 BLOCK OF MEMORY
 IF NO ADDRESS SUPPLIED, EEPROM1 IS LISTED
- V.. CHANGE ADDRESS OF MEMORY DISPLAYED WITH R COMMAND
- K SET WRITE AND ERASE CONSTANTS IN ms
- P.. PRESET EEPROM1 WITH SUPPLIED DATA, EXCEPT ADDR \$100 IF NON HEX DATA, THE FOLLOWING CAN OCCUR:
 - Z PRESETS DATA = ADDRESS
 - P CHECKER BOARD PATTERN (STARTING WITH 55)
 - Q CHECKER BOARD PATTERN (STARTING WITH AA)

FOR THE 3 CASES ABOVE, NO ERASE IS PERFORMED PAGE MEMORY MAP DEFINITIONS

```
Note: TEST is a write only register and its access is
          authorized only when ElLAT is cleared. When ElLAT
          is set, address $20 (POEEP6) is accessed for writing.
          DEFINITION OF MONITOR VALUES
STACK
          EOU
                  SFA
                                      STACK FOR MONIT
          Miscellaneous definitions and equates
                                      hi byte offset
ΗI
          EQU
                  n
LO
          EQU
                  1
                                      lo byte offset
                  $C4
                                      long timing factor (100 ms nominal)
LONG
          EOU
SHORT
          EOU
                  $14
                                      short timing factor (10 ms nominal)
RED
          EQU
                  PLMA
                                      red LED on PLMA
                  PLMB
                                      green LED on PLMB
GREEN
          EQU
                                      bulk bit of TEST register
E1BW
                  7
          EQU
                                      EECONT
E6PGM
          EQU
                  4
                  5
                                      EECONT
E6LAT
          EOU
E6ERA
          EQU
                  6
                                      EECONT
TDRE
          EOU
                  7
                                      8 data bits flag in SCCR1
MBIT
          EQU
                  4
ADON
          EQU
                  5
                                      A/D converter control bit
 MONITOR DEFINITIONS
MPRT
       EQU
               ٠.
       EOU
EPRT
FWD
       EQU
               $0D
               ١.,
BACK
       EQU
SAME
       EQU
               ۱+
PLUS
       EQU
               ١_
MINUS
       EOU
ASCII
       EQU
               1/
SPACE
      EQU
               $20
               $0D
CR
       EQU
LF
               $0A
       EQU
BEEP
       EQU
               $07
EOT
       EQU
               $04
 MONITOR AND COMMON RAM DEFINITIONS
               ORG
                        RAM
COUNT
       RMB
                         BINBCD
               1
                         CURRENT INPUT/OUTPUT CHARACTER
CHAR
       RMB
               1
       RMB
XTEMP
               1
                        TEMP FOR GETC, PUTC
ATEMP
       RMB
               1
                        TEMP FOR GETC, PUTC
MEMADD RMB
               1
                        MEMORY ADDRESS FOR REGS
                        ITEM COUNTER & TEMP FOR EEPROM R/W
FLAG
       RMB
               1
       RMB
               4
                        FOR PICK AND DROP SUBROUTINES
GET
               1
WRITEK RMB
                        CONSTANT FOR EEPROM WRITE TIME
ERASEK RMB
                        CONSTANT FOR EEPROM ERASE TIME
               1
ASC
       RMB
                        / FLAG
```

PAGE

ORG ROM2

NOW, OTHER ROUTINES IN MAIN EEPROM

TABLES

BBTBL FCB \$A,\$14,\$28,\$50

```
CCSTR
       FCC
              /HINZC/
MSG
       FCC
              /Hi ! I'm the MC 68HC05 B6 /
       FCC
              /From MOTOROLA European /
       FCC
              /Design Center, Geneva/
       FCB
              EOT
CMA
       EOU
                        COMMON MESSAGE AREA
NGM
       FCB
               '?, BEEP, CR, LF, EOT
ERA
       FCC
               /Erase : /
       FCB
              EOT
WRI
       FCC
               /Write : /
       FCB
              EOT
MS
       FCC
               / ms /
       FCB
              EOT
* SETA --- EXAMINE / CHANGE ACCUMULATOR
SETA
       LDX
               #STACK+2 POINT TO A
       BRA
              SETANY
* SETX --- EXAMINE / CHANGE INDEX
SETX
       LDX
               #STACK+3 POINT TO X
* SETANY - PRINT £X| AND CHANGE IF REQUESTED
SETANY LDA
               . X
                        PICK UP THE DATA
               PUTBYT
       JSR
                        AND PRINT IT
       JSR
               PUTS
                        AND A SPACE
       JSR
              GETBYT
                        CHANGE ?
       BCS
              BLEEP
                        ERROR, NO CHANGE
       STA
                        ELSE REPLACE WITH NEW VALUE
               , X
                        NOW RETURN
       BRA
              MAIN
* REGS --- PRINT CPU REGISTERS
REGS
       JSR
              PCC
                        PRINT CCR
       JSR
              PUTS
                        SEPARATE FROM NEXT STUFF
       CLR
              GET+1+HI POINT TO PAGE ZERO
       LDA
               #STACK+2
       STA
               GET+1+LO POINT TO A ON STACK
       JSR
               OUT2HS
                        NOW PRINT A
                        AND X ,
               OUT2HS
       JSR
       JSR
               OUT4HS
                        THE PC,
       JSR
               DISADD
                        THE CURRENT ADDRESS
               #'-
       LDA
                        PRINT '='
               PUTC
       JSR
       JSR
               PUTS
                        SPACE
       CLR
               GET+1+HI CLR ADDRESS CARRY
       JSR
               PRDAT
                        FINALLY THE DATA AND A SPACE
       FALL INTO MAIN LOOP
* MAIN --- PROMPT , GET AND DECODE COMMAND
```

```
MAIN
       JSR
               CRLF
                        START A NEW LINE
       LDA
               #MPRT
                        PRINT THE PROMPT
       JSR
               PUTC
       JSR
               GETC
                        GET COMMAND
       JSR
               PUTS
                        PRINT SPACE
               #'A
       CMP
                         CHANGE A
       BEO
               SETA
       CMP
               #'X
                         CHANGE X
       BEO
               SETX
       CMP
               #'R
                        REGISTERS
       BEO
              REGS
       CMP
               # ' E
                        EXECUTE
       BEO
               EXEC
       CMP
               # ' C
                         CONTINUE
       BEO
               CONT
       CMP
               # ' M
                        MEMORY
       BEO
              MEMORY
       CMP
               # 'L
                        LIST BLOCK OF MEM
               LISTR
       BEQ
       CMP
               #'V
                        ADDRESS CHANGE
       BEQ
              MEMDIS
       CMP
               #'P
                        PRESET EEPROM1
       BEQ
               PRESTR
       CMP
               # ' K
                        SET CONSTANTS
       BEO
               CONSTR
       FALL INTO BLEEP
* BLEEP -- PRINT '?' AND PROTEST
BLEEP
       LDX
               #NGM-CMA ?+BEEP MESSAGE
       JSR
               PUTMSG
       BRA
               MAIN
LISTR JMP
               LIST
PRESTR JMP
               PRESET
CONSTR JMP
               CONSTS
* EXEC --- EXECUTE FROM GIVEN ADDRESS
       JSR
EXEC
               GETBYT
                        GET HIGH BYTE
       BCS
               BLEEP
                        NOT A HEX DIGIT
       AND
               #$1F
                        MAX ADDR $1FFF
       TAX
                        SAVE FOR A SECOND
               GETBYT
                        NOW THE LOW BYTE
       JSR
       BCS
                        BAD ADDRESS
               BLEEP
                        PC LOW
       STA
               STACK+5
                        PC HIGH
       STX
               STACK+4
* CONT --- CONTINUE USER PROGRAM
                         COULDN'T BE SIMPLER
CONT
       RTI
```

```
* MEMDIS - MEMORY ADDRESS CHANGE (FOR REGISTER DISPLAY)
MEMDIS JSR
               DISADD
                         PRINT PRESENT ADDRESS
       JSR
               GETBYT
                         GET NEW VALUE
       BCS
               BLEEP
                         RETURN FOR NON VALID INPUT
       STA
               MEMADD
                         RETURN
       BRA
               MAIN
* MEMORY - MEMORY EXAMINE / CHANGE
MEMORY JSR
               MEM8
                         GET ADDRESS
       BCS
                         NOT HEX CHAR
               BLEEP
MEM2
       JSR
               CRLF
                         BEGIN NEW LINE
       JSR
               PRADD
                         PRINT CURRENT ADDRESS
       JSR
               PRDAT
                         AND ASSOCIATED DATA
       JSR
               GETBYT
                         TRY TO GET A BYTE
       BCS
               MEM3
                         MIGHT BE A SPECIAL CHAR
MEMA
       JSR
               DROP
                         OTHERWISE, PUT IT AND CONTINUE
       JSR
                         GOTO NEXT ADDRESS
MEM4
               BUMP
                         AND REPEAT
       BRA
               MEM2
MEM3
       CMP
               #SAME
                         RE-EXAMINE SAME ?
                         YES, RETURN WITHOUT BUMPING
       BEO
               MEM2
       CMP
                         GO TO NEXT ?
               #FWD
                         YES, BUMP THEN LOOP
       BEO
               MEM4
       CMP
                         GO BACK ONE BYTE ?
               #BACK
                         YES, GO DECREMENT ADDRESS NEXT VALUE ASCII ?
       BEQ
               MEM5
       CMP
               #ASCII
       BEO
               MEM9
                         GO READ VALUE
       CMP
               #PLUS
                         INCREMENT DATA ?
       BEQ
                         YES, GO READ DATA
               MEM6
       CMP
                         DECREMENT DATA ?
               #MINUS
       BNE
               BLEEP
                         NO. EXIT MEMORY COMMAND
       JSR
               PICK
                         GET THE DATA BYTE
       DECA
       BRA
               MEM7
                         AND GO PUT IT BACK
                         GET THE DATA BYTE
MEM6
       JSR
               PICK
       INCA
                         PUT IT BACK
MEM7
       JSR
               DROP
       BRA
               MEM2
                         READY
MEM5
       DEC
               GET+1+LO DECREMENT LOW BYTE
       LDA
               GET+1+LO CHECK FOR UNDERFLOW
       CMP
               #SFF
       BNE
               MEM2
                         NO UNDERFLOW
       DEC
               GET+1+HI
       LDA
               GET+1+HI SAME FOR HIGH BYTE
       CMP
               #SFF
       BNE
               MEM2
                         OK
       LDA
               #$1F
                         HIGHEST ADDRESS IS $1FFF
       STA
               GET+1+HI
       BRA
               MEM<sub>2</sub>
MEM9
       JSR
               GETC
                         READ 1 BYTE
```

```
BRA
              MEMA
MEM8
       JSR
              GETBYT
                        BUILD ADDRESS
       BCS
              MEND
                        NOT HEX CHAR
       STA
              GET+1+HI
       JSR
              GETBYT
       BCS
              MEND
              GET+1+LO ADDRESS IS NOW COMPLETE
       STA
MEND
       RTS
                        AND IN GET+1 HI & LO
* BULKW -- BULK WRITE EEPROM1 - DATA IS IN A - A IS UNCHANGED
           BULK OPERATION BEING DESABLED IN USER MODE, THE
           BULK OPERATIONS ARE PERFORMED BY SUCCESSIVE
           BYTE OPERATIONS.
BULKW
       LDX
              #01
       STX
              GET+1+LO
       STX
              GET+1+HI SET UP ADDRESS
                                         $101
NXTBTR BSR
              BYTEW
                        BYTE WRITE
       JSR
              BUMP
       BRCLR 1, GET+1+HI, NXTBTR LOOP
       RTS
* BULKE -- BULK ERASE OF EEPROM1 - A IS UNCHANGED
           SEE ABOVE ABOUT BULK OPS
BULKE
       CLR
              GET+1+LO
       LDX
              #01
                        SET UP ADDRESS
       STX
              GET+1+HI
NXTBTE BSR
              BYTER
                        BYTE ERASE
       JSR
              BUMP
       BRCLR
              1,GET+1+HI,NXTBTE LOOP
       RTS
* PRESET - EEPROM SET OR ERASE
PRESET JSR
              GETBYT
                        GET DATA BYTE
                        MAY BE SPECIAL COMMAND
       BCS
              BLEEPZ
              BULKE
       BSR
                        ERASE E2PROM
       BSR
              BULKW
                        WRITE E2PROM
                        RETURN
MAINT
       JMP
              MAIN
BLEEPZ CMP
              #17
                        DATA = ADDRESS ?
       BEO
              DADD
       CMP
              # ' P
                        CHCKBOARD 5'S ?
       BEO
              PS5
       CMP
              #'0
                        CHCKBOARD A'S ?
              PSA
       BEO
                        ELSE FALL INTO BLEEP
BLEEPK LDA
              SCDAT
                        CLEAR RX STATUS
BLEEPR JMP
              BLEEP
* DADD --- PRESET EEPROM WITH DATA = ADDRESS
```

```
(ADDRESS $100 UNCHANGED)
DADD
       LDA
              #$01
                        BOTTOM OF EEPROM
       STA
              GET+1+HI
DADLP
       STA
              GET+1+LO ADDRESS LSB
       BSR
              BYTEW
                        WRITE DATA IN A
                        NEXT ADDRESS, NEXT DATA
       INCA
       BNE
              DADLP
                        NO OVERFLOW YET
DADND
       BRA
              MAINT
                        JOB DONE
* CHECKBOARD PATTERNS
PS5
       LDA
              #$55
                        START VALUE
       BRA
              PSC
PSA
       LDA
              #$AA
PSC
       LDX
              #01
       STX
              GET+1+LO
       STX
              GET+1+HI
       STA
              ATEMP
AX25
       LDA
              #$0F
       AND
              GET+1+LO
       BNE
              TNC
       COM
              ATEMP
TNC
       LDA
              ATEMP
       JSR
              BYTEW
       JSR
              BUMP
              1,GET+1+HI,AX25
       BRCLR
       BRA
              DADND
*
* BYTEW -- BYTE WRITE TO EEPROM1 - DATA IS IN A
           ADDRESS IN GET+1&2 - A IS UNCHANGED
                        SAVE A
BYTEW
       STA
              FLAG
               .E1LAT, EECONT PROG LATCH ENABLE
       BSET
       JSR
              DROP1
                        PUT ADDRESS + DATA
       BSET
               .E1PGM, EECONT
                        GET WRITE TIMING CONSTANT
       LDA
              WRITEK
       JSR
              ADJDEL
       BCLR
               .E1LAT, EECONT END OP
       LDA
              FLAG
                        RESTORE A
       RTS
 BYTER -- BYTE ERASE - A IS UNCHANGED AND ADDRESS
           IS IN GET+1 HI & LO
BYTER
       STA
              FLAG
                        SAVE DATA
               .E1LAT, EECONT PROG LATCH ENABLE
       BSET
       BSET
               .Elera, EECONT
               DROP1
       JSR
                       PUT ADDRESS
```

```
BSET
               .E1PGM, EECONT
       LDA
               ERASEK
                        GET ERASE TIMING CONSTANT
       JSR
               ADJDEL
       BCLR
               .E1LAT, EECONT
       LDA
               FLAG
                        RESTORE A
       RTS
 LIST --- LIST 4 BLOCKS OF 64 BYTES ON ONE PAGE
LIST
       JSR
              MEM8
                        GET START ADDRESS
       BCC
               GOL
                        GOOD ADDRESS
       LDA
               #01
       STA
               GET+1+HI SET EEPROM1 ADDRESS
       CLR
               GET+1+LO
GOL
       JSR
               CRLF
       CLRX
                        COUNTER 256 BYTES
LL1
                        PRINT ADDRESS
       JSR
               PRADD
       JSR
               PUTS
                        AND A SPACE
LNEXT
       JSR
               PRDAT
                        PRINT DATA
       JSR
               BUMP
                        NEXT BYTE
       STX
               XTEMP
                        A GOOD THOUGHT FOR
       JSR
               ADJ10
                        UNBUFFERED TERMINALS
       LDX
               XTEMP
       DEX
                        DATA COUNT DECREMENT
       TXA
       AND
               #%00001111 TEST FOR 16TH DATA BYTE
       BEO
               LINE
       AND
               #%00000111 TEST FOR 8TH DATA BYTE
               LNEXT
       BNE
       JSR
               PUTS
                        INSERT EXTRA 2 SPACES
       JSR
               PUTS
       BRA
               LNEXT
               MAIN
MEC9BH JMP
LINE
       BSR
               ASCIIR
                        PUT ASCII LINE
       CPX
               #00
       BEO
               MEC9BH
       JSR
               CRLF
       CMPX
               #128
                        TEST FOR 128 BYTE PAGE
       BNE
               NOPAGE
       JSR
               CRLF
                        ADD EXTRA LINE IF TRUE
NOPAGE BRA
               LL1
ASCIIR LDA
               GET+1+LO DECREMENT MEMORY POINTER
       SUB
               #16
               GET+1+LO
       STA
       BCC
               NOBORO
       DEC
               GET+1+HI
               GET+1+HI
       LDA
       AND
               #$1F
                        JUST IN CASE
               GET+1+HI
       STA
                         BACK UP BYTE COUNTER
NOBORO TXA
       ADD
               #16
       TAX
```

```
JSR
               PUTS
                         SEPARATE WITH 2 SPACES
               PUTS
       JSR
LPASC
       BSR
               PUTASC
                         PUT CHAR
       JSR
               BUMP
       DEX
       TXA
       AND
               #$0F
       BEO
               LINER
       BRA
               LPASC
                        FINISH THIS LINE
LINER
       RTS
PUTASC JSR
               PICK
       AND
               #$7F
       CMP
               #$20
       BHS
                        '.' BELOW $20
               DISP
       LDA
               #".
DISP
       CMP
               #$7F
       BNE
               DISP1
       LDA
               #$20
                        SPACE FOR DEL ($7F)
DISP1
       JSR
               PUTC
       RTS
* DISPLAY AND CHANGE WRITE AND ERASE CONSTANTS
CONSTS
        CLR
                FLAG
                         0=ERA; 1=WRI
                #ERA-CMA
        LDX
        BRA
                CM1
CML
        LDX
                #WRI-CMA
CM1
        JSR
                CRLF
        JSR
                PUTMSG
                          PUT EITHER WRI OR ERA
        LDA
                ERASEK
        BRCLR
                7, FLAG, CM2
        LDA
                WRITEK
CM<sub>2</sub>
        BSR
                BINBCD
        JSR
                PUTBYT
                          PRINT BCD VALUE
        JSR
                PUTS
        LDX
                #MS-CMA
        JSR
                PUTMSG
                          PRINT ms
        JSR
                GETNYB
                          GET MS NYBBLE
        BCS
                NWER
                          IF ERROR
        CMP
                #$9
                          BCD INPUT !
        BHI
                NWER
        STA
                GET
                          SAVE MSD
        JSR
                GETNYB
                          GET LS NYBBLE
        BCS
                NWER
                          IF ERROR
        CMP
                #$9
        BHI
                NWER
                          BCD INPUT !
                          SAVE IN BINARY
        BSR
                BCDBIN
                          CMP #$00
        TSTA
        BEQ
                NWER
                          MIN IS 1 ms
        BRSET
                7,FLAG,CM3 WRI K
        STA
                ERASEK
```

```
CMX
        DEC
               FLAG
        BRA
               CML
CM3
        STA
               WRITEK
CM4
        JMP
               MAIN
NWER
        CMP
                #CR
                         CR ?
        BNE
               CMD
        BRCLR
               7, FLAG, CMX
        BRA
               CM4
CMD
        JMP
               BLEEP
*UTILITIES
BCDBIN
        CLRX
                         POINT TO CONV TABLE
        LSR
BCBIL
               GET
        BCC
               BCBIL1
        ADD
               BBTBL, X
BCBIL1
        INX
        CPX
                #$4
        BNE
               BCBIL
        RTS
               A HAS BCD NB
BINBCD
        CLR
               COUNT
                         FUTURE BCD
        STA
               CHAR
                         SAVE ENTRY PARAMETER
BBCLOP
        LDA
               CHAR
        BEQ
               DONEB
        DEC
               CHAR
        INC
               COUNT
        LDA
               COUNT
                         OVF 9 => A
        AND
                #$0F
        CMP
                #$0A
        BNE
               BBC1
                         IF NOT
        LDA
               COUNT
        ADD
                #$06
                         ADJUST
        STA
                COUNT
BBC1
        BRA
                BBCLOP
DONEB
        LDA
                COUNT
                         GET BCD VALUE
        RTS
  PICK --- GET BYTE FROM ANYWHERE IN MEMORY
           THIS IS A HORRIBLE ROUTINE (NOT MERELY
           SELF MODIYING, BUT ALSO SELF CREATING)
           GET+1 HI & LO POINT TO ADDRESS TO BE READ.
           BYTE IS RETURNED IN A
           X IS UNCHANGED AT EXIT
```

```
SAVE X
       LDX
              #$D6
                       $D6 = LDA 2-BYTE INDEXED
       BRA
              COMMON
* DROP --- PUT BYTE TO ANY MEMORY LOCATION
           HAS THE SAME UNDESIRABLE PROPERTIES
           AS PICK
           A HAS BYTE TO STORE AND GET+1 HI & LO POINTS
           TO LOCATION TO STORE, A AND X ARE
           UNCHANGED AT EXIT
           THE FLOW IS DIFFERENT WHETHER FOR RAM OR EEPROM
DROP
       BSR
              TSTEE
                       WITHIN EEPROM ?
       BCC
                       NOT EEPROM
              DROP1
       JSR
              BYTER
                       ERASE BYTE
       JSR
              BYTEW
                       WRITE BYTE
       RTS
DROP1 STX
              XTEMP
                      SAVE X
       LDX
              #$D7
                       $D7 = STA 2-BYTE INDEXED
COMMON STX
              GET
                       PUT OPCODE IN PLACE
       LDX
              #$81
                       $81 = RTS
       STX
              GET+3
                       NOW THE RETURN
       CLRX
                       WE WANT ZERO OFFSET
       JSR
              GET
                       EXECUTE THIS MESS
       LDX
              XTEMP
                       RESTORE X
       RTS
                       AND EXIT
* TSTEE -- TEST THE ADDRESS IN GET+1 HI & LO AND RETURN
           WITH CARRY SET IF IT IS A VALID EEPROM1
           ADDRESS, AND CLEARED OTHERWISE.
TSTEE
      LDX
              GET+1+HI
       CPX
              #01
                       TEST HI BYTE
       BNE
              NOEE
                       NOT EEPROM1
       SEC
       RTS
NOEE
       CLC
       RTS
* BUMP --- ADD ONE TO CURRENT MEMORY POINTER
           A AND X UNCHANGED
BUMP
       INC
              GET+1+LO INCREMENT LOW BYTE
       BNE
              BUMP2
                       NON-ZERO MEANS NO CARRY
       INC
              GET+1+HI INCREMENT HIGH NYBBLE
BUMP2 RTS
* OUT4HS - PRINT BYTE POINTED TO AS AN ADDRESS AND
           BUMP POINTER - X IS UNCHANGED AT EXIT
```

PICK

STX

XTEMP

```
OUT4HS BSR
              PICK
                       GET HIGH BYTE
       BSR
              PUTBYT
                       AND PRINT IT
       BSR
              BUMP
                       GO TO NEXT ADDRESS
       FALL INTO OUT2HS
* OUT2HS - PRINT BYTE POINTED TO, THEN A SPACE,
           BUMP POINTER. X IS UNCHANGED AT EXIT
OUT2HS BSR
              PICK
                       GET THE BYTE
       BSR
              PUTBYT
       BSR
              BUMP
                       GO TO NEXT
       BSR
              PUTS
                       FINISH UP WITH A SPACE
       RTS
* DISADD - PRINT ONE BYTE ADDRESS IN MEMADD
DISADD LDA
              MEMADD
                       GET ADDRESS
              GET+1+LO SET UP TO PRINT
       STA
       BSR
              PRADD1
                       PRINT ADDRESS (PAGE 0)
       RTS
 PRADD -- PRINT CURRENT ADDRESS FROM GET+1 HI & LO
       LDA
PRADD
              GET+1+HI PRINT CURRENT LOCATION
       AND
              #$1F
                       max $1FFF
       STA
              GET+1+HI CONVENIENTLY RESTORE 1X
       BSR
              PUTBYT
PRADD1 LDA
              GET+1+LO
       BSR
              PUTBYT
       BSR
              PUTS
                       THEN A SPACE
       RTS
* PRDAT -- PRINT DATA POINTED TO BY GET+1 HI & LO
PRDAT
       BSR
              PICK
                       GET THAT BYTE
       BSR
              PUTBYT
                        PRINT IT
       BSR
              PUTS
                        ANOTHER SPACE
       RTS
* PUTBYT - PRINT £A| IN HEX - A AND X UNCHANGED
PUTBYT STA
              GET
                        SAVE A
       LSRA
       LSRA
       LSRA
                        SHIFT HIGH NYBBLE DOWN
       LSRA
                        PRINT IT
       BSR
              PUTNYB
PTSN
       LDA
              GET
       BSR
              PUTNYB
                       PRINT LOW NYBBLE
       RTS
 PUTNYB - PRINT LOWER NYBBLE OF A IN HEX
           A AND X UNCHANGED
           HIGH NYBBLE OF A IGNORED
```

```
GET+3
PUTNYB STA
                       SAVE A IN YET ANOTHER TEMP
       AND
              #SOF
                       MASK OFF HIGH NYBBLE
       ADD
              #10
                       ADD ASCII ZERO
              #19
       CMP
                       CHECK FOR A-F
       BLS
              PUTNY2
              #'A-'9-1 ADJUSTMENT FOR HEX A-F
       ADD
PUTNY2 JSR
              PUTC
       LDA
              GET+3
                       RESTORE A
       RTS
* CRLF --- PRINT CARRIAGE RETURN - LINE FEED
           A AND X UNCHANGED
       STA
CRLF
              GET
                       SAVE A
       LDA
              #CR
       JSR
              PUTC
       LDA
              #LF
       JSR
              PUTC
       LDA
              GET
                       RESTORE A
       RTS
 PUTS --- PRINT A SPACE - A AND X UNCHANGED
PUTS
       STA
              GET
                       SAVE A
       LDA
              #SPACE
       JSR
              PUTC
                       RESTORE A
       LDA
              GET
       RTS
 GETBYT - GET A HEX BYTE FROM TERMINAL
           A GETS THE BYTE TYPED IF IT WAS A VALID HEX
           NUMBER, OTHERWISE A GETS THE LAST CHAR TYPED.
           THE C-BIT IS SET ON NON HEX CHARS, CLEARED
           OTHERWISE. X IS UNCHANGED IN ANY CASE.
                       BUILD BYTE FROM 2 NYBBLES
GETBYT BSR
              GETNYB
       BCS
              NOBYT
                       NON HEX CHAR
       ASLA
       ASLA
       ASLA
       ASLA
                       SHIFT NYBBLE TO HIGH NYBBLE
       STA
              GET
                       SAVE IT
       BSR
              GETNYB
                       GET LOW NYBBLE NOW
       BCS
              NOBYT
                       NON HEX CHAR
       ADD
              GET
                       C-BIT CLEARED
NOBYT RTS
 GETNYB - GET HEX NYBBLE FROM TERMINAL
           A GETS THE NYBBLE TYPED IF IT WAS IN THE RANGE O-F,
           OTHERWISE A GETS THE CHARACTER TYPED. THE C-BIT IS
           SET ON NON HEX CHARACTERS, CLEARED OTHERWISE.
           X IS UNCHANGED
```

```
GETNYB BSR
              GETC
                       GET THE CHARACTER
       STA
              GET+3
                       SAVE IT JUST IN CASE
       SUB
              #'0
                       SUBTRACT ASCII ZERO
       BMI
              NOTHEX
                       WAS LESS THAN '0'
       CMP
              #9
       BLS
              COTIT
       SUB
              #'A-'9-1 FUNNY ADJUSTMENT
       CMP
              #$F
                       TOO BIG ?
       BHI
              NOTHEX
                       WAS GREATER THAN 'F'
       CMP
              #9
                       CHECK BETWEEN ASCII 9 AND A
       BLS
              NOTHEX
GOTIT
       CLC
                       C=0 MEANS GOOD HEX CHAR
       RTS
NOTHEX LDA
              GET+3
                       GET SAVED CHAR
       SEC
                       RETURN WITH 'ERROR'
       RTS
* ADJDEL - DELAY FOR EEPROM ROUTINES = TO £A | ms
ADJ10 LDA
              #10
ADJDEL LDX
                       CONSTANT
              #83
AL1
       BRCLR
              4, ADSTCT, *+3 DUMMY
       BRCLR
              4,ADSTCT,*+3 DUMMY
       BRCLR
              4, ADSTCT, *+3 DUMMY
       BRN
                        DITTO
       DECX
       BNE
              AL1
       DECA
       BNE
              ADJDEL
                       LOOP A TIMES
       RTS
* PUTMSG - PRINT THE MESSAGE POINTED TO BY X
PUTMSG LDA
              CMA, X
                       GET NEXT CHARACTER
       CMP
              #EOT
              NDMSG
       BEO
       BSR
              PUTC
                       SEND CHAR
       INX
       BRA
              PUTMSG
NDMSG
      RTS
*
           SERIAL I/O
                                 ROUTINES
   Initialise the SCI
SCINIT
          BCLR
                 MBIT, SCCR1
                                     8 data bits
          LDA
                 #%11000000
                                     baud rate 9600
          STA
                 BAUD
          LDA
                 #%00001100
                                     TE / RE
          STA
                 SCCR2
                                     end of init
          STA
                 SCSR
                                     clear TDRE & TC bits
```

RTS

```
* GETC :
         Routine GETC services the SCI, it does that by polling
         the RDRF (received data ready flag). It returns with
         the byte of data in ACCA.
GETC
         BRCLR
                 .RDRF,SCSR,*
                                     Possibly wait for char
GDATA
         LDA
                 SCDAT
                                    get data & clear RDRF
                                    NEXT CHAR ASCII ?
          CMP
                 #1/
                 CHARS
          BNE
                                    FLAG IT
         DEC
                 ASC
         RTS
CHARS
          BRSET
                 7, ASC, SCHAR
          CMP
                 #$40
          BLS
                 NOCHAR
          AND
                 #%1011111
                                    UPPER CASE
SCHAR
          CLR
                 ASC
NOCHAR
         RTS
* PUTC :
         Routine PUTC services the SCI. It polls the TDRE
          (Tramsmit Data Register Empty), and puts the char
          when true.
PUTC
          BRCLR
                 TDRE, SCSR, *
                                    WAIT
          STA
                 SCDAT
         RTS
 -----ENTRY ------
 MONIT - ENTRY POINT FROM RESET
MONIT
      LDA
                       10 ms BY DEFAULT
              #10
       STA
              ERASEK
                       SET ERASE DEFAULT TIME
       STA
              WRITEK
                       SET WRITE DEFAULT TIME
       JSR
              SCINIT
                       INIT SCI
       LDA
              #ADDATA
                       DISPLAY ADR BY DEFAULT
       STA
              MEMADD
              CRLF
                       START A BRAND NEW LINE
       JSR
                       POINT TO START OF MESSAGE
       CLRX
BABBLE LDA
              MSG, X
                       GET NEXT CHARACTER
       BRCLR
              4, PORTD, BAB1 ROM MESSAGE
       LDA
              EEPROM+1,X GET NEXT CHAR (EEPROM1 MESSAGE)
BAB1
       CMP
              #EOT
```

BABND

BABBLE

PUTC

CRLF

MONIT

BEO

BSR

BNE

JSR

SWI

BRA

BABND

INCX

IF END OF MESSAGE

POINT TO NEXT CHAR

GO TO MONITOR ROUTINES

SEPARATE MESSAGE FROM COMMANDS

PRINT IT

LOOP AROUND

MORE!

```
EEPROM1 BURN IN TEST ROUTINE.
 SET UP REQUIRED NB OF ITERATION IN $70:$71
 AND DATA TO BE PROGRAMMED IN $72.
 NOTE: MAXIMUM NB OF ITERATION IS $7FFF.
ABCNT EQU
          $70
ABDAT EQU $72
ABCD
      JSR
             CRLF
ABL
      LDA
             ABDAT
      JSR
             BULKE
      JSR
             BULKW
      LDA
             ABCNT+LO
      DECA
      STA
             ABCNT+LO
      CMP
             #$FF
             NOBURO
      BNE
      DEC
             ABCNT+HI
      BMI
             NDAB
NOBURO LDA
             ABCNT+HI
      JSR
             PUTBYT
      LDA
             ABCNT+LO
      JSR
             PUTBYT
      JSR
             CRLF
      BRA
             ABL
NDAB
      SWI
*
        VECTORS
         The unused vectors point to RAM, so as to be available
         for test purposes (RAM Bootloader, SCI loader). Their
         positionning allows 10 bytes for the stack, that is 2
         interrupt levels, or 1 interrupt and 2 subroutine levels.
         FDB
                STACK-9-18
                                   SCI
         FDB
                                   TIM OVF
                STACK-9-15
         FDB
                STACK-9-12
                                   TIM OUT COMP
         FDB
                STACK-9-9
                                   TIM IN CAP
         FDB
                STACK-9-6
                                   IRQ
         FDB
                MAIN
                                   SWI
         FDB
                MONIT
                                   RESET
              END
*******************
```

END

An introduction to SECURE SINGLE CHIP MICROCOMPUTER MANUFACTURE

By Mike Paterson Motorola Ltd. East Kilbride

INTRODUCTION

Motorola is one of the world leaders in the design and manufacture of advanced semiconductor devices. We have a major manufacturing capability at East Kilbride, in Scotland's "Silicon Glen", where we manufacture many of our latest microprocessor products—primarily for the European market, though we ship product world-wide, including to Japan and the U.S.A. Our business is in selling silicon; within this overall goal however we have, for more than a decade, worked on developing the necessary technology, design and manufacturing techniques required to produce a range of secure microcomputer products specifically for the SmartCard marketplace.

One of the most important and fundamental issues for SmartCards is security. There are many financial, commercial, industrial and even military applications for SmartCards which are viable only if they can provide the appropriate levels of security demanded by such applications. This brings us to the title of this Engineering Bulletin, does it mean "manufacture of secure microcomputers" or "secure manufacture of microcomputers"? Motorola is perhaps unique among today's silicon suppliers in that it can provide microcomputers both designed from the outset to be secure and from a secure manufacturing line. We recognise that the overall security of any application is dependent not only on the intrinsic security of the device itself and its ability to prevent unauthorised access, but also on the measures taken by the semiconductor supplier to prevent fraudulent tampering with the device during and after manufacture. The customer's application software is also a critical link in

the security chain. If the semiconductor manufacturer wants to play an active part in the SmartCard market-place, he must recognise security as a key parameter in everything from the conceptual design of a new microcomputer, through his manufacturing process, even to his delivery of the product to his customer.

Security in relation to microcomputers used for Smart-Cards can be grouped into three main categories:

- Designed-in ("intrinsic") security
- 2. Manufacturing security
- 3. Application security

Clearly Design and Manufacturing Security are the responsibility of the semiconductor manufacturer, and are the main subjects of this Engineering Bulletin. Application Security on the other hand is ultimately the responsibility of the SmartCard systems designer. His task is to design the (secure) application software required to meet the system specification of, for example, a financial transaction or an industrial security application. Application security takes into consideration the design of the chip and the on-chip security features which can be utilised by the user's application software. But even here the semiconductor manufacturer has a role to play: the manufacturer needs to be able to provide Applications Engineers well versed in the hardware and software features of his microcomputers and of their development support tools, to act as consultants in helping customers develop their own hardware and software. This Engineering Bulletin will start by defining what we mean by a single chip microcomputer and what is fundamentally different about a secure one; then it will look briefly at the history of Motorola's involvement in this business, and how it has developed its SmartCard product line capability over the last decade to where it is today. Some of the techniques available to the design engineer which allow him to include security features in the device itself will be explored, along with the constraints placed on him by the demands of the SmartCard market and the need to test these devices. It will look very briefly at the wafer fabrication process and what security measures can and must be taken. Finally, it will consider the device testing process, and the particular problems associated with the testing of secure microcomputers.

SINGLE CHIP MICROCOMPUTERS

What do we mean by a single chip microcomputer. and what is special about a secure one? A single chip microcomputer (commonly referred to as an MCU) is a full microprocessor system integrated on to a single piece of silicon. It is a complete computer system in miniature, containing almost all the resources required to implement a particular application, or range of applications. In addition to the Central Processing Unit (CPU) and its control circuitry, it typically contains blocks of different types of memory, and a selection of hardware functions, optimised for general or sometimes very specific application areas. The only computer-like resources it lacks are the external human or machine interface devices such as keyboards, displays, disk drives, transducers and sensors. Most MCUs contain, at the very least, areas of random access memory (RAM) and read only memory (ROM). The RAM is used by the CPU for temporary data storage during calculations and transactions. Data can be read from or written to the RAM by the CPU in the

space of a few microseconds, however any data in the RAM is lost when the electrical power supply is removed. The ROM area is used to store information which will not change throughout the working life of the MCU. Primarily it is used to store the customer's application software (known as the user software or "ROM code"). This controls the sequence of logical operation and decision making of the CPU. It can also contain any fixed data, in the form of look-up tables for example, which may be required by the application. All this information is built into the ROM during the silicon manufacturing process and can never be altered after the manufacturing process is complete. MCUs incorporating arrays of non-volatile memory, such as EPROM (erased by UV light) and EEPROM (electrically erasable) are available for applications where variable data has to be kept for long periods of time, even when power is removed from the MCU. This is particularly important in SmartCard applications where transaction data and other records must be updated every time the card is used (possibly several times a day depending on the type of application) and which must be retained for weeks, months, or even years in some cases. Typical on-chip hardware functions for general applications are simple counter/timers, byte-wide I/O ports and serial communications interfaces.

An important thing to realise is that most typical single chip microcomputers are designed to function in a number of different operating modes which can be selected by the user. In the single chip user-mode, which is the normal mode of operation in most applications, the CPU runs under the control of the user software built into the on-board ROM. Some MCUs support expanded-mode operation where internal data and address buses are connected to the I/O pins to allow the CPU to access additional memory and I/O outside the MCU. Other operating modes are provided for testability.




Fig. 1: General Purpose Microcomputer




Fig. 2: Secure Single-Chip Microcomputer

A secure single chip microcomputer can include any or all of the features just described, but it also has the built-in capability to prevent, by various means, unauthorised access to the CPU, the memory arrays, the user/application software, and any data being processed or stored within the device, at any time. After it has been tested and passed as fully functional by the semiconductor manufacturer, the only possible mode of operation for a secure microcomputer must be the user-mode, i.e. under the complete control of the user software in the on-board ROM.

HISTORY

In 1977 Motorola (working with one of its European customers) began a feasibility study concerned with putting a microcomputer and a non-volatile memory within an ISO7810 credit card. This solution was fully functional by 1979. As a result of evaluation and feasibility studies it soon became apparent that "multi-chip computer" solutions have a number of inherent disadvantages which can detract significantly from their suitability for secure, reliable, high-volume SmartCard applications. In multi-chip solutions, the interconnections forming the control and data buses between the chips are easily accessible from the outside world and the data being transmitted across them may be intercepted and monitored. This can seriously limit the inherent security of such a multichip solution. In single chip solutions however the interconnections are buried deep within the structure of the silicon die and, in devices intended for Smart-Card applications, the silicon designer can use a variety of techniques to ensure that these interconnections cannot be accessed from the outside world. Multi-chip solutions are also inherently less reliable and usually more expensive than single chip solutions because physical stresses can damage the external interconnections and fabrication, test and assembly




Fig. 3: Development History

costs have to be incurred for each chip. We believe therefore that the concept of a single chip micro-computer solution is important to the successful realisation of secure, reliable, high-volume SmartCard applications.

Work began in Motorola's European Design Office in Geneva in 1980 on the design of a SmartCard chip to a general specification agreed with a potential customer. The design was based upon the CPU of the highly successful M6805 single chip MCU, with 8 K bits of UV erasable memory (EPROM), as well as RAM and ROM. This was all integrated on a single NMOS technology silicon chip of less than 20 mm². The merging of EPROM and NMOS MCU technologies on one piece of silicon was a new area for Motorola and our Advanced Products Research and Development Laboratory (APRDL) was given the task of designing and developing a completely new wafer fabrication process to support this combined technology. First silicon was successfully produced in APRDL in 1981, and in 1982 the new production process was transferred from APRDL to the volume wafer fabrication facility in East Kilbride, Scotland where the world's first single chip SmartCard MCU then went into full production.

Since then the advent of HCMOS technology and the ability to integrate electrically erasable memory arrays on the same chip have resulted in the extension of the family of SmartCard microcomputer chips based on the M6805 CPU. This family offers various combinations and sizes of RAM, ROM, EPROM and EEPROM areas. Other families of high-performance, high-functionality MCUs which have been developed in parallel with the SmartCard family, notably the 68HC05B-, 68HC05C- and 68HC11- families, are ideal for controlling SmartCard readers, keyboards, communications channels and interface devices.

Now, in 1990, East Kilbride is Motorola's world-wide centre of excellence for SmartCard product and manufacturing technology and, as a result of its ongoing commitment to this emerging market, has so far shipped more than 20 000 000 SmartCard devices.

DESIGN SECURITY

The silicon designer's task is never an easy one, but it is particularly difficult when the end product is intended for SmartCard applications. There is a continual trade off between what the market demands and what it is willing to pay for in terms of functionality. One of the main reasons why general purpose single chip MCUs are not a cost effective solution for SmartCard applications, forgetting for the moment the lack of in-built security, is that a considerable area of silicon is wasted supporting functions which are not really

necessary for this type of application. All they serve to do is to increase the die size which increases the cost of production, and hence the price of the end product. The relative quantities of different types of on-chip memory is another key issue. The SmartCard market has a voracious appetite for non-volatile memory. However an EPROM cell uses roughly twice the silicon area of a ROM cell, and an EEPROM cell is about twice the size of an EPROM cell. In other words. if the target die size can accommodate 8 K bytes of ROM, the customer can have approximately 4 K bytes of EPROM or 2-3 K bytes of EEPROM instead. This is very much an oversimplification as for example each type of memory has a different requirement for decoding and programming circuitry, which also add to the silicon area. Also, the combination of non-volatile memory technologies and NMOS and HCMOS semiconductor technologies makes the manufacturing and testing processes much more complex and expensive. Although technological advances have helped reduce the dimensions of non-volatile memory cells, EPROM will always be more expensive than ROM, and EEPROM will be more expensive still. RAM is the most expensive type of memory in terms of silicon area. Fortunately, very large arrays of RAM are not usually required for SmartCard applications, though this does put pressure on cryptologist-programmers to use the available RAM very efficiently.

The result of the silicon designers' efforts may well be a masterpiece of design ingenuity with a functional specification second to none, but it also has to be manufacturable, in very high volumes, at the right price for the end customer – hence it has to be testable, quickly and thoroughly. Testing of a microprocessor device is usually achieved by accessing the data, address and control buses via the pins which electrically connect the internal circuitry of the device to the outside world. This is fairly easy to achieve with standard microprocessor devices which are intended

for multi-chip applications, as their data, address and control buses appear on the pins of the device, and are designed to allow easy interface to external memory and interface chips. It is considerably more difficult to achieve in most single chip microcomputers. However the design engineer usually incorporates a test mode which makes the internal bus connections externally accessible, by switching them onto the various I/O pins leading to the outside world.

Single chip MCUs intended for SmartCard applications present the silicon designer with a number of special problems. The device circuitry must be designed in such a way that, after testing, the test mode can be permanently disabled to prevent this mode from being reactivated. The device must then operate only under the control of the user application software.

Single chip MCUs for SmartCards do not need a large number of connections to interface to the outside world. (The current ISO standard, which specifies a serial half duplex system, defines six connections, plus two reserved for future use.) Although this presents the designer with the opportunity to save on valuable silicon area, it introduces the additional problem of how to provide access to the internal circuitry. when there are insufficient I/O lines available to connect the internal buses to the outside world. This problem can be overcome by adding special test connections to the device, which are not connected when the device is packaged in a SmartCard, or by utilising serial communication techniques during testing. However, extra test pads add to the total silicon area of the die, and serial communication adds. to the testing time, both of which ultimately add to the cost. Motorola's designers have developed a number of techniques and features which ease the testing burden and reduce the test time of the device. These features are disabled by blowing fusible links upon completion of the test.




Fig. 4: Outline of MCC68HC05SC11/SC21 die showing the effect of cell complexity on the respective memory areas




Fig. 5: General Purpose Microcomputer




Fig. 6: Secure Microcomputer

Fusible links can be incorporated in the circuit design to connect the I/O lines to the internal data bus and other parts of the internal circuitry. These fusible links form part of the normal interconnecting layers embedded in the device during the wafer fabrication process. After testing is complete, these fuses are blown. In non-volatile memory arrays (EPROM and EEPROM) special bits or bytes can be provided within the array which allow the CPU to detect attempts to illegally erase the memory. These bits can be programmed only during testing, before the fuses are blown. Any attempt to erase the memory array will irrevocably alter the state of these bits. In some designs, it is left to the application software to decide on an appropriate course of action if such a condition is detected. In other designs, the CPU stops processing - permanently.

The layout of the circuitry of a semiconductor device on the silicon die is usually done in a fairly logical manner. However, the SmartCard chip designer can use a number of techniques to confuse anyone who may try to analyse the design. Communication buses and control lines can be routed through different masking layers rather than being routed by the most direct path. Memory topology can be made very complex with logically adjacent bits and bytes being physically distributed over the memory space. Also, dummy structures resembling transistors can be distributed within the integrated circuitry on the die.

WAFER FABRICATION

Over the last 10 years or so Motorola has progressed from 5 µm NMOS technology on 75 mm wafers to 1.5 µm low-power HCMOS technology on 150 mm wafers. The significant reduction in line widths has allowed larger memory arrays, new memory technologies, and more functional circuitry to be incorporated




Fig. 7: Wafer Fabrication

in today's state of the art devices without increasing the die area. Unfortunately, this wonderful new technology does not come cheap. The capital investment in state-of-the-art wafer processing and test equipment is extremely high. A modern wafer fabrication facility such as the one Motorola has built in Scotland costs about £200 million to build and equip. This in itself may be viewed as an additional security feature against fraudulent manufacture!

The production process which turns raw silicon into finished wafers involves a very large number of process steps. In simple terms it is a multi-layer technology using techniques similar to photographic printing. The electronic circuit is converted into a number of lavers which contain different elements of the circuit components: the interconnections; the bus lines; the bonding pads; the memory cells; and so on. Each layer is then converted into a photographic mask. (One of these masks contains the application software and customised data supplied by the end customer.) Each mask, and there can be as many as 15 in some complex device technologies, is then used in a series of exposure, print and development cycles as the electrical circuit is built up on the silicon wafer. In addition, a number of diffusion, oxidation and implant processes are used at different stages of the process to create the correct electrical and functional characteristics of the semiconductor device. The wafer fabrication process for producing secure microcomputers is essentially no different from any other type of microprocessor or microcomputer. However the inclusion of EPROM or EEPROM arrays makes the process much more complicated due to the extremely critical nature of such parameters as gate and interlevel oxide thicknesses and silicon defectivity.

MANUFACTURING SECURITY

I have just reviewed the standard wafer fabrication process. What does the semiconductor manufacturer have to do differently when the product can end up in a SmartCard application, possibly representing a considerable sum of money or controlling access to bank accounts, personal information or to high security areas?

Security must be the watchword at every stage of the process. In Motorola, for any single chip MCU, the customer's application software (the ROM code) is converted into a set of geometric coordinates and dimensions, which are stored on a pattern generation tape. This tape is then used to produce one of the masks used in the wafer fabrication process.

For SmartCard MCUs the customer's software is processed, and the pattern generation tape produced, via a special restricted-access account on Motorola's internal computer system. Transfer of the tape to mask shop and of the ROM code mask and tape back to the factory is done by special courier. The mask is then safely stored within the wafer fabrication area which is itself a highly restricted area.

During the wafer fabrication process the wafers are strictly controlled on a batch basis up to the start of the metallisation process. From then on, each wafer is tracked and traceable individually, as the devices are essentially functionally complete after metallisation. As well as having various access controls to the manufacturing areas every wafer entering the metallisation stage is fully accounted for (even to the number of good dice on each wafer, once that is determined) from then on until it is either shipped to the customer or destroyed in a secure manner.

TESTING OF NON-SMARTCARD DEVICES

The finished wafers move from the wafer fabrication line to the probe area for testing. Testing is done using a "stored response" technique. A comprehensive sequence of test signals (or vectors) is applied by the testing computer to the probe and bonding pads of each die and the resulting response signals are compared with a stored sequence of the expected responses. Any discrepancy between the actual and the expected response sequences indicates a defective device. (The device must pass every single vector in the test pattern, possibly tens of thousands of lines, to pass the test.) Parametric type tests, such as supply and leakage current measurements, are also performed.

Every die is tested for total functionality and performance to the device specification, including verification of the customer's application software in ROM. During the probe test any defective die can be physically marked or located on a wafer map to eliminate any further work on such non-functional devices. The wafers are then fixed to an adhesive plastic film before being sawn to separate the individual dice. If the devices are being supplied to the customer in packaged form, the wafers are then sent for assembly where the dice are assembled into the appropriate packages. They are then final tested and shipped to the customer via standard commercial carriers.

TESTING OF SMARTCARD DEVICES

In the factory in East Kilbride the SmartCard probe test area and all its test equipment is completely dedicated to SmartCard products and access is restricted to authorised personnel only. Each device is functionally and electrically tested as with non SmartCard product. The non-volatile memory is then erased and retested to ensure complete erasure of every cell. At this point traceability information (such as batch number, manufacturing location, test date etc.) can be written into each device together with any customer specific data, in accordance with the customer's instructions or algorithms; some of this data may be unique to each individual die. This part of the procedure is carried out via a dedicated computer system which has no communication links with the world outside the SmartCard probe area. Finally the security fuses on each die are blown.

After being sawn, the dice are ready to be shipped to the customer as complete wafers on their adhesive plastic film backing. The wafers are transported from the factory in East Kilbride to the airport bonded warehouse – and from the destination airport to the customer's premises – by armoured car. These wafers include not only good dice which have passed the test programme, but also any dice which have been identified and marked as defective. This allows the customer to account for each individual die, good or bad, on every wafer.

IN CONCLUSION

I hope that this Engineering Bulletin has given you some insight into the design and manufacture of single chip microcomputers in general. I have tried to illustrate, through the experience gained by Motorola over the past twelve years, how the additional problems set by the need for total security of design and manufacture of single chip microcomputers for the

SmartCard market have been tackled and solved. The level of expertise and overall capability required by the semiconductor manufacturer to enable him to supply the right products to the SmartCard market cannot be achieved overnight. It is not sufficient to be a world leader in microprocessor technology, with a world-beating product portfolio. The semiconductor supplier has to provide a product portfolio which includes devices designed with intrinsic security features specifically for embedding in SmartCards (or indeed in any other "security package"), and other devices with the on-chip features required for SmartCard reader and peripheral applications. Almost any general purpose MCU can be used in a SmartCard application. Some of the penalties of doing so, such as increased

die size and increased cost due to unnecessary on chip hardware and inefficient bonding pad layout, are immediately apparent; others will become obvious only when the security of such an application is put to the test, and fails to meet the necessary standards. The constraints imposed by the need for high levels of security at every stage of design and manufacture are considerable. Motorola has more than a decade of experience in volume SmartCard MCU production, and has the product portfolio required to meet all the needs of the SmartCard market in the world today. We are not standing still; we already have devices at advanced stages of planning and design to meet the emerging and future needs of this diverse market; we intend to remain ahead of the field.

GLOSSARY

BYTE (KBYTE) 8-bits of binary data (1024 bytes)		NVM	Non-Volatile Memory (for "permanent"		
CPU	Central Processor Unit – the "number cruncher" in an MCU	RAM	storage) Random Access Memory – for tempo-		
DIE. pl. DICE	individual microcomputer (or other)	DAIVI	rary storage		
J.C, p.: J.C.	device on silicon	ROM	Read Only Memory - contents fixed		
EEPROM	NVM - may be erased by applying special voltage		during manufacture of the silicon ar unalterable "ROM Code" is custome supplied application programme		
EPROM	NVM – may be erased by exposure to UV light	"SILICON GLE			
HCMOS	High-density low-power MOS technology		factories of many international electronics companies		
I/O	Input/Output communication lines	SMARTCARD	ISO credit card sized package contain-		
ISO (7816)	International Standards Organisation	T 11	ing a microcomputer Special operating mode for an MCU to allow comprehensive testing by the		
	(standard concerned with specifications for IC cards)	TEST MODE			
MASK	Medium used to convert customers' application software (ROM Code) to a		manufacturer prior to shipping to customer		
	pattern on silicon	USER MODE	Normal operating mode for MCUs (c TEST MODE)		
MCU	(Single-chip) microcomputer unit				
MICROCOMPUTER A silicon chip containing a microprocessor – plus memory and other peripheral devices		WAFER	Slice of silicon which, after processing, contains typically hundreds of individual dice; 100-150 mm in diameter		

EB401

SCAM modules for Smart Cards


Motorola is launching its SCAM range of assembly modules by introducing its Smart Card product family packaged in modules suitable for insertion into ISO standard plastic cards).

8-contact and 6-contact modules will be available. These modules can be inserted in IS7810 plastic cards, in either the ISO standard location or the transitional location as defined in IS7816/2.


Both modules conform completely to the contact dimensions, locations and electrical connections defined in IS7816/2 (Dimensions and locations of the contacts).

[MEMORY (BYTES)			
	RAM	ROM	EPROM	EEPROM
6805SC01	36	1600	1024	-
6805SC03	52	2048	2048	
68HC05SC11	128	6144	8192	
68HC05SC21	128	6144	-	3008

Packaged in these modules, Motorola's secure microcomputer devices conform completely to the electrical characteristics defined in IS7816/3 (Electronic signals and transmission protocols).



TRANSITIONAL LOCATION - 8 CONTACTS



ISO LOCATION - 6 CONTACTS

During the assembly process, all pins are shorted together to minimise the risk of damage due to static electrical discharge.

Motorola is the leading supplier of secure microcomputers for smart card applications, with over 20 million units supplied to date from our manufacturing facilities in Scotland and the U.S.

"MEMORIES ARE MADE OF THIS..." ... a look at memory considerations for Smart Card applications

By Mike Paterson Motorola Ltd. East Kilbride

OVERVIEW

This paper discusses some of the issues concerning memory size and type and how they affect the specification of Secure Microcomputers for today's Smart Card marketplace. The principal premise is that: in the kind of mass market, multi-million unit per annum, application which is the main target of the Smart Card systems in use and under development at present, the cost is crucial to the success of a particular application.

From the silicon manufacturer's point of view cost is directly proportional to the area of silicon required (as a good first approximation at least). This paper therefore discusses the features and advantages of the different types of semiconductor memory, with particular attention to their cost in terms of silicon area, as they affect the typical uses required for Smart Card

applications. After discussing some of the possible trade-offs in the specification for a secure microcomputer there is a brief look at likely future developments in technology available for these devices. Europe leads the world in the design and implementation of Smart Card based systems, from bank payment cards to access control to medical records. Motorola echoes this trend through its unparalleled expertise gained from 13 years involvement in the specification, design and manufacture of secure microcomputer devices in Europe.

This paper presents an overview of the issues concerned with memory provision and utilisation for secure microcomputers used in Smart Card applications. It does not attempt an in-depth treatment of the technical nor the applications specific issues involved.




Figure 1: The evolution of Motorola's Secure Microcomputer family

INTRODUCTION

The drive towards more and more data storage, and hence bigger and bigger memory sizes, seems to be an essential part of all modern-day electronic systems. Only a few years ago desktop "personal computers" were confidently marketed, and thankfully purchased, with only 8 kilobytes (kb) of memory. Even today the ubiquitous IBM PC™ has a direct memory addressing capability of only 640 kb, whilst other desktop machines are now designed to have anything from 1 Megabyte (1 Mb = 1000 kb) to several Gigabytes (1 Gb = 1000 Mb) of storage. This increase in the amount of readily accessible memory has been made possible by enormous advances in system architectures and in the way data is stored. The semiconductor memory has come a long way from the invention of the transistor fewer than 40 years ago. Today single pieces of silicon no larger than a fingernail can store more than four million bits of data, and at a cost per bit so small as to be undreamt of when the transistor was born.

The earliest "computers" used mechanical storage means (gears and cogs); this swiftly advanced to the use of the vacuum tube in the first electronic computers. The next step was the ferrite core memory - until recently still a firm favourite with military systems designers the world over. However the development of the transistor saw the realisation of physically small memory cells each capable of storing a single bit of information, a '1' or a '0'. As the integration level (the number of transistors on a single piece of silicon) increased so then did the physical size of a given memory array fall. The decreasing physical size of memory has led inevitably in the market driven economy to a real fall in its price. Electronic goods are among the very few categories of consumer goods that have fallen in price in real terms over the last two decades and semiconductor memories have fallen (in price-per-bit terms) faster than any other commodity product.

The very success of memory design improvements and the ability to make the individual constituents of a memory cell ever smaller has in part fuelled the rush towards greater memory capacity. As more and more memory becomes available on a personal computer for example, so more and more sophisticated applications software becomes possible, which generates the need for large amounts of storage for the output of these very complex programs. The colour VDU is perhaps a good example, requiring as it does so much more memory than a simple black and white one: how often is 'colour' specified when black-and-white would be perfectly adequate, simply because it is readily available and has a perceived added value.

So memory is readily available, and cheap to buy, but does this necessarily mean that "more is better" is the right strategy to adopt? The danger is that the ready availability and low cost of memory may tend to obscure the benefits of making the optimum use of it. After all, no matter how small and cheap a memory cell becomes one cell will always be cheaper than two! The problem is that "more memory" is always the easy option when specifying a system and, as with colour VDU's, you then pay for it – whether you really need it or not.

These arguments are just as valid in the context of Smart Cards as they are in the example of the desktop computers quoted above. In addition, there is a further restriction when the silicon is destined for a credit card application: size. Size can become an issue not only of cost but of reliability, as plastic bends and silicon does not! Before we look in some detail at the particular needs of the Smart Card marketplace (and by Smart Card I mean by extension all application areas where a Secure Microcomputer is desired) we first need to understand a little about the different types of memory that are available.

TYPES OF MEMORY

There are basically two categories of semiconductor memory: volatile and non-volatile. In this context the terms volatile and non-volatile simply differentiate between a memory cell's ability to retain data in the absence of electrical power (non-volatile), or not (volatile). However both of these categories break down into sub-categories, each with different features and disadvantages.

We will look at the volatile memory first, as it is the simpler of the two, there being only two subcategories. This type of memory is usually known as RAM (Random Access Memory) and can be divided into two main sorts, Static (SRAM) and Dynamic (DRAM). Both types of RAM are very versatile: they can be written to and read from with no special preparations; the writing/reading is very rapid; there is no practical limit to the number of read-write cycles that may be performed. These features make this type of memory useful for storage of any kind of data, from fixed program data to rapidly changing data (such as time of day for a clock function). However there are disadvantages. RAM loses its information when the power is turned off, thus it is not useful for program and fixed data. RAM cells are also comparatively large (requiring as they do up to six transistors to store just one bit of information) and consume significant amounts of power. The former means that a given amount of RAM takes up much more silicon area than the same amount of any other type of memory. The

latter varies from being a nuisance in some circumstances to a very real drawback when considering, for example, battery powered equipment.

The two types of RAM vary in the way that they store data. Dynamic RAM is smaller in area than Static RAM but needs to be continually reminded of whether it is storing a '1' or a '0' by means of a regular refresh (or clock) signal. Since Static RAM does not need this signal to be provided there is less system overhead. but a larger area of silicon is necessary because of the increased cell complexity. In an application therefore the system designer needs to understand whether he will always have a clock signal available when he needs to maintain RAM data. If there is any doubt about this (for example battery powered equipment frequently shuts off system clocks, whenever possible, to reduce power consumption) then he needs to specify Static RAM, and pay the penalty of increased size, and therefore price. [Static RAM has itself two variants (using either four or six transistors per cell) which allow a trade-off between power consumption and cell size.)

Non-volatile memory (NVM) is a more complicated subject. There are three main types of NVM currently available in volume production quantities with other types just coming on-stream, or currently existing in low volumes. For now we will look only at these three main types, and towards the end of this paper discuss briefly the opportunities and challenges offered by the new technologies.

The basic feature of NVM is the fact that it retains its stored data even in the absence of electrical power. This makes it ideal for permanent and semi-permanent data storage, though as we shall see its versatility is extending its use towards the RAM's domain of frequently changing data. Again there are two basic categories of NVM: alterable and non-alterable.

ROM (for Read Only Memory), or mask-ROM as it is also known, is the simplest form of NVM. Its contents are defined during manufacture of the silicon and this data is then unchangeable over the life of the device. This type of memory has the smallest cell size (only one transistor) and is ideally suited to storing the fixed application software (operating system, program, fixed data tables etc.). However, there its usefulness ends. Since it cannot be changed after manufacture it follows that the only actions that it can perform and the only situations that the program stored in it can respond to are those thought of in advance and allowed for in the coding of the ROM contents. Because it is small and can be fully tested during silicon manufacture it is the best kind of memory to use if its features are sufficient. Even where an application demands the ability to change fundamentally during the life of the Smart Card there will be functions (such as input/ output routines) which can be fixed, and hence coded in the ROM, leaving the more expensive alterable-NVM for data subject to change. There is one further advantage of ROM in the Smart Card context; because the contents are defined during manufacture, and cannot thereafter be altered, a level of security is




Figure 2: Some typical uses for the different types of memory in a Smart Card application

inherent in this memory. For example if an application program runs in ROM, and if this program is written such that it never allows the device to output a "secret code" stored on the card then there is no way to change this program to get the device to output the restricted data.

EPROM (Eraseable Programmable Read Only Memory) provides the next level of versatility over that of ROM. This behaves exactly like ROM when being read. However in certain circumstances the data stored in the EPROM cells may be changed. EPROM cells read as '1' or '0' dependent on the level of stored charge within each cell. Because of the construction of the EPROM cells it is possible, by using a comparatively high voltage, to change the state of the cell from, say, '0' to '1'. This is a one way process. In order to return the cell to its original, or virgin state it is necessary to erase the entire memory array by exposing it to ultra-violet (UV) light. The UV light causes a shift in the threshold voltages of the transistors in the EPROM array so as to allow the stored charge to leak away and the cells to return to their original (zero) state. Obviously by its nature an EPROM array will all be erased at once, it is not possible to selectively erase particular data. Again in the case of Smart Cards this limitation can be used to advantage. The (fixed) ROM code can be made to check that some particular part of the EPROM array is programmed (i.e. is non-virgin). On failing to detect this situation the applications program knows that the EPROM array has been erased at some point and hence the integrity of any data now in the EPROM is suspect. Further operation can then be suspended, or any other predetermined action taken. Clearly also in a Smart Card it is normally not possible to erase EPROM anyway as the die is permanently covered by opaque plastic. This means that for these applications EPROM is a 'write-once' or one-time-programmable' type of memory.

To get round the final restriction of non-selective erasure we have to move towards the most complex, largest, and most versatile type of NVM, the EEPROM array. Electrically Eraseable Programmable Read Only Memory can behave exactly like EPROM but in addition offers the advantage of being able to selectively erase, and re-write specific bytes of data. Again the EEPROM cell, like that of the EPROM, uses stored charge to differentiate between a '1' and a '0'. Again like the EPROM, by use of a higher than normal voltage it is possible to change the state of the cell from, say, '0' to '1'. However this time the process is reversible and hence the cell state can be returned to '0' in this example by simply applying the correct voltages to the cell. A further advantage of EEPROM over EPROM is

the fact that because the programming/erasure currents involved are so small it is possible to generate the high voltage required for this on the silicon chip itself by using a 'charge pump', thereby removing the need for a separate high voltage power supply external to the chip. This is a significant design simplification and provides significant cost reduction in the Smart Card arena, where the number of external contacts is thus reduced from six to five. Additionally the Smart Card reader designer does not have to provide expensive, high tolerance programming circuitry like that necessary to support EPROM based cards.

However all this versatility has a price. As stated the EEPROM cell is more complex than any other type of non-volatile memory cell. It therefore takes up more space and hence costs more. Because EEPROM can be written to very easily it puts an additional burden on the system software designer in order that the integrity of the data can be guaranteed. For example: to return to our 'application running in ROM' quoted above. If this same application software is now run in EEPROM then it is possible to change the actions of the program (by simply rewriting some of the bytes containing that program) to provide an option that was previously non-existent. The software designer therefore has to ensure that his software guards against any possibility of an unauthorised user being able to gain control of the application program in order to make changes to its operation. Additionally further precautions, both in hardware and software, must be taken to minimise the chance of spurious data being written into the EEPROM, due to a power failure for example.

Because the EEPROM memory is so much more versatile it is consequently more open to abuse. This throws more dependence back on the inherent design of the hardware itself, as well as on the software. Security implemented as part of the hardware design of the device protects against a variety of ways that the memory contents could be compromised – for example by ensuring that there are checks after the device is reset to determine the contents of particular areas of EEPROM.

Alterable-NVM such as EPROM and EEPROM, by its physical nature, has a finite life in terms of data storage and therefore its integrity can be regarded as lower than that for the unchanging ROM cells. The "life" of EPROM or EEPROM is usually given in terms of data retention and write-erase endurance. Data retention is simply a measure of how long any particular information is guaranteed to be retained in memory after being written there with a given set of conditions (voltage, programming time, temperature etc.). Write-

erase endurance is quoted as the number of times that any individual cell may be written to and erased and still be guaranteed to correctly store data. Typical values are: 10 years for data retention; 10 000 writeerase cycles for EEPROM endurance. EPROM is a more mature technology than EEPROM, and needs comparatively high currents to perform the programming (electrical erase being impossible). Therefore the data integrity of EPROM is generally regarded as being better than that of EEPROM, there being a lower probability of incorrect data being stored (or good data being erased) through the action of "electrical interference" (power surge/failure, etc.). There are of course ways to improve statistically the effective reliability of data stored in EPROM or EEPROM, for example by using intelligent programming algorithms, or by using error detection and correction techniques. Each of these methods can be implemented so as to achieve the most demanding of data integrity requirements. Hence the recommendation should be that: use the flexibility of EEPROM if it is needed; but if "write-once" EPROM is sufficient for the nature of the data being stored then use it in preference; and if the data is fixed then use ROM.

We can summarise the memory types as follows:

RAM The fastest and most versatile type of

memory; volatile

EEPROM Slower than RAM, but retains data in the

absence of power

EPROM For Smart Cards this is really a write-once

kind of memory

ROM Data defined during silicon manufacture

and then unchangeable




Figure 3: Outline of an actual 68HC05SC21 die showing the effect of cell complexity on the respective memory areas

MEMORY USE IN SMART CARD APPLICATIONS

Before we can look even briefly at the type of uses that memory is put to in a Smart Card application we first need to define "Smart Card". In this context I shall take a fairly narrow and literal definition. Thus the Smart Card is a device in ISO 7816 credit-card form containing a single-chip microcomputer. There are many other possible implementations which could give the same functionality, for example multiple-chip solutions, or key-fob shaped packages, etc.; the adoption of the above definition is merely to make the discussion simpler.

Whilst the possible applications for Smart Cards are limited only by the imagination of the systems designers in their ability to demonstrate added value, a number of common basic features are required. A Smart Card is by definition and intention an identification and authentication medium. No matter what actual use the card is being put to its fundamental purpose is to authenticate the card and its owner and to establish their level of entitlement; secondary functions such as payment, personal details, or data transfer are then used dependent on the nature of the application. This leads us to the basic common requirements of the secure MCU in the card: it should have the ability to store the identity of itself and its owner in such a way as to prevent the unauthorised use of this information. The method commonly, if not universally adopted at present for positive identification is through the use of a Personal Identification Number (PIN) together with a scrambling (or coding) function of some kind. Hence the individual card needs to have the ability to manipulate numbers according to some encryption system and to store in a secure manner unique data pertaining to that card and its owner.

In order to perform any data manipulation "scratchpad" memory is required. This is memory that may be written to and rewritten countless times during the progress of a single calculation or transaction. Since there is also a need for this memory to be accessed as fast as possible, to minimise calculation times, then the only choice is RAM. However, as I described earlier RAM is the most expensive kind of memory, due to its large physical size. This means that the system designer needs to pay a lot of attention to minimising the use of the "scratchpad" at any one time, to keep the percentage of the silicon area dedicated to temporary results (often of no consequence in themselves) as small as possible. The biggest use of RAM by far in a Smart Card device is for storing the intermediate results generated by the encryption or decryption algorithms and it is here that there is the biggest potential payback in terms of cost savings from efforts to optimise the use of RAM.

Alterable-NVM has the next biggest cell size after RAM, whether we are talking about EPROM or EEPROM. A fundamental requirement of a Smart Card, for whatever application, is that it can be "personalised" or customised for each individual user. This requires NVM since the individual data will have to be written immediately prior to the card being issued to a particular individual; and it will of course have to retain that data when the card is not in use and not powered up. The arguments between EPROM and EEPROM are complex ones. The significant functional difference between these two types of memory is that (at least in credit-card packaging) EPROM is a "write-once" medium, whereas EEPROM can be written and erased many times.

If write-once versus repeated write-erase was the only issue then obviously EEPROM would win every time. The flexibility of EEPROM is unchallenged. Where the exact future usage of the memory is not known and cannot be predicted then it offers the best choice. However if the use of the memory is known and it can in fact be used in a write-once mode then EPROM has a number of advantages, not the least of which is cost. Bit for bit EPROM is less than half the size of EEPROM, offers a higher level of intrinsic security (more resistant to unauthorised alteration

since erasure is not possible in a Smart Card application), and is a more mature technology with the associated benefits of reliability and predictability. By making use of individual EPROM bits the number of transactions that can be sequentially recorded before the memory fills up can be quite large, however then the card has to be thrown away whereas the EEPROM card can simply have obsolescent data erased as necessary, and the memory re-used.

There are two main uses for the NVM: frequently updated data (such as information on every transaction); and only occasionally updated data (such as a new PIN code, credit limit, personal details, etc.). For the latter category the availability of more than twice as much EPROM memory in the same area may well make it equally or even more attractive than EEPROM. In the former situation however the ability to continually "refresh" the EEPROM card's capacity is an advantage, avoiding as it does the "throw away card" concept. However it should also be remembered that the lifetime of a credit card is finite and controlled by such considerations as plastic wear, customer expectations, and even security. A mixture of EPROM and EEPROM functionality would appear to be desirable, and this development is discussed later.




Figure 4: A comparison in schematic form of the circuitry involved in implementing ROM, EPROM, EEPROM, DRAM and SRAM cells in MOS technology suitable for microcomputers

The final memory type is the fixed ROM which can contain the applications program and general routines for input/output, PIN change etc. There is at least the temptation (and not only in Smart Card applications) for system designers to use the versatility of EPROM & EEPROM almost as a crutch, enabling last minute changes to software to be made "painlessly". Whilst this does mean that the need for fully functional final software is postponed as long as possible, this delay does carry a price as we have seen, in terms of silicon area. It makes economic sense to ensure that as much of the software as possible is fully defined before the manufacturing of the die starts. In this way the fixed data can be most efficiently stored on the silicon while enabling the available amounts of alterable-NVM, be they EPROM or EEPROM, to be reserved for functions that really require its additional features. In a typical Smart Card type of application we might reasonably expect to see the following apportionment of the software in non-volatile memory: ROM - fixed or "core" software (e.g. I/O routines, read/write subroutines, basic encryption algorithm, planned use software (e.g. bank debit card); EPROM/EEPROM - sections of the code which it may be desired to update on a 'regular' basis (e.g. algorithm seeds, precise flow of the algorithm, tracking credit balances & expenditure profile) or which are unique to each individual card (e.g. serial number, personalisation data). EPROM or EEPROM can also be used to allow new functions to be loaded into the card after it has been issued to individual users (e.g. medical data, use as a credit card, telephone prepayment card, access control). By ensuring that the basic routines and functions are stored in ROM it is then possible to change the exact way in which they operate by simply writing different linking software to be stored in the E/ EEPROM. For example it would be possible to operate the data transfer to and from the card at different rates based on a single number stored in E/EEPROM used in conjunction with the basic routine in ROM.

Figures 4 and 5 show in some detail the circuitry involved in typical memory cells as they are constructed on microcomputer devices together with a comparison of the actual layout areas on silicon for some of these memory types.




Figure 5: A comparison in terms of the physical layout on the silicon chip of the circuitry involved in implementing different types of memory array

VERSATILITY versus COST: THE MEMORY TRADE-OFF

If we take the size of a given ROM array to be 1 then the relative sizes for the other types of memory array are approximately: EPROM – 3; EEPROM – 7; dynamic RAM – 15; static RAM – 30. The reasons for this increasing size are simply the increasing complexity of the cells needed to provide the features of each type of memory, plus all the associated driving and decoding logic.




Figure 6: Relative memory cell sizes

THE FUTURE?

Clearly the Smart Card market, and indeed the market for secure microcomputers as a whole is still in its infancy. There are a number of very large projects already well underway – in France, Germany, Norway, Switzerland and the U.K. for example, but there are countless more at the stage of advanced planning or preliminary trials. The future for the actual microcomputer chips themselves will be largely determined by the way this marketplace develops. Criteria such as die size, memory size, level of designed-in security, hardware features and so on will all be dependent on which of the many proposed applications actually stay the course and become volume users of this technology.

Without the ability to predict the future and say which will be the most significant uses of Smart Card technology in the 1990's and beyond all we can do is look at current trends in both technology and applications and assess their likely development in the next few years.

It is probable that we will see a reduction in the (apparent) homogeneity of the market; there will be requirements for very large memory array devices. which will be comparatively expensive (multi-function financial cards for example); there will also be a need for very cheap "stripped down" devices, aimed at providing a single, well-defined service very economically (perhaps a tracking token used for manufacturing control, or a simple access control card). Whilst it would appear at present that the latter category has the greater potential for generating very high volume business it is already clear that one of the major strengths of the "Smart Card" is its ability to be a truly multi-purpose card - where further new functions (and even distinct applications) can be added even after the cards have been issued to the individual end-users.

However, to return to the topic of this paper, the short-term silicon technology developments which we can expect to see in support of the above market forces are basically to do with putting more and more functionality in a given area of silicon. Thus memory cell sizes will continue to shrink, and a significant reduction in this size could be in the use of "flash memory technology".

Flash-EEPROM is a modification of the existing EEPROM technology which reduces the effective individual memory cell size by abandoning the ability to individually erase specific bytes of data. In order to reduce the connection overheads for each cell the flash-EEPROM can normally only be erased in bulk (i.e. the entire array) or as a relatively small number of fairly large data blocks within the array. By making this seemingly simple change it is now possible to get almost as many bytes of flash-EEPROM memory as EPROM memory in a given area of silicon. It must be borne in mind though, that flash-EEPROM is a compromise technology: it will not be as small (hence not as cheap) as EPROM; it will not have the high write-erase cycling endurance of true EEPROM (perhaps only 10 - 100 changes of data, rather than the typical guaranteed figure of 10 000 for the EEPROM); nor will it have the selectivity to be able to erase/rewrite single bytes of data, with all the speed advantages that implies; finally it will require an external high voltage source to perform the erase as the bulk nature of this erase precludes the use of an internal charge pump, since the required current is too high. As far as the Smart Card type of applications are concerned then flash-EEPROM will give the system designer some of the benefits of EEPROM eraseability, with a cell size (and therefore cost) approaching that of EPROM.

Just becoming available on the market now is a new generation of microcomputer devices which combine both EPROM and true EEPROM on the same die. This mixing of manufacturing technologies has not been trivial but it offers unparalleled versatility to the system designer: he has the write-once kind of changeable memory to add, for example, a new application or a correction to an unforeseen limitation of the software: he also has the full write-erase cycling capability of the EEPROM to cope with frequently changing data, such as credit balances, entry logging etc. Because both types of memory are on the one piece of silicon it is possible to specify the minimum of the more complex and expensive EEPROM as it will only be used for data that changes many times and will not have to cope with the change-once data also, as the current EEPROM only devices have to.

Other developments for the near future which will affect the memory requirements of the secure microcomputer are likely to be in the field of algorithm handling. As we move to more and more sophisticated algorithms so the amount of processing power required increases and also the amount of working storage (RAM) necessary. It is presently a challenge to the cryptographers to cram the interim results of their encryption or decryption into the available RAM. Since RAM is expensive on silicon the pressure is unlikely to ease. Further advances in RAM technology and further shrinking of the cell size will increase the amount of available RAM; however by then the algorithms will require more working storage to cope with their ever increasing sophistication.

Finally we can expect to see the "contactless Smart Card" becoming more common as the complexity and cost problems of this technology are overcome to enable it to compete in the volume marketplace. Presently the potential disadvantage of contactless solutions is that the card has to contain at least two chips, with the associated issues of manufacturability. cost, reliability and security. One development that is firmly in the silicon manufacturer's court is to devise the means to combine the standard HCMOS process technology used for microcomputers with the RF technology needed for the transceiver function of the contactless card. Once this can be achieved then a single-chip contactless Smart Card will be a reality for the high volume low cost general marketplace, and at a stroke many of the interfacing and mechanical contact issues will be circumvented. This is not likely to happen in the immediate future, but if the demand is real then it will happen.

So in summary we can see that there is enormous scope for development of the secure microcomputer. As more flexibility becomes readily available this will of course make more and more potential Smart Card applications viable. The credit card format is a very acceptable one to the end-user, and it may well be that this is the shape of things to come. However one of the reasons that the Smart Card is so acceptable to users is because of the enormous numbers of "credit cards" for a wide range of services already being carried around in people's wallets. When the only kind of "credit cards" are those containing a secure microcomputer perhaps we will see a new, more compact and more durable form of personal identification medium.

MEMORY TYPE FEATURE	ROM	EPROM	EEPROM	RAM	FLASH EEPROM
Relative array size on silicon	1	3	7	20–30	3-6
Number of write-erase cycles	1	10–20	>10 000	∞	100
Data retention time	∞	10 yrs	10 yrs	as long as power on	10 yrs
Program voltage	N/A	external	internal	(internal)	external
Erase voltage	N/A	UV	internal	(internal)	external
Write time	N/A	5 ms	10 ms	bus speed	2–10 ms
Erase time	N/A	minutes	10 ms	bus speed	seconds

Figure 7: A comparison of the principal features of each memory type

GLOSSARY

BIT a single item of information; either "0" or "1"

BYTE eight bits of data

DRAM Dynamic RAM – requires a refresh, or clock, signal

EEPROM Electrically Eraseable Programmable Read Only Memory

EPROM Eraseable Programmable Read Only Memory

kb, Mb, Gb kilo- (1 024 bytes), Mega- (1 048 576), Giga-byte (1 073 741 824)

FLASH "Flash EEPROM" – a limited form of EEPROM

HCMOS High density Complementary Metal Oxide Semiconductor;

a manufacturing process for MCU's

ISO International Standards Organisation

MCU Micro Computer Unit

NVM Non-Volatile ("permanent") Memory

PIN Personal Identification Number


RAM Random Access Memory: temporary storage

RF Radio Frequency

EB405

SMART CARDS: how to deal yourself a winning hand

By Mike Paterson
Engineering Manager for Secure Microcontrollers
MOTOROLA LTD., East Kilbride, Scotland



Motorola East Kilbride has been the company's worldwide "Centre of Excellence" for Smart Card products for more than ten years. Together with their Geneva Design Centre they have developed and supported a range of secure single chip microcontrollers for Smart Card and other security applications. To date more than 20 million secure MCUs have been sold and Motorola now has customers throughout Europe, Japan and the Americas using its Secure MCU product range. The author has worked in Product Engineering for several years on supporting this range of device types.

INTRODUCTION

What is a "Smart Card"? There are many definitions for this term, probably one for every article ever to appear in the popular press! However, before I define just what I consider to be a "Smart Card", I would like briefly to explain my choice of title and summarise what I hope to cover in this Engineering Bulletin.

For a number of years it has been fashionable to consider Smart Cards as a "solution looking for a problem", or as an "invention searching for a market". These are now becoming less fashionable expressions as the market for Smart Cards grows and diversifies. However, it is this historical basis and the very diversity of potential applications that are now beginning to come to fruition, which are in some ways hampering the growth of the marketplace.

This Engineering Bulletin sets out to explain, from a silicon manufacturer's perspective, the background to the current market and the variety of products that are on offer. It defines the "Smart Card" and looks at the ways to determine what a particular application needs, in terms of features, if a Smart Card solution is going to succeed for it. By its nature this Bulletin provides only an overview of the many, and complex, arguments that accompany any decision to introduce a Smart Card application, but it is hoped that this will give some basic guidelines to help the prospective end-user to ask his supplier the right kind of questions about the product types available. By choosing the optimum product for the particular market the likelihood of commercial success in that market is enhanced. So, by asking the right questions you end up with the right product. Remembering that (like Poker) you do not see your competitor's hand until it is actually played, it is clearly advantageous to be holding all the Aces before you place your bets on success.

WHAT IS A SMART CARD?

The simplest definition might be that it is capable of "thinking" for itself - in other words, it has built-in computational ability within the credit card itself which can modify, and even create, data in response to external stimuli. This, then, distinguishes the microcontroller (MCU) based card from all other types. This definition, and its isolation of the MCU based card, is the one I am going to use throughout. All other cards are therefore "dumb" as opposed to "smart". However, it is only fair to say that there are varying degrees of "smartness" and "dumbness". The optical cards for example, with their vast memory capacity. are capable of deploying great amounts of data in order to enhance their operation. However their operational responses are rigidly defined and they cannot create any data: that requires an external "computer" to be connected on-line.

TYPES OF "CREDIT CARD"

The magnetic stripe card has been around for many years now and it is typically against this bench-mark that all new card technologies are measured. Before we look at how the Smart Card compares with the magnetic stripe card, it may be useful to list what types of card are available and look briefly at their advantages and limitations.

The types of card available are:

- Embossed plastic (with or without hologram or other visual security feature)
- Card with magnetic stripe containing personalised/ security data
- 3. Card with optical storage medium
- 4. Card with physical/mechanical storage medium
- 5. Card with silicon chip
 - a) memory only
 - i) EPROM (write once)
 - ii) EEPROM (multiple write)
 - iii) Battery-backed RAM
 - b) MCU (with various memory types)
 - c) multi-chip ("contactless cards" etc.)

Of course not all of the above categories are exclusive, indeed many cards currently are a combination of (1), (2) and (5).

As Table 1 shows, the main differentiators between the various types of card are: cost; storage capacity; versatility; and security.

Type of Card	Cost	Capacity	Versatility	Security
- embossed plastic	low	nil	nil	nil
- with hologram	low	nil	nil	low
- with magnetic stripe	low	low	low	low
- with non-volatile memory	medium	medium	low	low
- with battery-backed RAM	high	medium	medium	low
- with MCU	high	medium	high	high
- with multi-chip solution	high	medium	high	high
- with optical storage	medium	high	medium	medium
- with mechanical storage	low	low	nil	nil

Table 1: A comparison of Card types and their features

SMART CARD VERSUS MAGNETIC STRIPE

The Smart Card IS NOT a replacement for the magnetic stripe cards that are commonly to be found in all our pockets, at least not directly. The magnetic stripe card has two overwhelming advantages: it is cheap; and it is established – there are hundreds of thousands, if not millions, of standardised magnetic stripe card readers all over the world. This second advantage is, of course, held over all possible competition, and is a temporary hurdle, which will ensure that the new standard (whatever it is) really does offer some distinct advantages! However, on the issue of card cost alone, it is quite safe to say that the MCU based Smart Card will never be as cheap as a magnetic stripe card.

Given the above facts it is essential to look for value added from a proposed Smart Card implementation. This may either be direct, such as enabling a previously impossible application, or indirect, for example in reducing losses due to fraud or misuse.

So, the Smart Card is more expensive than a magnetic stripe card. On the other hand, it surpasses the magnetic stripe card when any other feature is considered. It has many times the data storage capacity, it offers a much higher degree of transaction security and data integrity, and it is flexible – it can support more than one type of transaction, and can be reconfigured after it has been issued to the end-user. If your application needs only the features of the magnetic stripe card then it is unlikely that a Smart Card system will succeed for you. If, however, the application would benefit from the increased flexibility for example, and this can be quantified, then it is much more likely that the system will be commercially viable.

FEATURES OF A SMART CARD

As I have already said, the benefits of the Smart Card are only relevant if the proposed application gains something from them; it is not necessary to play an "ACE" to beat your opponent's "TWO", a "THREE" WILL do. Nevertheless, let us look at the strengths of the Smart Card, then later we can determine what a specific application actually needs.

I would list the principal features of Smart Cards as follows (in alphabetical order, rather than by merit!):

- Anti-fraud Capability
- Continuous Application and Transaction Validation
- Cost

- Flexibility
- Multi-purpose
- Off-line Capability / "Stand-alone"
- Positive User Authentication
- Reconfigurable in Use
- Security
- Speed
- User Friendly

As you can see, I feel that even overall cost can be considered a feature, when looked at in terms of initial costs, operating costs and cost effectiveness!

Many of the features are, of course, inter-dependent and so I will try to discuss the overall impact of all of them as well as looking at them individually.

Because of the Smart Card's ability to perform its own validation checks, and to store details of transactions internally, it is at once secure and capable of operating in a "stand-alone" mode, that is, with no need to communicate with a central computer/database for every transaction. It is this ability to store data securely, and to operate on that data and on external data within the card, that distinguishes the Smart Card from all other "data cards".

Security in the application is on many levels. There may be the normal software controls, such as passwords or PINs. There are hardware monitoring functions on the silicon itself (to protect against bulk erasure of data for example). There are also the specific hardware features of a Secure Microcontroller which effectively prevent access to data stored on the chip, except in the very limited way permitted by the application software, to ensure that data cannot be selectively modified. By making sure that all the links in the security "chain" are strong ones it is possible to rely on the integrity of the data stored in the die - and hence to perform authentication and validation tests within the card. The benefit of this feature is that the card can perform its own validation of any system it is connected to. This places requirements in terms of security and traceability considerations from the initial design of the chip itself, through silicon manufacture, to system software, and ultimately features of the application.

Given that the data storage is accepted as being secure, the card can then retain information about, for example, a person's credit balance (and balance remaining at a given time) as well as storing PIN data

or passwords, to avoid the need for a central computer link-up. It can also store usage patterns, voluntary limitations of use, and any number of specific details — so that it becomes possible, for example, for the card itself to initiate a fraudulent use check if the usage changes suddenly. The internal computing capability may also be used to detect fraudulent terminals, by continuously exchanging information cryptographically and so validating the terminal to which the card is connected.

ANTI-FRAUD CAPABILITY

Because there is intelligence in the card, if it is used in a Credit Card application it can prevent overspending by its authorised users, unlike the conventional magnetic stripe card. This is simply because the credit limit and the current balance can be stored on the card, making the response time to overspending immediate and independent of human interaction.

Biometric data is perhaps the most visible of the new techniques being employed to avoid fraudulent use. Though by no means restricted to Smart Cards, the ability of the card itself to allow for changes in response (for example voice change due to a cold) make it a powerful tool. The basic advantage here for the Smart Card is that it can compare stored data with actual data in complex ways, and relate many different pieces of information. For example, there are always tolerances allowed for in biometric data. The card can monitor and update tolerance levels as it "sees" your signature change over a period of time. It can also ask for reconfirmation of identification in cases where a large amount of money, or entry into a high security area, is at stake, especially if the biometric data is on the extreme limit of acceptability.

In addition to all the security features on the silicon and in the software, it is possible for the card to store "typical usage" data. This then allows for the possibility of triggering a "fraudulent use check" if the usage suddenly changes.

CONTINUOUS APPLICATION AND TRANSACTION VALIDATION

The card can re-verify at any time that it is connected to a legitimate system and application by requesting security data from either the user (eg: biometric or PIN data) or the system (eg: en/decryption keys).

COST

Clearly the unit cost of a Smart Card is much higher than, for example, a magnetic stripe card. However, the initial cost can be offset by such factors as: the ability to reconfigure the card after issue; the capacity to store data for several distinct applications (eg: parking meter, access control, prepaid ticketing...); reduced loss of issuer income due to fraudulent use or fraudulent duplication; and the ability to function in stand-alone mode, thereby reducing system dependence on expensive, permanent and rapid access to central computing facilities for authorisation and validation etc.

FLEXIBILITY

The card can have several distinct applications stored on it at once, with safeguards to ensure that there is no unwanted "sharing" of data. It can be reprogrammed (for example with a new credit balance, or even an entirely new application and entitlement) after issue to the end user—without recalling the card.

The exact way in which the card and the system interact is controlled by the software stored in the system and in the card. Obviously the system software can be changed in any card-based system. An advantage of a system based on a Smart Card is that the card software, and hence the form of its responses too, can be changed at any time, by simply reprogramming part of the non-volatile (i.e. the changeable) memory in the card. This means that any operating deficiencies can be corrected, or any newly conceived and valuable features can be added.

MULTI-PURPOSE

The number of applications installed on a card at one time is limited only by memory space. The card can respond "intelligently" to question-and-answer sessions enabling it to deal with an indefinite number of different application protocols.

OFF-LINE CAPABILITY / "STAND-ALONE"

The card can validate both the user and the system. It can store credit balances, area access authorisations and records of recent transactions. Standard transactions (perhaps defined as fitting the usage pattern and lying within predefined limits) may be authorised, completed and recorded, for later

communication to a central computer. "Unusual" transactions can still require the card to seek external authorisation in certain circumstances if required.

This capability both reduces cost and increases transaction speed.

POSITIVE USER AUTHENTICATION

Biometrics are beginning to be used, the limitations at present being principally memory size and response time. Even without this feature, however, there is the simple benefit of the user being able to define his own PIN number, including the length of it and its exact format, and being able to redefine it when and where he wants. There are, of course, varying degrees inbetween these extremes of PIN and biometrics.

RECONFIGURABLE IN USE

If an application is compromised, or just upgraded (an extra subscription TV channel for example), then this facility can be uploaded on to the card the next time it is used with access to a host computer. This means that it is transparent to the end user, as well as being easy and cheap to accomplish – and fast.

SECURITY

This technology can increase security in many ways. These include designed-in chip security features (such as fusible links and illegal frequency detection circuitry); reliable tracking and safeguarding, through a controlled manufacturing process; and features written into the user software (such as a check on Reset to ensure that a particular byte of data is present). All this is possible, and moreover, because the hardware security is there it is possible to build up to very high degrees of additional software security.

SPEED

Waiting for a telephone link to a central computer is both expensive and slow. Local transaction processing is cheaper and faster. It is also possible to respond rapidly to a new business opportunity (such as being able to use your telephone card in another country, now that there is an agreement on national standards) by simply updating the cards already issued, rather than having to offer new ones, with all the related cost and time delay implications.

USER FRIENDLY

The user can: change PIN data; update personal data; customise operation; define voluntary limits; find out remaining credit/outstanding debit balances... In other words he can feel much more in control of the way the card works, which adds to its perceived convenience.

WHAT DO YOU NEED?

As I have already implied, all these features are only worth paying for if they pay for themselves.

As in every area of commerce we have now to look at Cost versus Features. In this particular area past experience has shown that one of the critical parameters to consider is the cost of failure. This means, for example, how much of your revenue will you lose if the security of your product is compromised; or, how much bigger is your potential market if you offer this additional feature (or conversely, how much bigger will your market be if you forego this feature and reduce the price)? The inherent security of the Smart Card solution is advantageous here as it allows you to plan your revenue with much greater confidence.

From the silicon manufacturer's viewpoint the cost issue is quite straightforward; cost is roughly proportional to area of silicon. To minimise the cost of the chip, therefore, you have to trade off features which take up significant amounts of silicon against their expected payback in use.

The biggest single element of any microcontroller die is the memory. The memory area can typically take up to 80% of the total die area. This is the first region where you need to look for cost effectiveness. Amount of memory, and type of memory are crucial. By considering the cost of memory from the outset it is possible to structure at least some of a system's memory requirements to make use of the most compact types of memory. For example, the more of the system software that can be fixed (and therefore stored in ROM as opposed to EPROM or EEPROM), the bigger the potential savings. Of course this does reduce flexibility from the point of view of being able to completely rewrite the system software in the card after it has been issued.

The frequency of change of the data determines the type of memory required. Small amounts of rapidly changing data will be stored in the relatively large RAM cells; EEPROM can cope with large amounts of data being updated several thousand times; the smaller EPROM cells can only cope with one change of data; and the data in the (physically smallest) ROM cells are fixed during manufacture.

Reliability and data integrity is also an issue. All changeable media, be they semiconductor, magnetic or otherwise are subject to loss of data. This again leads to the use of "permanent" (i.e. fixed, ROM) memory where possible. Once the data in ROM has been verified during manufacture, its contents are known and cannot change. For RAM, EEPROM and EPROM the functioning of the cells can, of course, be checked during manufacture but it is impossible to predict the behaviour of an individual cell under the widely varying conditions and long time periods typically to be found in a Smart Card system. It is, therefore, wise to incorporate into the system software (and perhaps the hardware too) a variety of error detection and correction techniques, exactly as is always done with magnetic recording on disk or tape. In this way the reliability and data integrity perceived by the system user is much higher.

Having considered the pros and cons of the various memory types, and also looked at the benefits of offering particular features in a specific system the next step is to optimise the card specification, and hence the silicon specification. Much of the operating code can be fixed from the outset. Where it is necessary to retain flexibility, control of how the fixed routines are linked together, and the exact parameters used, can be stored in alterable memory; this lets cards be changeable up to the point of issue, and beyond. The security of the overall application is controlled by features of the silicon and of the software. Having looked at the costs of the system being compromised is it easier to assess what degree of security is necessary. By writing the software to include a unique identity for every card it is possible to minimise the potential loss if one card is stolen; in other words, the fact that one card is compromised does not necessarily compromise the system. This effectively makes your system immune from illegal card duplication.

Communication between the card and the external system is well defined for ISO type systems. Nevertheless, it is possible to optimise the operation of your card for the desired application, so that for example, the most efficient data transfer rate and format is used for the kind and quantity of data that you are typically dealing with.

Another feature which may prove valuable in certain applications is the ability of the silicon manufacturer to identify each die uniquely during manufacture. This provides traceability information, which can have many uses: serial number; manufacturing date (plus manufacturer, test conditions, ...); a unique encryption key; etc. Because this data can only be written during manufacture, and thereafter is fixed, it enables a reliable user identification and authentication arrangement, whereby individual users can be traced back to individual cards with no possibility of error. Such data can also prove useful in analysing failure patterns, as it allows the contribution of the silicon to be evaluated very quickly, by showing for example that it is all from one manufacturer.

Finally, I return to the cost of failure. What is the "unit worth" of one of your proposed cards? If it is a card which may be used as an "electronic purse" and be preloaded with up to £1000 then the unit worth is apparent. Here it is obviously of paramount importance to ensure that the current balance cannot be tampered with, or recorded erroneously. There is considerable need to ensure that the reloading of a new balance is protected by very high security procedures. The capability of the Smart Card to perform system validation, and respond to authentication requests from the system, is crucial. If however the card is used as a "subscriber authorisation" for something such as Pay TV then the "unit worth" of a card is fairly low a few pounds a month for the validity period of the card. Even in this circumstance it is very important that the overall integrity of the system cannot be challenged. If, for example, it is possible, by "breaking in" to one card, to compromise the whole system (by, for example, being able to issue many fraudulent cards) then the unit worth of the individual card is very high. By putting in place appropriate security and traceability features on the card it is possible to ensure that defrauding one card, if it were possible, will be limited to that one card. Hence, for security and revenue reasons, it is generally desirable to limit and minimise the unit worth of an individual card.

THE RIGHT QUESTIONS – to ask about the silicon and the system

If we assume that you have asked yourself the right questions about what your application really needs to succeed, then we can turn to the questions you should ask your card or system supplier—to make sure that the features you have decided are important to you are encompassed by the system you finally get.

SECURITY – is my revenue safe? Is my reputation safe? What features of the silicon/card/system guarantee the particular security needs of my application?

MEMORY SIZE - options and costs?

VERSATILITY – Ease of use and expandability of the system?

DELIVERY - when can I have samples? ...in volume?

QUALITY - can I depend on the product specification?

DEPENDABILITY – supplier's track record and guarantees?

UPGRADE PATH - supplier's history and plans?

COST – is it competitive? What am I paying for? Do I need it all?

As with buying anything, if you know what you want and why, there is a much better chance that you will get it!

THE FUTURE

From the point of view of silicon for Smart Cards there seems no reason to doubt that progress will continue. The silicon chip will continue to get smaller, cheaper, more versatile and with a wider range of features. Likely enhancements in the not-too-distant future include:

- wider supply voltage range (< 3V to > 6V?)
- lower power consumption
- · faster clock speeds
- · more memory
- mixed memory (EPROM & EEPROM)
- flash EEPROM
- greater system integration (e.g. RF transceiver elements on same silicon as the MOS microprocessor and memory)

There will also be a drive towards more and more complex cards, to support many applications, or to support a very sophisticated real-time data processing application, perhaps for example involving complex biometric data. This means that, in addition to the above mentioned "smaller, cheaper" trend there is a simultaneous trend to "bigger, faster, more powerful" (and therefore unfortunately, more expensive). This may give rise to a slightly different set of advances in silicon for Smart Cards:

- real-time processing capability (> Digital Signal Processors?)
- · dedicated hardware encryption engines on silicon
- parallel data I/O
- · much more memory

Of course there is no reason why all future developments need conform to the "credit card" format. Indeed, we are already seeing applications for "secure microcontrollers" which are built in to systems and may therefore be more conventionally packaged. However, it is fair to say that, for consumer applications, the CARD has much in its favour, whether it is with or without contacts. The package problems encountered with the "credit card" are likely to become less and less significant as power consumption continues to fall and as chip architecture continues to shrink.

IN SUMMARY

Know what YOU need – specify it, and insist on it.

As a service provider, only you understand all the needs and limitations of your business. It is easy to ask for "some of everything", but this will not necessarily make your system succeed. If you have quantified the benefits and shown that you do indeed need a Smart Card system, then make sure that it is optimised and specified for its intended use. You can then ask the vendors what they can offer to meet your specifications—and you can ask them the right questions to determine whether what they are proposing is indeed suited to your application. Extra features mean extra costs, and so need extra revenue.

If you quantify the benefits and optimise the product specification to bring about these benefits then you have done the best with the cards dealt to you. If in addition you ask the right questions of your suppliers then you may even draw an ACE.

MC68HC705T3 Bootloader

By Peter Topping
Motorola Ltd., East Kilbride, Scotland

INTRODUCTION


Figure 1 shows the circuit required to program the EPROM of an MC68HC705T3 from an external EPROM. There is a direct correspondence between the addresses in the external EPROM and the memory map of the MC68HC705T3. The OSD characters should be in the area \$0400-\$0AFF, the program between \$2000 and \$7EFF and the vectors between \$7FF0 and \$7FFF. It should be noted that these addresses. must be used even if the MC68HC705T3 is being used to emulate the MC68HC05T1 or MC68HC05T2. The addresses of the vectors (and the program start address for the MC68HC05T2) must thus be changed from their normal position when emulating these devices. It should also be remembered that MC68HC05T1 and MC68HC05T2 emulation should not employ any resources not present on the target devices. The MC68HC705T3 has more OSD buffers (2 rows) and characters (112), more RAM and more ROM.

The bootloader code in the MC68HC705T3 has 4 modes of operation, selected by switches S1 and S2. In addition to EPROM programming and verifying it is also possible to load and execute a program in RAM locations \$0100-\$01FF. Like the EPROM programmer, the RAM loader transfers data from the corresponding addresses in an external EPROM; there is no serial load facility.

The progress of the loader can be observed in more detail if LEDs are connected to all the pins on port D, in a manner similar to that shown in figure 1 for bits 0 and 7. If this is done, bit 7 is still used for verification and should be a different colour. During EPROM programming the high order address byte is displayed. For RAM loading the 7 lowest addresses are shown. Address 7 is not displayed in order to avoid a false impression of a successful verify.

OPERATING PROCEDURE

- The Vdd supply should be off, S3 closed (reset) and S4 in position I (internal).
- Insert MC68HC705T3.
- Switch on Vdd. If this is not done before step 4, the MC68HC705T3 may be damaged.
- 4. If EPROM programming is required, switch on Vpp by changing S4 to position E (external); it is assumed that an external Vpp (18.5V) is present. Vpp is not necessary for verification or for the RAM load and execute modes. These other modes do, however, require at least 9 Volts on pin 2 immediately after reset. The charge pump will supply this voltage when S3 is opened if S4 has been left in position I.
- 5. Select required mode using switches S1 and S2.
- 6. Open S3; this starts the selected mode. The red LED flashes to indicate that the bootloader is running. At the end of the programming modes a verification is carried out and the green LED switched on if this verification passes. If the green LED is not on at the end of the proceedure the verification has failed. The red LED may be on or off.
- 7. Close S3, at this stage the bootloader can be run again by returning to step 5.
- If S4 is in position E, return it to position I. This disconnects an externally supplied Vpp. If this is not done before step 9, the MC68HC705T3 may be damaged.
- 9. Switch off Vdd.
- 10. Remove MC68HC705T3.



ADDITIONAL FEATURES

A handshake facility has been included to allow the external EPROM to be replaced by an intelligent data source and to provide a limited debug capability. An alternative source of data could, for example, be a microprocessor controlling a gang programmer. When the direct connection shown in figure 1 between bits 0 and 1 on port C is made, the handshake is performed automatically. When this connection is not made the bootloader stops immediately before reading data from port B and outputs a high on bit 1. In order to proceed bit 0 should be pulsed high and low again. The high on bit 1 can be used to indicate that the MC68HC705T3 is ready to receive data.

If bit 0 is held low with a 10kohm resitor and a push-button switch connected between bit 0 and Vdd the bootloader can be single-stepped. This feature is intended for use with the RAM loader.

To effectively use single-stepping an LED should be connected to every port D pin. If the bootloader is started in the RAM loading mode with no link between bits 0 and 1 on port C, it will stop at the first address (\$0100). Pressing the button will cause the bootloader to increment one address at a time (a debouncing circuit may be required to prevent it skipping addresses). The LEDs display addresses A0–A6. If switch S2 is closed once the bootloader has started, the LEDs display the MC68HC05T3's RAM data instead of the address. With S2 closed the contents of the external EPROM are ignored. Although the loader does not permit the inspection of any locations other than \$0100-\$01FF, it is possible to read other locations using a program loaded into RAM. The data can be saved in unused locations between \$0100 and \$01FF and then read using the above procedure.

SOFTWARE

The bootloader resides in the area occupied by the selftest program in the ROMed MC68HC05T3. This area extends from \$7F00 to \$7FEF with the last 16 bytes (\$7FE0–\$7FEF) intended for vectors. In this bootloader only the reset vector is actually used.

The program starts at address \$7F00 and immediately checks the state of bits 2 and 3 on port C. If they are both high a jump to \$0100 is executed. This is to allow the running of a program previously loaded into RAM. If either I/O line is low, the software switches the OSD character EPROM into the memory map and initialises the ports. As the port B pins are always inputs, its data direction register does not need to be written to. The subroutine STXHIS is then used to initialise the address bus to the first EPROM location to be

used (\$0400). As the MC68HC705T3, in common with all M6805 microprocessors, has only an 8-bit index register, it is necessary to execute a program in RAM to allow the required flexibility in selecting the address for writing to, and reading from, the on-chip EPROM. For writing to EPROM this program consists simply of an extended STA instruction followed by a 2-byte address and an RTS instruction. This program is built by transferring the contents of the 6 bytes at TABLE into RAM. The 5th and 6th bytes are constants used for controlling EPROM write timing (actually 8 bytes are transferred but only the first six are relevant). This transfer is accomplished by the loop at MOVE. After this, a conditional branch depending on the level of bit 2 in port C is taken. If the line is high, the RAM loader is entered, but if it is low the EPROM bootloader modes (program or verify according to the level of bit 3) are started.

The RAM loader transfer the contents of \$0100-\$01FF of the external EPROM into the same addresses in the MC68HC705T3 and then verifies them, switching on the LED (bit 7 of port D) and entering the STOP mode if the verify succeeds. If the verify fails, the program will hang at the first address to fail. If during this process bit 3 of port C becomes high, then the external data is ignored and the contents of internal RAM appear, inverted, on port D. The decision to display data rather than write it is made by two conditional branches, one in the main loop of the RAM loader and one in the subroutine HAND1. This subroutine also performs handshaking and reads the external EPROM. If bit 3 of port C is high at the end of a successful verify, a jump to address \$0100 is performed instead of a STOP.

The EPROM loader similarly loops round its required addresses (\$0400-\$0AFF, \$2000-\$7EFF and \$7FF0-\$7FFF), transferring data from external EPROM. For the EPROM, however, several milliseconds are required to write data. The bootloader performs two loops, each incorporating a 2mS write time per byte. After this is completed (it takes 110 seconds) a verify loop is performed and the green LED on bit 7 of port D is switched on if the verify succeeds. Alternatively, if an error is detected, the verify loop will hang up at the address of the first byte which did not verify. An inspection of the address bus (port A) will determine the low-order address of this location. The high-order addresses can be seen between the output of the latch and the external EPROM. If all eight LEDs are fitted the high-order address will be displayed.

The last page of the listing consists of the subroutines STXHI which has two entry points, the subroutine NXTADR, TABLE and the bootloader's vectors. NXTADR is responsible for incrementing the EPROM address and skipping the areas not required for EPROM programming.

MC68HC705T3 BOOTLOADER LISTING

```
0001
0002
0003
0004
                                                          MC68HC705T3 Bootloader.
0005
0006
0007
                              * This software was developed by Motorola Ltd. for demonstration purposes.
0008
                                No liability can be accepted for its use in any specific application.
0009
                                      Original software copyright Motorola - all rights reserved.
0010
0011
0012
                                                                                            14-Feb-91
                                      P. Topping
0013
0014
0015
0016 0000
                             PORTA
                                      EQU
                                              500
                                                               Port A address
0017 0001
                              PORTB
                                      EQU
                                              $01
                                                               Port B
0018 0002
                             PORTC
                                              $02
                                                               Port C
                                      EOU
0019 0003
                              PORTD
                                      EQU
                                              $03
                                                               Port D
0020 0004
                             DDRA
                                      EOU
                                              $04
                                                               Port A data direction reg.
0021 0006
                              DDRC
                                      EQU
                                              $06
                                                               Port C
0022 0007
                              DDRD
                                              $07
                                      EQU
                                                               Port D
0023
0024 001c
                              PROG
                                      EQU
                                              $1C
                                                               EPROM program register
0025
0026 003e
                             TR1
                                      EQU
                                              $3E
                                                               Test register 1
0027
0028
0029
0030
                                                  Switch options.
0031
0032
                                      2,C 3,C
0033
0034
                                                    Program and verify EPROM.
                                                    Verify EPROM.
0035
                                       0
                                            1
0036
                                       1
                                            0
                                                    Parallel RAM load/verify.
0037
                                            1
                                                    Execute prog. in RAM.
                                      1
0038
0039
                                      Note: ROM always starts at $2000, Vectors
0040
                                            are always at $7FFF. These are not
0041
                                            the normal addresses for T1 or T2.
0042
0043
0'044
0045 0040
                                      ORG
                                              $40
0046
0047 0040
                             RAM
                                      RMB
                                              1
0048 0041
                             ADDR
                                      RMB
                                              2
0049 0043
                              RET
                                      RMB
                                              1
0050 0044
                              LOOP
                                      RMB
                                              1
0051 0045
                             TIME
                                      RMR
                                              1
0052
0053 7f00
                                      ORG
                                              $7F00
0054
```

```
0055
0056
0057
                                   Execute program in RAM, port set-up, dump.
0058
0059
                            0060
0061 7f00 05 02 06
                            START
                                   BRCLR 2. PORTC. BOOT
                                                          CHECK FOR JMP TO RAM OR BOOT
0062 7f03 07 02 03
                                    BRCLR 3, PORTC, BOOT
0063 7f06 cc 01 00
                            RSTRT
                                   JMP
                                           $0100
                                                           JUMP TO PROGRAM IN RAM
0064
0065 7f09 10 3e
                            BOOT
                                    BSET
                                           0,TR1
                                                           SWITCH OSD CHARACTER EPROM INTO MEMORY MAP
0066 7f0b a6 ff
                                   LDA
                                           #SFF
0067 7f0d b7 04
                                   STA
                                           DDRA
                                                           ALL OUTS, ADDRESSES
0068 7f0f b7 07
                                   STA
                                           DDRD
                                                           ALL OUTS, LEDS
0069 7f11 b7 03
                                    STA
                                           PORTD
                                                           LEDS OFF
                                                           0.1: HANDSHAKE, 2 & 3: OPTION SWITCHES,
0070 7f13 a6 22
                                   LDA
                                           #$00100010
                                                           4: TCAP, 5: LATCH, 6 & 7: NOT THERE
0071 7f15 b7 06
                                   STA
                                           DDRC
0072 7f17 4f
                                   CLRA
0073 7f18 ae 04
                                   LDX
                                           #4
                                                           x <- 00000100
0074 7fla cd 7f a7
                                   JSR
                                           STXHIS
                                                           ADHI <- $04, ADLO <- $00
0075 7f1d 58
                                                          X <- $08
                                   LSLX
0076 7fle d6 7f d5
                            MOVE
                                   LDA
                                           TABLE-1, X
                                                           $C7,$04,$00,$81,$02.$02
0077 7f21 e7 3f
                                    STA
                                           RAM-1.X
0078 7f23 5a
                                    DECX
0079 7f24 26 f8
                                           MOVE
                                    BNE
0080 7f26 05 02 29
                                    BRCLR
                                          2, PORTC, PRGVER EPROM OR RAM
0081
0082
0083
0084
                                    Parallel RAM load/verify ($0100-$01FF).
0085
0086
0087
0088 7f29 ad 20
                           LDRAM
                                   BSR
                                           RMSTRT
0089 7f2b ad 5b
                            PLOOP
                                   BSR
                                           HAND1
                                                           HANDSHAKE AND GET DATA
0090 7f2d 06 02 03
                                   BRSET
                                           3. PORTC. NEXT
                                                           SKIP RAM LOAD ?
0091 7f30 d7 01 00
                                    STA
                                           $0100,X
                                                           NO
0092 7f33 3c 00
                           NEXT
                                   TNC
                                           PORTA
0093 7f35 5c
                                   INCX
0094 7f36 26 f3
                                   ANE
                                           PLOOP
0095
0096 7f38 ad 11
                                   RSR
                                           RMSTRT
0097 7f3a ad 4c
                            PVERF
                                   BSR
                                           HAND1
                                                           HANDSHAKE AND GET DATA
0098 7f3c d1 01 00
                                   CMP
                                           $0100,X
0099 7f3f 26 fe
                                    BNE
                                                           HANG UP IF NOT OK
0100 7f41 3c 00
                                    INC
                                           PORTA
0101 7f43 5c
                                    INCX
0102 7f44 26 f4
                                           PVERF
                                    BNE
0103
0104 7f46 06 02 bd
                                   BRSET
                                           3, PORTC, RSTRT
                                                          IF PUT HIGH DURING VERIFY
0105 7f49 20 38
                                                           THEN EXECUTE PROGRAM IN RAM.
                                   BRA
                                           FIN
0106
0107 7f4b ae 01
                           RMSTRT LDX
0108 7f4d 4f
                                   CLRA
                                                           START @ $0100
0109 7f4e ad 57
                                   BSR
                                           STXHIS
0110 7f50 5f
                                   CLRX
0111 7f51 81
                                   RTS
0112
```

```
0113
0114
0115
                                      Program & verify EPROM.
0116
                                      $0400-$0AFF, $2000-$7EFF & $7FF0-$7FFF.
0117
0118
0119
0120 7f52 06 02 22
                              PRGVER BRSET
                                              3, PORTC, VERF
                                                               DO A VERIFY ONLY ?
0121
0122 7f55 ad 3c
                                      BSR
                                               HAND2
                                                               HANDSHAKE AND GET DATA
                              PRGLOP
0123 7f57 la 1c
                                               5 PROG
                                                               LATCH ADDRESS & DATA
                                      RSET
0124 7f59 bd 40
                                      JSR
                                               RAM
                                                               WRITE ONE BYTE
0125 7f5b 10 1c
                                      BSET
                                               0. PROG
                                                               APPLY VPP
0126 7f5d b6 45
                                      LDA
                                               TIME
                                                               GET PROGRAMMING TIME IN ms
0127 7f5f ae a6
                              DELNMS
                                      LDX
                                               #SA6
                                                               2ms INNER LOOP (2MHz XTAL)
0128 7f61 5a
                              MS1
                                      DECX
0129 7f62 26 fd
                                      BNE
                                               MS1
0130 7f64 4a
                                      DECA
                                                               x A OUTER LOOP
0131 7f65 26 f8
                                      BNE
                                               DELNMS
0132 7f67 3f 1c
                                      CI.R
                                               PROG
                                                               REMOVE VPP
0133 7f69 ad 45
                                      BSR
                                               NXTADR
                                                               NEXT ADDRESS
0134 7f6b 26 e8
                                               PRGLOP
                                                               DONE ?
                                      BNE
0135
0136 7f6d ae 04
                                                               GET INITIAL MS ADDR
                                      t.Dx
                                               #4
0137 7f6f bf 41
                                               ADDR
                                                               ADDRHI <- $0400
                                      STX
0138 7f71 ad 32
                                               STXHT
                                                               A8-A14 <- $04
                                      RSR
0139 7f73 3a 44
                                      DEC
                                               LOOP
0140 7f75 26 de
                                      BNE
                                               PRGLOP
                                                               DO PROG LOOPS TWICE
3141
0142 7f77 3c 40
                              VERF
                                      INC
                                               RAM
                                                               CHANGE STA TO EOR
0143 7f79 ad 18
                              CHECK
                                      BSR
                                               HAND2
                                                               HANDSHAKE AND GET DATA
0144 7f7b bd 40
                                                               COMPARE WITH EPROM BYTE
                                      JSR
                                               RAM
                                                               HANG UP IF DIFFERENT
0145 7f7d 26 fe
                              HANG1
                                      RNF
                                               HANG1
0146 7f7f ad 2f
                                      BSR
                                               NXTADR
0147 7f81 26 f6
                                      BNE
                                               CHECK
0148
0149 7f83 a6 7f
                              FIN
                                      LDA
                                               #57F
0150 7f85 b7 03
                                                               VERIFY LED ON, REST OFF
                                      STA
                                               PORTD
0151 7f87 8e
                                      STOP
0152
0153
0154
0155
                                      Handshake and Read external EPROM.
315€
0157
3158
0159 7f88 9f
                              HAND1
                                      TXA
                                                               ADDRLO (RAM)
0160 7f89-a4 7f
                                      AND
                                               #$7F
                                                               MAKE SURE VERIFY LED IS OFF
0161 7f8b 07 02 07
                                               3. PORTC, DISP
                                                               DISPLAY RAM DATA OR ADDRESS ?
                                      BRCLR
0162 7f8e d6 01 00
                                      LDA
                                               $0100,X
                                                               DATA
0163 7f91 20 02
                                      BRA
                                               DISP
0164
0165 7f93 b6 41
                              HAND2
                                      LDA
                                               ADDR
                                                               ADDRHI (EPROM)
0166 7f95 43
                              DISP
                                      COMA
0167 7f96 b7 03
                                                               DISPLAY ADDRESS (OR DATA)
                                      STA
                                               PORTD
0168 7f98 12 02
                                      BSET
                                               1, PORTC
                                                               HANDSHAKE HIGH
0169 7f9a 01 02 fd
                                      BRCLR
                                               0. PORTC. *
0170 7f9d 13 02
                                      BCLR
                                               1, PORTC
                                                                AND LOW AGAIN
0171 7f9f 00 02 fd
                                               0.PORTC.*
                                      BRSET
0172
0173 7fa2 b6 01
                                      LDA
                                               PORTB
                                                               READ AN EXTERNAL BYTE
0174 7fa4 81
                                      RTS
0175
```

```
0176
0177
0178
                                    Subroutines.
0179
                             ***************
0180
0181
0182 7fa5 b6 00
                            STXHI LDA
                                            PORTA
                                                            ADDRLO, LOAD ORIG. CONTENTS
0183 7fa7 1a 02
                             STXHIS BSET
                                            5, PORTC
                                                            UPDATE LATCH
0184 7fa9 bf 00
                                    STX
                                            PORTA
                                                            ADDRHI
0185 7fab 1b 02
                                     BCLR
                                            5, PORTC
                                                            LATCH CONTENTS OF ADDRHI
0186 7fad b7 00
                                                            RESTORE CONTENTS OF ADDRLO
                                    STA
                                            PORTA
0187 7faf 81
                                    RTS
0188
0189 7fb0 3c 42
                            NXTADR INC
                                            ADDR+1
                                                            INC. ADDRLO
0190 7fb2 3c 00
                                    INC
                                            PORTA
0191 7fb4 26 13
                                    RNE
                                            GOBACK
                                                            RETURN IF NOT PAGE BOUNDARY
0192 7fb6 be 41
                                    LDX
                                            ADDR
                                                            GET ADDRHI
0193 7fb8 5c
                                    INCX
                                                            INC. ADDRHI
0194 7fb9 a3 80
                                            #$80
0195 7fbb 27 0c
                                     BEO
                                            GOBACK
                                                            END OF VECTORS ? IF SO, EXIT WITH Z=1
0196 7fbd a3 7f
                                    CPX
                                            #$7F
0197 7fbf 26 09
                                    BNE
                                            NOTEND
                                                            END OF MAIN BLOCK ?
0198 7fcl a6 f0
                                    LDA
                                            #SFO
                                                            MOVE TO USER VECTORS
0199 7fc3 b7 42
                                    STA
                                            ADDR+1
                                                            UPDATE ADDRLO
0200 7fc5 bf 41
                                     STX
                                            ADDR
                                                            UPDATE ADDRHI
0201 7fc7 ad de
                                     BSR
                                            STXHIS
                                                            UPDATE LATCH (ADDRHI)
0202 7fc9 81
                            GOBACK RTS
                                                            Z=1 IF FINISHED
0203
0204 7fca a3 0b
                            NOTEND CPX
                                            #$0B
                                                            WAS THAT END OSD EPROM ?
0205 7fcc 26 02
                                    BNE
                                            GO
0206 7fce ae 20
                                                            MOVE TO USER EPROM BEGINNING
                                    LDX
                                            #520
0207 7fd0 bf 41
                                    STX
                                            ADDR
                                                            UPDATE ADDRHI
0208 7fd2 ad d1
                                    BSR
                                            STXHI
                                                            UPDATE EXTERNAL LATCH OF ADDRHI
0209 7fd4 43
                                    COMA
                                                            CLEAR Z FLAG
0210 7fd5 81
                                    RTS
0211
0212 7fd6 c7
                            TABLE
                                    FCB
                                            $C7
                                                            STA EXTENDED INSTRUCTION
0213 7fd7 04 00
                                     FDB
                                            $0400
                                                            START ADDRESS
0214 7fd9 81
                                    FCB
                                            $81
                                                            RTS INSTRUCTION
0215 7fda 02
                                    FCB
                                            2
                                                            2 PROGRAMMING LOOPS
0216 7fdb 02
                                                            2 ms PROGRAMMING TIME (PER LOOP)
0217
0218
0219
0220
                                    Bootloader Vectors.
0221
0222
0223
0224 7fee
                                    ORG
                                            $7FEE
0225
0226 7fee 7f 00
                            RESET
                                    FDB
                                            START
                                                           RESET VECTOR
0227
0228
                                     END
```

Additional Information

Additional Information

Additional information relevant to 8-bit MCU applications may be found in the following Motorola documents, available through your Franchised Distributor by quoting the appropriate reference.

BR266/D	M68HC11EVM Evaluation Module (Rev. 3)
BR278/D	M68HC11EVB Evaluation Board (Rev. 2)
BR285/D	M68701EVM Evaluation Module
BR291/D	M68705EVM Evaluation Module
BR295/D	M68HC05EVM Evaluation Module (Rev. 2)
BR411/D	The M68HC11 Microcontroller Family
BR433/D	M68HC05 8-bit Microcontrollers. The Home of the Industry Standard Microcontroller (Rev. 2)
BR459/D	MC68HC05SC24 Secure 8-bit Microcomputer with EEPROM: Product Preview
BR468/D	Secure MCU Product Packaging
BR568/D	MCU Freeware (Rev. 1)
BR706/D	M68HC11F1EVM Evaluation Module
BR730/D	M68HC05PGMR Programmer Board
BR735/D	M68HC05P8EVS CSIC Evaluation System
BR736/D	M68HC11EVBU Universal Evaluation Board
BR748/D	M68HC711D3PGMR Programmer Board
BR764/D	M68HC05 CSIC Portfolio
BR909/D	The Military Microprocessor Fleet is Arriving
BR911/D	Military Microprocessor Fact Sheet (Rev. 4, 1992)
BR913/D	The Military 68HC11A0 and 68HC11A1 are Available Now
BR922/D	Military MCU - 68HC811E2
BR1111/D	M68HC705J2/P9PGMR Programmer Board
BR1113/D	M68HC705B5PGMR Programmer Board
BR1116/D	Advanced Microcontroller Unit (AMCU) Literature
BR1310/D	Our Low-Cost 68HC05 CSICs Can Take Your Designs to New Heights
BRE435/D	M1468705EVM Evaluation Module (replaces BRE294/D)
BRE447/D	M6805SC13 Product Preview
BRE448/D	M68HC05SC1121 Product Preview
BR452/D	Motorola Development Support Guide (Rev. 2, 1991)
DL411/D	Communications Applications Manual
DLE404/D	M6804 MCU Manual (1984)
HC711D3EVB/AD1	M68HC711D3EVB Evaluation Board User's Manual
HC711D3PGMR/AD1	M68HC11711D3PGMR Programmer Board User's Manual
M68HC05AG/AD	M68HC05 Applications Guide
M68HC05PGMR/AD1	M68HC05PGMR Programmer Board User's Manual
M68HC11RM/AD	M68HC11 Reference Manual (Rev. 3, 1991)
M68PCBUG11/D1/D	M68HC11 PCbug11 User's Manual
M6805UM/AD3	M6805 HMOS / M146805 CMOS Family User's Manual (1991)
M6809PM/AD	MC6809-MC6809E Microprocessor Programming Manual (1981)
MC68HC05CxRG/AD	MC68HC05Cx HCMOS Single-Chip Microcontrollers Programming Reference Guide (Rev. 1)
MC68HC11A8RG/AD	MC68HC11A8 Programming Reference Guide (Rev. 1)

Additional Information (continued)

MC68HC11D3RG/AD	MC68HC11D3/MC68HC711D3 Programming Reference Guide
MC68HC11E9RG/AD	MC68HC11E9 Programming Reference Guide
MC68HC11F1RG/AD	MC68HC11F1 Programming Reference Guide
MC68HC11L6RG/AD	MC68HCL6/MC68HC711L6 Programming Reference Guide
MC68HC811E2RG/D	MC68HC811E2 Programming Reference Guide
MC6801RM/AD2	MC6801 8-bit Single-Chip Microcomputer Reference Manual
MC6840UM/AD1	MC6840 Programmable Timer Fundamentals and Applications
SG96/D	Linear/Interface Integrated Circuits Selector Guide & Cross Reference (Rev. 5, 1992)
SG138/D	Military IC & Discrete Selector Guide (Rev. 2, 1992)
SG165/D	CSIC Microcontrollers Update - Quarter 2, 1992
SG166/D	Advanced Microcontroller Division Update - Quarter 4, 1991
TB301/D	Basic Microprocessors and the 6800 (Bishop, 1979)
TB302/D	What Every Engineer Should Know About Microcomputers (Bennett, Evert and Lander, Rev.1, 1991)
TB303/D	Using Microprocessors and Microcomputers: The Motorola Family (Greenfield and Wray, Rev. 1, 1988)
TB309/D	Programming the 6809 (Zaks & Labiak, 1982)
TB316/D	Single- & Multi-Chip MCU Interfacing (Lipovski, 1988)
TOOLWARE/D	Software Development Tools for MS-DOS

Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England. JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



