# AN1015

# MC68020 Minimum System Configuration

I SEMICONDUCTOR

As described in this application note, Motorola's MC68020 32-bit microprocessor minimum system configuration can be used for many applications that were formerly in the realm of mainframe computers or microprocessors. These applications need the benefits of the complete 32-bit architecture but with a simpler address and data bus configuration.

#### DESCRIPTION

This application uses the MC68020 microprocessor in a system having minimum hardware interconnects. The system, which includes an 8-bit data bus, a 24-bit address bus, and as few devices as possible, can upgrade an existing MC68008 design or can be constrained for use in a space-limited environment.

The system uses inexpensive large-scale integration (LSI) devices. In addition to the MC68020, a single bytewide electrically programmable read-only memory (EPROM) (similar to a 27512-170) and static random-access memory (SRAM) (the Motorola MCM6064P15) are used with the Motorola MC68901 multifunction peripheral (MFP) for system timing and serial communications. Also, medium-scale integration/small-scale integration (MSI/SSI) TTL devices are used for clock generation, highspeed gating, buffering BERR generation, and address decoding. Other common components are required for power supply decoupling, reset generation, and pullups. The schematic diagram is shown in Figure 1 (found at the back of this document), and the list on page 2 shows the inputs, outputs, and logic equations for device U05, a programmable array logic PAL16L8. Table 1 lists the parts for the minimum system configuration.

#### INPUT/OUTPUT

MOTOROLA

APPLICATION NOTE

In this minimum system configuration, the only system I/O required is a serial interface to a terminal or some similar device. This interface uses the USART contained on the MC68901 MFP, and the MFP also generates baud rates for the onboard serial port. The XTAL1 and XTAL2 inputs are connected to a 2.4576-MHz crystal. The delay-

only timers C and D in the MFP are configured for prescaling and delay generation for timing a 9600 baud asynchronous communication port. The RS-232-C interfacelevel generation is accomplished by using Motorola's MC145406, a single 16-pin device providing three RS-232-C line drivers and three RS-232-C line receivers. It provides a very efficient single-device solution for the vast majority of RS-232-C interfacing requirements. Of the standard RS-232 handshake lines, only RTS is controlled via software, DTR is strapped in the active-high state, and all others are ignored.

Unused inputs are important considerations for any MC68020 system, regardless of configuration. All inputs must be driven to a known level. Several inputs to the MC68020 were not used in this application — signals such as CDIS. BR, BGACK, AVEC, and HALT, all of which are active in a low state. These inputs were pulled to a high level to avoid conflict with functions on the devices that were used.

### SYSTEM TIMING GENERATION

The MC68020RC12 microprocessor operates at a clock speed of 12.5 MHz. The simplest way to obtain a clean, symmetrical clock signal is to use the buffered output of a 12.5-MHz oscillator to drive a pair of F04 inverter/ buffers, eliminating the use of expensive delay lines or complex timing functions. In addition, critical parameters for worst-case performance can be determined for a guaranteed functional design over worst-case timing constraints. These parameters include clock skew, setup and hold-time conformance, and worst-case signal propagation.

The basic bus cycle of the MC68020 is asynchronous and occurs in three clock periods. Using memory devices listed previously can provide for zero wait-state operation at a 12.5-MHz clock frequency. However, an MC68020 system using an 8-bit data bus would usually not have zero wait-state performance as a major system requirement. Thus, the extra gating required to allow zero waitstate access to the SRAM and EPROM is inconsistent with the minimum system configuration. A simpler approach is to allow a single wait state for memory accesses, using inexpensive 150–170-ns devices. This approach allows



MOTOROLA

# INPUTS, OUTPUTS, AND LOGIC EQUATIONS FOR U05, PAL16L8

Inputs

Pin 1 = A00; Address Bus Bit 0 Pin 2 = A01; Address Bus Bit 1 Pin 3 = A02; Address Bus Bit 2 Pin 4 = A16; Address Bus Bit 26 Pin 5 = A17; Address Bus Bit 17 Pin 6 = A18; Address Bus Bit 17 Pin 6 = A18; Address Bus Bit 18 Pin 7 = A19; Address Bus Bit 19 Pin 8 = A20; Address Bus Bit 20 Pin 9 = A21; Address Bus Bit 20 Pin 11 = A22; Address Bus Bit 21 Pin 11 = A22; Address Bus Bit 22 Pin 13 = A23; Address Bus Bit 23 Pin 14 = FC0; Function Code Bit 0 Pin 15 = FC1; Function Code Bit 1 Pin 16 = FC2; Function Code Bit 2

#### Outputs

Pin 12 = !IACK; IACK cycle output Pin 17 = !MFP; MFP select Pin 18 = !ROM; ROM select Pin 19 = !RAM; RAM select

### Logic Equations

IACK = FC0 & FC1 & FC2 & A02 & IAO1 & IAOO ;

- MFP = FC0 & !FC1 & A16 & A17 & A18 & A19 & !A20 & A21 & A22 & A23 # !FC0 & FC1 & A16 & A17 & A18 & A19 & !A20 & A21 & A22 & A23 ;
- ROM = FC0 & IFC1 & IA16 & IA17 & IA18& IA19 & IA20 & A21& IA22 & IA23 # IFC0 & FC1 & IA16 & IA17 & IA18& IA19 & IA20 & IA21& IA22 & IA23 #

RAM = FCO & IFC1 & IA16 & IA17 & IA18 & IA19 & A20 & A21&A22 & A23 # IFC0 & FC1 & IA16 & IA17 & IA18 & IA19 & A20 & A21 & A22 & A23 ;

Reference	Part Number	Description	Manufacture
U01	MC68020RC12	MPU	Motorola
U02	MCM6064P15	8K×8 SRAM	Motorola
U03	27512-170	64K×8 EPROM	Various
U04	MC68901P	MFP	Motorola
U05	PAL16L8	PAL	Various
U06	MC74F32	Quad 2-in NOR	Motorola
U07	MC74F00	Quad 2-in NAND	Motorola
U08	MC74F161	4-Bit Sync Counter	Motorola
U09	MC145406	Hex RS232 Tx/Rx	Motorola
U10	MC74F74	Dual D-Flip-Flop	Motorola
U11	MC74F74	Dual D-Flip-Flop	Motorola
U12	MC74LS14	Hex Schmitt Inverter	Motorola
U13	MC74F04	Hex Inverter	Motorola
Y01	Oscillator	12.5 MHz	Various.

Table 1. MC63020 Minimum System Configuration Parts List

NOTE: Capacitors, resistors, a crystal, a diode, and a switch are also required.

MOTOROLA 2

03/10

DSACK generation using a single MC74F74 and two of the four gates in an MC74F00.

The timing for generation of DSACK0 in this manner is simple. In all bus cycles, the address bus is guaranteed stable within 40 ns of the rising edge of the first clock of the bus cycle, and  $\overline{AS}$  is guaranteed asserted within 40 ns of the falling edge of the same clock. In all read cycles, data is required to meet a 10-ns setup time with respect to the falling edge of the last clock in the cycle, regardless of any wait states. In write cycles, data is guaranteed stable well in advance of the same edge.

Figure 2 shows a RAM/ROM read cycle followed by a RAM write cycle in the minimum system configuration. DSACK generation begins on the falling edge of the second clock of the cycle, and DSACK0 is asserted after the


rising edge of the third clock cycle. The cycle completes after the falling edge of the fourth clock cycle.

Address strobe gates the output of the PAL16L8 at U05 to select access to the ROM, RAM, or MFP during an iACK cycle. If the MFP is selected, DSACK is generated by the MFP's DTACK output. If ROM or RAM access is selected, the dual F74 DSACK generation circuit is used per the diagram shown in Figure 3.

Using the previous timing constraints, a simple formula determines the number of wait states, the speed of memory devices required, or the time allowable for decode logic in any 12.5-MHz system:

110 ns + 80 ns(# wait states) = system access time or

110 ns + 80 ns(# wait states) = device access + decode time





04/10

In the MC68020, minimum system configuration, onewait-state operation yields a total system access time of 190 ns. Using 150–170-ns devices, at least 20 ns is available for decoding, well within the performance capability of an MC74F32. The MC74F32 is used to gate address decode with AS to develop chip selects for the memory devices or for higher speed B and D series PALs.

The MC68901 MFP operates at any clock frequency from 1–4 MHz. For simplicity, the 12.5-MHz clock used to operate the MC68020RC12 was divided by four, yielding a 3.125-MHz frequency for operating the MFP. This frequency is also suitable for operating an MC74F161 4-bit counter used to generate BERR as the result of an incomplete bus cycle. The MFP generates DTACK after it has been accessed and adheres to a basic four MFP-clock bus cycle. As such, all read/write accesses to the device complete within 1.28  $\mu$ s, well within the 5–12- $\mu$ s nominal timeout of the BERR watchdog.

#### BASE ADDRESS DECODING

Decoding of base addresses for the directly accessible devices is accomplished using a single 16L8 PAL. The PAL speed required for the minimum system configuration is not critical; only the address lines and functional codes are decoded. Depending on the cycle in process, an active-low output is logically ANDed with AS (also active low) in an MC74F32 to enable the ROM, RAM, MFP, or MFP IACK. It would be possible to eliminate the MC74F32 if a high-speed PAL similar to D-series devices is used.

#### SOFTWARE

The following software listing (see Figure 4) describes minimum system initialization and routines used to verify the prototype hardware developed in this application note. The routines include a simple memory exerciser program,

Equates section

which first performs a cursory test of RAM memory and then initializes RAM, including the interrupt vector table, with appropriate information. Also included is a minimum initialization of the MC68901 MFP. Actual application software can be added as needed. The software listing in Figure 4 can be used as minimum routines for any system of similar configuration.

# SYSTEM EXPANSION

This minimum system configuration can be expanded to a 32-bit data bus configuration by adding three more SRAM and/or EPROM devices. Also add chip select connections to the memory devices, connection to the appropriate address and data bus lines, and expanded hardware in support of 8- and 16-bit accesses over the 32-bit data bus.

For an expanded system, additional I/O requirements can be handled with the unused portions of the MFP. With their highly functional programmability, the six unused ports in the general-purpose I/O can be used for external inputs to allow edge detection, pulse generation, or similar I/O functions. Added circuitry can be limited to external inputs to the device. For other functions, additional address decode logic and the particular I/O are needed.

The required hardware is described in the MC68020 User's Manual.

## CONCLUSION

The minimum system configuration can be expanded to larger data paths and can be adapted to many applications requiring the performance of Motorola's MC68020 32-bit microprocessor.

EQU EQU EQU EQU EQU	0 \$F00000 \$F003FF \$EF0000 \$40	ROM BASE ADDRESS RAM BASE ADDRESS INITIAL STACK POINTER MFP BASE ADDRESS VECTOR FOR MFP SOURCED INTERRUPT
EQU	\$4E71	STANDARD 68000 NOP INSTRUCTION
MC58901 N	1FP Registers	
EQU	MFPBAS - \$1	GPIP DATA
EQU	MFPBAS + \$3	ACTIVE EDGE
EQU	MFPBAS + \$5	DATA DIRECTION
EQU	MFPBAS + \$7	INTERRUPT ENABLE A
EQU	MFPBAS + \$9	INTERRUPT ENABLE B
EQU	MFPBAS + SB	INTERRUPT PENDING A
EQU	MFPBAS + 5D	INTERRUPT PENDING B
EQU	MFPBAS + \$F	INTERRUPT IN-SERVICE A
	EQU EQU EQU EQU EQU EQU EQU EQU EQU EQU	EQU \$F00000 EQU \$F003FF EQU \$EF0000 EQU \$40 EQU \$4271 MC66901 MFP Registers EQU MFPBAS + \$1 EQU MFPBAS + \$3 EQU MFPBAS + \$5 EQU MFPBAS + \$5

Figure 4. MC68020 Minimum System Configuration Startup Software (Sheet 1 of 5)

10/00/20 07 .00	FION MOLOTON	a Design-NET FIL 60	2-244-6591 Fax. 602-244-6693 To wouter de Waai
MFPISRB	EQU	MERRAG CAL	
MEPIMBA		MFPBAS + S11	INTERRUPT IN-SERVICE B
	EQU	MFPBAS + \$13	INTERRUPT MASK A
MFPIMRB	EQU	MFPBAS + \$15	INTERBUPT MASK B
MFPVR	EQU	MFPBAS + \$17	VECTOR
MFPTACR	EQU	MFPBAS + \$19	TIMER A CONTROL
MFPTBCR	UD3	MFPBAS + S1B	
MFPTCDCR			TIMER B CONTROL
	EQU	MFPBAS + \$10	TIMER C/D CONTROL
MFPTADR	EQU	MFPBAS + \$1F	TIMER A DATA
MFPTBDR	EQU	MFPBAS + \$21	TIMER B DATA
MFPTCDR	EQU	MFPBAS + \$23	TIMER C DATA
MEPTDDR	EQU	MFPBAS + \$25	
MFPSCR		· · · · · · · · · · · · · · · · · · ·	TIMER D DATA
	EQU	MFPBAS + \$27	SYNCHRONOUS CHARACTER
MFPUCR	EQU	MFPBAS + \$29	USART CONTROL
MFPRSR	EQU	MFPBAS + \$2B	RECEIVER STATUS
MFPTSR	EQU	MFPBAS + S2D	TRANSMITTER STATUS
MFPUOR	EQU	MFPBAS + \$2F	
	cuu	MIT DAG + 521	USART DATA
*	Program sect	ion	
*		his application is mapped to	a the constants
*	ROMBAS. All	executable code is residen	t in ROM.
START	EQU	ROMBAS	
	DCL	STACK	INITIAL STACK DOWNERS
	DC.L	ROMSTART	INITIAL STACK POINTER INITIAL PROGRAM COUNTER
000000			
ROMBUF	DS.L	32	LEAVE A LITTLE SPACE HERE
MEMDAT	EQU	*	MEMORY EXERCISER DATA
			THIS DATA IS USED TO CHECK MEMORY
	DC.8	\$5	
	DC.B	SA	
	DC.B	\$0	
	DC.B	SF	
	DS.L	\$100	LEAVE MORE SPACE
ROMISTART	EQU	*	BEGINNING OF PROGRAM SECTION
	MOVE L	SRAMBAS,D0	
	MOVEC.L	DO,VER	POINT AT BASE OF RAM AND INITIAL VBR TO POINT THERE
*			
×			*** Memory exerciser ***
	This routine of	erforms a cursory check of	memory prior to
*	proceeding. A	n error count is contained in	n D7 upon completion.
	CLR.L	D7	CIEAR EPROR COUNTER
			CLEAR ERROR COUNTER
	MOVEL	#3,03	INIT DUTER LOOP COUNTER
	LEA.L	RAMBAS,A0	POINT AT BASE OF RAM
	LEA.L	MEMDAT,A1	POINT AT MEMORY EXERCISER DATA
LOOPO	EQU	*	
	MOVE.L	\$1FFF,D0	INIT INNER LOOP COUNTER
	MOVE.B	(A1,D3),D2	GET MEMORY DATA
LOOP1	EQU	*	
	MOVE.B	D2.(A0,D0)	PUT DATA INTO MENODY
			PUT DATA INTO MEMORY
	CMP.B	(A0,D0),D2	NOW COMPARE WITH STORED DATA
	BEQ.S	L00P1_1	JUMP AROUND IF THE SAME
	ADDQ	#1,D7	ELSE INCREMENT ERROR COUNTER
LOOP1_1	EQU	*	
	DBRA	D0,L00P1	TEST ALL OF RAM MEMORY
	DBRA	D3,L00P0	
	DDIR	03,00010	FOR ALL DATA TYPES (4 TESTS)

Figure 4. MC68020 Minimum System Configuration Startup Software (Sheet 2 of 5)

05/10

10/03/93 07:30

From Motorola Design-NET FN: 602-244-6391 Fax: 602-244-6693

TO WOUTER de Waai

05/10


2	¥	
1	÷	
ļ	÷	
1	*	

When done with test, memory is to be initialized with NOPs and vector table initialized with address of generic handler. Afte initialization, D7 will contain the number of errors from the test section.

MEMINIT	EQU	*	
INICIALITALI			
	LEA.L	RAMBAS,A0	POINT AT BASE OF RAM AGAIN
	MOVE.L	#\$1FFE,D0	USE AS LOOP COUNTER FOR MEMINIT
	MOVE.L	#\$3FE,D2	POINT AT BOTTOM OF VECTOR TABLE
	MOVEW	#NOP,D1	FILL NON-VECTOR MEMORY WITH NOPs
LOOP2	EQU	*	*
20012		D1 (40 D0)	OUT DATA ATO MENDOU
	MOVE.W	D1,(A0,D0)	PUT DATA INTO MEMORY
	SUBQ	#2.D0	DECREMENT COUNTER
*	CMP.L	D0,D2	NOW LOOK FOR BOTTOM OF VECTOR
'n			TABLE
	BNES	LOOP2	- CONTINUE UNTIL THERE
	SUBO	#2.00	ELSE MOVE TO LONG-WORD INIT
	MOVE.L	#EXCHND,D1	AND PUT GENERIC EXCEPTION HANDLER
*	WOYLL.	#EXCITIVE,DT	
			IN REST OF VECTOR TABLE MEMORY
10000		*	
LOOP3	EQU		
	MOVE.L	D1,(A0,D0)	PUT HANDLER ADDRESS THERE
	SUBQ	#4,D0	AND DECREMENT POINTER
·	BGE.S	LOOP3	FILL REST OF MEMORY
*	Done with me	emory check/initialization	
*	Now hit the	MC68901 MFP	
	TADAA THE CLE		
	103	A ACTINUT	
*	JSR	MFPINIT	DO SO AS SUBROUTINE FOR ADDED USE
			AT LATER TIME
	TST	07	NOW CHECK IF ANY ERRORS
	BEQ	NO_ERR	IF NONE OUTPUT OK MESSAGE
*			ELSE OUTPUT ERROR MESSAGE
	LEA.L	ERRMSG.A0	POINT AT TOP OF MESSAGE
	LEA.L	ERMEND,A1	AND POINT AT END
	BRAS	INITND	
	DRA.3	INTINO	JUMP TO END OF INIT ROUTINE
		*	
NO_ERR	EQU		INIT OK!!!
	LEA.L	OKMSG,A0	POINT AT MESSAGE
	LEA.L	ERRMSG-1,A1	POINT AT END OF MESSAGE
			EVEN 67 TO F AND STATUTE OF A DESCRIPTION OF A DESCRIPTIO
INITND	EQU	*	
	JSR	SEROUT	OUTPUT MESSAGE OVER SERIAL PORT
*			THEN FALL THRU TO
			THEN FALL THIN TO
POLL	EQU	*	POLL OFFICE PORT FOR INDUT
1 OLL		#2 MEDDCD	POLL SERIAL PORT FOR INPUT
	BTST.B	#3,MFPRSR	CHECK FOR BREAK
	BNE.S	BREAK	IF PRESENT, JUMP TO PROCESS
	BTST.B	#7,MFPRSR	ELSE CHECK FOR CHARACTER
	BEQ.S	POLL	LOOP IF NO DATA PRESENT, ELSE
*			DATA PRESENT IN USART RECEIVER
*			USER INSERT INPUT CHARACTER
*			PROCESSING ROUTINE HERE
DOCAH	1000 C	*	
BREAK	EQU		BREAK DETECT ROUTINE
*			
ĸ			USER INSERT BREAK HANDLER HERE
	JMP	POLL	AND RETURN WHEN COMPLETED

Figure 4. MC68020 Minimum System Configuration Startup Software (Sheet 3 of 5) — See Page 9 for Sheet 4 — ,






MOTOROLA

7

AN1015/D



FIUM MICIUTURA DESIGN HET THE UUE ETT UUE IT AN. OUL

In vary al rab

n System Schematic Diagram

AN1015/D

U 11 U .....

.

	a	1	٦	n	
v	9	۴.		~	

SEROUT	EQU	*	DUTPUT MESSAGE VIA MC68901 USART
*			BEGINNING OF MESSAGE POINTED AT BY
,			AO, END BY AI
	ETST.B	#7.MFPTSR	CHECK FOR BUFFER EMPTY
	BEQ.S	SERDUT	AND LOOP UNTIL SO
			•
	MOVE.B MOVE.B	(A0) + .D0 D0.MFPUDR	GET DATA POINTED TO BY AO INTO DO AND PUT INTO USART DATA REGISTER
	CMPA	A1,A0	COMPARE CURRENT ADDRESS WITH END
	BGE.S	SEROUT	LOOP UNTIL DONE.
	RTS		ELSE RETURN WHEN COMPLETED.
*	GENERIC EX	CEPTION HANDLER	
*	THE GENERI	C EXCEPTION HANDLER ACC	OMMODATES EXCEPTIONS
*	THAT OCCUR	R IN THE MINIMUM SYSTEM	VIA RTE. ADD
*	APPLICATIO	N S/W HERE TO ACCOMMOD	DATE EXCEPTIONS THAT
	ARE PROCES	SED IN SPECIFIC APPLICATI	ONS
EXCHND	EQU	*	GENERIC EXCEPTION HANDLER
*	10000		USER INSERT HANDLER(S) AS NEEDED
	RTE		AND RETURNS
MEPINIT	EQU	*	MC68901 INITIALIZATION ROUTINE
	CLR.L	DO	CLEAR DO
	SUBQ	#1,D0	THEN TURN INTO ALL 1's
	MOVE B	DO,MEPDDR	ALL MFP 1/0 INITID TO OUTPUT
	ADDQ	#3.00	NOW TURN DO INTO 2
	MOVE.B	DO, MEPTCOR	SELECT 1/4 Tx CLOCK
2 1 2	MOVE.B	DO, MEPTDOR	SELECT 1/4 Rx CLOCK
	MOVED		SELECT DIVIDE BY 4 IN C/D CNTRL REG
	MOVE.B MOVE.B	#\$11,MFPTCDCR #\$88,MFPUCR	SELECT DIVIDE BY 16, 8-BIT.
*	WOVE.D	# 000, WH 1 0 0 H	NO PARITY IN USART CONTROL
×			REGISTER
*	INITIALIZE M	FP VECTOR AND HANDLER	
	MOVE.L	#MFPVCT,D0	GET VECTOR
	MOVE.B	D0,MFPVR	LOAD INTO MEP
	ASL.L	#2,00	NOW SHIFT LEFT 2
	MOVEL	DC,A0	PUT INTO ADDRESS REGISTER
	MOVE.L	#MFPEXC,(A0)	AND INIT APPROPRIATE VECTOR
•	NOW START	TX, RX CLOCKS	
	MOVE.B	#1,MFPRSR	START RECEIVER CLOCK
	MOVE.B	#5,MFPTSR	START TRANSMITTER CLCCK
	BSET.B	#7,MPFGPIP	NOW RAISE RTS
	RTS		DONE!! RETURN FROM ROUTINE
1005110		ON HANDLER ROUTINE	
AFPEXC	EQU	<b>T</b>	
	RTE	USER INSERT EXCEPTIO	IN HANDLER HERE
11 11	012		
t.	MESSAGES S	ECTION	

Figure 4. MC68020 Minimum System Configuration Startup Software (Sheet 4 of 5)

OKMSG	EQU DC.B	* 'WELCOME TO MINSYS CONFIGURATION SYSTEM!>'		
ERRMSG	EQU	*		
	DC.B	MEMORY ERRORS	ENCOUNTERED!!!	
ERRMND	EQU	*		
	DC.B	'>'		
	END	START	END OF PROGRAM	

Figure 4. MC68020 Minimum System Configuration Startup Software (Sheet 5 of 5)

Motorola reserves the right to make changes without further notice to any products herain to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not authorized for use as components in life support devices or systems intended for surgical implant into the body or intended to support or sustain life. Buyer agrees to notify Motorola of any such intended end use whereupon Motorola shall determine availability and suitability of its product or products for the use intended. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity/Affirmative Action Employer.

#### Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. EUROPE: Motorola Ltd.; European Literature Center; 88 Tanners Drive, Blakelands Milton Keynes, MK145BP, England. ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; P.O. Box 80300; Cheung Sha Wan Post Office; Kowloon Hong Kong.

300



MOTOROLA

AN1015/D

Sector States