DL413/D



Radio, RF and Video Applications



DL413/D



Radio, RF and Video Applications

This manual is a compilation of Application Notes and other applications literature concerned with Motorola's semiconductors for Radio, RF and Video applications. The documents were published originally by Motorola under the references shown in the Contents list. Specific data on all of Motorola products, including the devices mentioned in this manual, can be obtained through Motorola's Franchised Distributors and Sales Offices.

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights or the rights of others. Motorola products are not designed, intended or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and @ are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Includes literature available at May 1991(AD66) All trademarks recognized.

© MOTOROLA INC. All Rights Reserved First Edition 1991 — DL413/D Printed in Great Britain by Tavistock Press (Bedford) Ltd. 5000 7/91

Contents

page

Device Cros	s Reference	7
Abstracts of	Applications Documents	11
Applications	3 Documents	
AN433	TV On-Screen Display Using the MC68HC05T1	
AN438	300W, 88-108MHz Amplifier Using the TP1940 MOSFETs Push-Pull Transistor	
AN531	MC1596 Balanced Modulator	41
AN535	Phase-Locked Loop Design Fundamentals	
AN545A	Television Video IF Amplifier Using Integrated Circuits	67
AN556	Interconnection Techniques for Motorola's MECL 10,000 Series Emitter Coupled Logic	
AN721	Impedance Matching Networks Applied to RF Power Transistors	103
AN761	Video Amplifier Design: Know Your Picture Tube Requirements	121
AN779	Low-Distortion 1.6 to 30MHz SSB Driver Designs	
AN791	A Simplified Approach to VHF Power Amplifier Design	
AN827	The Technique of Direct Programming by Using a Two-Modulus Prescaler	
AN829	Application of the MC1374 TV Modulator	
AN847	Tuning Diode Design Techniques	
AN860	Power MOSFETs versus Bipolar Transistors	
AN878	VHF MOS Power Applications	
AN879	Monomax: Application of the MC13001 Monochrome Television Integrated Circuit	
AN921	Horizontal APC/AFC Loops	
AN923	800MHz Test Fixture Design	
AN932	Application of the MC1377 Colour Encoder	
AN955	A Cost Effective VHF Amplifier for Land Mobile Radios	
AN969	Operation of the MC145159 PLL Frequency Synthesizer with Analog Phase Detector	
AN980	VHF Narrowband FM Receiver Design Using the MC3362 and the MC3363 Dual Conversion Receivers	273
AN1019	Decoding Using the TDA3330, with Emphasis on Cable In/Cable Out Operation	
AN1040	Mounting Considerations for Power Semiconductors	
AN1041	Mounting Procedures for Very High Power RF Transistors	
AN1044	The MC1378 — A Monolithic Composite Video Synchronizer	
AN1051	Transmission Line Effects in PCB Applications	
AN1076	Speeding up Horizontal Outputs	
AN1080	External-Sync Power Supply with Universal Input Voltage Range for Monitors	403
AN1103	Using the CR3424 for High Resolution CRT Applications	
AN1106	Considerations in Using the MHW801 and MHW851 Series RF Power Modules	
AN1107	Understanding RF Data Sheet Parameters	
ANE416	MC68HC05B4 Radio Synthesizer	
ANHK02	Low Power FM Transmitter System MC2831A	
ANHK07	A High Performance Manual-Tuned Receiver for Automotive Application Using Motorola ICs MC13021, MC13020 and MC13041	
EB104	Get 600 Watts RF from Four Power FETs	
EB109	Low Cost UHF Device Gives Broadband Performance at 3.0 Watts Output	505
Additional Ir	formation	511

Device Cross Reference

Device Cross Reference

This quick-reference list indicates where specific components are featured in applications documents reproduced in this Manual.

2N5401	AN1076
BF393	AN761
CR3424	AN1103
MC68HC05B4	ANE416
MC68HC05T1	AN433
MC1323	AN761
MC1324	AN761
MC1330	AN545A
MC1350	AN545A
MC1352	AN545A
MC1374	AN829
MC1377	AN932
	AN1044
MC1378	AN1044
MC1396	AN761
MC1596	AN531
MC2831A	ANHK02
MC3362	AN980
MC3363	AN980
MC3423	AN1080
MC13001	AN879
MC13020	ANHK07
MC13021	ANHK07
MC13041	ANHK07
MC145026	ANHK02
MC145028	ANHK02
MC145157	ANE416

MC145159	AN969
MC145160	ANHK02
MC145412	ANHK02
MHW801	AN1106
MHW851	AN1106
MJE18004	AN1080
MOC8102	AN1080
MPSG1000	AN1076
MRF50	EB104
MRF141G	AN1041
MRF151G	AN1041
MRF153	AN1041
MRF154	AN1041
MRF155	AN1041
MRF175G	AN1041
MRF176G	AN1041
MRF237	AN955
MRF430	AN1041
MRF630	EB109
MRF1946A	AN955
MTP4N90	AN1080
MTP3055EL	AN1076
TDA3301	AN1044
TDA3330	AN1019
TP1940	AN438
UC3842A	AN1080
UC3843A	AN1080

Abstracts of Applications Documents

.

.

Abstracts

AN433 TV On-Screen Display Using the MC68HC05T1

The T-series devices in the M68HC05 MCU Family provide a convenient and cost-effective means of adding On Screen Display capability (OSD) to TVs and VCRs. The MC68HC05T1 is at the centre of the T-series price/ performance range, and is used in this example. Full software listings are provided for a ROM-efficient implementation of an 8-row by 16-character display, including Programme Change, Channel Mode, Automatic Search, Analogues and Channel Name.

AN438 300W, 88–108MHz Amplifier Using the TP1940 MOSFETs Push-Pull Transistor

Provides the design of an efficient 300W amplifier with high power gain, compact physical layout and operation on a 50V power supply. It uses the TP1940, a high power, high gain, broadband push-pull Power MOSFET with low Reverse Transfer Capacitance. Includes circuit, parts list, PCB attwork and component layout.

AN531 MC1596 Balanced Modulator

The MC1596 Monolithic Balanced Modulator is a versatile HF communications building block. It functions as a broadband, double-sideband suppressed-carrier balanced modulator without the need for transformers or tuned circuits. This article describes device operation and biasing, and gives circuit details for typical modulator/ demodulator applications in AM, SSB and suppressedcarrier AM. Additional uses as an SSB Product Detector, AM Modulator/Detector, Mixer, Frequency Doubler, Phase Detector and others are also illustrated. An appendix gives detailed AC and DC analysis.

AN535 Phase-Locked Loop Design Fundamentals

The fundamental design concepts for phase-locked loops implemented with integrated circuits are outlined. The necessary equations required to evaluate the basic loop performance are given in conjunction with a brief design example.

AN545A Television Video IF Amplifier Using Integrated Circuits

This application note considers the requirements of the video IF amplifier section of a television receiver, and gives working circuit schematics using integrated circuits which have been designed specially for consumer oriented products. The integrated circuits used are the MC1350 MC1352 and the MC1330.

AN556 Interconnection Techniques for Motorola's MECL 10,000 Series Emitter Coupled Logic

The MECL 10,000 Series is designed to be the most usable very high speed logic available. It satisfies the growing need for high clock rate capability and short propagation delays with minimum layout constraints. This comprehensive note describes some characteristics of high speed digital signal lines and the wiring rules for MECL 10,000. Discussions include PCB interconnects and wirewrapping techniques.

AN721 Impedance Matching Networks Applied to RF Power Transistors

This note covers the basics of interstage and output impedance matching of RF power transistors. Graphical and numerical methods of solution are clearly described along with sample problems. Photos, schematics and charts are generously provided throughout.

AN761 Video Amplifier Design: Know Your Picture Tube Requirements

This note describes video amplifier design considerations for unitized gun and conventional picture tubes. Some unique design techniques are discussed taking advantage of Motorola's MC1323 chroma demodulator. Design objectives of video amplifiers are discussed.

AN779 Low-Distortion 1.6 to 30MHz SSB Driver Designs

A general discussion for broadband drivers and their requirements for linear operation. Design examples are given using Motorola plastic transistors and high-gain hybrid modules designed for operation in the 1.0 to 250MHz range. The amplifiers range in power gain from 25 to 55dB and are capable of driving power amplifiers to levels up to several hundred watts.

AN791 A Simplified Approach to VHF Power Amplifier Design

The design of 35W and 75W VHF linear amplifiers. The construction technique features printed inductors, the design theory of which is fully described. Complete constructional details, including a printed circuit layout, facilitate easy reproduction of the amplifier.

AN827 The Technique of Direct Programming by Using a Two-Modulus Prescaler

The technique and system described here offer a new approach to the construction of a phase-locked loop divider.

AN829 Application of the MC1374 TV Modulator

The MC1374 was designed for use in applications where separate audio and composite video signals are available, which need converting to a high quality VHF television signal. It is ideally suited as an output device for subscription TV decoders, video disc and video tape players.

AN847 Tuning Diode Design Techniques

Tuning diodes are voltage-variable capacitors employing the junction capacitance of a reverse-biased PN junction. A simplified theory of tuning diodes is presented, and a number of considerations to be employed in designs using tuning diodes are also discussed.

AN860 Power MOSFETs versus Bipolar Transistors

This application note discusses the characteristics of FETs and bipolar devices. Both have the same basic geometry but with some mask changes. One is processed as a MOSFET and the other as a bipolar. It is doubtful that the power FET will ever replace the bipolar transistor in all areas of communications equipment. It will have its applications in low and medium power VHF and UHF amplifiers, eliminating the need for internal matching, and up to medium power low band and VHF SSB, where the high order IMD is beginning to be more significant due to the crowded frequency spectrums.

AN878 VHF MOS Power Applications

The construction characteristics and advantages of RF power FETs are described with emphasis on the VHF frequency range. Particular attention is given to the excellent gain control characteristics of these devices.

AN879 Monomax: Application of the MC13001 Monochrome Television Integrated Circuit

This application note presents a complete 12" black and white line-operated television receiver including artwork for the printed circuit board. It is intended to provide a good starting point for the first-time user. Some of the most common pitfalls are overcome and the significance of component selections and locations are discussed.

AN921 Horizontal APC/AFC Loops

The most popular method used in modern television receivers to synchronize the line frequency oscillator is the phase locked loop. The operating characteristics and parameters of the loops are discussed.

AN923 800MHz Test Fixture Design

Techniques for the general case of UHF-800MHz circuit design are presented. Emphasis is placed specifically on test fixture design for the 800MHz. Text fixtures, the most valuable tools available for measuring and maintaining device consistency, are also presented.

AN932 Application of the MC1377 Colour Encoder

The MC1377 is and economical, high quality, RGB encoder for NTSC or PAL applications. It accepts RGB and composite sync inputs, and delivers a 1V p-p composite NTSC or PAL video output into a 75 Ω load. It can provide its own colour oscillator and burst gating, or it can easily be driven from external sources. Performance virtually equal to high-cost studio equipment is possible with common colour receiver components.

AN955 A Cost Effective VHF Amplifier for Land Mobile Radios

This application note describes a two-stage, 30 watt VHF amplifier featuring high gain, broad bandwidth and outstanding ruggedness to load mismatch, achieved by the use of the new MRF1946A power transistor.

AN969 Operation of the MC145159 PLL Frequency Synthesizer with Analog Phase Detector

The MC145159 is a phase-locked loop frequency synthesizer with an improved sample-and-hold phase detector. It incorporates a range of features making it of particular interest in 2-way radios, cellular radiotelephones and avionics equipment. This note discusses its open loop characteristics, and shows that it reduces VCO modulation sidebands while allowing wider loop bandwidths than are possible with digital phase detectors.

AN980 VHF Narrowband FM Receiver Design Using the MC3362 and the MC3363 Dual Conversion Receivers

The MC3362 and MC3363 narrow-band FM dual conversion receivers feature excellent VHF performance with low power drain, making them ideal for cordless telephones, narrowband voice and data receivers and RF security devices. This note provides a detailed description of the operation of the two devices, plus circuits and descriptions for four applications: A single Channel VHF FM Narrowband Receiver; A Ten Channel Frequency Synthesized Cordless Telephone Receiver; A 256 Channel Frequency Synthesized Two Metre Amateur Band Receiver; and A Single Chip Weather Band Receiver.

AN1019 Decoding Using the TDA3330, with Emphasis on Cable In/Cable Out Operation

The TDA3330 is a Composite Video to RGB Colour Decoder originally intended for PAL and NTSC colour TV receivers and monitors — so its data sheet concentrates on picture tube drive. This practical application note supplements the data sheet by providing circuits for video cable drive as used in video processing, frame store and other specialized applications, and expands on TDA3330 functional details. Includes PCB artwork and layout of an evaluation board.

AN1040 Mounting Considerations for Power Semiconductors

The operating environment is a vital factor in setting current and power ratings of a semiconductor device. Reliability is increased considerably for relatively small reductions in junction temperature. Faulty mounting not only increases the thermal gradient between the device and its heat sink, but can also cause mechanical damage. This comprehensive note shows correct and incorrect methods of mounting all types of discrete packages, and discusses methods of thermal system evaluation.

AN1041 Mounting Procedures for Very High Power RF Transistors

High power (200-600W) RF semiconductors such as the MRF153... and MRF141G... series dissipate an abnormally large amount of heat within a small physical area. Heat sink material, surface finish, mounting screws, washers and screw torque are extremely important factors in ensuring reliability. This note explains why

AN1044 The MC1378 — A Monolithic Composite Video Synchronizer

The MC1378 provides an interface between a remote composite colour video source and local RGB. On-chip circuitry can lock a local computer to the remote source, switching between local and remote signals to generate composite video overlays. This detailed note describes local and remote operation, picture-in-picture applications and the design of test fixtures to help system development. Printed circuit artwork for an evaluation board is provided. The NTSC/PAL colour encoder is similar to the MC1377, discussed in detail in AN932.

AN1051 Transmission Line Effects in PCB Applications

As rise and fall times become faster in order to achieve high operating speeds, transmission line effects on PCBs can be very significant, with the possibility of unpredictable behaviour. This note presents a guideline as to when to analyse, discusses the characteristics of different types of PCB trace, describes Lattice Diagram and Bergeron Plot analysis, and summarises termination methods. Includes 10 worked examples.

AN1076 Speeding up Horizontal Outputs

Motorola's SCANSWITCH transistors are designed specifically as fast drivers for horizontal outputs. Optimum performance is achieved when 5 base drive conditions are met. This successful base drive circuit starts with the output transistor's physics and works back to the horizontal oscillator.

AN1080 External-Sync Power Supply with Universal Input Voltage Range for Monitors

As the resolution of colour monitors increases, the performance and features of their power supplies becomes more critical. EMI/RFI generated by switching power supplies can adversely affect resolution if switching frequency is not synchronised to horizontal scanning frequency. This 90W flyback switching supply demonstrates the use of new high-performance devices in a low-cost design, and includes a new universal input voltage adapter.

AN1103 Using the CR3424 for High Resolution CRT Applications

The CR3424 hybrid video amplifier solves the problem of video amplifier speed that has hitherto limited the performance of ultra-high resolution CRT monitors. The amplifier achieves less than 2.9ns rise and fall time for a 40V output swing. This note discusses the effect of the video amplifier on CRT picture quality, input characteristics of the CR3424, and two example drive circuits.

AN1106 Considerations in Using the MHW801 and MHW851 Series RF Power Modules

The MHW801 and MHW851 series of power modules are designed for use in cellular portable radios. A considerable amount of applications information is included in the data sheet; this note provides additional information concerning general electrical considerations, noise characteristics, gain control, circuit considerations and mounting.

AN1107 Understanding RF Data Sheet Parameters

The data sheet is often the only source of information about the characteristics and capability of a product. This is especially true of RF devices, which have many unique specifications. It is therefore important that the manufacturer and designer speak a common language. This paper reviews the significance of the quoted values and highlights critical characteristics. Descriptions cover the procedures used to obtain impedance and thermal data, the importance of test circuits, low noise considerations and linearity requirements.

ANE416 MC68HC05B4 Radio Synthesizer

Synthesis of the local oscillator in a superheterodyne radio provides many advantages over mechanical tuning, including accuracy, stability and storing often-used frequencies. In this application, an MC145157 CMOS Synthesizer is controlled by an MC68HC05B4 MCU — the software is mask programmed in parts marked 'MC68HC05B4 DEMO', but could alternatively be programmed into an MC68HC05B6. A 6-digit LCD driver is controlled through the Serial Communications Interface, while the standby mode is used to eliminate interference with the radio.

ANHK02 Low Power FM Transmitter System MC2831A

This application note provides information concerning the MC2831A, a one-chip low-power FM transmitter system designed for FM communication equipment such as FM transceivers, cordless telephones, remote control and RF data link.

ANHK07 A High Performance Manual-Tuned Receiver for Automotive Application Using Motorola ICs MC13021, MC13020 and MC13041

This design is intended to provide radio engineers with a good start in automotive manually-tuned AM stereo receiver design. After discussing the most important principles of this type of receiver, a design is presented complete with circuit, PCB attwork and performance curves.

EB104 Get 600 Watts RF from Four Power FETs

This unique push-pull/parallel circuit produces the power output of four devices without the loss and cost of power splitters and combiners. Full circuit details and PCB masters are provided for this MRF50 RF power FET design, including transformer details and performance analysis.

EB109 Low Cost UHF Device Gives Broadband Performance at 3.0 Watts Output

The package is the major cost in low to medium power RF transistors. Motorola introduced the common emitter TO-39 some years ago to limit cost increases. Good design and construction techniques can extend its use to broadband UHF amplifiers, like this broadband application of the low-cost MRF630, a transistor capable of 3W output power with 10dB gain at 512MHz. Emphasis is placed on mounting techniques.

Applications Documents

TV on-screen display using the MC68HC05T1

By Peter Topping Motorola Ltd., East Kilbride, Scotland

INTRODUCTION

The "T" members of the MC68HC05 family of MCUs provide a convenient and cost effective method of adding on-screendisplay (OSD) to TVs and VCRs. As well as the OSD capability, they include 8 Kbytes of ROM (adequate for Teletext, frequency-synthesis, stereo and OSD), 320 bytes of RAM, a 16-bit timer and 8 pulse-width-modulated D/A converters. The MC68HC(7)05T7/8 also includes IIC hardware and, by using a 56/64 pin package, 4 ports of I/O independent of the OSD, serial and D/A outputs. It is thus suitable for large fullfeature chassis. The MC68HC05T1 is in the middle of the price/performance range and includes most of the features of the MC68HC05T8 but in a 40-pin package. This is achieved by sharing I/O with the other pin functions (SPI, OSD, D/A). Even if all these features are used there is sufficient I/O for most applications. The low cost MC68HC05T4 has 5 Kbytes of ROM and 96 bytes of RAM making it suitable for simpler (mono, non-Teletext) applications.

68HC05T1 OSD FEATURES

- Programmable display of 10 rows of 18 characters
- 24 byte (18 data + 6 control) single row architecture
- Settable in software to any one of four standards
- Zero inter-row and inter-column spacing
- 64 user-defined mask-programmable 8 x 13 characters
- Programmable horizontal position

- Character colour selectable from 4 colours/row
- Software programmable (start, stop and colour) window
- 4 character sizes (normal, double height and/or width)
- Half-dot character rounding
- Selectable half-dot black outline

OSD CHARACTERISTICS

The HC05TX series have an OSD capability of 10 rows of 18 characters. Each row can contain characters of four colours selected from the eight available colours (black, blue, green, cyan, red, magenta, yellow and white). The rows can independently select double height and/or double width and the start and stop positions of a background window of any colour. The signals sent to the TV are Red, Green, Blue, fast-blanking and half-tone. Separate horizontal and vertical synchronisation inputs are required.

The OSD architecture employed includes only a single line of display RAM. This makes the software more complicated but reduces the silicon area required to implement the OSD function. The software is required to update the display RAM on a regular basis. When operating in the 625-line PAL standard the updates must occur at 1.66 ms (26 lines) intervals in order to display adjacent lines. The OSD hardware can generate an interrupt when an update is required.

are 18 data registers (one for each character) and 6 control registers arranged as shown below. The table is for the T1, some of the control bits are different in the T4/7/8

- \$20-\$31 OSD Data registers
 - \$32 CAS Read status, Write colours 1 & 2 and outline enable
 - \$33 C34 Colours 3 & 4
 - \$34 RAD Row address, character size, int_enable, RGB invert.
 - \$35 WCR OSD & PLL enable, Window enable and start column
 - \$36 CCP Window colour and end column
 - \$37 HPD Horizontal position, standard selection

The OSD display is timed from an on-chip 14 MHz oscillator which is phase locked to the TV's line synchronisation pulses. The vertical synchronisation depends on the standard in use. Four standards are available (15.75 kHz/60 Hz, 31.5 kHz/120 Hz, 15.625 kHz/50 Hz and 31.25 kHz/100 Hz). The standard is selected by control bits in the T1/2 but is automatic in the T4 and the T7/8.

64 OSD characters are mask programmed along with the user ROM. The spacing and full size of the characters is the same at

 8×13 (for 625-line standard). This allows continuous graphics. Half-dot interpolation hardware doubles the apparent resolution to produce smoother characters. A software selectable black outline (a half-dot wide) is also implemented in the hardware. Because the half-dot circuitry has to know the information for the next line of pixels, a 14th line is available in the character generator ROM to facilitate look ahead. The vertical height of a character is 26 lines (52 including interlace) and the horizontal width is 2 2/7 μ s (1/7 μ s per half pixel).

SOFTWARE

There are several approaches to writing OSD software to operate with the single line architecture. The choice will affect the amount of ROM and RAM used. One principle is to have a separate interrupt routine for each type of row to be displayed. This method will use little RAM but will be inefficient in its use of ROM. The other approach is to write a single interrupt routine which transfers display information from a block of normal RAM to the display RAM as it is required for each new line. This method will be more ROM efficient but requires a RAM location for every display character. The amount of RAM used depends on the maximum amount of data which has to be displayed at any one time. The choice between these two methods will depend on the type of data to be displayed. The first method may be better if much of the displayed data is fixed. This could be, for example, a series of menus. The second method will however be more appropriate if the data is mostly variable. This will usually be the case in conventional TV applications.

This application note describes an implementation of the second of the above approaches. A block of RAM is used to contain a copy of all the data to be displayed. The size of this block can be changed to reflect the number of rows and the number of characters per row. The choice made in the example described here is 8 rows of 16 characters. This is slightly less

than the maximum available and was chosen because the total number of characters (128) corresponds to the available page 1 RAM in the MC68HC05T1. The choice of 16 characters per row also slightly simplifies the software. The software allows any eight of the ten available rows to be used but only the first 16 of the 18 available characters. This choice does not prevent access to the right-hand-side of the screen as the display can be moved to the right under software control. The use of page 1 for the RAM does not incur any significant compromise in execution time. It also leaves free the page 0 RAM for the rest of the TV control software, which would be made less efficient if it had to use page 1 RAM, where direct addressing and bit manipulation instructions cannot be used. This choice slightly increases the ROM used by the OSD code, as 3-byte extended store instructions sometimes need to be used to write data to the RAM used for OSD characters.

The 1-byte indexed addressing mode can however be used in page 1. This addressing mode can access up to address \$1FE and is made use of in the example software. For example the OSDCLR routine used to initialise RAM locations used for OSD employs a CLR DRAM-1,X instruction. DRAM is the start of page 1 RAM at \$100 so DRAM-1 evaluates as \$FF a 1-byte offset

INTERRUPT ROUTINE

The OSD update interrupt routine (NLINE) shown in the program listing transfers data from page 1 RAM to display RAM each time an interrupt occurs. The first operation is to increment the pointer which selects the next row number. This pointer (OSDL) is subsequently used to transfer the appropriate data from page 1 RAM to the OSD RAM. So that any row number can be used the pointer selects the number from a table unique to each type of display. The appropriate table is determined by the value of LIND. The pointer is incremented until the corresponding row number is zero when the pointer is reset to zero. This allows any sub-set of up to 8 of the 10 available rows to be used. The next row number (ORed with the character size information contained in RAM) is written into the appropriate register (\$34). The row number in this register is compared by the OSD hardware with the current position of the raster. When they match, an interrupt is generated and the next interrupt routine is performed. The other control registers are then updated from the page 0 RAM locations, which are used for this purpose

To save RAM only three (RAD, CAS & CCR) of the six control registers are loaded in this way. The pointer OSDL is multiplied by 3 using the table M3, as this is guicker than shifting and adding. In this example the other registers are loaded by the main program and therefore have fixed values for each display. The fixed registers are Colour 3/4 (\$33), Window enable/start column (\$35) and Horizontal position delay (\$37). As this choice would not allow windows to be enabled on individual rows. window enable is controlled by the un-used bit (6) in the RAM byte used to update the Colour 1/2 register (CAS). This choice of fixed registers limits the flexibility of the display but clearly all registers can be updated on a line-by-line basis if more RAM is used. The limitations imposed by this choice are that colours 3 & 4, the window start column and the horizontal position apply to a whole display rather than to individual lines. In practice these constraints were not found to be significant restrictions for the displays required for TV use.

The interrupt routine then transfers the relevant OSD data from page 1 RAM into the OSD data registers. This is done using linear, repetitive code in order to minimise the time taken by the interrupt routine. The code used 8 cycles (4 μ s) for each byte transferred. Less ROM space would be utilised if a loop was employed but this would use 28 cycles per byte. The best choice depends on whether time or ROM use is more critical. The example code includes a cycle count to calculate the length of the interrupt routine. The time taken is 121 ± 4 μ s. This includes the time taken by the interrupt itself. An alternative method of OSD data transfer (TOSD2) using a loop is

included as comments in the listing. It would take an additional $165 \, \mu s$.

The last task performed by the interrupt routine is to control any character or window flashing. The software allows one or two characters (on a selected row) and one window (on the same or a different row) to be flashed at a rate determined by the MCU's timer. This function could be performed outwith the interrupt routine in the main program and the time taken to perform it is not included in the figure given above.

MAIN OSD PROGRAM

The remainder of the OSD control program does not write directly to most of the display registers. It simply puts the required display and control information into the blocks of RAM allocated for this purpose, together with supplying the coordinates of any required flashing characters or windows. It must, however, write to the display control registers not updated by the interrupt routine; in this example these are \$33, \$35 and \$37. The program has 4 main parts. These are the idle, channel name table, program/channel number and analogue displays. The idle display applies when no transient display (eg program number and channel number or name) is on. The OSD idle condition is selectable between blank and a small program number at the bottom right hand corner of the screen.

The OSD example program (assembler listing included) is just part of the code required to control a TV set. This program was incorporated in HC05T1 software along with four other modules. These were the base module (idle loop, transient control, locai keyboard, IR, IIC and 'reset), the tuning module (PLL, analogue and NVM control), the stereo module (stereoton and Nicam) and the Teletext module (FLOF level 1.5). The microprocessor in a TV application will usually need to handle the reception of IR commands. Polled methods of IR reception are most effective if the time made unavailable to them by interrupts is minimised. It is for this reason that the illustrated OSD interrupt routine was written to execute as fast as possible. This is, however, not so much of a problem if the TCAP facility is used for IR reception. When a falling edge occurs, the timer value is saved and it does not matter if the interrupt which processes this information is not serviced until several hundred microseconds later. The allowable size of this delay will of course depend on the IR protocol in use. The biphase protocol used with the example OSD software (transmitter chip: MC144105) has a minimum spacing of 1 ms between consecutive edges.

The next section describes the OSD features of this software. Some of the data used in the OSD is passed from other modules (particularly the tuning module) The same RAM allocation file was used in all modules so this part of the listing shows the locations used to pass data between them.

OSD FEATURES PROVIDED IN THE EXAMPLE PROGRAM

Program change

When keys 0-9, PC- or PC+ are pressed, the new program number appears (in cyan) at the bottom-right-hand corner of the screen in double height/double width characters and stays for 5 seconds after the last change. Above this display either the channel name (if one has been defined) or the channel number is shown (normal size). After 5 seconds this display times out and there is either no display or a permanent normal size program number display. This is selectable using the Teletext MIX key.

For program numbers of 10 and over, three keys are required. They are selected by first pressing "—" Two flashing dashes are displayed, the first 0-9 key (only 0-4 valid) will be taken as the tens digit and the second as the units digit. If a new program number has not been selected within 30 seconds, the TV returns to the previous display (nothing or the old program number).

Channel mode

When the P/C key is pressed, the program number and channel name (or number) is displayed for 5 seconds as an indication of the current status. If it is pressed again during this period, the TV changes to channel mode. This will remain for 30 seconds after the last key-press. The display (in yellow) shows the program number as in program mode along with the channel number. The channel number flashes to show that it will be changed if a number or PC- or PC+ key is pressed. New channels can be selected. If the STORE key is pressed then the current channel is stored against the current program number if no key is pressed for 30 seconds, the TV returns to program mode. If the channel has been changed but STORE not pressed then the TV will reture back to the channel stored against the current program.

Automatic search

When SEARCH is pressed the TV goes into the channel mode and the on screen display is as described above. The channel number is incremented at a rate of 2 per second until a signal is found. The search then stops. A press of STORE returns the TV to program mode, storing the new channel against the current program number.

Analogues

When any of the analogues are selected the appropriate logo is displayed along with a horizontal bar indicating the current value in the D/A convertor (full-scale 63). Display returns to default (nothing or program number) 5 seconds after the last change. If no analogue is selected the volume is shown (and adjusted) when the ANALOGUE +/- keys are used.

Channel name table

Up to 24 channels can have a 4 character name and standard bit associated with them. If the channel number and standard of one of these entries in the table correspond to those selected by the current program number then the name is displayed along with the program number when the program is selected or when P/C is pressed. Entry of names is done using the Teletext INDEX key. When it is pressed a table of six lines is displayed. Each line (identified by a "station" number in the leftmost column) contains a channel number, standard and the associated name. All of this data is user definable.

One character on the screen flashes to indicate the current position of the cursor. The character at the cursor position can be changed through 0-9, A-Z and space by pressing PC+ or PC- (0-9 for channel number digits and PAL/SECAM for standard). When a character (or the standard) is changed, its colour changes from yellow to red. The cursor is moved to the left and right by the Teletext RED and GREEN keys and up and down by the BLUE and YELLOW keys. The current line appears in a light blue (cyan) window as opposed to the dark blue window used for the other lines. The whole table scrolls when the cursor is required to go beyond the bottom (or top) of the current display.

To save a name the STORE key is pressed. This will save the name and standard on the current line against its channel number. This is indicated by the colour of any changed characters returning to yellow. Any changes which have been made to lines other than the one being stored are lost. Channel 00 cannot have a name. The procedure for removing a name from the table is to set the channel number to zero and then to save the line. Any name left on the line will not be used. The table display is exited by pressing the Teletext INDEX key. The function of each key is shown at the bottom of the display.

EXAMPLE PROGRAM

1		
2 ***	*******	***************************************
4 * 5 *	т	TV/Teletext/OSD/Stereo program (MC68HC05T1/8). *
6 *		On-Screen-Display module *
9 * 1 10 *	No liability	* e was developed by Motorola Ltd. for demonstration purposes. * y can be accepted for its use in any specific application. * al software copyright Motorola - all rights reserved. *
11 * 12 *		P. Topping 25th May '90 *
13 * 14 ***	* * * * * * * * * * * *	* ************************************
15		
17		
18 19	IMPORT	CHEX, CBCD, READ, WRITE, CDISP2
20 21 22		NLINE, PCOSD, DRAM, ANOSD, PRDŞP, CHST CUP, CDWN, CLFT, CRGT, PLUS, MINUS, SAVE, OSDLE, OSDEF
23	LIB	RAMT1.S05
23 23	SECTION	N.S.RAM,COMM
23 *** 23 *	********	******
23 *	Telete:	xt RAM allocation. *
23 * 23 ***	**********	*
23		
23 00000000 SUB 23 00000001 R1	1 RMB RMB	l 1 mode register
23 00000002 R2 23 00000003 R3	RMB	1 page request address register
23 00000004 C1	RMB RMB	l page req. data reg. col. 0 : mag. l """ 1 : pgt.
23 00000005 C2	RMB	1 " " " " 2 : pgu.
23 00000006 C3 23 00000007 C4	RMB RMB	1 " " " " " 3 : ht.
23 0000008 C5	RMB	1 " " " " 5 : mt.
23 0000009 C6	RMB	1 " " " " 6 : mu.
23 000000a SUB. 23 000000b R4	2 RMB RMB	l l display chapter register
23 000000c R5	RMB	1 display control register (normal)
23 0000000d R6 23 0000000e R7	RMB	<pre>l display control register (news/sub)</pre>
23 0000000e R7 23 0000000f SUB	RMB 3 RMB	l display mode register
23 0000010 R8	RMB	active chapter register
23 00000011 R9 23 00000012 R10	RMB RMB	1 active row register 1 active column register
23 00000013 R11	RMB	l active column∢register 1 active data register
23 00000014 PH	RMB	1 2nd " "
23 00000015 PT 23 00000016 PU	RMB RMB	1 3rd " " 1 4th " "
23 00000017 LIF	RMB	9 LINKED PAGE No. LIFO BUFFER
23 0000020 PAG 23 0000027 PAG		7 PAGE NO. INPUT BUFFER
23 00000027 PAG 23 0000002a PAG		3 ACO PAGE No. 3 ACI PAGE No.
23 000002d PAG	2 RMB	3 AC2 PAGE No.
23 00000030 PAG 23 00000033 PAG		3 AC3 PAGE No. 3 CYAN PAGE No.
23 00000036 PAG		3 INDEX PAGE NO.
23 00000039 PDP 23 0000003a ACC	RMB	1 PAGE DIGIT POINTER
23 0000003a ACC 23 0000003e WAC	RMB C RMB	4 DISP, RED, GREEN, YELLOW AC. CIR. 1 WORKING ACC No.
23 0000003f ADDI	RMB	1 IIC ADDRESS
23 00000040 DPN 23 00000041 SUBJ	C RMB ADR RMB	1 IIC DATA POINTER FOR WRITE 1 IIC SUB-ADDRESS
23 00000C42 IOB		4 IIC BUFFER, +2 4 +3 RSRVD FOR PLL
23 00000046 STA	12 RMB	1 0: ROW24 FETCH FLAG
23 * 23 *		1: REMOTE REPEATING 2: SEARCH/STANDBY IIC LOCK
23 *		3: STANDBY STATUS
23 * 23 *		4: UPDATE PENDING
23 *		5: DIFFERENCE FOUND 6: NO TELETEXT TRANSMISSION
23 *		7: MIXED
23 00000047 LINI 23 00000048 STAT		1 LINK OPTIONS 1 0: CYAN LINK ON
23 *		1: YELLOW LINK ON
23 * 23 *		2: GREEN LINK ON
2.3		3: LINKS/ROW24 ON

23 23	******	*******	*******	***************************************
23	*	General	RAM all	location. *
23	*			*
23 23	*****	*******	*******	***************
23 00000049	PLLHI	RMB	1	PLL DIVIDE RATIO MSB
23 0000004a	PLLOW	RMB	1	PLL DIVIDE RATIO LSB
23 000004b 23 000004c	W1	RMB	1	WORKING
23 0000042 23 000004d	W2 W3	RMB RMB	1	
23 0000004e	COUNT	RMB	1	LOOP COUNTER
23 0000004f	KOUNT	RMB	1	LOCAL KEYBOARD COUNTER
23 00000050	CNT	RMB	1	12.8mS (inc, free running)
23 00000051 23	CNT1 *CNT2	RMB RMB	1 1	12.8mS (inc, reset every 1S during transient)
23 00000052	CNT3	RMB	i	3.25 S (inc, store timeout) 3.25 S (dec, automatic standby timeout)
23 0000053	CNT4	RMB	1	12.8mS (cleared for row24 delay when page arrives)
23 00000054 23 00000055	CNT5	RMB	1	12.8mS (inc, transient mute)
23 00000056	TMR STAT	RMB RMB	1	TRANSIENT DISPLAY SECONDS COUNTER 0: TV/TELETEXT
23	*	NHD	•	1: IIC R/W
23	* 1			2: HOLD
23	*			3: IR REPEAT INHIBIT
23 23	*			4: TRANSIENT DISPLAY ON 5: TIME HOLD
23	*			6: SUB-PAGE MODE
23	*			7: IR TASK PENDING
23 00000057	STAT4	RMB	1	0: KEY FUNCTION PERFORMED
23	*			1: LOCAL REPEATING 2: P/C PROG : 0, CHAN : 1
23	*			3: MUTE (TRANSIENT)
23	*			4: OSD STATUS TRANSIENT
23 23	*			5: MUTE (BUTTON) 6: Coincidence Mute
23	*			5: COINCIDENCE MUTE 7: SEARCH
23 00000058	PWR	RMB	1	\$55 AT RESET, \$AA NORMALLY
23 00000059	PROG	RMB	1	CURRENT PROGRAM NUMBER
23 0000005a 23 0000005b	CHAN DISP	RMB RMB	1	CURRENT CHANNEL NUMBER
23 0000005c	FTUNE	RMB	1	CURRENT DÍSPLAY NUMBER Fine tuning register
23 000005d	AVOL	RMB	ĩ	VOLUME LEVEL
23 0000005e	KEY	RMB	1	CODE OF PRESSED KEY (LOCAL)
23 0000005f 23 00000063	NUMO IRRA1	RMB RMB	4	LED DISPLAY RAM
23 00000064	IRRA1	RMB	1	IR INTERRUPT TEMP.
23 00000065	IRRA3	RMB	ī	
23 00000066	IRRA4	RMB	1	
23 00000067 23 00000068	DIFFH DIFFL	RMB RMB	1	IR TIME DIFFERENCE
23 00000069	IRH	RMB	1	IR CODE BIT
23 0000006a	IRL	RMB	1	COLLECTION
23 000006b	IRCODE		1	
23 0000006c 23 0000006d	IRCNT IRCMCT	RMB RMB	1 1	
23 0000006e	OLDIR	RMB	1	
23	*****	*******	******	*******
23	*			*
23 23	*	RAM all	ocation	for Stereoton. *
23	*****	*******	******	****
23				
23 0000006f	POLLTM	RMB	1	Poll timer
23 00000070 23 00000071	TONEA LBAL	RMB RMB	1	Tone (unadjusted for loudness) Loudspeaker balance variable
23 00000072	LVL	RMB	î	Loudspeaker left volume (reg 1)
23 00000073	LVR	RMB	1	Loudspeaker right volume (reg 2)
23 00000074	HVL	RMB	1	Headphone volume left (reg 3)
23 00000075 23 00000076	HVR TONE	RMB RMB	1 1	Headphone volume right (reg 4) Tone variable (Bass/Treble) (reg 5)
23 00000077	MATRIX	RMB	i	Current matrix (reg 6)
23 00000078	MATNO	RMB	1	Present mode (mono/stereo/lan 1/11.12/12.11)
23 00000079	WS1	RMB	1	Workspace 1 (no interrupt useage
23 0000007a 23	WS2	RMB	1	Workspace 2 for these please)
23 23 0000007b	VAV	RMB	1	
23				
23 0000007c	MONCNT	RMB RMB	1	Mono ident count Ident detection
23 0000007d 23 0000007e	STECNT DULCNT	RMB RMB	1	Stereo ident count variables Dual lang ident count
23 0000007f	ERRCNT	RMB	i	Error ident count
23 00000080	RCOUNT		1	Ident countdown
23 0000081 23	RANGE	RMB	1	Total ident poll number
23 00000082	TEMP	RMB	1	
			-	

23						
	0000083	STAT5	RMB	1	0: LOUDNESS	
23		*		-	1: VCR	
23		*			2: OSD NAME TABLE	
23		*			3: OSD DEFAULT P/C NUMBER	
23		*			4: ANALOGUE OSD ON	
23		*			5: NAME-TABLE STANDARD	
23		*			6: STANDARD CHANGED	
23		*			7: RE-INITIALISE TELETEXT	
23						
	0000084	STAT6	RMB	1	0: 2-DIGIT PROGRAM ENTRY	
23						
23	0000085	TMPRG	RMB	1	TEMPORARY PROGRAM NUMBER	
23		******	*******	*******	* * * * * * * * * * * * * * * * * * * *	****
23		*				*
23		*	OSD RAM	allocat	ion.	*
23		*				*
23		******	*******	*******	* * * * * * * * * * * * * * * * * * * *	* * * * *
23						
	00000086	CASI	RMB	1	ROW 1, colour 1/2 & outline	
	0000087	RAD1		1	Row address & character siz	e
	0000088	CCR1		1	Window colour & end column	
	0000089	CAS2		1	ROW 2, colour 1/2 & outline	
	0000008a	RAD2	RMB	1	Row address & character siz	e
	000008Ъ	CCR2	RMB	1	Window colour & end column	
	0000008c 0000008d	CAS3	RMB	1	ROW 3, colour 1/2 & outline	
		RAD3		1	Row address & character siz	e
	0000008e 0000008f	CCR3	RMB	1	Window colour & end column ROW 4, colour 1/2 & outline	anable
	00000090	CAS4 RAD4	rme Rme	1	Row address & character siz	enable
	00000091	CCR4	RMB	1	Window colour & end column	
	00000092	CAS5	RMB	1	ROW 5, colour 1/2 & outline	enable
	00000093	RAD5	RMB	i	Row address & character siz	enabre e
	00000094	CCR5	RMB	î	Window colour & end column	
	00000095	CAS6	RMB	ī	ROW 6, colour 1/2 & outline	enable
	00000096	RAD6	RMB	ī	Row address & character siz	
	00000097	CCR6	RMB	ī	Window colour & end column	
23	0000098	CAS7	RMB	ī	ROW 7, colour 1/2 & outline	enable
23	00000099	RAD7	RMB	ī	Row address & character siz	
23	0000009a	CCR7	RMB	1	Window colour & end column	
	000009Ъ	CAS8	RMB	1	ROW 8, colour 1/2 & outline	enable
	000009c	RAD8	RMB	1	Row address & character siz	e
	D000009d	CCR8	RMB	1	Window colour & end column	
23						
	000009e	OSDL	RMB	1	CURRENT OSD ROW POINTER	
	1600000	LIND	RMB	1	ROW TABLE INDEX	
	000000a0	BROW	RMB	1	CHARACTER FLASH ROW	
	000000a1	BCOL	RMB	1	CHATACTER FLASH COLUMNS	
23	000000a2	WROW	RMB	1	WINDOW FLASH ROW	
23		*ROW1	RMB	1	FIRST ROW No. (NAME TABLE)	
	000000a3	ANAL	RMB	1		
	000000a4	ANAF	RMB	1		
23	0000004	ANA	Nº1D	1		
	00000a5	TEMP 2	RMB	1		
23				-		
23	000000a6		RMB	3	UNUSED	
23			_			
23	000000a9	STACK	RMB	22	23 BYTES USED FOR STACK	
	000000bf	SP	RMB	1	(1 INTERRUPT AND 9 NESTED S	UBS)
23						
23						
	0000000	KEYI	EQU	\$00		
	0000000	KEYO	EQU	\$00		
23	0000000	KEYIO	EQU	\$00		
23	0000003	SERO	EQU	\$03		
23					- (
	0000000a	VOLU	EQU	\$0A	D/A 2 JP08 IN EVB	
	000000b	CONT	EQU	\$0B	D/A 3 JP09 IN EVB	
	000000c	BRIL	EQU	\$0C	D/A 4 JP10 IN EVB D/A 5 JP11 IN EVB	
	P0000000	SATU	EQU	\$0D	D/A 5 JP11 IN EVB	
23	00000005	L1	EQU	\$ 05	Tang 1 indicator bit	(LEDOUT)
	00000005	L1 L2		\$05 \$06	Lang. 1 indicator bit Lang. 2 indicator bit	(LEDOUT)
	00000006 00000004	L2 WIDE	EQU EQU	\$04	Wide matrix bit	(MATRIX+LEDOUT)
	00000004	PST	EQU	\$04 \$05	Pseudo-stereo matrix bit	(" ")
	00000006	VCR	EQU	\$06	VCR active bit	(STAT3+LEDOUT)
	00000005	LOUD	EQU	\$05	LOUDness effect active bit	
	00000003	MUT	EQU	\$03	Mute indicator bit	(MATRIX+LEDOUT)
23			-4-			
	00000080	STADR	EQU	\$80	Stereoton address (IIC)	
23	00000019	NORMVOL		£25	normal volume (mid balance)	
23						

23 23	*			*
23	*	Equate	s.	*
23	*	-		*
23	*****	*******	******	*************
23 23 0000000	PORTA	EQU	\$00	Port A address
23 00000001	PORTB	EQU	\$01	Port B "
23 0000002	PORTC	EQU	\$02	Port C "
23 0000003	PORTD	EQU		Port D "
23 0000004	DDRA	EQU	\$04	Port A data direction reg.
23 0000005	DDRB	EQU	\$05	Port B " " "
23 0000006	DDRC	EQU	\$06	
23 0000007	DDRD	EQU	\$07	Port D " " "
23 23 00000012	TCR	EQU	\$12	Timer control register.
23 00000013	TSR	EQU	\$13	Timer status register.
23 00000014	ICRH	EQU	\$14	Input capture register, high.
23 00000015	ICRL	EQU	\$15	Input capture register, low.
23 00000016	OCRH	EQU	\$16	Output compare register, high.
23 00000017	OCRL	EQU	\$17	Output compare register, low.
23 0000018	TDRH	EQU	\$18	Timer data register, high.
23 00000019	TDRL	EQU	\$19 \$1C	Timer data register, low.
23 000001c 23	MISC	EQU	\$10	Misc. register
23				
25 00000020	OSD	EQU	\$20	18 OSD data registers
26 0000032	CAS	EQU	\$32	Color & status register
27 00000033	C34	EQU	\$33	Color 3/4 register
28 0000034	RAD	EQU	\$34	Row address & character size
29 0000035	WCR	EQU	\$35	Window/Column register
30 00000036	CCR	EQU	\$36	Column/color register
31 0000037 32	HPD	EQU	\$37	Horizontal position delay
33 00000039	MAD	EQU	\$39	M-bus address register
34 0000003a	MFD	EQU	\$3A	M-bus frequency divider
35 0000003b	MCR	EQU	\$3B	M-bus control register
36 000003c	MSR	EQU	\$3C	M-bus status register
37 000003d	MDR	EQU	\$3D	M-bus data register
38 000003e	TR1	EQU	\$3E	Test 1, OSD/Timer/PLM
39 000003£ 40	TR2	EQU	\$3F	Test 2, EPROM
41		SECTIC	N .RAM2	
42			N .RAM2	
42 -43 0000000	DRAM	SECTIC RMB	N .RAM2	
42 -43 0000000 44	DRAM	RMB	128	
42 -43 00000000 44 45	DRAM	RMB	128 N ROM2	
42 - 43 00000000 44 45 47	D RAM ******	RMB	128 N ROM2	*
42 .43 0000000 44 45 47 48	DRAM * * * * * * * *	RMB SECTIC	128 N ROM2	*
42 - 43 00000000 44 45 47	******	RMB SECTIC	128 N. ROM2 date rout	* ine - row númber & data. *
42 -43 00000000 44 45 47 48 49 50 51	******	RMB SECTIC	128 N. ROM2 date rout	*
42 43 00000000 44 45 47 48 49 50 51 52	* * * * * * * * * * * * * * * *	RMB SECTIO OSD up	128 NROM2 date rout	ine - row númber 6 data.
42 -43 00000000 44 45 47 48 49 50 51 52 53 00000000 >⊳600	******	RMB SECTIO OSD up	128 N. ROM2 date rout	ine - row númber & data.
42 -43 00000000 44 45 47 48 49 50 51 52 53 00000000 >b600 54 00000002 4c	* * * * * * * * * * * * * * * * * * *	RMB SECTIC OSD up LDA INCA	128 NN .ROM2 date rout	ine - row númber 6 data.
42 -43 00000000 44 45 47 48 49 50 51 52 53 00000000 >b600 54 00000002 4c 55 00000002 4c	* * * * * * * * * * * * * * *	RMB SECTIO OSD up ******* LDA INCA STA	128 NROM2 date rout 	ine - row númber 6 data.
42 -43 00000000 44 45 47 48 49 50 51 52 53 00000000 >b600 54 0000000 2 4c 55 00000003 >b700 56 0000000 >b600	* * * * * * * * * * * * * * * * * * *	RMB SECTIC OSD up LDA INCA	128 NN .ROM2 date rout	ine - row númber 6 data.
42 -43 00000000 44 45 47 48 49 50 51 52 53 00000000 >b600 54 0000000 2 4c 55 00000003 >b700 56 0000000 >b500 57 00000007 97 58 00000008 \$460000	* * * * * * * * * * * * * * * * * * *	RMB SECTIO OSD up LDA INCA STA ADD	128 NROM2 date rout 	ine - row númber 6 data.
42 •43 00000000 44 45 47 48 49 50 51 52 53 00000000 >b600 54 00000002 4c 55 00000003 >b700 56 00000003 >b700 57 0000000 >b600 57 0000000 >b600 57 0000000 >b600 57 0000000 >b600 58 00000008 >d60000 59 0000000 ≥2766	* * * * * * * * * * * * * * * * * * *	RMB SECTIC OSD up LDA INCA STA ADD TAX LDA BEQ	128 NN .ROM2 date rout SODL LIND LTAB0,X STAG	ine - row númber 6 data.
42 -43 00000000 44 45 47 48 49 50 51 52 53 00000000 >b600 54 00000002 4c 55 000000002 4c 55 00000000 >bb00 56 00000000 >bb00 57 00000000 >bb00 57 00000000 >2176 60 0000000 be00	* * * * * * * * * * * * * * * * * * *	RMB SECTIO OSD up LDA INCA STA ADD TAX LDA BEQ LDX	128 MN.ROM2 date rout OSDL DSDL LIND LTABO,X STAG OSDL	* ine - row number 6 data. * 3 INCREMENT 3 6 LINE POINTER 4 10 27 3 13 30 2 15 32 5 20 37 3 23 OR 40 32 +/- 8 3 LINE POINTER
42 -43 00000000 44 45 47 48 49 50 51 52 53 00000000 >b600 54 0000002 4c 55 00000003 >b700 56 00000003 >b700 56 0000000 >b600 57 0000000 >b600 59 0000000 >b600 50 0000000 >b600 50 000000 >b600 50 0000000 >b600 50 00000000 >b600 50 00000000 >b600 50 0000000 >b600 50 000000000000000000000000000000000	* * * * * * * * * * * * * * * * * * *	RMB SECTIC OSD up LDA INCA STA ADD TAX LDA BEQ LDX LDX	128 NN.ROM2 date rout OSDL USDL LIND LTAB0,X STAG OSDL M3,X	* ine - row number 6 data. * 3 INCREMENT 3 6 LINE POINTER 4 10 27 3 13 30 2 15 32 5 20 37 3 23 OR 40 32 +/- 8 3 LINE POINTER
42 -43 00000000 44 45 47 48 49 50 51 52 53 00000000 >b600 54 0000002 4c 55 00000003 >b700 56 00000003 >b700 56 0000000 >b600 57 0000000 >b600 59 0000000 >b600 50 0000000 >b600 50 000000 >b600 50 0000000 >b600 50 00000000 >b600 50 00000000 >b600 50 0000000 >b600 50 000000000000000000000000000000000	* * * * * * * * * * * * * * * * * * *	RMB SECTIC OSD up LDA INCA STA ADD TAX LDA BEQ LDX LDX LDX QRA	128 date rout OSDL OSDL LIND LTAB0,X STAG OSDL M3,X RAD1,X	sine - row number 6 data. 3 INCREMENT 3 6 LINE POINTER 4 10 27 3 13 30 2 15 32 5 20 37 3 23 OR 40 32 +/- 8 3 LINE POINTER 5 8 MULTIPLY BY 3 4 12 CHARACTER SIZE INFO.
42 -43 00000000 44 45 47 48 49 50 51 52 53 00000000 >b600 54 0000002 4c 55 00000003 >b700 56 00000003 >b700 56 0000000 >b600 57 00000007 97 58 0000000 >b600 59 0000000 >b600 61 0000000 >b600 61 0000000 >b600 61 0000000 >b600 63 0000012 >ea00 63 0000014 b734	* * * * * * * * * * * * * * * * * * *	RME SECTIC OSD UP LDA INCA STA ADD TAX LDA BEQ LDX LDX LDX CRA STA	128 date rout OSDL LIND LTABO,X STAG OSDL M3,X RAD1,X RAD	sine - row númber 6 data. 3 INCREMENT 3 6 LINE FOINTER 4 10 27 3 13 30 2 15 32 5 20 37 3 23 OR 40 32 +/- 8 3 LINE FOINTER 5 8 MULTIPLY BY 3 4 12 CHARACTER SIZE INFO.
42 -43 00000000 44 45 47 48 49 50 51 52 53 00000000 >b600 54 0000002 4c 55 00000003 >b700 56 0000000 >b600 57 0000000 9b00 50 0000000 27f6 60 00000000 >de000 61 0000000 >de000 61 0000000 >de000 61 0000000 >de000 63 0000012 >ea00 63 0000014 b734 64 00000016 >e600 65 0000016 >e600	* * * * * * * * * * * * * * * * * * *	RME SECTIC OSD up LDA INCA STA ADD TAX BEQ LDX ORA STA STA LDA	128 N.ROM2 date rout OSDL USDL LINDO,X STAG OSDL LTABO,X STAG OSDL M3,X RAD1,X RAD2,X RAD2,X	Sine - row number 6 data. 3 INCREMENT 3 6 LINE POINTER 4 10 27 3 13 30 2 15 32 5 20 37 3 23 OR 40 32 +/- 8 3 LINE POINTER 5 8 MULTIPLY BY 3 4 12 CHARACTER SIZE INFO. 4 16 4 20
42 -43 00000000 44 45 47 48 49 50 51 52 53 00000000 >b600 54 0000002 4c 55 00000003 >b700 56 0000000 >b600 57 0000000 9b00 50 0000000 27f6 60 00000000 >de000 61 0000000 >de000 61 0000000 >de000 61 0000000 >de000 63 0000012 >ea00 63 0000014 b734 64 00000016 >e600 65 0000016 >e600	* * * * * * * * * * * * * * * * * * *	RME SECTIC OSD UP LDA INCA STA ADD TAX LDA BEQ LDX LDX LDX ORA STA	128 M .ROM2 date rout OSDL LIND LIND LIND LIND M3,X RAD,X RAD,X CAS1,X CAS	sine - row number 6 data. 3 INCREMENT 3 6 LINE POINTER 4 10 27 3 13 30 2 15 32 5 20 37 3 23 OR 40 32 +/- 8 3 LINE POINTER 5 8 MULTIPLY BY 3 4 12 CHARACTER SIZE INFO. 4 16 4 20 4 24
42 -43 00000000 44 45 47 48 49 50 51 52 53 00000000 >b600 54 0000002 4c 55 00000003 >b700 56 0000000 >b600 57 0000000 9b00 50 0000000 27f6 60 00000000 >de000 61 0000000 >de000 61 0000000 >de000 61 0000000 >de000 63 0000012 >ea00 63 0000014 b734 64 00000016 >e600 65 0000016 >e600	* * * * * * * * * * * * * * * * * * *	RME SECTIC OSD up LDA INCA STA ADD TAX BEQ LDX ORA STA STA LDA	128 N.ROM2 date rout OSDL USDL LINDO,X STAG OSDL LTABO,X STAG OSDL M3,X RAD1,X RAD2,X RAD2,X	Sine - row number 6 data. 3 INCREMENT 3 6 LINE POINTER 4 10 27 3 13 30 2 15 32 5 20 37 3 23 OR 40 32 +/- 8 3 LINE POINTER 5 8 MULTIPLY BY 3 4 12 CHARACTER SIZE INFO. 4 16 4 20
42 -43 00000000 44 45 47 48 49 50 51 52 53 00000000 >b600 54 0000002 4c 55 0000003 >b700 56 0000003 >b700 56 0000000 >b600 57 0000000 >b600 59 0000000 >b600 59 0000000 >b600 60 0000000 >b600 61 0000001 >b600 61 0000001 >b600 63 0000012 >ea00 63 0000014 >534 64 0000016 >c600 65 0000018 b732 66 000001a 1255 67 000001c 49 68 000001c 49	* * * * * * * * * * * * * * * * * * *	RMB SECTIC OSD UP LDA INCA STA ADD TAX LDA BEQ LDX ORA STA LDA STA LDA STA LDA STA LDA STA ROLA ROLA	128 date rout OSDL UND UTABO,X STAG OSDL ITABO,X STAG OSDL M3,X RAD CAS1,X CAS 7,WCR	Sine - row number 6 data. 3 INCREMENT 3 6 LINE POINTER 4 10 27 3 13 30 2 15 32 4 10 37 3 23 0R 40 32 +/- 8 3 LINE POINTER 5 8 MULTIPLY BY 3 4 12 CHARACTER SIZE INFO. 4 16 4 20 4 24 5 29 3 35 OF CASX
42 -43 00000000 44 45 47 48 49 50 51 52 53 0000000 >b600 54 0000000 2 4c 55 0000000 >b700 56 0000000 >b700 56 0000000 >b700 56 0000000 >b700 57 0000000 24c 60 0000000 b716 60 0000000 b716 60 0000000 b734 64 0000014 b734 64 0000014 b732 66 0000011 1£35 67 0000012 49 68 0000014 49 68 0000014 49 69 0000014 49	* * * * * * * * * * * * * * * * * * *	RMB SECTIC OSD UP LDA INCA STA ADD TAX LDA BEQ LDX ORA STA LDA STA LDA STA BCC	128 MN .ROM2 date rout OSDL USDL LIND LTABO,X STAG OSDL USDL M3,X RAD1,X CAS1,X	sine - row number 6 data. 3 INCREMENT 3 6 LINE POINTER 4 10 27 3 13 30 2 15 32 5 20 37 3 23 OR 40 32 +/- 8 3 LINE POINTER 5 8 MULTIPLY BY 3 4 12 CHARACTER SIZE INFO. 4 16 4 20 4 24 5 29 3 32 GET BIT 6 3 35 OF CASX
42 -43 00000000 44 45 47 48 49 50 51 52 53 00000000 >b600 54 0000002 4c 55 0000000 >b600 56 0000003 >b700 56 0000000 >b600 57 0000000 >b600 59 0000000 >b600 59 0000000 >b600 61 0000000 >b600 61 0000000 >b600 63 0000012 >ea00 61 0000001 >de000 63 0000014 b734 64 0000016 >e600 65 0000018 b732 66 000001a 1f35 67 000001c 49 68 000001c 49 69 000001e 2402 70 000002e 1e35	* * NLINE STAG	RMB SECTIC OSD UP INCA STA ADD TAX LDA EEQ LDX ORA BEQ LDX ORA STA STA BCLR ROLA BCLR ROLA BCST	128 M. ROM2 date rout OSDL OSDL LIND LIND LTAB0,X STAG,X RAD1,X RAD CAS1,X CAS1,X CAS 7,WCR	sine - row númber 6 data. 3 INCREMENT 3 6 LINE POINTER 4 10 27 3 13 30 2 15 32 4 20 3 23 OR 40 32 +/- 8 3 LINE POINTER 5 8 MULTIPLY BY 3 4 12 CHARACTER SIZE INFO. 4 16 4 20 4 24 5 29 3 32 GET BIT 6 3 35 OF CASX 3 38 5 43 USE IT TO ENABLE WINDOW
42 -43 00000000 44 45 47 48 49 50 51 52 53 00000000 >b600 54 0000002 4c 55 0000000 >b600 56 0000003 >b700 56 0000000 >b600 57 0000000 >b600 59 0000000 >b600 59 0000000 >b600 61 0000000 >b600 61 0000000 >b600 63 0000012 >ea00 61 0000001 >de000 63 0000014 b734 64 0000016 >e600 65 0000018 b732 66 000001a 1f35 67 000001c 49 68 000001c 49 69 000001e 2402 70 000002e 1e35	* * * * * * * * * * * * * * * * * * *	RMB SECTIC OSD UP LDA INCA STA ADD TAX LDA LDX LDX ORA STA LDA STA BCC ROLA ROLA BCCL BSCL LDA	128 NN .ROM2 date rout OSDL USDL LIND LTABO,X STAG OSDL USDL USDL CAS1,X CAS1,X CAS1,X CAS7,WCR SKIPW 7,WCR CCR1,X	Sine - row number 6 data. 3 INCREMENT 3 6 LINE POINTER 4 10 27 3 13 30 2 15 32 5 20 37 3 23 OR 40 32 +/- 8 3 LINE POINTER 5 8 MULTIPLY BY 3 4 12 CHARACTER SIZE INFO. 4 16 4 20 4 24 5 29 3 32 GET BIT 6 3 35 OF CASX 3 38 5 43 USE IT TO ENABLE WINDOW 4 47
42 -43 00000000 44 45 47 48 49 50 51 52 53 00000000 >b600 54 0000002 4c 55 0000000 >b700 56 0000000 >b500 57 0000000 >b500 57 0000000 >b600 59 0000000 >27f6 60 0000000 >d6000 61 0000000 >d6000 62 00000012 >ea00 63 0000014 b734 64 0000016 >e600 63 0000014 b734 64 0000016 >e600 65 0000011 1f35 67 0000012 49 68 0000011 49 68 0000011 49 68 0000011 49 57 0000022 >e600 71 0000022 >e600	NLINE STAG	RMB SECTIC OSD UP INCA STA ADD TAX LDA EEQ LDX ORA BEQ LDX ORA STA STA BCLR ROLA BCLR ROLA BCST	128 M. ROM2 date rout OSDL OSDL LIND LIND LTAB0,X STAG,X RAD1,X RAD CAS1,X CAS1,X CAS 7,WCR	sine - row númber 6 data. 3 INCREMENT 3 6 LINE FOINTER 4 10 27 3 13 30 2 15 32 5 20 37 3 23 OR 40 32 +/- 8 3 LINE FOINTER 5 8 MULTIPLY BY 3 4 12 CHARACTER SIZE INFO. 4 16 4 20 4 24 5 29 3 32 GET BIT 6 3 35 OF CASX 3 38 5 43 USE IT TO ENABLE WINDOW 4 47 4 51 83 +/- 8
42 -43 00000000 44 45 47 48 49 50 51 52 53 00000000 >b600 54 0000002 4c 55 0000000 >b600 56 0000003 >b700 56 0000000 >b600 57 0000000 >b600 59 0000000 >b600 59 0000000 >b600 61 0000000 >b600 61 0000000 >b600 63 0000012 >ea00 61 0000001 >de000 63 0000014 b734 64 0000016 >e600 65 0000018 b732 66 000001a 1f35 67 000001c 49 68 000001c 49 69 000001e 2402 70 000002e 1e35	* * NLINE STAG	RMB SECTIC OSD UP IDA INCA STA ADD TAX LDA LDA LDA LDA LDA STA STA BCLR ROLA BCCR BSET LDA STA	128 N. ROM2 date rout OSDL UIND LIND LIND LIND LIND LIND XRAD1,X RAD1,X RAD1,X CAS1,X 7,WCR CCR1,X CCR OSDL	Aine - row number 6 data. 3 INCREMENT 3 6 LINE POINTER 4 10 27 3 13 30 2 15 32 5 20 37 3 23 OR 40 32 +/- 8 3 LINE POINTER 5 8 MULTIPLY BY 3 4 12 CHARACTER SIZE INFO. 4 16 4 20 4 24 5 29 3 32 GET BIT 6 3 35 OF CASX 3 38 5 43 USE IT TO ENABLE WINDOW 4 47 4 51 83 +/- 8 3 7 LINE POINTER
42 -43 00000000 44 45 47 48 49 50 51 52 53 00000000 >b600 54 0000002 4c 55 0000003 >b700 56 0000003 >b700 56 0000000 >b600 57 0000000 >b600 59 0000000 >b600 61 0000000 >b600 61 0000000 >b600 61 00000012 >ea00 61 00000014 b734 64 0000016 >e600 63 0000014 b732 66 0000011 £35 67 0000012 49 68 0000014 49 69 0000014 49 69 0000012 >ea00 71 0000022 >e600 72 0000024 b736 73 0000024 b736 73 0000026 >be00 74 0000028 >de0000 75	NLINE STAG	NMB SECTIC SECTIC LDA INCA STA ADD LDA LDA LDA LDA LDA LDA STA ROLA ROLA BCCR BSCT LDA STA ROLA STA LDA	128 N .ROM2 date rout OSDL LIND LIND LIND,X STAG OSDL M3,X RAD CAS1,X CAS 7,WCR SKIPW 7,WCR CCR,X CCR	Sine - row number 6 data. 3 INCREMENT 3 6 LINE POINTER 4 10 27 3 13 30 2 15 32 5 20 37 3 23 OR 40 32 +/- 8 3 LINE POINTER 5 8 MULTIPLY BY 3 4 12 CHARACTER SIZE INFO. 4 16 3 35 OF CASX 3 38 5 43 USE IT TO ENABLE WINDOW 4 47 4 51 83 +/- 8 3 7 LINE POINTER 5 12 MULTIPLY BY 16
42 -43 00000000 44 45 47 48 49 50 51 52 53 00000000 >b600 54 00000002 4c 55 00000000 >b500 56 0000000 >b500 57 0000000 27f6 60 0000000 27f6 60 0000000 be00 61 00000000 be00 61 00000001 be332 66 0000011 be332 66 0000011 be332 66 0000011 be332 67 0000012 vea00 63 0000014 be334 64 0000011 be332 66 0000011 be332 67 0000012 vea00 63 0000014 be332 67 0000012 be30 67 0000012 ve300 67 0000012 be35 71 0000022 be30 72 0000024 be36 73 0000026 be00 75 76 000002b be650	NLINE STAG	RMB SECTIC OSD UP IDA INCA STA ADD TAX LDA LDA STA LDA STA BCL BSTA LDA STA LDX LDX LDX LDX LDA	128 N .ROM2 date rout OSDL OSDL LIND LIND LIND LIND, X STAG OSDL CAS 7,WCR SKIPW 7,MCR CCR, X CCR OSDL M16,X CDRAM-16	Sine - row number 6 data. 3 INCREMENT 3 6 LINE POINTER 4 10 27 3 13 30 2 15 32 5 20 37 3 23 OR 40 32 +/- 8 3 LINE POINTER 5 8 MULTIFLY BY 3 4 12 CHARACTER SIZE INFO. 4 16 4 20 4 24 5 29 3 32 GET BIT 6 3 32 OF CASX 3 38 5 43 USE IT TO ENABLE WINDOW 4 47 4 51 83 +/- 8 3 7 LINE POINTER 5 12 MULTIFLY BY 16 5, X 4 GET DATA AND WRITE
42 -43 00000000 44 45 47 48 49 50 51 52 53 00000000 >b600 54 0000002 4c 55 0000003 >b700 56 0000003 >b700 56 0000000 >b600 59 0000000 >de000 59 0000000 >de000 61 0000000 >de000 61 0000001 >de000 63 0000012 >ea00 63 0000014 b734 64 0000016 >e600 65 0000018 b732 66 000001a 1f35 67 000001c 49 68 000001c 49 69 000001c 49 68 000001c 49 69 000001c 49 68 000001c 49 68 000001c 49 68 000001c 49 68 0000001 2402 70 0000022 >e600 72 0000022 >e600 73 0000025 >be00 74 0000022 >cef0 76 0000022 >cef0 77 0000022 b720	NLINE STAG	RMB SECTIC OSD UP INCA STA ADD TAX LDA ECQ LDX ORA BEQ LDX ORA STA STA BCLR ROLA BCLR ROLA BCC BSET LDA STA LDX LDX LDA STA	128 N .ROM2 date rout OSDL OSDL LIND LIND LTAB0,X STAG OSDL M3,X RAD CAS1,X CAS 7,WCR SKIPW 7,WCR CCR1,X CCR OSDL M16,X OSDL M16,X	<pre>3 INCREMENT 3 6 LINE POINTER 4 10 27 3 13 30 2 15 32 5 20 37 3 23 OR 40 32 +/- 8 3 LINE POINTER 5 8 MULTIPLY BY 3 4 12 CHARACTER SIZE INFO. 4 16 4 20 4 24 5 29 3 32 GET BIT 6 3 35 OF CASX 3 38 5 43 USE IT TO ENABLE WINDOW 4 47 4 51 83 +/- 8 3 7 LINE POINTER 5 12 MULTIPLY BY 16 5,X 4 GET DATA AND WRITE 5 8 USE IT TO CRESISTER</pre>
42 -43 00000000 44 45 47 48 49 50 51 52 53 00000000 >b600 54 00000002 4c 55 00000000 >b500 57 00000000 >b500 57 00000000 27f6 60 0000000 27f6 60 0000000 be00 61 00000000 be00 61 00000000 be00 62 0000012 be00 63 0000014 b734 64 0000016 be332 66 0000018 b732 66 0000014 b734 64 0000018 b732 66 0000001 45 57 0000012 49 68 0000014 49 68 0000014 49 68 0000014 49 68 0000014 49 69 0000012 4536 71 0000022 be600 72 0000022 be600 75 60 0000025 be600 74 0000025 be600 75 76 0000002 be611	NLINE STAG	RMB SECTIC OSD UP IDA INCA STA ADD TAX IDA ECQ IDX IDA STA ECLA ROLA BCC BSET IDA STA IDX IDX IDX IDA STA IDA STA IDX	128 NN .ROM2 date rout OSDL USDL UIND LIABO,X STAG OSDL UIABO,X STAG OSDL M3,X RAD1,X CAS1,X CAS 7,WCR SKIPW 7,WCR CCR OSDL M16,X CDRAM-16 OSDL OSDL CAS1,X CAS 7,WCR CAS1,X CAS 7,WCR CAS1,X CAS 7,WCR CAS1,X CAS 7,WCR CAS1,X CAS 7,WCR CASL CASA 0,000 CAS1,X CAS 7,WCR CASA 0,000 CAS1,X CAS 7,WCR CASA 0,000 CAS1,X CAS 7,WCR CASA 0,000 CAS1,X CAS1,X CAS1,X	<pre>3 INCREMENT 3 6 LINE POINTER 4 10 27 3 13 30 2 15 32 5 20 37 3 23 OR 40 32 +/- 8 3 LINE POINTER 5 8 MULTIPLY BY 3 4 12 CHARACTER SIZE INFO. 4 16 4 20 4 24 5 29 3 32 GET BIT 6 3 35 OF CASX 3 38 5 43 USE IT TO ENABLE WINDOW 4 47 4 51 83 +/- 8 3 7 LINE POINTER 5 12 MULTIPLY BY 16 5,X 4 GET DATA AND WRITE 5 8 USE IT TO CRESISTER</pre>
42 -43 00000000 44 45 47 48 49 50 51 52 53 00000000 >b600 54 0000002 4c 55 0000000 >b700 56 0000000 >b700 56 0000000 >b700 50 0000000 27f6 60 00000000 27f6 60 00000000 27f6 60 0000000000000000 70 00000000000000000	NLINE STAG	RMB SECTIC OSD UP INCA STA ADD TAX LDA LDA STA BCLR ROLA BCC BSET LDA STA LDA STA LDA STA LDA STA LDA STA LDA STA LDA STA	128 N .ROM2 date rout OSDL LIND LIND LTABO,X STAG OSDL LIND LTABO,X STAG OSDL M3,X RAD CAS1,X CAS 7,WCR SKIPW 7,WCR CCR1,X CCR OSDL M16,X SDL M16,X SDL M16,X SDL M16,X SDL M16,X SDL M16,X SDL M16,X SDL M16,X SDL M16,X SDL M16,X SDL M16,X SDL M16,X SDL M16,X SDL M16,X SDL M16,X SDL SDL M16,X SDL SDL M17,X SDL SDL SDL SDL SDL SDL SDL SDL	<pre>sine - row number 6 data. 3</pre>
42 -43 00000000 44 45 47 48 49 50 51 52 53 00000000 >b600 54 00000002 4c 55 00000000 >b500 57 00000000 >b500 57 00000000 27f6 60 0000000 27f6 60 0000000 be00 61 00000000 be00 61 00000000 be00 62 0000012 be00 63 0000014 b734 64 0000016 be332 66 0000018 b732 66 0000014 b734 64 0000018 b732 66 0000001 45 57 0000012 49 68 0000014 49 68 0000014 49 68 0000014 49 68 0000014 49 69 0000012 4536 71 0000022 be600 72 0000022 be600 75 60 0000025 be600 74 0000025 be600 75 76 0000002 be611	NLINE STAG	RMB SECTIC OSD UP IDA INCA STA ADD TAX IDA ECQ IDX IDA STA ECLA ROLA BCC BSET IDA STA IDX IDX IDX IDA STA IDA STA IDX	128 NN .ROM2 date rout OSDL USDL UIND LIABO,X STAG OSDL UIABO,X STAG OSDL M3,X RAD1,X CAS1,X CAS 7,WCR SKIPW 7,WCR CCR OSDL M16,X CDRAM-16 OSDL OSDL CAS1,X CAS 7,WCR CAS1,X CAS 7,WCR CAS1,X CAS 7,WCR CAS1,X CAS 7,WCR CAS1,X CAS 7,WCR CASL CASA 0,000 CAS1,X CAS 7,WCR CASA 0,000 CAS1,X CAS 7,WCR CASA 0,000 CAS1,X CAS 7,WCR CASA 0,000 CAS1,X CAS1,X CAS1,X	3 INCREMENT 3 LINE POINTER 4 10 27 3 13 30 2 15 32 4 10 27 3 30 24 5 20 37 3 23 OR 40 32 +/- 8 3 23 OR 40 32 +/- 8 3 3 LINE POINTER 5 5 8 MULTIPLY BY 3 4 4 16 20 4 4 16 35 OF CASX 3 38 USE IT TO ENABLE WINDOW 4 47 451 83 +/- 8 3 7 LINE POINTER 5 12 MULTIPLY BY 16 5,X 4 GET DATA AND WRITE 5,X 4 GET DATA AND WRITE 5,X FAST OSD DATA TRANSFER
42 -43 00000000 44 45 47 48 49 50 51 52 53 00000000 >b600 54 00000002 4c 55 0000000 >b700 56 0000000 >b700 56 0000000 >b700 57 0000000 2166 60 0000000 22166 60 0000001 46000 61 00000001 4b734 64 0000014 b732 66 0000014 b732 66 0000014 b732 66 0000014 b732 66 0000014 b732 66 0000014 b732 67 0000012 49 68 0000014 49 68 0000014 49 68 0000014 49 68 0000014 47 68 0000014 47 68 0000014 47 69 0000012 4b736 73 0000022 be600 74 0000028 >de0000 75 76 0000024 b736 73 0000024 b736 73 0000024 b736 73 0000024 b736 73 0000025 >e6f0 77 0000024 b720 78 0000025 >e6f0 77 0000024 b720 78 0000025 >e6f0 77 0000024 b720 78 0000025 >e6f0 79 0000031 b721 80 0000033 b721 80 00000033 b721	NLINE STAG	NMB SECTIC OSD UP IDA INCA STA ADD TAX IDA ECQ LDX LDA STA CORA STA BCLR ROLA BCC BSET LDA STA LDA STA LDA STA LDA STA LDA	128 N .ROM2 date rout OSDL USDL UIND LTABO,X STAG OSDL M3,X RAD1,X CAS1,X	3 INCREMENT 3 INCREMENT 3 6 4 10 27 3 13 30 2 15 32 3 23 0R 4 10 27 3 13 30 2 15 32 5 20 37 3 23 0R 4 12 CHARACTER SIZE INFO. 4 16 4 5 29 3 3 32 GET BIT 6 3 35 OF CASX 3 38 38 5 43 USE IT TO ENABLE WINDOW 4 47 451 83 +/-8 3 7 LINE POINTER 5 12 MULTIPLY BY 16 5,X 4 GET DATA AND WRITE 4 8 IT TO OSD REGISTER 5,X 4 8 IT TO OSD DATA TRANSFER 5,X 4 8 IT AND CATA AND YAISE

83 00000039 b723		STA	OSD+3		
84 0000003b >e6f4		LDA	<dram-12.x< td=""><td></td><td></td></dram-12.x<>		
		STA	OSD+4		
85 000003d b724					
86 0000003f >e6f5		LDA	<dram-11, td="" x<=""><td></td><td></td></dram-11,>		
87 00000041 b725		STA	OSD+5		
86 000003f >e6f5 87 0000041 b725 88 0000043 >e6f6		LDA	<dram-10, td="" x<=""><td></td><td></td></dram-10,>		
89 00000045 b726		STA	OSD+6		
90 00000047 >e6f7		LDA	<dram-9,x< td=""><td></td><td></td></dram-9,x<>		
91 00000049 b727		STA	OSD+7		
92 0000004b >=6f8		LDA	<dram-8, td="" x<=""><td></td><td></td></dram-8,>		
92 0000004b >e6f8 93 0000004d b728		STA	OSD+8		
94 0000004f >e6f9		LDA	<dram-7,x< td=""><td></td><td></td></dram-7,x<>		
		STA	OSD+9		
95 0000051 b729			<dram-6, td="" x<=""><td></td><td></td></dram-6,>		
96 00000053 >e6fa		LDA			
97 00000055 b72a		STA	OSD+10		
98 00000057 >e6fb 99 00000059 b72b		LDA	<dram-5,x< td=""><td></td><td></td></dram-5,x<>		
99 00000059 b72b		STA	OSD+11		
100 000005b >e6fc		LDA	<dram-4,x< td=""><td></td><td></td></dram-4,x<>		
101 0000005d b72c		STA	OSD+12		
102 0000005f >e6fd		LDA	<dram-3, td="" x<=""><td></td><td></td></dram-3,>		
103 00000061 b72d		STA	OSD+13		
104 00000063 >e6fe		LDA	<dram-2, td="" x<=""><td></td><td></td></dram-2,>		
105 00000065 b72e					
105 00000067 basef		LDA	<dram-1,x< td=""><td></td><td>140 223 +/- 8</td></dram-1,x<>		140 223 +/- 8
105 00000065 b72e 106 00000067 >e6ff 107 00000069 b72f		STA	OSD+14 <dram-1,x OSD+15</dram-1,x 		140 223 +/- 8 WITH INT 242 (121 +/- 4 US)
108					
	****	C T V	mb.co.1		ALTERNATIVE OSD DATA
109	- 105D2	314	TMP1 #16 TMP2 TMP1 <dram-1,x TMP1 TMP2 <osd-1,x TMP2 OSDOOD</osd-1,x </dram-1,x 		TRANSFER USING A LOOP.
		LDX	4 10	2 6	TRANSFER USING A LOOP.
111	,*	STX	TMP 2	4 10	THIS HAS THE ADVANTAGE
112	*OSDOOP	LDX	TMP 1	3	OF USING 44 BYTES LESS
113	*	LDA	<dram-1,x< td=""><td>4 7</td><td>ROM BUT IT USES TWO MORE</td></dram-1,x<>	4 7	ROM BUT IT USES TWO MORE
114	*	DEC	TMP 1	5 12	TEMPORARY RAM LOCATIONS
115	*	LDX	TMP 2	3 15	AND TAKES 330 CYCLES
116	*	STA	<osd-1.x< td=""><td>5 20</td><td>ROM BUT IT USES TWO MORE TEMPORARY RAM LOCATIONS AND TAKES 330 CYCLES (165us) LONGER.</td></osd-1.x<>	5 20	ROM BUT IT USES TWO MORE TEMPORARY RAM LOCATIONS AND TAKES 330 CYCLES (165us) LONGER.
117	*	DEC	TMP2	5 25	
118	*	BNE	OSDOOP	3 28	28x16+10=458=128+330
119		2112			
120	******	******	**********	**********	*****
121	*				*
122	*	Chanaa	ter and windo	flach	•
122	2	Charac	cer and writed	w IIash.	
123					
124					****
125					****
125 126 000006b >09001f					
125 126 0000006b >09001f 127 0000006e >b600					character blink
125 126 0000006b >09001f 127 0000006e >b600 128 0000070 2719					
125 126 0000006b >09001f 127 0000006e >b600 128 0000070 2719					
125 126 0000006b >09001f 127 0000006e >b600 128 0000070 2719					
125 126 0000006b >09001f 127 0000006e >b600 128 0000070 2719					
125 126 0000006b >09001f 127 0000006e >b600 128 0000070 2719					
125 126 0000006b >09001f 127 0000006e >b600 128 0000070 2719 129 00000072 b634 130 00000074 a40f 131 00000076 >b100 132 00000078 2611					
125 126 000006b >09001f 127 000006e >b600 128 0000070 2719 129 0000072 b634 130 0000074 a40f 131 0000076 >b100 132 0000078 2611 133 0000078 2611					
125 126 0000006b >09001f 127 000006e >b600 128 0000070 2719 129 00000072 b634 130 0000074 a40f 131 0000076 >b100 132 0000078 2611 133 000007a >b600 134 000007c a40f					
125 126 000006b >09001f 127 000006e >b600 128 0000070 2719 129 0000072 b634 130 0000074 a40f 131 0000074 2611 133 0000078 2611 133 000007a 2610 134 000007a a40f 135 000007e 97					CHARACTER BLINK
125 126 000006b >09001f 127 000006e >b600 128 0000070 2719 129 0000072 b634 130 0000074 a40f 131 0000074 2611 133 0000078 2611 133 000007a 2610 134 000007a a40f 135 000007e 97				5 25 3 28 3 31 2 36 3 39 3 42 3 45 3 45 3 48 2 50 34 84	
125 126 0000006b >09001f 127 000006e >b600 128 0000070 2719 129 00000072 b634 130 0000074 a40f 131 00000078 >b100 132 0000078 >b600 134 0000077 ab600 135 0000007 97 136 0000007f ad1b 137 0000081 >be00	CHBLK	BRCLR LDA BEQ LDA AND CMP BNE LDA AND TAX BSR LDX		5 25 3 28 3 31 2 36 3 39 3 42 3 45 3 45 3 48 2 50 34 84	CHARACTER BLINK
125 126 0000006b >09001f 127 0000006b >b600 128 0000070 2719 129 00000072 b634 130 0000074 a40f 131 0000076 >b100 132 0000078 2611 133 0000076 a40f 135 0000076 a41b 137 0000007 adlb 137 00000081 >be00 138 00000085 54	CHBLK	BRCLR LDA BEQ LDA AND CMP BNE LDA AND TAX BSR LDX LSRX	4, CNT, WBLK BROW NCHBK RAD \$\$0F BROW NCHBK BCOU	5 25 3 28 3 31 2 36 3 39 3 42 3 45 3 48 2 50 34 84 3 87 3 90	CHARACTER BLINK
125 126 0000006b >09001f 127 000006e >b600 128 0000070 2719 129 00000072 b634 130 0000074 a40f 131 0000076 >b100 132 0000078 2611 133 0000007a >b600 134 000007e 97 136 000007f adlb 137 0000081 >be00 138 0000083 54 139 0000088 54	CHBLK	BRCLR LDA BEQ LDA AND CMP BNE LDA AND TAX BSR LDX LSRX LSRX		5 25 3 28 3 31 2 36 3 42 3 42 3 45 3 42 3 45 2 50 34 84 3 87 3 90 3 93	CHARACTER BLINK
125 126 0000006b >09001f 127 000006e >b600 128 0000070 2719 129 00000072 b634 130 0000074 a40f 131 0000076 >b100 132 0000078 2611 133 0000076 a40f 135 0000076 a41b 137 0000007 adlb 137 00000081 >be00 138 00000083 54 139 00000084 54 140 00000084 54 140 0000084 54	CHBLK	BRCLR LDA BEQ LDA AND CMP BNE LDA AND TAX BSR LDX LSRX LSRX LSRX		5 25 3 28 3 31 2 36 3 39 3 42 3 45 3 45 3 48 2 50 34 84 3 87 3 90 3 93 3 93	CHARACTER BLINK
125 126 0000006b >09001f 127 000006e >b600 128 0000070 2719 129 00000072 b634 130 0000074 a40f 131 0000076 >b100 132 0000078 2611 133 0000076 a40f 135 0000076 a41b 137 0000007 adlb 137 00000081 >be00 138 00000083 54 139 00000084 54 140 00000084 54 140 0000084 54	CHBLK	BRCLR LDA BEQ LDA AND CMP BNE LDA AND TAX BSR LDX LSRX LSRX LSRX LSRX	4, CNT, WBLK BROW NCHBK RAD \$SOF BROW NCHBK BCOL \$SPFL BCOL	5 25 3 28 3 31 2 36 3 39 3 42 3 45 3 45 3 48 2 50 34 84 3 87 3 90 3 93 3 93	CHARACTER BLINK 1st CHARACTER (LS NIBBLE)
125 126 0000006b >09001f 127 000006e >b600 128 0000070 2719 129 00000072 b634 130 0000074 a40f 131 0000076 >b100 132 0000078 2611 133 0000076 a40f 135 0000076 a41b 137 0000007 adlb 137 00000081 >be00 138 00000083 54 139 00000084 54 140 00000084 54 140 0000084 54	CHBLK	BRCLR LDA BEQ LDA AND CMP BNE LDA AND TAX BSR LDX LSRX LSRX LSRX	4, CNT, WBLK BROW NCHBK RAD \$SOF BROW NCHBK BCOL \$SPFL BCOL	5 25 3 28 3 31 2 36 3 4 2 36 3 42 3 42 3 48 2 50 34 84 3 87 3 87 3 93 3 93 3 93 3 93 3 96 3 993	CHARACTER BLINK
125 126 0000006b >09001f 127 000006e >b600 128 0000070 2719 129 0000072 b634 130 0000074 a40f 131 0000076 2611 133 0000077 a40f 135 0000077 a40f 135 0000077 a40f 135 0000007 a40f 135 0000007 a40f 137 00000081 >be00 138 00000081 >be00 139 0000084 54 140 0000085 54 141 0000085 54 142 0000087 2702 143 0000088 a411	CHBLK	BRCLR LDA BEQ LDA AND CMP BNE LDA AND TAX BSR LDX LSRX LSRX LSRX LSRX BEQ BSR		5 25 3 28 3 31 2 36 3 4 2 36 3 42 3 42 3 48 2 50 34 84 3 87 3 87 3 93 3 93 3 93 3 93 3 96 3 993	CHARACTER BLINK 1st CHARACTER (LS NIBBLE)
125 126 0000006b >09001f 127 000006e >b600 128 0000070 2719 129 00000072 b634 130 0000074 a40f 131 0000076 >b100 132 0000078 2611 133 0000007a >b600 134 000007e 97 136 000007f adlb 137 0000081 >be00 138 0000083 54 139 0000088 54	CHBLK	BRCLR LDA BEQ LDA AND CMP BNE LDA AND TAX BSR LDX LSRX LSRX LSRX LSRX BEQ BSR	4, CNT, WBLK BROW NCHBK RAD #\$0F BROW NCHBK BCOL \$0F BCOL NCHBK	5 25 3 28 3 31 2 36 3 39 3 42 3 45 3 45 3 48 2 50 34 84 3 87 3 90 3 93 3 93	CHARACTER BLINK 1st CHARACTER (LS NIBBLE) IF MS NIBBLE ZERO THEN NO
125 126 0000006b >09001f 127 000006e >b600 128 0000070 2719 129 0000072 b634 130 0000074 a40f 131 0000076 2611 133 0000077 a40f 135 0000077 a40f 135 0000007 a40f 135 0000007 a40f 135 0000007 a40f 137 00000081 >be00 138 0000008 54 139 0000085 54 140 00000085 54 142 0000085 54 144 00000085 54 145 0000085 54 145 0000085 54 146 0000085 54 147 0000085 54 148 0000085 54 149 0000085 54 149 0000085 54 140 0000085 54 140 0000085 54 141 0000085 54 141 0000085 54 142 0000085 54 144 0000085 54 145 0000085 54	CHBLK	BRCLR LDA BEQ LDA AND CMP BNE LDA AND TAX BSR LSRX LSRX LSRX LSRX LSRX BEQ BSR BRA	4, CNT, WBLK BROW NCHBK RAD BROW NCHBK BCOL \$SPFL BCOL NCHBK SPFL NOBLK	5 25 3 28 3 31 3 34 2 36 3 42 3 45 5 3 48 2 50 34 84 3 87 3 90 3 93 3 96 3 99 3 102 34 136	CHARACTER BLINK 1st CHARACTER (LS NIBBLE) IF MS NIBBLE ZERO THEN NO 2nd CHARACTER
125 126 0000006b >09001f 127 000006e >b600 128 0000070 2719 129 0000072 b634 130 0000074 a40f 131 0000076 2611 133 0000077 a40f 135 0000077 a40f 135 0000007 a40f 135 0000007 a40f 135 0000007 a40f 137 00000081 >be00 138 0000008 54 139 0000085 54 140 00000085 54 142 0000085 54 144 00000085 54 145 0000085 54 145 0000085 54 146 0000085 54 147 0000085 54 148 0000085 54 149 0000085 54 149 0000085 54 140 0000085 54 140 0000085 54 141 0000085 54 141 0000085 54 142 0000085 54 144 0000085 54 145 0000085 54	CHBLK	BRCLR LDA BEQ LDA AND CMP BNE LDA AND TAX LSRX LSRX LSRX LSRX LSRX LSRX BEQ BSR BRA BLDA	4, CNT, WBLK BROW NCHBK RAD #\$0F BROW NCHBK BCOL #\$0F SPFL BCOL NCHBK SPFL NOBLK WROW	5 25 3 28 3 31 3 34 2 36 3 42 3 45 5 3 48 2 50 34 84 3 87 3 90 3 93 3 96 3 99 3 102 34 136	CHARACTER BLINK 1st CHARACTER (LS NIBBLE) IF MS NIBBLE ZERO THEN NO
125 126 0000006b >09001f 127 000006e >b600 128 0000070 2719 129 0000072 b634 130 0000074 a40f 131 0000076 2611 133 0000077 a40f 135 0000077 a40f 135 0000007 a40f 135 0000007 a40f 135 0000007 a40f 137 00000081 >be00 138 0000008 54 139 0000085 54 140 00000085 54 142 0000085 54 144 00000085 54 145 0000085 54 145 0000085 54 146 0000085 54 147 0000085 54 148 0000085 54 149 0000085 54 149 0000085 54 140 0000085 54 140 0000085 54 141 0000085 54 141 0000085 54 142 0000085 54 144 0000085 54 145 0000085 54	CHBLK	BRCLR LDA BEQ LDA AND CMP BNE LDA AND TAX BSR LDX LSRX LSRX LSRX LSRX BEQ BSR BRA LDA BEQ	4, CNT, WBLK BROW NCHBK RAD \$SOF BROW NCHBK BCOL \$SPFL BCOL NCHBK SPFL NOBLK WROW NOBLK	5 25 3 28 3 31 3 34 2 36 3 42 3 45 5 3 48 2 50 34 84 3 87 3 90 3 93 3 96 3 99 3 102 34 136	CHARACTER BLINK 1st CHARACTER (LS NIBBLE) IF MS NIBBLE ZERO THEN NO 2nd CHARACTER
125 126 0000006b >09001f 127 000006e >b600 128 0000070 2719 129 0000072 b634 130 0000074 a40f 131 0000076 2611 133 0000077 a40f 135 0000077 a40f 135 0000007 a40f 135 0000007 a40f 135 0000007 a40f 137 00000081 >be00 138 0000008 54 139 0000085 54 140 00000085 54 142 0000085 54 144 00000085 54 145 0000085 54 145 0000085 54 146 0000085 54 147 0000085 54 148 0000085 54 149 0000085 54 149 0000085 54 140 0000085 54 140 0000085 54 141 0000085 54 141 0000085 54 142 0000085 54 144 0000085 54 145 0000085 54	CHBLK	BRCLR LDA BEQ LDA AND CMP BNE LDA LDA LDA LSRX LSRX LSRX LSRX LSRX BEQ BSR BRA LDA BEQ LDA	4, CNT, WBLK BROW NCHBK RAD \$SOF BROW NCHBK BCOL \$SPFL BCOL NCHBK SPFL NOBLK WROW NOBLK RAD	5 25 3 28 3 31 3 34 2 36 3 42 3 45 5 3 48 2 50 34 84 3 87 3 90 3 93 3 96 3 99 3 102 34 136	CHARACTER BLINK 1st CHARACTER (LS NIBBLE) IF MS NIBBLE ZERO THEN NO 2nd CHARACTER
125 126 0000006b >09001f 127 000006e >b600 128 0000070 2719 129 0000072 b634 130 0000074 a40f 131 0000076 >b100 132 0000077 a40f 135 0000007e a40f 135 0000007e a40f 135 0000007f ad1b 137 0000081 >be00 138 00000085 54 139 00000085 54 140 0000085 54 142 0000085 54 142 0000085 54 142 0000085 54 142 0000085 200e 145 000008b 200e 145 000008b 200e 146 000008b 270a 147 0000091 b634 148 0000093 b634	CHBLK	BRCLR LDA BEQ LDA AND CMP LDA AND CMP LDA LDA LSRX LSRX LSRX LSRX LSRX LSRX LSRX LSRX	4, CNT, WBLK BROW NCHBK RAD \$OF BROW NCHBK BCOL \$SPFL BCOL NCHBK SPFL NOBLK WROW NOBLK RAD \$SF	5 25 3 28 3 31 3 34 2 36 3 42 3 45 5 3 48 2 50 34 84 3 87 3 90 3 93 3 96 3 99 3 102 34 136	CHARACTER BLINK 1st CHARACTER (LS NIBBLE) IF MS NIBBLE ZERO THEN NO 2nd CHARACTER
125 126 0000006b >09001f 127 000007b >2719 129 0000072 2719 129 0000072 b634 130 0000074 a40f 131 0000076 >b100 132 0000078 2611 133 0000077 a40f 135 0000077 a40f 135 0000077 a40f 135 0000007 a40f 137 0000081 >b600 138 0000084 54 140 0000085 54 141 0000085 54 141 0000085 54 142 0000087 2702 143 0000089 a401 144 0000085 200e 145 0000084 200e 146 0000085 270a 147 0000081 b634 148 0000093 a40f 149 0000095 b100	CHBLK	BRCLR LDA BEQ LDA AND CMP BNE LDA AND TAX LSRX LSRX LSRX LSRX LSRX LSRX LSRX LSR	4, CNT, WBLK BROW NCHBK RAD \$SOF BROW NCHBK BCOL \$SPFL BCOL NCHBK SPFL NOBLK WROW NOBLK RAD \$SOF	5 25 3 28 3 31 3 34 2 36 3 42 3 45 5 3 48 2 50 34 84 3 87 3 90 3 93 3 96 3 99 3 102 34 136	CHARACTER BLINK 1st CHARACTER (LS NIBBLE) IF MS NIBBLE ZERO THEN NO 2nd CHARACTER WINDOW BLINK
125 126 0000006b >09001f 127 000006e >b600 128 0000070 2719 129 0000072 b634 130 0000074 a40f 131 0000076 2611 132 0000078 2611 133 0000007 a40f 135 0000007 a40f 135 0000007 a40f 135 0000007 a40f 137 0000081 >be00 138 00000085 54 140 00000085 54 144 00000085 54 144 00000085 54 144 00000085 2702 145 0000088 270a 146 0000088 270a 146 0000088 270a 146 0000088 270a 147 0000081 b634 148 0000093 b634 149 0000093 >b100 149 0000093 >b100 140 0000000000 140 00000000 140 00000000 140 00000000 140 0000000 140 0000000 140 0000000 140 0000000 140 0000000 140 0000000 140 0000000 140 000000 140 0000000 140 000000 140 000000 140 000000 140 000000 140 000000 140 000000 140 00000 140 000000 140 000000 140 00000 140 000000 140 0000000 140 0000000 140 0000000 140 0000000	CHBLK	BRCLR LDA BEQ LDA AND CMP BNE LDA AND CMP BNE LDA LSRX LSRX LSRX LSRX LSRX LSRX LSRX LSRX	4, CNT, WBLK BROW NCHBK RAD \$SOF BROW NCHBK BCOL \$SPFL BCOL SPFL NOBLK RAD \$SOF WROW NOBLK	5 25 3 28 3 31 3 34 2 36 3 42 3 45 5 3 48 2 50 34 84 3 87 3 90 3 93 3 96 3 99 3 102 34 136	CHARACTER BLINK 1st CHARACTER (LS NIBBLE) 1F MS NIBBLE ZERO THEN NO 2nd CHARACTER WINDOW BLINK 371 +/- 8
125 126 0000006b >09001f 127 000007b 2719 129 0000072 2719 129 0000072 b634 130 0000074 a40f 131 0000076 >b100 132 0000078 2611 133 0000077 a40f 135 0000077 a40f 135 0000077 a41b 137 0000008 54 139 0000008 54 140 0000008 54 141 0000008 54 141 0000008 54 142 0000008 54 143 0000008 54 144 0000008 54 150 0000091 b634 148 0000093 b000 150 0000097 2602 151 0000097 163	CHBLK	BRCLR LDA BEQ LDA AND CMP BNE LDA AND TAX BSR LDX LSRX LSRX LSRX LSRX LSRX LSRX LSRX LSR	4, CNT, WBLK BROW NCHBK RAD \$SOF BROW NCHBK BCOL \$SPFL BCOL SPFL NOBLK RAD \$SOF WROW NOBLK	5 25 3 28 3 31 2 36 3 42 3 45 3 48 3 45 3 48 3 45 3 48 3 87 3 90 3 93 3 93 3 93 3 99 3 102 34 136 3 139	CHARACTER BLINK 1st CHARACTER (LS NIBBLE) IF MS NIBBLE ZERO THEN NO 2nd CHARACTER WINDOW BLINK 371 +/- 8 with INT 381 +/- 8 cycles
125 126 0000006b >09001f 127 000006c >b600 128 0000070 2719 129 0000072 b634 130 0000074 a40f 131 0000076 >b100 132 0000078 2611 133 0000076 a40f 135 0000076 a40f 135 0000076 a41b 137 00000081 >be00 138 00000084 54 140 00000084 54 140 0000086 54 141 0000086 54 142 0000086 54 142 0000086 54 144 000008b 200e 145 000008b 200e 146 000008b 200e 146 000008b 200e 147 000008b 200e 148 0000093 a40f 149 0000093 >b100 150 0000097 2602 151 0000099 1f35	CHBLK	BRCLR LDA BEQ LDA AND CMP BNE LDA AND TAX BSR LDX LSRX LSRX LSRX LSRX LSRX LSRX LSRX LSR	4, CNT, WBLK BROW NCHBK RAD \$SOF BROW NCHBK BCOL \$SPFL BCOL NCHBK SPFL NOBLK RAD \$SOF WROW NOBLK 7, \$35	5 25 3 28 3 31 3 34 2 36 3 42 3 45 5 3 48 2 50 34 84 3 87 3 90 3 93 3 96 3 99 3 102 34 136	CHARACTER BLINK 1st CHARACTER (LS NIBBLE) IF MS NIBBLE ZERO THEN NO 2nd CHARACTER WINDOW BLINK 371 +/- 8 with INT 381 +/- 8 cycles
125 126 000006b >09001f 127 000006e >b600 128 0000070 2719 129 0000072 b634 130 0000074 a40f 131 0000076 >b100 132 0000078 2611 133 0000076 a40f 134 0000007 a40f 135 0000077 a41b 137 0000008 54 139 0000008 54 140 0000008 54 141 0000008 54 141 0000008 54 142 0000008 3401 144 0000008 54 141 0000088 34 142 0000008 3401 144 0000008 54 141 0000088 34 141 0000088 34 142 0000089 a411 144 0000088 30 145 0000088 30 146 0000089 3401 146 0000085 54 147 0000081 b634 148 0000085 54 149 0000085 54 141 0000085 54 141 0000085 54 155 0000085 54 155 0000085 54 155 0000085 55 155 0000095 155 155 0000095 155 155 0000095 155 155 0000095 155 155 0000095 155 155 0000095 15 155 0000095 15 155 0000055 15 155 000055 15 155 0000055 15 155 000055 15	CHBLK	BRCLR LDA BEQ LDA AND CMP BNE LDA AND TAX BSR LDA LSRX LSRX LSRX LSRX LSRX LSRX LSRX LSRX	4, CNT, WBLK BROW NCHBK RAD \$SOF BROW NCHBK BCOL \$SPFL BCOL NCHBK SPFL NOBLK RAD \$SOF WROW NOBLK 7, \$35	5 25 3 28 3 31 3 34 2 36 3 42 3 42 3 45 3 48 2 50 34 84 3 87 3 90 3 93 3 93 3 96 3 93 3 102 34 136 3 139	CHARACTER BLINK 1st CHARACTER (LS NIBBLE) IF MS NIBBLE ZERO THEN NO 2nd CHARACTER WINDOW BLINK 371 +/- 8 with INT 381 +/- 8 cycles
125 126 0000006b >09001f 127 000007b 2719 129 0000072 430 130 0000074 a40f 131 0000077 a40f 132 0000077 a40f 133 0000076 >b600 134 0000077 a40f 135 0000078 a40f 136 0000077 a40f 137 00000081 >be00 138 00000084 54 140 0000086 54 141 0000086 54 142 0000086 54 144 0000086 54 145 0000087 2702 143 0000088 340f 144 0000089 a411 144 0000087 2702 143 0000087 2702 143 0000088 54 144 0000088 54 145 0000088 54 146 0000088 54 147 0000088 54 148 0000097 2602 150 0000097 2602 151 0000098 a153 152 00000098 a153 153	CHBLK	BRCLR LDA BEQ LDA AND CMP BME LDA AND TAX BSR LDX LSRX LSRX LSRX LSRX LSRX LSRX LSRX LSR	4, CNT, WBLK BROW NCHBK RAD \$SOF BROW NCHBK BCOL \$SPFL BCOL NCHBK SPFL NOBLK RAD \$SOF WROW NOBLK 7, \$35	5 25 3 28 3 31 3 34 2 36 3 42 3 42 3 48 2 50 34 84 3 87 3 90 3 93 3 93 3 93 3 93 3 139	CHARACTER BLINK 1st CHARACTER (LS NIBBLE) IF MS NIBBLE ZERO THEN NO 2nd CHARACTER WINDOW BLINK 371 +/- 8 with INT 381 +/- 8 cycles
125 126 0000006b >09001f 127 0000070 2719 129 0000070 2719 129 0000072 b634 130 0000074 a40f 131 0000077 b610 132 0000076 2611 133 0000077 a40f 134 0000007 a40f 135 0000007 a40f 137 0000008 54 139 0000008 54 140 0000008 54 141 0000008 54 142 0000008 2702 143 0000008 200e 145 0000008 201 146 00000095 >b600 146 00000095 >b100 150 0000097 2602 150 0000095 b135 153 0000095 b103 153 0000095 b135	CHBLK	BRCLR LDA BEQ LDA AND CMP BNE LDA AND TAX BSR LDA LSRX LSRX LSRX LSRX LSRX LSRX LSRX LSRX	4, CNT, WBLK BROW NCHBK RAD \$SOF BROW NCHBK BCOL \$SPFL BCOL NCHBK SPFL NOBLK RAD \$SOF WROW NOBLK 7, \$35	5 25 3 28 3 31 3 34 2 36 3 42 3 42 3 45 3 48 2 50 34 84 3 87 3 90 3 93 3 93 3 96 3 93 3 102 34 136 3 139	CHARACTER BLINK 1st CHARACTER (LS NIBBLE) IF MS NIBBLE ZERO THEN NO 2nd CHARACTER WINDOW BLINK 371 +/- 8 with INT 381 +/- 8 cycles
125 126 127 0000006b >>b600 128 0000070 2719 129 0000072 b634 130 0000074 a40f 131 0000075 2611 133 0000076 2611 133 0000077 a40f 134 0000076 a40f 135 00000076 a40f 137 00000081 >be00 138 00000084 54 140 00000085 54 141 00000085 54 142 0000086 54 144 0000085 54 145 0000085 54 144 0000085 54 145 0000085 54 146 0000085 54 147 0000085 54 148 0000093 a40f 149 0000093 340f 149 0000093 340f 149 00000093 153 150 </td <td>CHBLK</td> <td>BRCLR LDA BEQ LDA AND CMP BME LDA AND TAX BSR LDX LSRX LSRX LSRX LSRX LSRX LSRX LSRX LSR</td> <td>4, CNT, WBLK BROW NCHBK RAD \$SOF BROW NCHBK BCOL \$SPFL BCOL NCHBK SPFL NOBLK YROW NOBLK 7, \$35 OSD, X</td> <td>5 25 3 28 3 31 3 34 2 36 3 39 3 42 3 45 3 42 3 45 3 42 3 45 3 42 3 45 3 42 3 45 3 42 3 45 3 49 3 102 34 136 3 139 3 102 34 136 3 139</td> <td>CHARACTER BLINK 1st CHARACTER (LS NIBBLE) IF MS NIBBLE ZERO THEN NO 2nd CHARACTER WINDOW BLINK 371 +/- 8 with INT 381 +/- 8 cycles</td>	CHBLK	BRCLR LDA BEQ LDA AND CMP BME LDA AND TAX BSR LDX LSRX LSRX LSRX LSRX LSRX LSRX LSRX LSR	4, CNT, WBLK BROW NCHBK RAD \$SOF BROW NCHBK BCOL \$SPFL BCOL NCHBK SPFL NOBLK YROW NOBLK 7, \$35 OSD, X	5 25 3 28 3 31 3 34 2 36 3 39 3 42 3 45 3 42 3 45 3 42 3 45 3 42 3 45 3 42 3 45 3 42 3 45 3 49 3 102 34 136 3 139 3 102 34 136 3 139	CHARACTER BLINK 1st CHARACTER (LS NIBBLE) IF MS NIBBLE ZERO THEN NO 2nd CHARACTER WINDOW BLINK 371 +/- 8 with INT 381 +/- 8 cycles
125 126 127 0000006b >>b600 128 0000070 2719 129 0000072 b634 130 0000074 a40f 131 0000075 2611 133 0000076 2611 133 0000077 a40f 134 0000076 a40f 135 00000076 a40f 137 00000081 >be00 138 00000084 54 140 00000085 54 141 00000085 54 142 0000086 54 144 0000085 54 145 0000085 54 144 0000085 54 145 0000085 54 146 0000085 54 147 0000085 54 148 0000093 a40f 149 0000093 340f 149 0000093 340f 149 00000093 153 150 </td <td>CHBLK</td> <td>BRCLR LDA BEQ LDA AND CMP BNE LDA AND TAX BSR LDA LSRX LSRX LSRX LSRX LSRX LSRX LSRX LSRX</td> <td>4, CNT, WBLK BROW NCHBK RAD \$SOF BROW NCHBK BCOL SPFL BCOL NCHBK SPFL NOBLK WROW NOBLK 7, \$35 OSD, X \$\$3F NTSP</td> <td>5 25 3 28 3 31 3 34 2 36 3 39 3 42 3 45 3 42 3 45 3 42 3 45 3 42 3 45 3 42 3 45 3 42 3 45 3 49 3 102 34 136 3 139 3 102 34 136 3 139</td> <td>CHARACTER BLINK 1st CHARACTER (LS NIBBLE) IF MS NIBBLE ZERO THEN NO 2nd CHARACTER WINDOW BLINK 371 +/- 8 with INT 381 +/- 8 cycles</td>	CHBLK	BRCLR LDA BEQ LDA AND CMP BNE LDA AND TAX BSR LDA LSRX LSRX LSRX LSRX LSRX LSRX LSRX LSRX	4, CNT, WBLK BROW NCHBK RAD \$SOF BROW NCHBK BCOL SPFL BCOL NCHBK SPFL NOBLK WROW NOBLK 7, \$35 OSD, X \$\$3F NTSP	5 25 3 28 3 31 3 34 2 36 3 39 3 42 3 45 3 42 3 45 3 42 3 45 3 42 3 45 3 42 3 45 3 42 3 45 3 49 3 102 34 136 3 139 3 102 34 136 3 139	CHARACTER BLINK 1st CHARACTER (LS NIBBLE) IF MS NIBBLE ZERO THEN NO 2nd CHARACTER WINDOW BLINK 371 +/- 8 with INT 381 +/- 8 cycles
125 126 127 0000006b >>b600 128 0000070 2719 129 0000072 b634 130 0000074 a40f 131 0000075 2611 133 0000076 2611 133 0000077 a40f 134 0000076 a40f 135 00000076 a40f 137 00000081 >be00 138 00000084 54 140 00000085 54 141 00000085 54 142 0000086 54 144 0000085 54 145 0000085 54 144 0000085 54 145 0000085 54 146 0000085 54 147 0000085 54 148 0000093 a40f 149 0000093 340f 149 0000093 340f 149 00000093 153 150 </td <td>CHBLK</td> <td>BRCLR LDA BEQ LDA AND CMP BNE LDA AND TAX BSR LDA LSRX LSRX LSRX LSRX LSRX LSRX LSRX LSRX</td> <td>4, CNT, WBLK BROW NCHBK RAD \$SOF BROW NCHBK BCOL \$SPFL BCOL SPFL NOBLK 7, \$35 OSD, X \$3F NTSP OSD, X</td> <td>5 25 3 28 3 31 3 34 2 36 3 39 3 42 3 45 3 42 3 45 3 42 3 45 3 42 3 45 3 42 3 45 3 42 3 45 3 49 3 102 34 136 3 139 3 102 34 136 3 139</td> <td>CHARACTER BLINK 1st CHARACTER (LS NIBBLE) IF MS NIBBLE ZERO THEN NO 2nd CHARACTER WINDOW BLINK 371 +/- 8 with INT 381 +/- 8 cycles</td>	CHBLK	BRCLR LDA BEQ LDA AND CMP BNE LDA AND TAX BSR LDA LSRX LSRX LSRX LSRX LSRX LSRX LSRX LSRX	4, CNT, WBLK BROW NCHBK RAD \$SOF BROW NCHBK BCOL \$SPFL BCOL SPFL NOBLK 7, \$35 OSD, X \$3F NTSP OSD, X	5 25 3 28 3 31 3 34 2 36 3 39 3 42 3 45 3 42 3 45 3 42 3 45 3 42 3 45 3 42 3 45 3 42 3 45 3 49 3 102 34 136 3 139 3 102 34 136 3 139	CHARACTER BLINK 1st CHARACTER (LS NIBBLE) IF MS NIBBLE ZERO THEN NO 2nd CHARACTER WINDOW BLINK 371 +/- 8 with INT 381 +/- 8 cycles
125 126 127 0000006b >>b600 128 0000070 2719 129 0000072 b634 130 0000074 a40f 131 0000075 2611 133 0000076 2611 133 0000077 a40f 134 0000076 a40f 135 00000076 a40f 137 00000081 >be00 138 00000084 54 140 00000085 54 141 00000085 54 142 0000086 54 144 0000085 54 145 0000085 54 144 0000085 54 145 0000085 54 146 0000085 54 147 0000085 54 148 0000093 a40f 149 0000093 340f 149 0000093 340f 149 00000093 153 150 </td <td>CHBLK</td> <td>BRCLR LDA BEQ LDA AND CCMP ENE LDA LDA LDA LSRX LSRX LSRX LSRX LSRX LSRX LSRX LSRX</td> <td>4, CNT, WBLK BROW NCHBK RAD \$SOF BROW NCHBK BCOL \$SPFL BCOL SPFL NOBLK 7, \$35 OSD, X \$3F NTSP OSD, X</td> <td>5 25 3 28 3 31 3 34 2 36 3 42 3 45 3 48 3 45 3 48 3 87 3 90 3 43 90 3 48 4 84 3 87 3 90 3 93 3 93 3 96 3 99 3 102 34 136 3 139 4 12 12 15 4 19 2 21</td> <td>CHARACTER BLINK 1st CHARACTER (LS NIBBLE) IF MS NIBBLE ZERO THEN NO 2nd CHARACTER WINDOW BLINK 371 +/- 8 with INT 381 +/- 8 cycles</td>	CHBLK	BRCLR LDA BEQ LDA AND CCMP ENE LDA LDA LDA LSRX LSRX LSRX LSRX LSRX LSRX LSRX LSRX	4, CNT, WBLK BROW NCHBK RAD \$SOF BROW NCHBK BCOL \$SPFL BCOL SPFL NOBLK 7, \$35 OSD, X \$3F NTSP OSD, X	5 25 3 28 3 31 3 34 2 36 3 42 3 45 3 48 3 45 3 48 3 87 3 90 3 43 90 3 48 4 84 3 87 3 90 3 93 3 93 3 96 3 99 3 102 34 136 3 139 4 12 12 15 4 19 2 21	CHARACTER BLINK 1st CHARACTER (LS NIBBLE) IF MS NIBBLE ZERO THEN NO 2nd CHARACTER WINDOW BLINK 371 +/- 8 with INT 381 +/- 8 cycles
125 126 0000006b >09001f 127 000007b 2719 129 0000072 2719 129 0000077 440f 131 0000074 440f 131 0000076 2611 133 0000077 a40f 135 0000077 a40f 135 0000076 a40f 137 0000081 >be00 138 0000084 54 140 0000086 54 141 0000086 54 141 0000086 54 142 0000087 2702 143 0000089 a411 144 0000085 200e 145 0000087 2702 143 0000087 2702 145 0000087 2602 155 0000099 1633 154 0000095 b100 155 0000096 a43f 156 0000096 a43f 156 0000096 a43f 156 0000096 a43f 156 0000096 a437 156 0000096 a437 156 0000096 a420 159 0000006 a200	CHBLK	BRCLR LDA BEQ LDA AND CMP BNE LDA AND TAX BSR LDX LSRX LSRX LSRX LSRX LSRX LSRX LSRX LSR	4, CNT, WBLK BROW NCHBK RAD \$SOF BROW NCHBK BCOL \$SPFL BCOL SPFL NOBLK 7, \$35 OSD, X \$ST NTSP OSD, X \$SC0 \$SOE	5 25 3 28 3 31 3 34 2 36 3 39 3 42 3 45 5 48 2 50 34 84 3 87 3 90 3 93 3 93 3 96 3 99 3 102 34 136 3 139 6 + 4 10 2 12 3 15 4 19 2 21 2 23	CHARACTER BLINK 1st CHARACTER (LS NIBBLE) IF MS NIBBLE ZERO THEN NO 2nd CHARACTER WINDOW BLINK 371 +/- 8 with INT 381 +/- 8 cycles
125 126 0000006b >09001f 127 000007b 2719 129 0000072 2719 129 0000077 440f 131 0000074 440f 131 0000076 2611 133 0000077 a40f 135 0000077 a40f 135 0000076 a40f 137 0000081 >be00 138 0000084 54 140 0000086 54 141 0000086 54 141 0000086 54 142 0000087 2702 143 0000089 a411 144 0000085 200e 145 0000087 2702 143 0000087 2702 145 0000087 2602 155 0000099 1633 154 0000095 b100 155 0000096 a43f 156 0000096 a43f 156 0000096 a43f 156 0000096 a43f 156 0000096 a437 156 0000096 a437 156 0000096 a420 159 0000006 a200	CHBLK	BRCLR LDA BEQ LDA AND CCMP BNE LDA AND TAX BSR LDA LSRX LSRX LSRX LSRX LSRX LSRX LSRX LSRX	4, CNT, WBLK BROW NCHBK RAD \$SOF BROW NCHBK BCOL \$SPFL BCOL SPFL NOBLK 7, \$35 OSD, X \$3F NTSP OSD, X	5 25 3 28 3 31 3 34 2 36 3 42 3 45 3 48 3 45 3 48 3 45 3 48 3 90 3 42 5 00 34 84 3 87 3 90 3 90 3 93 3 93 3 93 3 93 3 102 34 136 3 139 4 19 2 12 3 15 4 19 2 21 2 23 5 28	CHARACTER BLINK 1st CHARACTER (LS NIBBLE) IF MS NIBBLE ZERO THEN NO 2nd CHARACTER WINDOW BLINK 371 +/- 8 with INT 381 +/- 8 cycles
125 126 0000006b >09001f 127 0000006b >b600 128 0000070 2719 129 0000072 b634 130 0000074 a40f 131 0000076 2611 133 0000077 a40f 135 0000077 a40f 135 0000077 a41b 137 00000081 >be00 138 00000084 54 140 0000086 54 141 0000086 54 142 0000086 54 142 0000086 54 144 0000086 54 144 0000086 54 144 0000086 54 145 0000086 54 146 0000086 54 146 0000086 54 147 0000086 54 148 0000087 2702 143 0000086 54 148 0000087 2702 151 0000086 54 148 0000093 a40f 149 0000095 >b100 150 0000097 2602 151 0000099 1f35 152 0000099 a43f 153 0000096 a43f 156 0000096 a43f 156 0000092 e620 157 000002 e620 158 0000002 e620 159 0000024 a4c0 159 0000024 a4c0 159 0000024 a4c0 150 00000088 e720 151 00000088 a1	CHBLK NCHBK WBLK NOBLK SPFL	BRCLR LDA BEQ LDA AND CMP BNE LDA AND TAX BSR LDX LSRX LSRX LSRX LSRX LSRX LSRX LSRX LSR	4, CNT, WBLK BROW NCHBK RAD \$SOF BROW NCHBK BCOL \$SPFL BCOL SPFL NOBLK 7, \$35 OSD, X \$ST NTSP OSD, X \$CO \$OE OSD, X	5 25 3 28 3 31 3 34 2 36 3 39 3 42 3 45 5 48 2 50 34 84 3 87 3 90 3 93 3 93 3 96 3 99 3 102 34 136 3 139 6 + 4 10 2 12 3 15 4 19 2 21 2 23	CHARACTER BLINK 1st CHARACTER (LS NIBBLE) IF MS NIBBLE ZERO THEN NO 2nd CHARACTER WINDOW BLINK 371 +/- 8 with INT 381 +/- 8 cycles
125 126 0000006b >09001f 127 000007b 2719 129 0000072 2719 129 0000077 440f 131 0000074 440f 131 0000076 2611 133 0000077 a40f 135 0000077 a40f 135 0000076 a40f 137 0000081 >be00 138 0000084 54 140 0000086 54 141 0000086 54 141 0000086 54 142 0000087 2702 143 0000089 a411 144 0000085 200e 145 0000087 2702 143 0000087 2702 145 0000087 2602 155 0000099 1633 154 0000095 b100 155 0000096 a43f 156 0000096 a43f 156 0000096 a43f 156 0000096 a43f 156 0000096 a437 156 0000096 a437 156 0000096 a420 159 0000006 a200	CHBLK	BRCLR LDA BEQ LDA AND CMP BNE LDA AND TAX BSR LDX LSRX LSRX LSRX LSRX LSRX LSRX LSRX LSR	4, CNT, WBLK BROW NCHBK RAD \$SOF BROW NCHBK BCOL \$SPFL BCOL SPFL NOBLK 7, \$35 OSD, X \$ST NTSP OSD, X \$SC0 \$SOE	5 25 3 28 3 31 3 34 2 36 3 42 3 45 3 48 3 45 3 48 3 45 3 48 3 90 3 42 5 00 34 84 3 87 3 90 3 90 3 93 3 93 3 93 3 93 3 102 34 136 3 139 4 19 2 12 3 15 4 19 2 21 2 23 5 28	CHARACTER BLINK 1st CHARACTER (LS NIBBLE) IF MS NIBBLE ZERO THEN NO 2nd CHARACTER WINDOW BLINK 371 +/- 8 with INT 381 +/- 8 cycles

165			******	*******	*************	******
166			*			
167			*	OSD idl	e condition.	*
168			*			*
169			******	*******	***************	*****
170	000000ae	>060004	OSDEF	BRSET	3, STAT5, DOFF	
	000000b1		OSDEF	BSET	3, STAT5	
	00000063			BRA	OSDLE	
174				5.0.		
	000000Ъ5	>1700	DOFF	BCLR	3, STAT5	
176					•	
177	000000Ъ7	9Ъ	OSDLE	SEI		
178	000000Ъ8	>1900		BCLR	4, STAT5	NOT ANALOGS
	000000ba	>1500		BCLR	2, STAT5	NOT NAME TABLE
180						
				LDX	29	CLEAR PAGE 0
	00000be		DOOP	CLR	CAS1-1,X	OSD CONTROL
	00000c0	5a		DECX		BYTES
	00000c1	26fb		BNE	DOOP	
185	00000-3	- 10000			CD X CD 2	
	000000c3 000000c6	3f30		JSR	CDISP2	
	000000008	3f31		CLR CLR	\$30	
	000000ca			BRSET	\$31 2 CENTE CENTER	
	000000cd			LDA	3, STAT5, SKPDEF DRAM+12	PROGRAM NUMBER
		b730		STA	\$30	PROGRAM NOMBER
	000000d2			LDA	DRAM+14	
	00000045	b731		STA	\$31	
	00000047	5f	SKPDEF	CLRX	401	
	000000d8	a67f		LDA	#127	
	000000da			BSR	OSDCLR	
197						
198	00000dc	a620		LDA	#%00100000	HORIZONTAL POSITION : ZERO
199	00000de	ь737		STA	HPD	
200	000000e0	a6a3		LDA	\$%10100011	COLOR 1,0 = RED, CYAN, EDGE ON
201	00000e2	>050002		BRCLR	2, STAT4, PMD	PROGRAM MODE ?
202	00000e5	a6a6		LDA	#%10100110	NO, COLOR 0 = YELLOW
	000000e7		PMD	STA	CAS1	
	00000e9			LDA	#%00010000	SINGLE WIDTH/HIGHT
	00000eb	>Ъ700		STA	RAD1	
206						
	00000ed			LDA	\$\$0C	DEFAULT TO VOLUME
	000000ef			STA	ANAL	
	000000f1			LDA	AVOL	
	000000f3 000000f5	9a		STA	ANAF	
	00000015	91 81		CLI RTS		
213	55000016	· ·		R13		
	000000£7	4c	OSDCLR	INCA		
	000000f8		JUCH	STA	W1	
	000000fa		DCLR	INCX		
	000000fb			CLR	DRAM-1,X	
	000000fd			CPX	W1	
219	000000ff	26£9-		BNE	DCLR	
220	00000101	81		RTS		

222			******	******	*****	*****	**
223 224			*	Program	n/Channel/Name di	splay.	*
225			*				*
226			*****	*******	*************	*****	
227	00000102	3334002328003334	BNTAB	FCB	\$33,\$34,0,\$23,\$	28.0.\$33.\$34	ST CH ST
	0000010a			FCB		5,\$21,\$2D,\$25,\$C0	D. NAME
	00000113		MTAB	FCB	0,\$5C,0,\$9E,0,\$	3C,0,\$FE	> < Y ^
	0000011Ь	008b008d006d00a9		FCB	0,\$8B,0,\$8D,0,\$	\$6D,0, \$A9,\$ C0	+ - M I
232	00000124	>040090	PRDSP	BRSET	2, STAT5, OSDLE		
	00000127		11001	BSET	2, STAT5		
	00000129	a61a		LDA	\$\$00011010	COLOR 2 - GREEN	
236	0000012Ь	ь733		STA	C34	COLOR 3 - CYAN	
	0000012d	a6e1		LDA	#%11100001	OSD & PLL ON,	
	0000012f	ь735		STA	WCR	WINDOW ON (COLUMN 1)	
	00000131	a621 b737		LDA STA	#%00100001 HPD	HORIZONTAL POSITION :	JNE
	00000135	3£30		CLR	\$30	PUT A SPACE AT 17th AN	0 1846
	00000137	3f31		CLR	\$31	CHARACTERS	0 10cm
243							
	00000139			LDA	**11100101	COLOR 1,0 - RED, MAGEN	TA, EDGE ON
	0000013b			STA	CAS1		
	0000013d 0000013f			LDA STA	#%11100110 CAS8	AND WINDOW ON (USING B	IT 6)
248	00000131	>B/00		SIA	CASO		
	00000141	a610		LDA	#\$00010000	SINGLE WIDTH/HIGHT, IN	TERRUPTS ON
	00000143			LDX	24		
251	00000145		STLP	STA	RAD1-3,X		
	00000147	5a		DECX			
	00000148	5a 5a		DECX			
	00000143			DECX BNE	STLP		
256		2019		BILL	5114		
	000001 4 c	a6e6		LDA	#%11100110	COLOR 1,0 = RED, YELLO	W, EDGE ON
	0000014e			LDX	1 8		
	00000150		STLP2	STA	CAS2-3, X		
	00000152	5a		DECX			
	00000153 00000154	5a 5a		DECX DECX			
	00000155	26f9		BNE	STLP2		
270							
	00000157			CLR	OSDL		
	00000159			LDA	#LTAB3-LTAB0		
	0000015Ъ	>Б700		STA	LIND	THIRD TABLE	
274	0000015d	2603		LDA	#3	START AT ROW 3	
	0000015f			STA	BROW	START AT ROW 5	
	00000161			LDA	\$\$03	START AT COLUMN 3	
	00000163	>b700		STA	BCOL		
	00000165	a600		LDA	# 0		
	00000167			STA	WROW		
282	00000169 0000016b	2601		LDA STA	∦ 1 COUNT		
283		20,00		314	COONT		
284	0000016d			LDX	#128	CLEAR 1st THRU 8th ROWS	5
	0000016f		ACLR	CLR	DRAM-1, X		
	00000171	5a		DECX			
287	00000172	26fb		BNE	ACLR		
	00000174	5f		CLRX			
	00000175		BNPL	LDA	BNTAB, X		
291	00000178	alc0	2	CMP	#\$C0		
292	0000017a	2706		BEQ	FINBN		
	0000017c			STA	DRAM, X		
	0000017f	5c		INCX			
295	00000180	20f3		BRA	BNPL		
	00000182	ae10	FINBN	LDX	#16		
298	00000184	>1d00		BCLR	6, STAT5	CLEAR STANDARD CHANGE F	LAG
299	00000186	>b600		LDA	COUNT		
300	00000188	>b700		STA	W2		

303 303 304 303 304 307 308 307 308 307 308 311 312 312 312 312 312 312 312 312 312	0000018a 0000018c 00000193 00000193 00000193 00000197 00000197 00000192 00000140 00000140 00000140 00000140 00000140 00000140 00000140 00000141 00000141 00000141 00000141 00000142 00000142 00000143 0000000000	>b600 >bf00 >bf00 >bf00 a40f abl0 >be00 44 44 44 44 44 44 44 44 44 44 44 44 4	
352 353 354 355 356	000001d5 000001d7 000001da	>1a00 >0e0102 >1b00	
357 358	000001dc	>cd0000	
359 360 361 362 363 364 365 366 367	000001df 000001e1 000001e5 000001e7 000001e8 000001e8 000001ec 000001ee	<pre>>b600 >cd0000 9f ab10 97 >3c00 a360 2203 >cc0000</pre>	
368 369 370 371 372 373 374 375 376	000001f1 000001f2 000001f5 000001f7 000001f7 000001fc 000001fd	5f >d60000 alc0 2706 >d70070 5c 20f3	
376 377 378 379 380 381	000001ff 00000202 00000204 00000206 00000208	>cd0000 >1800 a61e >b700 81	

*	Program	m/Channel/Name ma	
*	*******	*****	*****
BNLP	LDA	W2	STATION No.
DUTE	STX	W3	STATION NO.
	JSR	CBCD	
	STA	W1	
	AND	#\$0F	
	ADD	#\$10	
	LDX	W3	
	STA LDA	DRAM+1,X W1	
	LDA	MT	
	LSRA		
	LSRA		
	LSRA		
	BNE	NOTZR	
	LDA	#\$F0	LEADING ZERO BLANK
NOTZR	ADD	\$\$10	
STLSN	STA	DRAM, X	
	LDA ADD	₩2 ‡\$DF	STATION No.
	STA	SUBADR	
	LDA	#\$A0	
	STA	ADDR	
	JSR	READ	
	LDA	IOBUF+1	CHANNEL No.
	AND	\$\$7F	
	JSR	CBCD	
	STA AND	W1	
	ADD	#\$0F #\$10	
	LDX	¥310 W3	
	STA	DRAM+4, X	MSD
	LDA	W1	
	LSRA		
	ADD	#\$10	1.00
******	314	URAMTJ, A	LSD
*			
*	Standau	rd and bottom lin	e.
*			
*****	******	******	*****
		5	
	BSET BRSET	5, STAT5	
	BCLR	7, IOBUF+1, PALS 5, STAT5	
	BCHK	J, SIRIJ	
PALS	JSR	CHGST	

	LDA JSR	W2 GNAME2	
	TXA	GNAME2	
	ADD	#16	
	TAX	•	
	INC	W2	
	CPX	# 96	
	BHI	NOJMP	
	JMP	BNLP	
NOJMP	CLRX		
MTL	LDA	MTAB, X	
	CMP	#\$C0	
	BEQ	ANFIN	
	STA	DRAM+112, X	
	INCX		
	BRA	MTL	
ANFIN	JSR	WIND	
	BSET	4, STAT	
SEC30	DOLL		
SEC30	LDA	#30	
SEC30		#30 TMR	

383 384			
385 386 387			
388 389 390	00000209 0000020c	>04002f a6a0	
391 392 393	0000020e 00000210 00000212	a6a0 >b700 a6e0 >b700	
394 395 396	0000021 4 00000216	>b600 >cd0000	
397 398 399	00000219 0000021b 0000021e	>b700 030205 0b0202	
400 401 402	00000221	>1e00 >cd0000	
403 404 405	00000226 00000228 0000022b	>b601 020202 a47f	
406 407 408	0000022d 0000022f	2704 >b100	
409	00000231 00000233 00000235 00000237	274d >3c00 >b600 alf7	
411 412 413 414	00000235 00000237 00000239 0000023b 0000023d 0000023f	alf7 23e8 >be00 a623 >d70008	
415 416 417	0000023f 00000242 00000244 00000247	>d70008 a628 >d70009 >b600	
418 419 420	00000249 0000024a	44 44	
421 422 423	0000024b 0000024c 0000024d	44 44 ab10	
424 425 426	0000024f 00000252 00000254	>d7000a >b600 a40f	
427 428 429	00000256 00000258	ab10 >d7000b	
430 431 432	0000025b 0000025d 00000260	a630 >d7000d a621 >d7000e	
432 433 434 435	00000262 00000265 00000267	a62c >d7000f	
436 437 438 439	0000026a 0000026d	030212 0a020f a633	
440 441	00000272 00000275 00000277	>d7000d a625 >d7000e	
442 443 444	0000027a 0000027c 0000027f	a623 >d7000f 81	
445 446 447	00000280	>b600 a0df	
448 449 450	00000284 00000285 00000286 00000288	48 48 ab7c >b700	
451 452 453	0000028a 0000028d	>cd0000 >be00	
454 455 456	0000028f 00000291 00000294	>b601 >d7000с >b600	
457 458 459	00000296 00000299 0000029b	>d7000d >3c00 >3c00	
460 461 462	0000029d 000002a0 000002a2	>cd0000 >be00 >b601	
463 464 465	000002a4 000002a7 000002a9	>d7000e >b600 >d7000f 81	
466 467	000002ac	81	

*		****************		*
*		or channel name.		*
******	******	* * * * * * * * * * * * * * * * * *	******	******
FNAME	BRSET LDA STA LDA STA	2, STAT4, NONAME #\$AO ADDR #\$EO SUBADR		CHANNEL MODE
	LDA JSR STA BRCLR BRCLR BSET			38.9 MHz ? No, secam ? No, pal
OLOOP	JSR LDA BRSET AND	READ IOBUF+1 1,PORTC,IF38 #\$7F		38.9 MHz ? YES, SO IGNORE STANDARD
IF38	BEQ CMP BEQ	CHO COUNT NOFND		CHAN
CH0	INC LDA CMP BLS LDX	SUBADR SUBADR #\$F7 OLOOP W3		
NONAFIE	LDA STA LDA STA LDA LSRA LSRA	#\$23 DRAM+8,X #\$28 DRAM+9,X CHAN		NO NAME SO DISPLAY Ch. No.
	LSRA LSRA ADD STA LDA AND ADD	#\$10 DRAM+10,X CHAN #\$0F #\$10		3rd Char (Name)
	STA LDA STA LDA STA	DRAM+11,X #\$30 DRAM+13,X #\$21 DRAM+14,X	P A L	4th CHAR (NAME)
	LDA STA BRCLR BRSET LDA STA LDA STA LDA	\$2C DRAM+15,X 1,PORTC,SPAL 5,PORTC,SPAL \$33 DRAM+13,X \$25 DRAM+14,X \$23	S E C	38.9 MHz ? No, PAL ? No, Secam
SPAL	STA RTS	DRAM+15, X		
NOFND GNAME2	LDA SUB LSLA LSLA ADD STA JSR LDX	SUBADR \$\$DF \$\$7C SUBADR READ W3	x2 x4	
	LDA STA LDA STA INC INC JSR LDX	IOBUF+1 DRAM+12,X IOBUF DRAM+13,X SUBADR SUBADR READ W3		lst CHAR (NAME) 2nd CHAR (NAME)
	LDA STA LDA STA RTS	IOBUF+1 DRAM+14,X IOBUF DRAM+15,X		3rd CHAR (NAME) 4th CHAR (NAME)

468	******	******	******	*****
469 470	*	Cursor	control (left &	* right). *
471 472	* ******	******	*****	*
473 474 000002ad 03040c0d0e0f 475	CURTAB	FCB	3, 4, 12, 13, 14, 15	i
476 000002b3 ad19	CLFT	BSR	FCUR	
477 000002b5 a305		CPX	# 5	
478 000002b7 2502 479 000002b9 aeff		BLO	NRAP1	
479 000002b9 aeff 480 000002bb 5c	NRAP1	LDX INCX	#SFF	
481 000002bc >d60000	NEWC	LDA	CURTAB, X	
482 000002bf >b700	in Direc	STA	BCOL	
483 000002c1 >cc0000	SEC32	JMP	SEC30	
484				
485 000002c4 ad08	CRGT	BSR	FCUR	
486 000002c6 5d		TSTX		
487 000002c7 2602 488 000002c9 ae06		BNE LDX	NRAP2	
489 000002cb 5a	NRAP2	DECX	# 6	
490 000002cc 20ee	mou z	BRA	NEWC	
491				
492 000002ce >b600	FCUR	LDA	BCOL	
493 000002d0 >b700		STA	W1	
494 000002d2 aeff		LDX	#SFF	
495 000002d4 5c	CRNF	INCX		
496 000002d5 >d60000 497 000002d8 >b100		LDA	CURTAB, X	
498 000002da 26f8		CMP BNE	W1 CRNF	
499 000002dc 81		RTS	CRIM	
500				
501 000002dd a631	WIND	LDA	#%00110001	WINDOW BLUE, OFF AT 1/
502				
503 000002df ael2 504 000002el >e7fd	STLP3	LDX STA	#18	
505 000002e3 5a	SILES	DECX	CCR2-3,X	
506 000002e4 5a		DECX		
507 000002e5 5a		DECX		
508 000002e6 26f9		BNE	STLP3	
509				
510 000002e8 a611		LDA	#%00010001	WINDOW BLACK, OFF AT 17
511 000002ea >b700		STA	CCR1	
512 000002ec >b700		STA	CCR8	
513 000002ee >be00 514 000002f0 5a		LDX	BROW	
514 000002f0 5a 515 000002f1 5a		DECX		
516 000002f2 >de0000		LDX	м3,х	
517 000002f5 >e600		LDA	CCR1, X	
518 000002f7 >b700		STA	W2	
519 000002f9 >1c00		BSET	6,W2	
520 000002fb >b600		LDA	W2	
521 000002fd >e700		STA	CCR1,X	
522 000002ff 81		RTS		
523 524	******	*******	******	*****
525	*			*
526	*	Cursor	control (up & do	wn). *
527	*			*
528	******	******	*****	******
529 530 00000300 >⊳600	CUP	LDA	BROW	
531 00000302 a103	CUP	CMP	#3	
532 00000304 2304		BLS	TOOSM	
533 00000306 >3a00		DEC	BROW	
534 00000308 20d3		BRA	WIND	
535 0000030a >b600	TOOSM	LDA	COUNT	
536 0000030c a101		CMP	# 1	
537 0000030e 27b1	SEC31	BEQ	SEC32	
538 00000310 >3a00		DEC	COUNT	
539 00000312 2012 540		BRA	FIN30	
541 00000314 >b600	CDWN	LDA	BROW	
542 00000316 a108		CMP	# 8	
543 00000318 2404		BHS	TOOBG	
544 0000031a >3c00		INC	BROW	
545 0000031c 20bf		BRA	WIND	
546 0000031e >b600	TOOBG	LDA	COUNT	
547 00000320 all3 548 00000322 27ea		CMP	∦ 19	
548 00000322 27ea 549 00000324 >3c00		BEQ	SEC31 COUNT	
550 00000326 >cd0000	FIN30	JSR	SEC30	
551 00000329 >cc0000	. 11130	JMP	FINBN	

553			
554 555 556			
557 558 559	0000032c	>1Ь00	
560 561 562	0000032e 00000330 00000331	>be00 5a 5a	
563 564	00000332	5a >de0000	
565 566 567	00000336 00000339 0000033b 0000033d	>d60006 a43f a130 2702	
568 569 570	0000033d 0000033f 00000341	2702 >1a00 >1c00	
571 572 573	00000343	>cd0000	
573 574 575 576	00000346 00000348 0000034b	a630 >d70006 a621	
576 577 578 579	0000034d 00000350 00000352	>d70007 a62c >d70008	
580	00000355	a600 >d70009 >d7000a	
581 582 583 584	0000035a 0000035d 00000360 00000363	>03021c >0a0019	
585 586	00000365 00000368	a633 >d70006 a625	
587 588 589	0000036a 0000036d 0000036f	>d70007 a623 >d70008	
590 591	00000372	a621 >d70009	
592 593 594	00000377 00000379 0000037c	a62d >d7000a >0d0012	
595 596 597	0000037£ 00000380	9f ab05	
598 599 600	00000382 00000384 00000387 00000389	>b700 >d60006 ab40	
601 602 603	0000038c	>d70006 5c >b300	
604 605 606	0000038d 0000038f 00000391	26f3 81	
608 609		01	
610 611 612			
613 614 615	00000392 00000394 00000395	ad40 4c	
616 617 618		a43f a119	
619 620 621	00000397 00000399 0000039b 0000039d	2208 a110 2410	
622 623 624	0000039f 000003a1	a610 200c	
625 626	000003a3 000003a5 000003a7	a121 2202 a621	
627 628 629	000003a9 000003ab 000003ad	a13a 2302 a600	
630 631 632	000003af 000003b1	aa4 0 >d70000	
632 633 634 635	000003b4	>cc0000 adlb	
636 637 638	000003b9 000003ba	4a a43f	

*	Standa	rd change.	
* ******	******	* * * * * * * * * * * * * * * * *	*****
CHST	BCLR LDX	5,STAT5 BROW	DEFAULT TO SECAM
	DECX	BROW	
	DECX		
	DECX		
	LDX	M16,X	
	LDA	DRAM+6, X	
	AND	#\$3F	
	CMP	#\$30 SZER	PAL ?
	BEQ BSET	5, STAT5	NO, MAKE IT PAL
SZER	BSET	6, STAT5	STANDARD CHANGED
	JSR	SEC30	
CHGST	LDA	\$\$30	
	STA	DRAM+6, X	
	LDA	#\$21	
	STA	DRAM+7, X	
	LDA	#\$2C	
	STA LDA	DRAM+8,X #0	
	STA	DRAM+9,X	
	STA	DRAM+10,X	
	BRCLR	1, PORTC, PAL	38.9MHz ? No, Pal ? No, Secam
	BRSET	5, STAT5, PAL #\$33	NO, PAL ?
SECAM	LDA STA	#\$33 DRAM+6,X	NO, SECAM
	LDA	#\$25	
	STA	DRAM+7, X	
	LDA	\$\$23	
	STA	DRAM+8,X	
	LDA	\$\$21	
	STA LDA	DRAM+9, X	
	STA	#\$2D DRAM+10,X	
PAL	BRCLR	6, STAT5, NSTCH	
	TXA		
	ADD STA	#5 COUNT	
XLP	LDA	DRAM+6, X	
	ADD	#\$40	
	STA	DRAM+6, X	
	INCX		
	CPX	COUNT	
	BNE	XLP	
NSTCH	RTS		
******	******	************	*****
*	Charact		
*		er change.	
******	******	*****	******
PLUS	BSR	GETIT	
	INCA		
	AND	#\$3F	
	CMP	\$ \$19	9
	BHI	MT9	_
LTE9	CMP BHS	#\$10	0
	LDA	NLTO #\$10	0
	BRA	NLTO	0
9 TP	CMP	#\$21	A
	BHI	MTA	
	LDA	\$\$21	Α
MTA	CMP BLS	#\$3A	Z
SPACE	LDA	NLT0 #\$00	SPACE
-			
	ORA	#\$40 DRAM, X	
NLTO			
NLTO	STA .TMP		
	STA JMP	SEC30	
NLTO AINUS			

639 000003bc a121		CMP	\$ \$21	А
640 000003be 2508				A
		BLO	LTA	_
641 000003c0 al3a	GTEA	CMP	#\$3A	2
642 000003c2 23eb		BLS	NLTO	
643 000003c4 a63a		LDA	#\$3A	Z
644 000003c6 20e7		BRA	NLTO	-
				â
645 000003c8 all9	LTA	CMP	#\$19	9
646 000003ca 2302		BLS	LT9	
647 000003cc a619		LDA	#\$19	9
648 000003ce all0	LT9	CMP	#\$10	0
649 000003d0 24dd				0
		BHS	NLTO	
650 000003d2 20d9		BRA	SPACE	
651				
652 000003d4 >b600	GETIT	LDA	BROW	
653 000003d6 a002	GLIII			
		SUB	#2	
654 000003d8 48		LSLA		x2
655 000003d9 48		LSLA		x4
656 000003da 48		LSLA		x8
657 000003db 48				
		LSLA		x16
658 000003dc >bb00		ADD	BCOL	
659 000003de 97		TAX		
660 000003df >d60000				
		LDA	DRAM, X	
661 000003e2 81		RTS		
663	******	*******	***********	* * * * * * * * * * * * * * * * * * * *
				· •
664				*
665	*	Name s	tore.	*
666	*			*
667	******	*******	***********	* * * * * * * * * * * * * * * * * * * *
668				
669 000003e3 a6a0	SAVE	LDA	#\$A0	
670 000003e5 >b700		STA	ADDR	
671 000003e7 >b600		LDA	COUNT	
672 000003e9 >bb00		ADD	BROW	
673 000003eb 48		LSLA		
674 000003ec 48		LSLA		

		ADD	∦ \$70	
676 000003ef >b700		STA	SUBADR	
677 000003fl a603		LDA	#3	
678 000003f3 >b700		STA	W1	
679 000003£5 >b700		STA	W2	
680 000003£7 >be00		LDX	BROW	
681 000003f9 5a		DECX		
682 000003fa 5a		DECX		
		LSLX		
684 000003fc 58		LSLX		
685 000003fd 58		LSLX		
686 000003fe 58		LSLX		
687 000003ff >bf00		STX	W3	
688 00000401 >d6000c		LDA	DRAM+12,X	
689 00000404 a43f		AND	#\$3F	
690 00000406 >b700		STA	IOBUF	
691 00000408 >d6000d				
		LDA	DRAM+13,X	
692 0000040b a43f		AND	#\$3F	
693 0000040d >b701		STA	IOBUF+1	
694 0000040f >ae00		LDX	SUBADR	
695 00000411 >cd0000		JSR	WRITE	
696				
697 00000414 >3c00		INC	SUBADR	
698 00000416 >3c00		INC	SUBADR	
699 00000418 >be00				
		LDX	W3	
700 0000041a a603		LDA	#3	
701 0000041c >b700		STA	W1	
702 0000041e >b700		STA	W2	
703 00000420 >d6000e		LDA	DRAM+14, X	
704 00000423 a43f		AND	#\$3F	
705 00000425 >b700		STA	IOBUF	
706 00000427 >d6000f		LDA	DRAM+15,X	
707 0000042a a43f				
101 000042a a451		AND	#\$3F	
708 0000042c >b701		STA	IOBUF+1	
709 0000042e >ae00		LDX	SUBADR	
710 00000430 >cd0000		JSR	WRITE	
		J J L		

							••
712 713			•				*
714			*	Name s	tore (continued)		•
715			*	incane · b			*
716			******	*******	******	******	**
717							
	00000433	>be00		LDX	W3		
	00000435			LDA	DRAM+3, X		
	00000438			LSLA			
721	00000439	48		LSLA			
722	00000 43a	48		LSLA			
723	0000043Ь	48		LSLA			
724	00000 4 3c	>b700		STA	W1		
	00000 4 3e			LDA	DRAM+4, X		
	00000441			AND	#\$0F		
	00000443			ADD	W1		
	00000445			JSR	CHEX		
	00000448	>b700		STA	IOBUF		
730							
	0000044a			LDX	W3		
	00000 44 c			LDA	DRAM+6, X		
	0000044f			AND	\$\$3F		
	00000451			CMP	#\$33 STSEC		
	00000455			BEQ BSET	7, 10BUF		
737	00000433	21600		BSEI	1,10801		
	00000457	>>600	STSEC	LDA	COUNT		
	00000459		01000	ADD	BROW		
	00000455			ADD	#SDC		
741	0000045d	>b700		STA	SUBADR		
742	0000045f	a602		LDA	#2		
743	00000461	>b700		STA	W1		
744	00000463	>b700		STA	W2		
	00000465			LDX	#SUBADR		
	00000467	>cd0000		JSR	WRITE		
747							
	00000 46 a			JSR	SEC30		
	00000 46 d	>cc0000		JMP	FINBN		
750							
751			******	*******	*****	******	*
752 753			*	000 1/			*
754				OSD 11	ne number tables.		-
755							
756							
	00000470	0a00	LTAB0	FCB	10,0	IDLE DISPLAY	
	00000472		LTAB1	FCB	9,8,0	PR/CH DISPLAY	
	00000475		LTAB1	FCB	7,8,10,0	ANALOGUE DISPLAT	
		0203040506070809	LTAB3	FCB	2,3,4,5,6,7,8,9,0	PR/CH/STD/NAME	
761		3203040300070003	DIADJ	1.00	2,3,4,3,0,,,0,5,0	, o, 510/ MAIL	
	00000482	1020304050607080	M16	FCB	\$10,\$20,\$30,\$40,\$50,\$60	,\$70,\$80	MULT x 1
		000306090c0f1215	M3	FCB	0,3,6,9,12,15,18,21	,,	MULT x
				2	-,-,-,-,,,		

765 766 767 768 769 770 771 00000492 a60c 772 00000492 a60c 772 00000494 >b700 773 00000496 >a600 774 00000498 >b700 775 00000498 >b700 775 0000049a >1900 776 0000049c a60a 777 0000049e b733 778 000004a0 a670 b735 779 000004a2 780 000004a4 a622 781 000004a6 782 000004a8 Ъ737 3f30 783 000004aa 3f31 784 000004ac 785 000004ad 5f a609 786 000004af >cd0000 787 000004b2 ae10 788 000004b4 a61f 789 000004b6 >cd0000 790 000004b9 a610 791 000004bb >b700 792 000004bd >b600 793 000004bf 2703 794 000004c1 >cd0000 795 000004c4 a601 796 000004c6 >b700 797 000004c8 a602 798 000004ca >b700 799 000004cc a6a3 800 000004cc >050002 801 000004d1 a6a6 802 000004d3 >b700 803 000004d5 >b700 804 000004d7 a6d0 805 000004d9 >b700 806 000004db a610 807 000004dd >b700 808 000004df a612 809 000004e1 >b700 810 000004e3 >b700 811 812 000004e5 >1800 813 000004e7 a61e 814 000004e9 >040005 815 000004ec >000002 816 000004ef a606 817 000004f1 >b700 818 000004f3 81

* Bottom corner Program/Channel no. display. ***** PCOSD T.DA #\$0C ANAL #AVOL ANAF STA LDA STA BCLR 4, STAT5 #800001010 NOT ANALOGS COLOR 2 = GREEN COLOR 3 = BLUE LDA STA C34 OSD & PLLON, WINDOW OFF (COLUMN 16) HORIZONTAL POSITION : TWO LDA #\$01110000 STA WCR LDA \$\$00100010 STA HPD PUT A SPACE AT 17th AND 18th CLR \$30 CLR \$31 CHARACTERS CLRX LDA 49 JSR OSDCLR CLEAR UNUSED CHARACTERS LDX #16 LDA #31 OSDCLR JSR CLEAR UNUSED CHARACTERS PNAME LDA #16 STA W3 LDA PROG BEQ SKPGN JSR FNAME SKPGN START AT 1 TO PREVENT LDA #1 OSDT. DOUBLE-HIGHT-LINE-SHIFT FLASH STA LDA #LTAB1-LTAB0 FIRST TABLE COLOR 1.0 - RED, CYAN, EDGE ON PROGRAM MODE ? . NO, COLOR 0 - YELLOW STA LIND #10100011 LDA BRCLR 2. STAT4 . PMD2 LDA **10100110 PMD2 STA CAS1 STA CAS2 LDA \$\$11010000 DOUBLE WIDTH/HIGHT STA RAD1 LDA \$\$00010000 SINGLE WIDTH/HIGHT STA RAD2 \$\$00010010 WINDOW CYAN LDA STA CCR1 STA CCR2 SEC5 BSET 4, STAT LDA BRSET #30 2, STAT4, S30 CHANNEL MODE 2 NO, 2-DIGIT PROG NO. ENTRY ? NO, SO 6 SECONDS ONLY BRSET 0, STAT6, S30 LDA STA #6 s30 TMR

RTS

820	*****					
821 822	*	Bottom	row analogue bar.		*	
823 824	* ******	*******	*			
825	CUAR	ECD	COR 612 611 613	BARGRAPH CHARAC	TEDC	
826 000004f4 0e121113 827	CHAR	FCB	\$0E,\$12,\$11,\$13			
828 000004f8 636f6e74a2b2a9ac 829 00000500 63b321f4f6efecf5 830	ANCH	FCB FCB		, \$A2 , \$B2 , \$A9 , \$AC , \$F6 , \$EF , \$EC , \$F5	ANALOG LOGOS	
831 00000508 >b700	ANOSD	STA	W3			
832 0000050a >080041 833 0000050d >1800		BRSET BSET	4, STAT5, LOGO 4, STAT5	ANALOGS SET-UP SKIP FLAG		
834 0000050f 5f		CLRX				
835 00000510 a67f 836 00000512 >cd0000		LDA JSR	#127 OSDCLR	CLEAR ALL CHARACTERS		
837 00000515 aeld		LDX	#29	CLEAR ALL CRARACIERS		
838 00000517 >6fff	COOP	CLR	CAS1-1,X			
839 00000519 5a		DECX				
840 0000051a 26fb 841		BNE	COOP			
842 0000051c a60a		LDA	#%00001010	COLOR 2 - GREEN		
843 0000051e b733		STA	C34	COLOR 3 = BLUE		
844 00000520 a6e1 845 00000522 b735		LDA STA	#%11100001 WCR	OSD & PLL ON, WINDOW ON (COLUMN 1)		
846 00000524 a622		LDA	#%00100010	HORIZONTAL POSITION : T	WO	
847 00000526 6737		STA	HPD			
848 00000528 3f30		CLR	\$30	PUT A SPACE AT 17th AND	18th	
849 0000052a 3f31 850 0000052c a6e6		CLR LDA	\$31 #%11100110	CHARACTERS COLOR 1,0 - RED, YELLOW	EDCE ON	
851 0000052e >b700		STA	CASI	AND WINDOW ON (USING BI		
852 00000530 >b700		STA	CAS2			
853 00000532 a6a6		LDA	\$\$10100110	COLOR 1,0 = RED, YELLOW	, WINDOW OFF	
854 00000534 >b700 855 00000536 a610		STA LDA	CAS3 #%00010000	SINGLE WIDTH/HIGHT, INT	EDDUDTE ON	
856 00000538 >b700		STA	RAD1	SINGLE WIDIR/RIGHT, INT	ERROFIS ON	
857 0000053a >b700		STA	RAD2			
858 0000053c >b700		STA	RAD3			
859 0000053e a6e3 860 00000540 >b700		LDA STA	#%11100011	WINDOW WHITE, OFF AT 3		
861 00000542 >b700		STA	CCR1 CCR2			
862 00000544 a611		LDA	#\$00010001	WINDOW BLACK, OFF AT 17		
863 00000546 >b700 864		STA	CCR3			
865 00000548 >3£00		CLR	OSDL			
866 0000054a a605		LDA	#LTAB2-LTAB0			
867 0000054c >b700		STA	LIND	SECOND TABLE	_	
869	******	*******	****************	**********************		
870 871		Analogu	e logos.		*	
872	*	-			*	
873	******	******	******	*******************	*	
874	LOGO	LDX	ANAL			
875 0000054e >be00 876 00000550 >d60000	TOGO	LDA	ANCH, X			
877 00000553 >c70000		STA	DRAM			
878 00000556 5c		INCX				
879 00000557 >d60000		LDA STA	ANCH, X DRAM+1			
880 0000055a >c70001 881 0000055d 5c		INCX	Digiti'i			
882 0000055e >d60000		LDA	ANCH, X			
883 00000561 >c70010		STA	DRAM+16			
884 00000564 5c		INCX	ANCH, X			
885 00000565 >d60000 886 00000568 >c70011		LDA STA	DRAM+17			
887						

888	*****	*******	***********************	*********
889	*			*
890	*	Analog	ue bar.	*
891	*			*
892	*****	*******	******************************	*********
893				
894 0000056b >b600		LDA	W3	
895 0000056d >3f00		CLR	W2	
896 0000056f 44		LSRA		
897 00000570 >3900		ROL	W2	
898 00000572 44		LSRA		
899 00000573 >3900		ROL	W2	
900 00000575 >b700		STA	W3	
901 00000577 ae10		LDX	#16	
902 00000579 5a	LRAN	DECX		
903 0000057a >b300		CPX	W3	
904 0000057c 270a		BEQ	STAR	
905 0000057e .2204		BHI	DOT	
906 00000580 a614		LDA	#\$14	
907 00000582 200d		BRA	SKST	
908 00000584 a60e	DOT	LDA	#\$0E	
909 00000586 2009		BRA	SKST	
910 00000588 >bf00	STAR	STX	W1	
911 0000058a >be00		LDX	W2	
912 0000058c >d60000		LDA	CHAR, X ., 1, 2 OR 3	
913 0000058f >be00		LDX	W1	
914 00000591 >d70020	SKST	STA	DRAM+32, X	
915 00000594 5d		TSTX		
916 00000595 26e2		BNE	LRAN	
917				
918 00000597 >cc0000 919		JMP	SEC5	
920		END		

AN438

300W, 88–108MHz Amplifier using the TP1940 MOSFETs Push-pull Transistor

By Georges Chambaudu Motorola Semiconducteurs Bordeaux SA

INTRODUCTION

The TP1940 is a high power, high gain and broadband device with low Reverse Transfer Capacitance, C_{rss} . It makes possible fully solid-state transmitters of above 5 kW for FM broadcasts.

Like all MOS devices, it is susceptible to damage from electrostatic discharge. Observe reasonable precautions in handling and packaging it. The 300 W amplifier described in this Application Note has these features:

- Operates from a 50 V supply
- · High power gain
- · Compact physical layout
- · High efficiency

Typical data for the circuit in Figure 2 are given below.

	Option 1 (with C9p and without C9s)		Option 2 (with C9s and without C9p)	
f (MHz)	G _A (dB)	η (%)	G _A (dB)	η (%)
108	19.2	62	18.3	65.4
98	19.7	62.6	19.1	68
88	19.4	64	19.6	66.6

FUNCTIONAL TESTS ($V_{DD} = 50 \text{ V}$, $P_{out} = 300 \text{ W}$, $I_{dg} = 2 \times 200 \text{ mA}$)

Note:

- 1. Bias increases counter-clockwise with R4.
- 2. Bias shown is set for 200 mA at 50 V.
- 3. A copper heat spreader must be mounted on, or laid on top of, a heat sink with thermal grease interface.
- 4. Drain efficiency can be increased by:
 - a. Lowering Drain Idle current (power gain will be reduced by 1-2 dB).
 - b. Increasing the value of feedback resistors R8 and R9. This will change the Gain–Frequency slope and Input VSWR. The value of C1 must be raised.
- 5. In addition to the normal cooling of the units, some air flow is recommended over the top side of the amplifier boards.





Figure 1. Component layout of 300W amplifier (not full size)



C1	24pF Ceramic Chip	R5	6.8 - 8.2 K Ω 1/4W (depending on FET g _{fs})
C2	1000pF Ceramic Chip	R6	Thermistor, $10K\Omega$ at 25° C/2.5K Ω at 75° C
C3, C10		R7	2ΚΩ 1/2W
C11	0.1µF Ceramic Chip	R8, R9	KDI Pyrofilm PPR515-20-3 or EMC Technologie
C4, C5	1000pF Ceramic Chip		model 5310 or equivalent 100Ω
C7	5000pF Ceramic Chip	L1	10 turns AWG #16 enamelled Wire, 0.2* I.D.
C8	0.47µF Ceramic Chip or lower values in parallel	L2	Ferrite beads, 1.5 μ H Total
	to reach the value indicated.	L3, L4	Lead lengths of R8 and R9, 0.6" total.
C9p	ARCO 404, 8-60pF or equivalent	FET	TP1940
C9s	ARCO 425, 40-200pF or equivalent	T1	9:1 impedance ratio (input transformer)
Note 1:	All ceramic capacitors of 5000pF or less in value are ATC type 100 or equivalent.		25Ω , 0.062° O.D. semi rigid co-ax., with L = 28 mm, l = 11 mm (see Figure 3)
<i>Note 2:</i> R1	The Table on Page 1 shows the effect of operating with C9p only or C9s only. 1KΩ 1/2W	Τ2	4:1 impedance ratio (output transformer) 25 Ω , 0.090° O.D. semi rigid co-ax., with L = 19 mm, I = 9 mm (see Figure 3)
			(T1 transformer must be loaded with ferrite
R2	- 1.5KΩ 1/2W		toroids of suitable dimensions and μi of 35-40,
R3	1.5ΚΩ 2₩		or other type ferrite cores, such as Fair-Rite
R4	1KΩ Trimmer Potentiometer		Products Corporation E and I types 9467012002 and 9367021002 respectively.)

Figure 2. 300 W, 88-108 MHz amplifier schematic and parts list





Figure 3. Constructional details of transformers



Epoxy glass 1/16"

Figure 4. Printed circuit board (not full size)

AN-531

MC1596 BALANCED MODULATOR

Prepared by Roy Hejhall

The MC1596 monolithic circuit is a highly versatile communications building block. In this note, both theoretical and practical information are given to aid the designer in the use of this part. Applications include modulators for AM, SSB, and suppressed carrier AM; demodulators for the previously mentioned modulation forms; frequency doublers and HF/VHF double balanced mixers.

MC1596 BALANCED MODULATOR

INTRODUCTION

The Motorola MC1596 monolithic balanced modulator makes an excellent building block for high frequency communications equipment.

The device functions as a broadband, double-sideband suppressed carrier balanced modulator without a requirement for transformers or tuned circuits. In addition to its basic application as a balanced modulator/demodulator, the device offers excellent performance as an SSB product detector, AM modulator/detector, FM detector, mixer, frequency doubler, phase detector, and more.

The article consists of a general description of the MC1596, its gain equations, biasing information, and circuits illustrating typical applications. It is followed by an appendix containing a detailed mathematical ac and dc analysis of the device.

Many readers may find that one of the circuits described in the article will fill the needs of their application. However, it is impossible to show typical circuits for every possible requirement, and the detailed analysis given in the appendix will assist the designer in developing an optimum circuit for any application within the basic capabilities of the MC1596.

MC1596 GENERAL DESCRIPTION


Figure 1 shows a schematic diagram of the MC1596. For purposes of the analysis, the following conventional assumptions have been made for simplification: (1) Devices of similar geometry within a monolithic chip are assumed identical and matched where necessary, and (2) transistor base currents are ignored with respect to the magnitude of collector currents; therefore, collector and emitter currents are assumed equal.

Referring to Figures 1 and 2, the MC1596 consists of differential amplifier Q5 - Q6 driving a dual differential amplifier composed of transistors Q1, Q2, Q3 and Q4. Transistors Q7 and Q8 and associated bias circuitry form constant current sources for the lower differential amplifier Q5 - Q6.

The analysis of operation of the MC1596 is based on the ability of the device to deliver an output which is proportional to the product of the input voltages V_X and V_Y . This holds true when the magnitudes of V_X and V_Y are maintained within the limits of linear operation of the three differential amplifiers in the device. Expressed mathematically, the output voltage (actually output current, which is converted to an output voltage by an external load resistance), V_O is given by

$$V_{O} = K V_{X} V_{Y}$$
(1)

where the constant K may be adjusted by choice of external components. A detailed description of how the MC1596 circuit configuration performs the basic func-






FIGURE 2 - Analysis Model

tion of multiplication as expressed by Equation (1) is contained in the references.

An example of a four-quadrant multiplier utilizing these principles is the Motorola MC1595, which has been described in a previous article.⁴ The MC1595 multiplier contains the basic circuit con'figuration of the MC1596 plus additional circuitry which results in linear multiplier operation over a large input voltage range. However, the less complex MC1596 has higher frequency response, greater versatility and is less expensive than the MC1595. For these reasons the MC1596 is preferred in many communications applications such as those to be described later in this note.

DEVICE OPERATION

The most common mode of operation of the MC1596 consists of applying a high level input signal to the dual differential amplifiers, Q1, Q2, Q3, and Q4, (carrier input port) and a low level input signal to the lower differential amplifier, Q5 and Q6, (modulating signal input port). This results in saturated switching operation of carrier dual differential amplifiers, and linear operation of the modulating differential amplifier.

The resulting output signal contains only the sum and difference frequency components and amplitude information of the modulating signal. This is the desired condition for the majority of the applications of the MC1596.

Saturated operation of the carrier-input dual differential amplifiers also generates harmonics (which may be predicted by Fourier analysis, see Appendix). Reducing the carrier input amplitude to its linear range greatly reduces these harmonics in the output signal. However, it has the disadvantages of reducing device gain and causing the output signal to contain carrier signal amplitude variations.

The carrier input differential amplifiers have no emitter degeneration. Therefore, the carrier input levels for linear and saturated operation are readily calculated. (See Appendix.) The crossover point is in the vicinity of 15 - 20 mV rms, with linear operation below this level and saturated operation above it.

The modulating-signal differential amplifier has its emitters brought out to pins 2 and 3. This permits the designer to select his own value of emitter degeneration resistance and thereby tailor the linear dynamic range of the modulating-signal input port to a particular requirement. The resistor also determines device gain.

The approximate maximum level of modulating signal input for linear operation is given by the expression:

 $V_{\rm m}(\rm peak) = I_1 R_E$ (2)




FIGURE 3 - Balanced Modulator Circuit

where R_E = resistance between pins 2 and 3, and I_1 refers to the notation in the analysis model shown in Figure 2. Since base currents were assumed to be zero and transistors identical,

$$I_1 = I_5$$
 (3)

where I_5 = current flowing into pin 5. Therefore, Equation (2) becomes

$$V_{v}(\text{peak}) = I_5 R_{\text{E}}$$
(4)

Device voltage gain (single ended output with respect to modulating signal input) is given by the expression (also see Appendix):

$$A_{V} = \frac{R_{L}}{R_{E}} f(m)$$
(5)
where
$$f(m) = \left[\frac{e^{*m} - e^{m}}{(1 + e^{m})(1 + e^{-m})} \right]$$
$$m = \frac{V_{X}}{\frac{kT}{q}}$$

f(m) may be approximated for the two general cases of high and low level carrier operation, resulting in the following gain expressions: High level case ($V_X > 100 \text{ mV}$ peak):

$$f(m) \approx 1$$
 (6)

therefore,

(9)

The low-level case ($V_X < 50 \text{ mV peak}$) is given by:

 $|A_V| \approx \frac{R_L}{R_F}$

$$f(m) \approx \frac{-m}{2}$$
 (8)

therefore

$$\left|A_V\right| \approx \frac{R_{Lm}}{2R_E}$$
 pregoing expressions assume the condition

The foregoing expressions assume the condition $R_E \gg r_e$, where r_e is the dynamic emitter resistance of transistors Q5 and Q6. When $I_1 = 1 \text{ mA}$, r_e is approximately 26 ohms at room temperature.

There are numerous applications where it is desirable to set R_E equal to some low value or zero. For this condition, Equations (7) and (9) can be expanded to the more general form:

$$\left|A_{V}\right| \approx \frac{R_{L}}{R_{E} + 2r_{e}}$$
(10)

low-level VX:

$$\left|A_{\rm V}\right| \approx \frac{R_{\rm Lm}}{2(R_{\rm E} + 2r_{\rm e})} \tag{11}$$

Equations (10) and (11) summarize the single ended conversion voltage gains of the MC1596 with a dc input voltage (V_X) at the carrier port. Operation with a differential output would increase the gains by 6 dB.

Equations (10) and (11) may be combined with Equations (26) and (29) in the Appendix to compute the conversion gain of the MC1596 operating as a double sideband suppressed carrier modulator (ac carrier input).

For a high level carrier input signal, the expressions for output voltage and voltage gain become

$$V_{O} = \frac{R_{L} V_{y}}{R_{E} + 2r_{e}} \sum_{n=1}^{\infty} A_{n} [\cos(n\omega_{x} + \omega_{y})t + \cos(n\omega_{x} - \omega_{y})t]$$
(12)
where $A_{n} = \left[\frac{\sin \frac{n\pi}{2}}{\frac{n\pi}{2}}\right]$

Solving Equation (12) for the sidebands around f_X (n = 1) yields:

$$V_{O} = \frac{R_{L} V_{y}}{R_{E} + 2r_{e}} (0.637) [\cos(\omega_{x} + \omega_{y})t + \cos(\omega_{x} - \omega_{y})t]$$
(13)

Equation (13) may be further simplified to give the voltage gain for the amplitude of each fundamental sideband:

$$\frac{V_O}{V_y} = A_v = \frac{0.637 R_L}{R_E + 2r_e}$$
 (14)

For the low level V_X case:

$$V_{O} = \frac{-R_{L} V_{y}(\cos \omega_{y})t \left[\frac{V_{x}(\cos \omega_{x})t}{kT/q}\right]}{2(R_{E} + 2r_{e})}$$
(15)

$$V_{O} = \frac{-R_{L} V_{y} V_{x} [\cos(\omega_{x} + \omega_{y})t + \cos(\omega_{x} - \omega_{y})t]}{4 \binom{kT}{q} (R_{E} + 2r_{e})}$$
(16)

And the voltage gain for each sideband becomes:

$$\begin{vmatrix} \mathbf{V}_{O} \\ \mathbf{V}_{y} \end{vmatrix} = \begin{vmatrix} \mathbf{A}_{v} \end{vmatrix} = \frac{\mathbf{R}_{L} \mathbf{V}_{x}(rms)}{2\sqrt{2} \left(\frac{kT}{q}\right) (\mathbf{R}_{E} + 2r_{e})}$$
(17)

Equations (14) and (17) summarize the single ended conversion voltage gains of the MC1596 for low and high level ac carrier inputs. Note that these gain expressions are calculated for the output amplitude of each of the two desired sidebands. The composite output signal consists of the sum of these two sidebands in the low level case and in the high level case it is the sum of the sidebands of the carrier and all the odd numbered harmonics of the carrier.

Laboratory gain measurements have shown good correlation with Equations (10), (11), (14) and (17).

DC BIAS

A significant portion of the DC bias circuitry for the MC1596 must be supplied externally. While this has the disadvantage of requiring several external components, it has the advantage of versatility. The MC1596 may be operated with either single or dual power supplies at practically any supply voltage(s) a semiconductor system has available. Further, the external load and emitter resistors provide the designer with complete freedom in setting device gain.

The DC bias design procedure consists of setting bias currents and 4 bias voltage levels, while not exceeding absolute maximum voltage, current, and dissipation ratings.

The current levels in the MC1596 are set by controlling I_5 (subscripts refer to pin numbers). For bias current design the following assumption may be made:

$$I_5 = I_6 = I_9 = \frac{I_{10}}{3}$$

Since base currents may be neglected, I_5 flows through a forward biased diode and a 500 Ω resistor to pin 10.

When pin 10 is grounded, I_5 is most conveniently adjusted by driving pin 5 from a current source.

When pin 10 is connected to a negative supply, I_5 may be set by connecting a resistor from pin 5 to ground (R5). The value of R5 may be computed from the following expression:

$$\mathbf{R}_{5} = \frac{|\mathbf{V}_{10}| \cdot \phi}{\mathbf{I}_{5}} \cdot 500\Omega \tag{18}$$

where ϕ = the diode forward voltage, or about 0.75Vdc at T_A = 25°C.

The absolute maximum rating for I₅ is 10mA.

For all applications described in this article, bias current I_5 has been set at 1 mA. The MC1596 has been characterized at this bias current and it is the recommended current unless there is a conflict with power dissipation requirements.

The 4 bias voltage levels that must be set up externally are:

pins 6 and 9 most positive.

pins 7 and 8 next most positive.

pins 1 and 4 next most positive.

pin 10 most negative.

The intermediate voltage levels may be provided by a voltage divider(s) or any other convenient source such as ground in a dual power supply system.

It is recommended that the voltage divider be designed for a minimum current of 1mA. Then I_1 , I_4 , I_7 , and I_8 need not be considered in the divider design as they are transistor base currents.

Guidelines for setting up the bias voltage levels include maintaining at least 2 volts collector-base bias on all transistors while not exceeding the voltages given in the absolute maximum rating table;

$$\begin{array}{l} 30 \ Vdc \ge [(V_6, V_9) \cdot (V_7, V_8)] \ge 2 \ Vdc \\ 30 \ Vdc \ge [(V_7, V_8) \cdot (V_1, V_4)] \ge 2.7 \ Vdc \\ 30 \ Vdc \ge [(V_1, V_4) \cdot (V_5)] \ge 2.7 \ Vdc \end{array}$$

The foregoing conditions are based on the following assumptions:

$$V_6 = V_9$$
, $V_7 = V_8$, $V_1 = V_4$

The other consideration in bias design is total device dissipation, which must not exceed 680 mW and 575 mW at $T_A = 25^{\circ}$ C, respectively, for the metal and ceramic dual in-line packages.

From the assumptions made above total device dissipation may be computed as follows:

$$P_{\rm D} = 2 \, I_5 (V_6 - V_{10}) + I_5 (V_5 - V_{10}) \tag{19}$$

For examples of various bias circuit designs, refer to Figures 3, 8 and 9.

BALANCED MODULATOR

Figure 3 shows the MC1596 in a balanced modulator circuit operating with \pm 12 and \pm 8 volt supplies. Excellent gain and carrier suppression can be obtained with this circuit by operating the upper (carrier) differential amplifiers at a saturated level and the lower differential amplifier in a linear mode. The recommended input signal levels are 60 mV rms for the carrier and 300 mV rms for the maximum modulating signal levels.


For these input levels, the suppression of carrier, carrier harmonics, and sidebands of the carrier harmonics is given in Figures 4 and 5.


The modulating signal must be kept at a level to insure linear operation of lower differential amplifier Q5 - Q6. If the signal input level is too high, harmonics of the modulating signal are generated and appear in the output as spurious sidebands of the suppressed carrier. For a maximum modulating signal input of 300 mV rms, the suppression of these spurious sidebands is typically 55 dB at a carrier frequency of 500 kHz.

Sideband output levels are shown in Figure 6 for various input levels of both carrier and modulating signal for the circuit of Figure 3.

Operating with a high level carrier input has the advantages of maximizing device gain and insuring that any amplitude variations present on the carrier do not appear on the output sidebands. It has the disadvantage of increasing some of the spurious signals.

Fourier analysis for a 50% duty cycle switching waveform at the carrier differential amplifiers predicts no even harmonics of the carrier (Appendix). However, the second harmonic of the carrier is suppressed only about 20 dB in










FIGURE 6 - Belanced Modulator Sideband Output versus Carrier and Modulating Signal Inputs. Single Ended Operation.

TABLE 1	fc	'2f _c	^{3f} c	2fc ±fs	31, ±1,
High Level Carrier Input 60 mV(rms)	66 dB	35 dB	70 dB	43 dB	19 dB
Low Level Carrier Input 10 mV(rms)	66 d B	45 dB	70 dB	53 dB	46 dB

Suppression in dB of spurious outputs below each desired sideband ($f_c \pm f_s$) for high and low level carrier injection voltages.

Carrier Frequency = 500 kHz.

Modulating Signal = 1 kHz at 300 mV(rms)

Circuit of Figure 3.

the LF and HF range with a 60 mV carrier injection level, apparently due to factors such as the waveform not being a perfect square wave and slight mismatch between transistors. If the sine wave carrier signal is replaced with a 300 mV peak-to-peak square wave, an additional 15 dB of carrier, second-harmonic suppression is achieved. Attempting to accomplish the same result by increasing carrier sinewave amplitude degrades carrier suppression due to additional carrier feedthrough with, however, no increase in the desired sideband output levels.

Operation with the carrier differential amplifiers in a linear mode theoretically should produce only the desired sidebands with no spurious outputs. Such linear operation is achieved by reducing the carrier input level to 15 mV rms or less.

This mode of operation does reduce spurious output levels significantly. Table I lists a number of the spurious output levels for high (60 mV) and low (10 mV) level carrier operation. Reduction of carrier injection from 60 mVto 10 mV decreased desired sideband output by 12.4 dB. This is in excellent agreement with the analysis in the Appendix, which predicts 12.5 dB.

Spurious levels during low level operation are so low that they are affected significantly by the special purity of the carrier input signal. For example, initial readings for Table I were taken with a carrier signal generator which has second and third harmonics 42 and 45 dB below the fundamental, respectively. Additional filtering of the carrier input signal was required to measure the true second and third carrier-harmonic suppression of the MC1596.

The decision to operate with a low or high level carrier input would of course depend on the application. For a typical filter-type SSB generator, the filter would remove all spurious outputs except some spurious sidebands of the carrier. For this reason operation with a high level carrier would probably be selected to maximize gain and insure that the desired sideband does not contain any spurious amplitude variations present on the carrier input signal.

On the other hand, in a low frequency broadband balanced modulator spurious outputs at any frequency may be undesirable and low level carrier operation may be the best choice.

Good carrier suppression over a wide temperature range requires low dc resistances between the bases of the lower differential amplifier (pins 1 and 4) and ground. It is recommended that the values of these resistors not be increased significantly higher than the 51 ohms utilized in




FIGURE 7 - Amplitude Modulator





FIGURE 8 - Product Detector +12 Vdc Single Supply





the circuit shown in Figure 3 in applications where carrier suppression is important over full operating temperature range of -55° C to $+125^{\circ}$ C. Where operation is to be over a limited temperature range, resistance values of up to the low kilohm range may be used.

AMPLITUDE MODULATOR

The MC1596 balanced modulator circuit shown in Figure 3 will function as an amplitude modulator with just one minor modification. All that is necessary is to unbalance the carrier null to insert the proper amount of carrier into the output signal. However, the null circuitry used for balanced modulator operation does not provide sufficient adjustment range and must be modified. The resulting amplitude modulator is shown in Figure 7. This modulator will provide excellent modulation at any percentage from zero to greater than 100 percent.

PRODUCT DETECTOR

Figure 8 shows the MC1596 in an SSB product detector configuration. For this application, all frequencies except the desired demodulated audio are in the RF spectrum and can be easily filtered in the output. As a result, the carrier null adjustment need not be included.

Upper differential amplifiers Q1 - Q2 and Q3 - Q4are again driven with a high level signal. Since carrier output level is not important in this application (carrier is filtered in the output) carrier input level is not critical. A high level carrier input is desirable to maximize gain of the detector and to remove any carrier amplitude variations from the output. The circuit of Figure 8 performs well with a carrier input level of 100 to 500 mV rms.

The modulated signal (single-sideband, suppressed carrier) input level to differential amplifier pair Q5 - Q6 is maintained within the limits of linear operation. Excellent linearity and undistorted audio output may be achieved with an SSB input signal level range up to 100 mV rms. Again, no transformers or tuned circuits are required for excellent product detector performance from very low frequencies up to 100 MHz.

Another advantage of the MC1596 product detector is its high sensitivity. The sensitivity of the product detector shown in Figure 8 for a 9 MHz SSB signal input and a 10 dB signal plus noise to noise [(S + N)/N] ratio at the output is 3 microvolts. For a 20 dB (S + N)/N ratio audio output signal it is 9 microvolts.

For a 20 dB (S + N)/N ratio, demodulated audio output signal, a 9 MHz SSB input signal power of -101 dBm is required. As a result, when operated with an SSB receiver with a 50 ohm input impedance, a 0.5 microvolt RF input signal would require only 12 dB overall power gain from antenna input terminals to the MC1596 product detector.

Note also that dual outputs are available from the product detector, one from pin 6 and another from pin 9. One output can drive the receiver audio amplifiers while a separate output is available for the AGC system.

AM DETECTOR

The product detector circuit of Figure 8 may also be used as an AM detector. The modulated signal is applied to the upper differential amplifiers while the carrier signal is applied to the lower differential amplifier.

Ideally, a constant amplitude carrier signal would be obtained by passing the modulated signal through a limiter ahead of the MC1596 carrier input terminals. However, if the upper input signal is at a high enough level (>50 mV), its amplitude variations do not appear in the output signal. For this reason it is possible to use the product detector circuit shown in Figure 8 as an AM detector simply by applying the modulated signal to both inputs at a level of about 600 mV on modulation peaks without using a limiter ahead of the carrier input port. A small amount of distortion will be generated as the signal falls below 50 mV during modulation valleys, but it will probably not be significant in most applications. Advantages of the MC1596 AM detector include linear operation and the ability to have a detector stage with gain.

MIXER

Since the MC1596 generates an output signal consisting of the sum and difference frequencies of the two input signals only, it can also be used as a double balanced mixer.

Figure 9 shows the MC1596 used as a high frequency mixer with a broadband input and a tuned output at 9 MHz. The 3 dB bandwidth of the 9 MHz output tank is 450 kHz.

The local oscillator (LO) signal is injected at the upper input port with a level of 100 mV rms. The modulated signal is injected at the lower input port with a maximum level of about 15 mV rms. Note that for maximum conversion gain and sensitivity the external emitter resistance on the lower differential amplifier pair has been reduced to zero.

For a 30 MHz input signal and a 39 MHz LO, the mixer has a conversion gain of 13 dB and an input signal sensitivity of 7.5 microvolts for a 10 dB (S + N)/N ratio in the 9 MHz output signal. With a signal input level of 20 mV, the highest spurious output signal was at 78 MHz (2 f_{LO}) and it was more than 30 dB below the desired 9 MHz output. All other spurious outputs were more than 50 dB down.

As the input is broadband, the mixer may be operated at any HF and VHF input frequencies. The same circuit was operated with a 200 MHz input signal and a 209 MHz LO. At this frequency the circuit had 9 dB conversion gain and a 14 microvolt sensitivity.

Greater conversion gains can be achieved by using tuned circuits with impedance matching on the signal input port. Since the input impedance of the lower input port is considerably higher than 50 ohms even with zero emitter resistance, most of the signal input power in the broadband configuration shown is being dissipated in the 50 ohm resistor at the input port.

The circuit shown has the advantage of a broadband input with simplicity and reasonable conversion gain. If greater conversion gain is desired, impedance matching at the signal input is recommended.

The input impedance at the signal input port is plotted in Figures 10 and 11. The output impedance is also shown in Figure 12. Both of these curves indicate the complex impedance versus frequency for single ended operation.

The nulling circuit permits nulling of the LO signal and results in a few dB additional LO suppression in the mixer output. The nulling circuitry (the two 10 k Ω resistors and 50 k Ω potentiometer) may be eliminated when operating with a tuned output in many applications where the combination of inherent device balance and the output tank provide sufficient LO suppression.

The tuned output tank may be replaced with a resistive load to form a broadband input and output doublybalanced mixer. Magnitude of output load resistance becomes a simple matter of tradeoff between conversion gain and output signal bandwidth. As shown in Figure 12, the single ended output capacitance of the MC1596 at 9 MHz is typically 5 pF.

With a 50 ohm output load, a 30 MHz input signal level of 20 mV, and a 39 MHz LO signal level of 100 mV the conversion gain was -8.4 dB (loss). Isolation was 30 dB from input signal port to output port and 18 dB from LO signal port to output port.

DOUBLER

The MC1596 functions as a frequency doubler when the same signal is injected in both input ports. Since the output signal contains only $\omega_1 \pm \omega_2$ frequency components, there will be only a single output frequency at $2 \omega_1$ when $\omega_1 = \omega_2$.

For operation as a broadband low frequency doubler, the balanced modulator circuit of Figure 3 need be modified only by adding ac coupling between the two input ports and reducing the lower differential amplifier emitter resistance between pins 2 and 3 to zero (tieing in 2 to pin 3). The latter modification increases the circuit sensitivity and doubler gain.


A low frequency doubler with these modifications is shown in Figure 13. This circuit will double in the audio and low frequency range below 1 MHz with all spurious outputs greater than 30 dB below the desired $2f_{IN}$ output signal.


For optimum output-signal spectral purity, both upper and lower differential amplifiers should be operated within their linear ranges. This corresponds to a maximum input signal level of 15 mV rms for the circuit shown in Figure 13.


If greater signal handling capability is desired the circuit may be modified by using a 1000 ohm resistance between pins 2 and 3 and a 10:1 voltage divider to reduce the input signal at the upper port to 1/10 the signal level at the lower port.


The MC1596 will also function very well as an RF doubler at frequencies up to and including UHF. Either a broadband or a tuned output configuration may be used.

Suppression of spurious outputs is not as good at VHF












FIGURE 13 - Low Frequency Doubler




FIGURE 14 - 150-300 MHz Doubler

and UHF. However, in the broadband configuration, the desired doubled output is still the highest magnitude output signal when doubling from 200 to 400 MHz, where the spurious outputs are 7 dB or more below the 400 MHz output. Even at this frequency the MC1596 is still superior to a conventional transistor doubler before output filtering.

Figure 14 shows a 150 to 300 MHz doubler with output filtering. All spurious outputs are 20 dB or more below the desired 300 MHz output.

FM DETECTOR AND PHASE DETECTOR

The MC1596 provides a dc output which is a function of the phase difference between two input signals of the same frequency, and can therefore be used as a phase detector. This characteristic can also be utilized to design an




FIGURE 15 - Phase Detector Waveforms, High Level Inputs

FM detector with the MC1596. All that is required is to provide a means by which the phase difference between the signals at the two input ports vary with the frequency of the FM signal.

Phase dependent FM detector operation can be explained by considering input and output currents for a high level signal at both input ports. These waveforms are shown in Figure 15 with inputs in phase at A and out of phase at B.

Since the output current is a constant times the product of the input currents, Figure 15 illustrates how a shift in phase between the two input signals causes a dc level shift in the output.

SUMMARY

A number of applications of the MC1596 monolithic balanced modulator integrated circuit have been explored. The basic device characteristics of providing an output signal at the sum and difference of the two input frequencies with options on gain and amplitude characteristics will undoubtedly lead to numerous other applications not discussed in this article.

REFERENCES

- 1. Gilbert, Barrie, "A DC-500 MHz Amplifier/Multiplier Principle," paper delivered at the International Solid State Circuits Conference, February 16, 1968.
- Gilbert, Barrie, "A Precise Four Quadrant Multiplier with Subnanosecond Response," IEEE Journal of Solid-State Circuits, Vol. SC-3, No. 4, December 1968.
- Bilotti, Alberto, "Applications of a Monolithic Analog Multiplier," IEEE Journal of Solid-State Circuits, Vol. SC-3, No. 4, December 1968.
- Renschler, E., "Theory and Application of a Linear Four-Quadrant Monolithic Multiplier," EEE Magazine, Vol. 17, No. 5, May 1969.
- "Analysis and Basic Operation of the MC1595," Motorola Semiconductor Products, Inc., Application Note AN-489.

APPENDIX

AC AND DC ANALYSIS

With reference in Figure 2 of the text, the following equations apply:

$$I_y = \frac{V_y}{R_E}$$
 (when $R_E \gg r_e$, the transistor (1A)
dynamic emitter resistance.)

$$I_{2} = \frac{I_{1} + I_{y}}{1 + e \frac{V_{x}}{a}} \qquad I_{3} = \frac{I_{1} + I_{y}}{-V_{x}}$$

$$I_{4} = \frac{I_{1} - I_{y}}{1 + e \frac{-V_{x}}{a}} \qquad I_{5} = \frac{I_{1} - I_{y}}{1 + e \frac{V_{x}}{a}}$$
(2A)

where

$$a = \frac{kT}{q}$$
(3A)

$$I_{A} = I_{2} + I_{4} = \frac{I_{1} + I_{y}}{1 + e^{m}} + \frac{I_{1} - I_{y}}{1 + e^{-m}}$$

$$I_{B} = I_{3} + I_{5} = \frac{I_{1} + I_{y}}{1 + e^{-m}} + \frac{I_{1} - I_{y}}{1 + e^{m}}$$
(4A)

where

$$m = \frac{\mathbf{v}_{\mathbf{x}}}{a}$$
$$\mathbf{I}_{\mathbf{A}} \cdot \mathbf{I}_{\mathbf{B}} = (\mathbf{I}_{1} + \mathbf{I}_{\mathbf{y}}) \left[\frac{1}{1 + e^{m}} \cdot \frac{1}{1 + e^{-m}} \right]$$

17

$$+ (I_{1} - I_{y}) \left[\frac{1}{1 + e^{-m}} - \frac{1}{1 + e^{m}} \right]$$

$$= (I_{1} + I_{y}) \left[\frac{1 + e^{-m} \cdot 1 - e^{m}}{(1 + e^{m})(1 + e^{-m})} \right]$$

$$+ (I_{1} - I_{y}) \left[\frac{1 + e^{m} \cdot 1 - e^{-m}}{(1 + e^{-m})(1 + e^{m})} \right]$$

$$= \frac{(I_{1} + I_{y})(e^{-m} \cdot e^{m}) + (I_{1} - I_{y})(e^{m} \cdot e^{-m})}{(1 + e^{m})(1 + e^{-m})}$$

$$= \frac{I_{1}e^{-m} \cdot I_{1}e^{m} + I_{y}e^{\cdot m} \cdot I_{y}e^{m} + I_{1}e^{m} \cdot I_{1}e^{\cdot m} \cdot I_{y}e^{m} + I_{y}e^{\cdot m}}{(1 + e^{m})(1 + e^{-m})}$$

רי

г

$$= \frac{2I_{y}(e^{-m} \cdot e^{m})}{(1 + e^{m})(1 + e^{-m})}$$

$$\triangle V_{0} = (I_{A} - I_{B}) R_{L}$$
(6A)

$$= \frac{2I_{y} R_{L} (e^{-m} \cdot e^{m})}{(1 + e^{m})(1 + e^{-m})}$$

But, $I_y = \frac{V_{in}}{R_E}$ (7A)

Therefore,
$$\frac{\Delta V_o}{V_{in}} = \frac{2R_L}{R_E} \left[\frac{e^{-m} \cdot e^m}{(1 + e^m)(1 + e^{-m})} \right]$$
 (8A)

recalling that

$$m = \frac{V_x}{a} = \frac{V_x}{\frac{kT}{a}}$$


From this it can be seen that voltage gain is a function of the input level supplied to the upper four transistors:

$$\frac{\Delta V_{o}}{V_{in}} = A_{V} = \frac{2R_{L}}{R_{E}} [f(m)], \qquad (9A)$$

and

 $V_{0} = \frac{2R_{L}V_{y}}{R_{E}} [f(m)],$ (10A)

A curve of f(m) versus input level supplied to the upper quad differential amplifier is shown in Figure 16 of the text.



The MC1596 is therefore a linear multiplier over the range of V_x for which [f(m)] is a linear function of V_x . This range of x can be obtained by inspection of Figure 16 and is approximately zero to 50 millivolts.

Examining the case of a small signal V_{χ} input level mathematically yields

Assume
$$V_X \ll a$$
 (11A)
Then: $e^m \leqslant 0.1$ (12A)

$$e^{\mathbf{m}} \approx 1 + \mathbf{m}$$
 (13A)
 $e^{-\mathbf{m}} \approx 1 - \mathbf{m}$

$$[f(m)] \approx \left[\frac{(1 \cdot m) \cdot (1 + m)}{(2 + m) (2 \cdot m)} \right] = \left(\frac{\cdot 2m}{4 \cdot m^2} \right)$$
(14A)

$$\left(\frac{-2\mathrm{m}}{4-\mathrm{m}^2}\right) \approx \frac{-2\mathrm{m}}{4} = \frac{-\mathrm{m}}{2}$$
(15A)

Therefore $A_V = \frac{V_o}{V_y} = \frac{2R_L}{R_E} \left(\frac{(-m)}{2}\right) = \frac{-R_Lm}{R_E}$ (16A)

$$V_{0} = \frac{-R_{L} V_{y}m}{R_{E}} = \frac{-R_{L} V_{y} V_{x}}{R_{E}a}$$
(17A)

Equation (17A) shows that the MC1596 is a linear multiplier when $V_X \le 2.6$ mV. However, as was observed by inspection of Figure 16 earlier, the device is capable of approximate linear multiplier operation when $V_X \le 50$ mV. For the case of a large signal V_X input level:

$$V_x \gg a$$
 (18A)

$$e^{m} \gg 1$$
 (19A)

 $e^{-m} <\!\!< 1$

$$A_{V} = \frac{2 R_{L}}{R_{E}} \left[\frac{-e^{m}}{e^{m}} \right] = \frac{-2 R_{L}}{R_{E}}$$
(20A)

$$V_{\rm o} = \frac{2 \,\mathrm{R}_{\rm L} \,\mathrm{V}_{\rm y}}{\mathrm{R}_{\rm E}} \tag{21A}$$

Equation (20A) indicates that in this mode the output level is independent of the level of V_x . This characteristic is useful in many communications applications of the MC1596.




FIGURE 17 – Input and Output Waveforms for a High Level Upper Input and Low Level Lower Input Signals

Mathematical analysis for ac input signals is given below for two modes of operation which cover most applications of the MC1596. These modes are (1) V_x and V_y both low level sine waves, and (2) low level sine wave for V_y and a large signal input for V_x (either a high level sine wave or a square wave input) giving rise to a symmetrical switching operation of the upper differential amplifier quad, Q1, Q2, Q3, and Q4. For sine wave input signals,

$$V_{\mathbf{X}} = \mathbf{E}_{\mathbf{X}} \cos \omega_{\mathbf{X}} \mathbf{t} \tag{22A}$$

$$V_y = E_y \cos \omega_y t \tag{23A}$$

where E_x and E_y are the peak values of the x and y input voltages, respectively. Therefore,

$$V_{o} = K E_{x} E_{y} (\cos \omega_{x} t) (\cos \omega_{y} t)$$
(24A)

Performing this multiplication yields:

$$V_{0} = \frac{K E_{x} E_{y}}{2} \cos(\omega_{x} + \omega_{y})t + \cos(\omega_{x} - \omega_{y})t \quad (25A)$$

The second mode of operation can be analyzed by assuming square wave switching function in the upper differential amplifiers and applying Fourier analysis.

The Fourier series form for the symmetrical square wave signal shown in Figure 17 is

$$s(t) = 2 \sum_{n=1}^{\infty} A_n \cos n \, \omega_X t$$
 (26A)

where the Fourier coefficients are

$$A_{n} = \begin{bmatrix} \frac{\sin \frac{\pi n}{2}}{\frac{\pi n}{2}} \end{bmatrix}$$
(27A)

The output voltage is therefore:

$$V_{o} = K E_{y} \sum_{n=1}^{\infty} A_{n} [\cos(n\omega_{x} + \omega_{y})t + \cos(n\omega_{x} - \omega_{y})t]$$
(28A)

Note that Equation (25A) predicts that for low level input signals, the output signal consists of the sum and difference frequencies ($\omega_{\rm X} \pm \omega_{\rm y}$) only, while Equation (28A) predicts that operation with a high level input for V_X input will yield outputs at frequencies $\omega_{\rm X} \pm \omega_{\rm y}$, $3\omega_{\rm X} \pm \omega_{\rm y}$, $5\omega_{\rm X} \pm \omega_{\rm y}$, etc.

AN-535

PHASE-LOCKED LOOP DESIGN FUNDAMENTALS

Prepared by Garth Nash Applications Engineering

The fundamental design concepts for phase locked loops implemented with integrated circuits are outlined. The necessary equations required to evaluate the basic loop performance are given in conjunction with a brief design example.

PHASE-LOCKED LOOP DESIGN FUNDAMENTALS

INTRODUCTION

The purpose of this application note is to provide the electronic system designer with the necessary tools to design and evaluate Phase Locked Loops (PLL) configured with integrated circuits. The majority of all PLL design problems can be approached using the Laplace transform technique. Therefore, a brief review of Laplace is included to establish a common reference with the reader. Since the scope of this article is practical in nature all theoretical derivations have been omitted hoping to simplify and clarify the content. A bibliography is included for those who desire to pursue the theoretical aspect.

PARAMETER DEFINITION

The Laplace Transform permits the representation of the time response f(t) of a system in the complex domain F(s). This response is twofold in nature in that it contains both the transient and steady state solutions. Thus, all operating conditions are considered and evaluated. The Laplace transform is valid only for positive real time linear parameters; thus, its use must be justified for the PLL which includes both linear and nonlinear functions. This justification is presented in Chapter Three of Phase Lock Techniques by Gardner.¹

The parameters in Figure 1 are defined and will be used throughout the text.




FIGURE 1 - Feedback System

Using servo theory, the following relationships can be obtained. $\!\!\!\!\!2$

$$\theta_{e}(s) = \frac{1}{1 + G(s) H(s)} \theta_{i}(s) \tag{1}$$

$$\theta_{O}(s) = \frac{G(s)}{1 + G(s) H(s)} \theta_{i}(s)$$
(2)

These parameters relate to the functions of a PLL as shown in Figure 2.




FIGURE 2 - Phase Locked Loop

The phase detector produces a voltage proportional to the phase difference between the signals θ_i and θ_o/N . This voltage upon filtering is used as the control signal for the VCO/VCM (VCM - Voltage Controlled Multivibrator).

Since the VCO/VCM produces a frequency proportional to its input voltage, any time variant signal appearing on the control signal will frequency modulate the VCO/VCM. The output frequency is

$$f_0 = N f_i \tag{3}$$

during phase lock. The phase detector, filter, and VCO/ VCM compose the feed forward path with the feedback path containing the programmable divider. Removal of the programmable counter produces unity gain in the feedback path (N = 1). As a result, the output frequency is then equal to that of the input.

Various types and orders of loops can be constructed depending upon the configuration of the overall loop transfer function. Identification and examples of these loops are contained in the following two sections.

TYPE - ORDER

These two terms are used somewhat indiscriminately in published literature, and to date there has not been an established standard. However, the most common usage will be identified and used in this article.

The type of a system refers to the number of poles of the loop transfer function G(s) H(s) located at the origin. Example:

let
$$G(s) H(s) = \frac{10}{s(s+10)}$$
 (4)

This is a type one system since there is only one pole at the origin.

The <u>order</u> of a system refers to the highest degree of the polynomial expression

$$1 + G(s) H(s) = 0 \Delta C.E.$$
 (5)

which is termed the Characteristic Equation (C.E.). The roots of the characteristic equation become the closed loop poles of the overall transfer function. Example:

xample:

$$G(s) H(s) = \frac{10}{s(s+10)}$$
(6)

then

$$1 + G(s) H(s) = 1 + \frac{10}{s(s+10)} = 0$$
(7)

therefore

$$C.E. = s(s + 10) + 10$$
 (8)

$$C.E. = s^2 + 10s + 10 \tag{9}$$

which is a second order polynomial. Thus, for the given G(s) H(s), we obtain a type 1 second order system.

ERROR CONSTANTS

Various inputs can be applied to a system. Typically these include step position, velocity, and acceleration. The response of type 1, 2, and 3 systems will be examined with the various inputs.

 $\theta_{e}(s)$ represents the phase error that exists in the phase detector between the incoming reference signal $\theta_{i}(s)$ and the feedback $\theta_{O}(s)/N$. In evaluating a system, $\theta_{e}(s)$ must be examined in order to determine if the steady state and transient characteristics are optimum and/or satisfactory. The transient response is a function of loop stability and is covered in the next section. The steady state evaluation can be simplified with the use of the final value theorem associated with Laplace. This theorem permits finding the steady state system error $\theta_{e}(s)$ resulting from the input $\theta_{i}(s)$ without transforming back to the time domain.³

Simply stated

$$\operatorname{Lim} \left[\theta(t)\right] = \operatorname{Lim} \left[s \,\theta_{e}(s)\right] \tag{10}$$

Where

$$\theta_{e}(s) = \frac{1}{1 + G(s) H(s)} \theta_{i}(s)$$
(11)

The input signal $\theta_i(s)$ is characterized as follows:

Step position: $\theta_i(t) = C_p \quad t \ge 0$ (12)

Or, in Laplace notation:
$$\theta_i(s) = \frac{C_p}{s}$$
 (13)

where C_p is the magnitude of the phase step in radians. This corresponds to shifting the phase of the incoming reference signal by C_p radians:

Step velocity:
$$\theta_i(t) = C_V t \ t \ge 0$$
 (14)

Or in Laplace notation:
$$\theta_i(s) = \frac{C_V}{s^2}$$
 (15)

where C_V is the magnitude of the rate of change of phase in radians per second. This corresponds to inputing a frequency that is different than the feedback portion of the VCO frequency. Thus, C_V is the frequency difference in radians per second seen at the phase detector.

Step acceleration:
$$\theta_i(t) = C_a t^2 \quad t \ge 0$$
 (16)

Or, in Laplace notation:
$$\theta_i(s) = \frac{2 C_a}{s^3}$$
 (17)

 C_a is the magnitude of the frequency rate of change in radians per second per second. This is characterized by a time variant frequency input.

Typical loop G(s) H(s) transfer functions for types 1, 2, and 3 are:

Type 1 G(s) H(s) =
$$\frac{K}{s(s+a)}$$
 (18)

Type 2 G(s) H(s) =
$$\frac{K(s+a)}{s^2}$$
 (19)

Type 3 G(s) H(s) =
$$\frac{K(s+a)(s+b)}{s^3}$$
 (20)

The final value of the phase error for a type 1 system with a step phase input is found by using Equations 11 and 13.

$$\theta_{e}(s) = \left(\frac{1}{1 + \frac{K}{s(s+a)}}\right) \left(\frac{C_{p}}{s}\right)$$
$$= \frac{(s+a)C_{p}}{(s^{2} + as + K)}$$
(21)

$$\theta_{e}(t=\infty) = \lim_{s \to 0} \left[s \left(\frac{s+a}{s^2+as+K} \right) C_{p} \right] = 0$$
(22)

Thus the final value of the phase error is zero when a step position (phase) is applied.

Similarly applying the three inputs into type 1, 2 and 3 systems and utilizing the final value theorem, the following table can be constructed showing the respective steady state phase errors.

TABLE I - Steady State Phase Errors for Various System Types

	Type 1	Type 2	Туре 3
Step Position	Zero	Zero	Zero
Step Velocity	Constant	Zero	Zero
Step Acceleration	Continually Increasing	Constant	Zero

A zero phase error identifies phase coherence between the two input signals at the phase detector.

A constant phase error identifies a phase differential between the two input signals at the phase detector. The magnitude of this differential phase error is proportional to the loop gain and the magnitude of the input step.

A continually increasing phase error identifies a time rate change of phase. This is an unlocked condition for the phase loop.

Using Table I the system type can be determined for specific inputs. For instance, if it is desired for a PLL to track a reference frequency (step velocity) with zero phase error, a minimum of type 2 is required.

STABILITY

The root locus technique of determining the position of system poles and zeroes in the s-plane is often used to graphically visualize the system stability. The graph or plot illustrates how the closed loop poles (roots of the characteristic equation) vary with loop gain. For stability all poles must lie in the left half of the s-plane. The relationship of the system poles and zeroes then determine the degree of stability. The root locus contour can be determined by using the following guidelines.²

- Rule 1 The root locus begins at the poles of G(s) H(s) (K = 0) and ends at the zeroes of G(s) H(s) (K = ∞). Where K is loop gain.
- Rule 2 The number of root loci branches is equal to the number of poles or number of zeroes, whichever is greater. The number of zeroes at infinity is the difference between the number of finite poles and finite zeroes of G(s) H(s).
- Rule 3 The root locus contour is bounded by asymptotes whose angular position is given by

$$\frac{(2n+1)}{\#P-\#Z}\pi; n=0,1,2,\dots$$
 (23)

Where #P(#Z) is the number of poles (zeroes).

Rule 4 - The intersection of the asymptotes is positioned at the center of gravity C.G.

$$C.G. = \frac{\Sigma P - \Sigma Z}{\# P - \# Z}$$
(24)

Where $\Sigma P(\Sigma Z)$ denotes the summation of the poles (zeroes).

- Rule 5 On a given section of the real axis, root loci may be found in the section only if the #P + #Z to the right is odd.
- Rule 6 Breakaway points from negative real axis is given by:

$$\frac{\mathrm{dK}}{\mathrm{ds}} = 0 \tag{25}$$

Again where K is the loop gain variable factored from the characteristic equation. Σ

Example:

The root locus for a typical loop transfer function is found as follows:

$$G(s) H(s) = \frac{K}{s(s+4)}$$
 (26)

The root locus has two branches (Rule 2) which begin at s = 0 and s = -4 and ends at the two zeroes located at infinity (Rule 1). The asymptotes can be found according to Rule 3. Since there are two poles and no zeroes the equation becomes:

$$\frac{2n+1}{2}\pi = \begin{cases} \frac{\pi}{2} & \text{for } n = 0\\ \frac{3\pi}{2} & \text{for } n = 1 \end{cases}$$
(27)

The position of the intersection according to the Rule 4 is:

$$s = \frac{\Sigma P - \Sigma Z}{\# P - \# Z} = \frac{(-4 - 0) - (0)}{2 - 0}$$

s = -2 (28)

The breakaway point as defined by Rule 6 can be found by first writing the characteristic equation.

C.E. =
$$1 + G(s) H(s) = 0$$

= $1 + \frac{K}{s(s+4)} = s^2 + 4s + K = 0$ (29)

Now solving for K yields

$$K = -s^2 - 4s$$
 (30)

Taking the derivative with respect to s and setting it equal to zero then determines the breakaway point.

$$\frac{\mathrm{d}\mathbf{K}}{\mathrm{d}\mathbf{s}} = \frac{\mathrm{d}}{\mathrm{d}\mathbf{s}} \, \left(-\mathbf{s}^2 - 4\mathbf{s}\right) \tag{31}$$

$$\frac{\mathrm{d}\mathbf{K}}{\mathrm{d}\mathbf{s}} = -2\mathbf{s} - 4 = 0 \tag{32}$$

or

$$s = -2$$
 (33)

is the point of departure. Using this information, the root locus can be plotted as in Figure 3.

This second order characteristic equation given by Equation 29 has been normalized to a standard form²

$$s^2 + 2\zeta \omega_n s + \omega_n^2 \tag{34}$$

where the damping ratio $\xi = \cos \phi (0^{\circ} \le \phi \le 90^{\circ})$ and ω_n is the natural frequency as shown in Figure 3.




FIGURE 3 - Type 1 Second Order Root Locus Contour

The response of this type 1, second order system to a step input is shown in Figure 4. These curves represent the phase response to a step position (phase) input for various damping ratios. The output frequency response as a function of time to a step velocity (frequency) input is also characterized by the same set of figures.




FIGURE 4 - Type 1 Second Order Step Response

The overshoot and stability as a function of the damping ratio ζ is illustrated by the various plots. Each response is plotted as a function of the normalized time $\omega_n t$. For a given ζ and a lock-up time t, the ω_n required to achieve the desired results can be determined. Example:

Assume
$$\zeta = 0.5$$

error $< 10\%$
for t > 1 ms

From $\zeta = 0.5$ curve the error is less than 10% of final value for all time greater than $\omega_n t = 4.5$. The required ω_n can then be found by:

$$\omega_{\rm n}t = 4.5 \tag{35}$$

or

$$\omega_{\rm n} = \frac{4.5}{\rm t} = \frac{4.5}{0.001} = 4.5 \rm \ k \ rad/s$$
 (36)

 ζ is typically selected between 0.5 and 1 to yield optimum overshoot and noise performance. Example:

Another common loop transfer function takes the form

G(s) H(s) =
$$\frac{(s+a)k}{s^2}$$
 (37)

This is a type 2 second order system. A zero is added to provide stability. (Without the zero the poles would move along the j ω axis as a function of gain and the system would at all times be oscillatory in nature.) The root locus shown in Figure 5 has two branches beginning at the origin with one asymptote located at 180 degrees. The center of gravity is s = a; however, with only one asymptote there is no intersection at this point. The root locus lies on a circle centered at s = -a and continues on all portions of the negative real axis to left of the zero. The breakaway point is s = -2a.




FIGURE 5 - Type 2 Second Order Root Locus Contour

The respective phase or output frequency response of this type 2 second order system to a step position (phase) or velocity (frequency) input is shown in Figure 6. As illustrated in the previous example the required ω_n can be determined by the use of the graph when ζ and the lock up time are given.

BANDWIDTH

The -3 dB bandwidth of the PLL is given by

$$\omega_{-3 \text{ dB}} = \omega_n \left(1 - 2\zeta^2 + \sqrt{2 - 4\zeta^2 + 4\zeta^4} \right)^{\frac{1}{2}}$$
(38)

for a type 1 second order⁴ system, and by

$$\omega_{-3 \text{ dB}} = \omega_{\text{n}} \left(1 + 2\xi^2 + \sqrt{2 + 4\xi^2 + 4\xi^4} \right)^{\frac{1}{2}}$$
(39)

for a type 2 second order 1 system.

PHASE-LOCKED LOOP DESIGN EXAMPLE

The design of a PLL typically involves determining the type of loop required, selecting the proper bandwidth, and establishing the desired stability. A fundamental approach




FIGURE 6 - Type 2 Second Order Step Response

to these design constraints is now illustrated. It is desired for the system to have the following specifications:

Output frequency	2.0 MHz to 3.0 MHz
Frequency steps	100 kHz
Phase coherent frequency output Lock-up time between	
channels	1 ms
Overshoot	< 20%

NOTE: These specifications characterize a system function similar to a variable time base generator or a frequency synthesizer.

From the given specifications the circuit parameters shown in Figure 7 can now be determined.

The devices used to configure the PLL are:

Frequency-Phase Detector	MC4044/4344
Voltage Controlled	
Multivibrator (VCM)	MC4024/4324
Programmable Counter	MC4016/4316

The forward and feedback transfer functions are given by:

$$G(s) = K_p K_f K_0$$
 $H(s) = K_n$ (40)

where
$$K_n = 1/N$$
 (41)




FIGURE 7 - Phase Locked Loop Circuit Parameters

The programmable counter divide ratio K_n can be found from Equation 3.

$$N_{\min} = \frac{f_{0} \min}{f_{1}} = \frac{f_{0} \min}{f_{step}} = \frac{2 \text{ MHz}}{100 \text{ kHz}} = 20$$
(42)

$$N_{max} = \frac{f_{o max}}{f_{step}} = \frac{3 \text{ MHz}}{100 \text{ kHz}} = 30$$
(43)

$$K_n = \frac{1}{20} \text{ to } \frac{1}{30}$$
 (44)

A type 2 system is required to produce a phase coherent output relative to the input (see Table I). The root locus contour is shown in Figure 5 and the system step response is illustrated by Figure 6.

The operating range of the MC4024/4324 VCM must cover 2 MHz to 3 MHz. Selecting the VCM control capacitor according to the rules contained on the data sheet yields C = 100 pF. The desired operating range is then centered within the total range of the device. The input voltage versus output frequency is shown in Figure 8.




FIGURE 8 – MC4324 Input Voltage versus Output Frequency (100 pF Feedback Capacitor)

The transfer function of the VCM is given by

$$K_{O} = \frac{K_{V}}{s}$$
(45)

Where K_V is the sensitivity in radians per second per volt. From the curve in Figure 8, K_V is found by taking the reciprocal of the slope.

$$K_{V} = \frac{4 \text{ MHz}}{5 \text{ V}} - \frac{1.5 \text{ MHz}}{3.6 \text{ V}} 2\pi \text{ rad/s/V}$$

$$K_{V} = 11.2 \text{ X} 10^{6} \text{ rad/s/V}$$
(46)

Thus

$$K_{\rm O} = \frac{11.2 \text{ X } 10^6}{\text{s}} \text{ rad/s/V}$$
 (47)

The s in the denominator converts the frequency characteristics of the VCM to phase, i.e., phase is the integral of frequency.

The gain constant for the MC4044/4344 phase detector is found by 5

$$K_{p} = \frac{DF \text{ High - UF Low}}{2(2\pi)} = \frac{2.3 \text{ V} \cdot 0.9 \text{ V}}{4\pi} = 0.111 \text{ V rad (48)}$$

Since a type 2 system is required (phase coherent output) the loop transfer function must take the form of Equation 19. The parameters thus far determined include K_p , K_0 , K_n leaving only K_f as the variable for design. Writing the loop transfer function and relating it to Equation 19

$$G(s) H(s) = \frac{K_{p} K_{v} K_{n} K_{f}}{s} = \frac{K(s+a)}{s^{2}}$$
(49)

Thus Kf must take the form

$$K_{f} = \frac{s+a}{s}$$
(50)

in order to provide all the necessary poles and zeroes for

the required G(s) H(s). The circuit shown in Figure 9 yields the desired results.

Kf is expressed by

$$K_{f} = \frac{R_{2}Cs + 1}{R_{1}Cs} \quad \text{for large A}$$
(51)

where A is voltage gain of the amplifier.

 R_1 , R_2 , and C are then the variables used to establish the overall loop characteristics.

The MC4044/4344 provides the active circuitry required to configure the filter K_f. An additional low current high β buffering device or FET can be used to boost the input impedance thus minimizing the leakage current from the capacitor C between sample updates. As a result longer sample periods are achievable.

Since the gain of the active filter circuitry in the MC4044/4344 is not infinite, a gain correction factor K_c must be applied to K_f in order to properly characterize the function. K_c is found experimentally to be $K_c = 0.5$.

$$K_{fc} = K_f K_c = 0.5 \left(\frac{R_2 C_s + 1}{R_1 C_s} \right)$$
 (52)

(For large gain, Equation 51 applies.)

The PLL circuit diagram is shown in Figure 10 and its Laplace representation in Figure 11.

The loop transfer function is

C.E. = 1 + G(s) H(s) = 0

$$G(s) H(s) = K_p K_{fc} K_0 K_n$$
(53)

$$G(s) H(s) = K_{p}(0.5) \left(\frac{R_{2}Cs+1}{R_{1}Cs}\right) \left(\frac{K_{v}}{s}\right) \left(\frac{1}{N}\right) \quad (54)$$

The characteristic equation takes the form

$$= s^{2} + \frac{0.5 \text{ K}_{\text{p}} \text{ K}_{\text{v}} \text{ R}_{2}}{\text{R}_{1} \text{N}} s + \frac{0.5 \text{ K}_{\text{p}} \text{ K}_{\text{v}}}{\text{R}_{1} \text{CN}}$$
(55)

Relating Equation 55 to the standard form given by Equation 34

$$s^{2} + \frac{0.5 \text{ K}_{p} \text{ K}_{v} \text{ R}_{2}}{\text{R}_{1} \text{N}} s + \frac{0.5 \text{ K}_{p} \text{ K}_{v}}{\text{R}_{1} \text{CN}}$$
$$= s^{2} + 2 \zeta \omega_{n} s + \omega_{n}^{2}$$
(56)

Equating like coefficients yields

$$\frac{0.5 \text{ K}_{\text{p}} \text{ K}_{\text{v}}}{\text{R}_{1} \text{CN}} = \omega_{\text{n}}^{2}$$
(57)




FIGURE 9 - Active Filter Design

and
$$\frac{0.5 \text{ K}_{\text{p}} \text{ K}_{\text{v}} \text{ R}_2}{\text{R}_1 \text{N}} = 2 \zeta \omega_n \qquad (58)$$

With the use of an active filter whose open loop gain (A) is large ($K_c = 1$), Equations 57 and 58 become

$$\frac{K_{p}K_{v}}{R_{1}CN} = \omega_{n}^{2}$$
(59)

$$\frac{K_p K_v R_2}{R_1 N} = 2 \zeta \omega_n \tag{60}$$

The percent overshoot and settling time are now used to determine ω_n . From Figure 6 it is seen that a damping ratio $\zeta = 0.8$ will produce a peak overshoot less than 20% and will settle to within 5% at $\omega_n t = 4.5$. The required lock-up time is 1 ms.

$$\omega_{\rm n} = \frac{4.5}{\rm t} = \frac{4.5}{0.001} = 4.5 \rm \ k \ rad/s$$
 (61)

Rewriting Equation 57

$$R_{1}C = \frac{0.5 K_{p} K_{v}}{\omega_{n}^{2}N}$$
(62)

$$=\frac{(0.5)(0.111)(11.2 \times 10^6)}{(4500)^2(30)}$$

$$R_1C = 0.00102$$

(Maximum overshoot occurs at $N_{\mbox{max}}$ which is minimum loop gain)

Let
$$C = 0.5 \ \mu F$$

Then $R_1 = \frac{0.00102}{0.5 \ X \ 10^{-6}} = 2.04 \ k\Omega$
Use $R_1 = 2 \ k\Omega$




FIGURE 10 - Circuit Diagram of Type 2 Phase Locked Loop




FIGURE 11 - Laplace Representation of Diagram in Figure 10

R₁ is typically selected greater than 1 k Ω . Solving for R γ in Equation 58

$R_2 = \frac{2\zeta \omega_n R_1 N}{K_p K_v (0.5)} = \frac{2\zeta}{C \omega_n}$	(63)
$=\frac{2(0.8)}{(0.5 \text{ X } 10^{-6})(4.5 \text{ k})}$	
= 711 Ω	
use $R_2 = 680 \Omega$	

All circuit parameters have now been determined and the PLL can be properly configured.

Since the loop gain is a function of the divide ratio K_n , the closed loop poles will vary is position as K_n varies. The root locus shown in Figure 12 illustrates the closed loop pole variation.

The loop was designed for the programmable counter N = 30. The system response for N = 20 exhibits a wider bandwidth and larger damping factor, thus reducing both lock-up time and percent overshoot (see Figure 14).




FIGURE 12 - Root Locus Variation

NOTE: The type 2 second order loop was illustrated as a design example because it provides excellent performance for both type 1 and 2 applications. Even in systems that do not require phase coherency a type 2 loop still offers an optimum design:

EXPERIMENTAL RESULTS

Figure 13 shows the theoretical transient frequency response of the previously designed system. The curve N = 30 illustrates the frequency response when the programmable counter is stepped from 29 to 30 thus producing a change in the output frequency from 2.9 MHz to 3.0 MHz. An overshoot of 18% is obtained and the output frequency is within 5 kHz of the final value one millisecond after the applied step. The curve N = 20 illustrates the output frequency for the strates the strates the strates the output frequency for the strates the output frequency for the strates the st

quency change as the programmable counter is stepped from 21 to 20.

Since the output frequency is proportional to the VCM controlvoltage, the PLL frequency response can be observed with an oscilloscope by monitoring pin 2 of the VCM. The average frequency response as calculated by the Laplace method is found experimentally by smoothing this voltage at pin 2 with a simple RC filter whose time constant is long compared to the phase detector sampling rate but short compared to the PLL response time. With the programmable counter set at 29 the quiescent control voltage at pin 2 is approximately 4.37 volts. Upon changing the counter divide ratio to 30 the control voltage increases to 4.43 volts as shown in Figure 14. A similar transient occurs when stepping the programmable counter from 21 to 20. Figure 14 illustrates that the experimental results obtained from the configured system follows the predicted results shown in Figure 13. Linearity is maintained for phase errors less than 2π , i.e. there is no cycle slippage at the phase detector.




FIGURE 13 - Frequency-Time Response




FIGURE 14 - VCM Control Voltage (Frequency) Transient




FIGURE 15 - VCM Control Signal Transient

Figure 15 is a theoretical plot of the VCM control voltage transient as calculated by a computer program. The computer program is written with the parameters of Equations 58 and 59 (type 2) as the input variables and is valid for all damping ratios of $\zeta \leq 1.0$. The program prints or plots the control voltage transient versus time for desired settings of the programmable counter. The lock-up time can then be readily determined as the various parameters are varied. (If stepping from a higher divide ratio to a lower one the transient will be negative.) Figures 14 and 15 also exhibit a close correlation between the experimental and analytical results.

SUMMARY

This application note describes the basic control system techniques required for phase-locked loop design. Criteria for the selection of the optimum type of loop and methods for establishing the desired performance characteristics are presented. A design example is illustrated in a step-bystep approach along with the comparison of the experimental and analytical results.

BIBLIOGRAPHY

- Topic: Type Two System Analysis Gardner, F. M., Phase Lock Techniques, Wiley, New York, Second Edition, 1967
- 2. Topic: Root Locus Techniques Kuo, B. C., Automatic Control Systems, Prentice-Hall, Inc., New Jersey, 1962
- Topic: Laplace Techniques McCollum, P. and Brown, B., Laplace Transform Tables and Theorems, Holt, New York, 1965
- Topic: Type One System Analysis Truxal, J.G., Automatic Feedback Control System Synthesis, McGraw-Hill, New York, 1955
- Topic: Phase Detector Gain Constant DeLaune, Jon, <u>MTTL and MECL Avionics Digital Fre-</u> quency Synthesizer, AN532

AN-545A

TELEVISION VIDEO IF AMPLIFIER USING INTEGRATED CIRCUITS

Prepared by Applications Engineering

This applications note considers the requirements of the video IF amplifier section of a television receiver, and gives working circuit schematicsusing integrated circuits which have been specifically designed for consumer oriented products. The integrated circuits used are the MC1350, MC1352, and the MC1330.



TELEVISION VIDEO IF AMPLIFIER USING INTEGRATED CIRCUITS

INTRODUCTION

The very stringent requirements of the television video IF amplifier can now be met using integrated circuits while giving a substantial increase in performance and cost saving over conventional discrete components. Circuit techniques that would not have been technically or economically possible with discrete components, can now be utilized with integrated circuits.

Figure 1 indicates the signal levels and degree of automatic gain control (AGC) required if a television receiver is to function correctly throughout the range of input signal conditions commonly encountered. In some locations, all TV channels may provide high level signals, or conversely, all channels appear as low level signals. However, in most practical situations, each channel has its own amplitude. Some signals are nearly lost in noise, while others approach overload strength. This range of field intensity at the antenna requires AGC compensation in the television receiver over a dynamic range greater than 90 dB. Some of this control can be accomplished in the tuner, since a good solid-state TV tuner has an AGC reduction capability usually greater than 36 dB. The difference of at least 60 dB must be provided by the video IF amplifier.

The detected video output level will depend on the video amplifier and picture tube drive requirements. In the extreme case of a single stage, tube video amplifier, as used in inexpensive monochrome receivers, the level could be as high as 6 V. But in most hybrid and all solid-state receivers a one to two volt composite video and sync signal is sufficient. Figure 2 shows a block diagram using two integrated circuits, which gives the required IF gain, more than adequate AGC gain reduction, and a detected composite video output signal level of up to six volts, if required.




FIGURE 1 – Signal Levels and AGC Reduction Requirements for a Typical Television Receiver




FIGURE 2 – Block Diagram of an IC Television Video IF Amplifier




FIGURE 3 - Circuit Schematic

CIRCUIT DESCRIPTION – MC1350

Figure 3 is a schematic diagram of the MC1350, video IF amplifier. Q1, Q2, Q3, and Q6 form a differential cascade amplifier. When Q4 and Q5 are not conducting, the amplifier is at maximum gain. With a positive AGC bias voltage applied to the bases of Q4 and Q5, they will conduct and shunt away the signal current of Q3 and Q6. This will attenuate the gain of the amplifier, although the collector currents of Q1 and Q2 will remain constant preventing a large input impedance change. The output amplifiers. Q7, Q8, Q9, and Q10, are supplied from an active current source that maintains a constant quiescent bias keeping the output admittance nearly constant over the AGC range. The differential output is taken from the collectors of Q8 and Q9, however single-ended output may be taken from either collector, provided the unused collector is connected to the positive supply (V⁺). Operation in this latter mode reduces the circuit gain. Either differential or single-ended inputs may be applied to Q1 and Q2. For single-ended input, there will be no loss in gain provided the unused input is grounded through a capacitor.

Figure 4 is a graph of the AGC gain reduction characteristics versus the voltage applied to Pin 5, through a 5 k Ω resistor.

In later paragraphs a more complex, keyed or gated AGC system will be discussed.




FIGURE 4 - Typical Gain Reduction




FIGURE 5 - Last Video IF and Diode Detector Transfer Characteristics

THE FINAL VIDEO IF AMPLIFIER AND DETECTOR

The final video IF amplifier and video detector must be linear, if the video waveforms are to be undistorted. If the detector or final video IF amplifier limits the video carrier, either the sync pulses or the white region of the video may be clipped.

In present day TV receivers, a germanium diode is often used for the video detector. While the germanium diode functions exceedingly well, it is inherently non-linear. The non-linearity is the result of the forward impedance characteristics of germanium. When the collector current of the final video IF transistor reaches a certain level, hFE may begin to decrease resulting in non-linear amplification. Both of these effects are illustrated in Figure 5. These nonlinearities generate unwanted sum and difference frequencies ("tweets"). The high frequency tweets may radiate into either the receiver antenna input, or into the low level stages of the IF amplifier, causing instability. The low frequency products may mix with the video signal and produce unwanted patterns on the picture tube. Television manufacturers incorporate filters and shields to eliminate these effects, however, a low level detection system not utilizing a germanium diode would eliminate these problems.

The MC1330, low level detector (LLD), is a doubly balanced, full wave, synchronous detector featuring very linear detection and excellent frequency response. The linearity is displayed in Figure 6. Carrier rejection for this type of detector is typically 60 dB. The synchronous detector functions by multiplying the signal to be detected by the same signal which has been amplified and limited. (See Figure 7.) Further information on low level detectors may be obtained in Motorola Application Notes AN-489 and AN-490.




FIGURE 6 - MC1330P Linear Transfer Characteristics

CIRCUIT DESCRIPTION – MC1330

Figure 8 is a simplified circuit diagram of the MC1330. Q7 is a constant current source, Q1 and Q2 form a differential amplifier, while Q3, Q4, Q5, and Q6 are carrier operated switches. When positive half cycles of the amplitude modulated carrier appear at the base of Q1, it begins to conduct. The in-phase, clipped carrier signal will turn on Q3 causing current flow through R1 to increase. No current will flow through O4, because it is switched off.




FIGURE 7 - Block Diagram of Low Level Detector




FIGURE 8 - Simplified Schematic of MC1330 and Waveforms




FIGURE 9 - Circuit Schematic

When negative half cycles appear at the base of Q1, Q2 will conduct through differential action. The reverse phase carrier pulse will turn on Q4, causing the current through R1 to increase. No current will flow through Q3, since the in-phase carrier pulse is négative at this time. The current flow through R1 increases for either positive or negative half cycles of the carrier producing a negative voltage change at the collectors of Q3 and Q4.

The reverse action takes place in R2 due to Q5 and Q6. Figure 8(a) is the amplitude modulated carrier appearing at the base of Q1. Q2 would see the same waveform inverted. The two clipped carrier waveforms required as switching pulses are shown in Figures 8(b) and 8(c). The detector is switched at twice carrier frequency, with Q3 conducting on the positive half cycles and Q4 conducting on the negative half cycles. Figure 8(d) is the voltage waveform across R1. Notice that the original carrier no longer exists and that the detected modulation is constructed of pulses of double the carrier frequency.

The stages which follow the basic detector in Figure 9 have limited frequency response, amplifying only lower frequency components. i.e. the modulation, and making the detector self filtering for the high frequency products. Therefore, shielding the detector to prevent spurious radiation of the IF and harmonics of the IF is not necessary.

It is essential that the switching waveform contains only the carrier and not sideband information. To prevent spurious switching, an external tuned circuit is connected between the bases of the switching transistors. This is composed of L3 and C10 in Figure 10.

The Q of this tuned circuit directly affects two characteristics of the detector. First, the higher the O, the more critical and difficult tuning becomes. Secondly, the magnitude of the sum and difference products of two modulating frequencies decreases as Q is increased. This is indicated in the data in Figure 11 along with the test circuit used to obtain the data. It is obvious that some compromise must be achieved. The inter-modulation product between the chroma subcarrier (3.58 MHz) and the sound subcarrier (4.5 MHz) must be kept to a minimum, to avoid the 920 kHz beat pattern, without making the tuning excessively critical. The compromise value of Q is usually between 15 and 25. Within these values of Q, tuning is not critical, in fact, mistuning by 1 MHz gives acceptable pictures, while the 920 kHz beat is 14 dB below the level of the sound subcarrier. If the sound subcarrier trap (41.25 MHz) cuts the subcarrier by 40 dB, the beat frequency will be 54 dB below the video signal level, or 200 mV, when the video drive is 100 V. At the same time, there will be 2 mV of 4.5 MHz information at the detector producing one volt of detected video output which is adequate to drive most sound IF integrated circuits. The conversion gain of the MC1330 is typically 34 dB.

The circuit requires about 33 mA from the 18 V supply. Some regulation of the supply is desirable as gain and the output dc reference level change with the supply voltage. The required regulation depends on the changes in these parameters which can be tolerated.

A PRACTICAL TELEVISION IF AMPLIFIER AND DETECTOR

Figure 10 shows a complete practical circuit for an integrated circuit, video IF amplifier. This circuit employs the two integrated circuits previously discussed. This circuit has a typical voltage gain of 84 dB and a typical AGC range of 80 dB. It gives very small changes in bandpass shape, usually less than 1 dB tilt for 60 dB compression. There are no shielded sections. The detector uses a single tuned circuit (L3 and C10).

Coupling between the two integrated circuits is achieved by a double tuned transformer (L1 and L2). No block filters or traps have been designed for the front end of this amplifier, as different television manufacturers may have their own preferences and rejection requirements. The sound intercarrier information may be taken from the detected video output.

ALIGNMENT PROCEDURE

The following equipment is required for alignment:

- 1. Signal generator-tuned to video carrier frequency
- 2. Sweep generator that will sweep IF band and supply markers
- 3. VHF attenuator
- 4. 5 MHz bandwidth, dual trace oscilloscope
- 5. Power supply to deliver 100 mA at 18 V
- 6. Power supply adjustable 0-12 V (AGC)
- 7. Resistive mixing pad

If the amplifier is swept in the conventional manner, the resultant display will be misleading due to the absence of a fixed frequency carrier. The detector tuned circuit will follow the sweep generator and indicate a high amplitude response at the resonant frequency of C10 and L3 as shown in Figure 12. A block diagram of the alignment operation is given in Figure 15. The signal generator tuned to the video carrier frequency of 45.75 MHz (no modulation) is connected to the input. The scope probe is attached to the output, Pin 4 of the MC1330, and L3 is tuned to give a maximum dc output. The only method of tuning the open core inductor L3 is stretching or compressing the windings. After L3 has been correctly tuned by distorting the windings, it should not be retuned in later stages of alignment.

TUNING L1 AND L2

In order to tune L1 and L2 connect the scope probe to Pin 4 of MC1330 and sweep generator to input through an attenuator and a mixing pad. Apply 10 to 20 dB of AGC compression by adjusting the AGC power supply. Withdraw tuning cores of L1 and L2 as far as possible before beginning adjustment. Adjust L1 and L2 roughly to obtain response trace similar to Figure 12. Adjust the signal generator output level to give approximately 3 dB greater output than the sweep generator level and apply signal generator output to the mixing pad. This will give the detector the fixed carrier frequency it requires to operate. The AGC




FIGURE 10 – Typical MC1350 Video IF Amplifier and MC1330 Low-Level Video Detector Circuit




FIGURE 11 - Test Circuit for Intermodulation Products




FIGURE 12 – Bandpass Displayed by Conventional Sweep System Indicating Narrow Bandwidth and Uneven Peaks




FIGURE 14 – Bandpass as in Figure 12, But With the Addition of Marker Frequencies




FIGURE 13 – Bandpass as in Figure 12, But With the Addition of Carrier Injection. Zero Beat is Evident on Right Side of Picture.

may also be adjusted, if required. The display on the scope should now be similar to Figure 13, with the zero beat between the sweep generator and the signal generator appearing within the modulation envelope. Adjust the second trace of the scope to display the marker frequencies, and adjust L1 and L2 to give bandpass shape as required. (See Figure 14.) L1 and L2 should be tuned to the first peak as the cores are turned into the windings to avoid over coupling.

A full-sized (1:1) printed circuit board layout is given in Figure 16. The components are identified as in the schematic diagram.




FIGURE 15 - Alignment Schematic




FIGURE 16 – Printed Circuit Board Layout for Circuit of Figure 10 (not full size)

AUTOMATIC GAIN CONTROL - MC1352

The IF amplifier previously described will require AGC from an external source. However, there is another integrated circuit for IF amplifier applications which replaces the MC1350 and has built-in keyed AGC. The MC1352 has a positive-going AGC output. The schematic is given in Figure 17. A gating pulse, a reference level, and the composite video signal to be controlled are required for correct operation of this AGC system. If positive-going video (with negative sync) is available, apply it to Pin 6

and apply the reference voltage to Pin 10. However, if negative-going video (with positive sync) is used, apply it to Pin 10 and the reference voltage to Pin 6. The magnitude of the reference voltage determines the AGC threshold.

CIRCUIT DESCRIPTION – MC1352

A negative keying pulse of eight volts amplitude and timed to each sync pulse is taken from the horizontal time base. This pulse is applied to Pin 5. Q2, normally in





FIGURE 17 -- Circuit

saturation, is turned off by this pulse, permitting the anode of diode D1 to rise toward the positive supply voltage. The level to which this point rises is determined by the difference between the reference and video input voltages applied to Pins 6 and 10. An external capacitor C2 is charged through D1. When Q2 returns to saturation, D1 will be back-biased preventing current flow from C2. The voltage on C2 is amplified by Q4 and Q5 and filtered by R1 and C1. The filtered voltage is supplied to the bases of Q12 and Q14 controlling the IF gain as described in the previous section on the MC1350. Q6 and Q7 form a differential amplifier. The amplified voltage from the capacitor is also applied to the base of Q6, while a delay voltage is applied to the base of Q7 through Pin 13. The delay voltage is used to determine the AGC threshold of the tuner. The output of the differential amplifier is taken from the collector of Q6 giving positive AGC action. Q8, Q9, and Q10 amplify the difference voltage (delayed AGC voltage) permitting gain control in the tuner. The full RF amplifier AGC compression is obtained with a much smaller change in video input



voltage than required for full AGC ccompression in the IF amplifier. Figure 18 displays the AGC characteristics of the MC1352.




Diagram of MC1352

ADJUSTMENT OF RF AMPLIFIER BIAS

Figure 20 is a schematic diagram of a video IF amplifier for use at 45 MHz using an MC1330 low level detector and a MC1352. If the RF amplifier transistor in the tuner is an NPN device, a MC1352 is used. To set the maximum gain pre-bias on a forward AGC NPN transistor, a fixed resistor R_{pb} must be selected. This forms a voltage divider with the 6.8 kΩ resistor (R3). In the maximum gain condition, the voltage on Pin 12 would be zero volts without the voltage divider. To pre-bias a forward AGC PNP transistor, R_{pb} is set at 6.8 kΩ and R3 is selected

for proper pre-bias. To obtain maximum gain without AGC control, for alignment purposes connect a 22 k Ω resistor between Pins 9 and 11 of the MC1352. Connecting a 200 k Ω variable resistor between Pin 14 and ground and also the 22 k Ω resistor between Pins 9 and 11 provides a method of obtaining any particular gain desired. The alignment procedure for Figure 20 is the same as described earlier for the MC1350. Additional information on the MC1352 can be obtained from the data sheet.




FIGURE 19 - Television IF Amplifier and Detector Using an MC1330 and an MC1352

AN-556

INTERCONNECTION TECHNIQUES FOR MOTOROLA'S MECL 10,000 SERIES EMITTER COUPLED LOGIC

Prepared by Tom Balph Applications Engineering

This application note describes some of the characteristics of high speed digital signal lines and gives wiring rules for MECL 10,000 emitter coupled logic. The note includes discussions of printed circuit board interconnects, board-to-board interconnects, and wirewrapping techniques.

INTERCONNECTION TECHNIQUES FOR MOTOROLA'S MECL 10,000 SERIES EMITTER COUPLED LOGIC

INTRODUCTION

As the digital integrated circuit market has become more mature, the need for very high speed logic elements has grown. Future machine designs demand a logic family with high clock rate capability, short propagation delays, and a minimum of layout constraints. From this need, the MECL 10,000 family of emitter-coupled logic has evolved – designed to be the most usable very high speed logic family available.

The 2.0 nanosecond gate propagation delay of MECL 10,000 gives the family a speed range between the older 4.0 nanosecond MECL II and 1.0 nanosecond MECL III families. Additional characteristics, such as low power dissipation (25 mW per gate function), and slow rise and fall times have eased the difficulties encountered in trying to balance system speed versus ease of design.

A MECL 10,000 system has the capability for clock rates in excess of 100 MHz. To permit such high speed operation, gate propagation delays must necessarily be short. However, to simplify wiring techniques and to minimize the use of transmission lines, rise and fall times have been kept to slower values.

MECL III still remains the industry standard as the highest speed logic family available. However the 1 nanosecond rise time of MECL III demands a transmission line environment. On the other hand, MECL 10,000 has been designed to approach the higher speed rates of MECL III, but with simpler wiring requirements.

The operational behavior of a MECL III gate with a rise time of 1 nanosecond (10%-90%) is shown in figure 1 for comparison. Figure 1a shows the difference in rise times when either gate is driving only a pulldown resistor. Figure 1b shows the same outputs driving an 8 inch signal line to a gate input. The MECL III gate shows severe ringing. This necessitates the use of a transmission line. The effect of the slower rise time of the MECL 10,000 gate is obvious in that ringing is not as severe. Herein, lies an advantage for the system designer using MECL 10,000 that is, he may realize a very high speed system using only a minimum of transmission lines.

When driving long lines or large fanouts at maximum frequency, transmission lines are needed. MECL 10,000 has the capability to drive such lines. Also, the family is specified to be completely compatible with MECL III in the 16-pin dual-in-line packages. As a result, MECL 10,000 can be used to obtain maximum versatility with low power and ease of layout design.

The following discussion is intended to give the system designer insight into these problem areas: The use of nontransmission line interconnections; the characteristics of transmission lines which affect MECL interconnections; and the techniques used for transmission lines. Other considerations to be made for system interconnections are also discussed, such as noise margins, clock driving, wire wrapping, and party line techniques.

SIGNAL LINE CONSIDERATIONS

The purpose of an interconnection line in any digital system is to transmit information from one point of the system to another. When information on a signal line changes, a finite amount of time is necessary for the information to travel from the sending end to the receiving end of the line. As the circuit speed becomes faster and clock rates increase, the dynamic behavior of the interconnection line becomes increasingly important. The rise and fall times of the logic elements, loading effects, delay times of the signal paths, and the various other transient characteristics of MECL 10,000 are perhaps best shown by briefly investigating the transmission line qualities of a signal path.


In figure 2a is shown a simple interconnection circuit. A MECL 10,000 gate is shown driving a line of length ℓ , to another gate with a pulldown resistor, R_L. If the loading effect of the receiving gate is disregarded for the moment (input impedance is very large with respect to R_L), the same line could be modeled as shown in figure 2b.


The driving gate is modeled as a voltage source with output impedance, R_0 . The signal line will exhibit an impedance to a transient signal which is called its characteristic impedance, Z_0 . If the line is not a regular transmission line, Z_0 will vary somewhat. However, for this example let us assume Z_0 is constant.


When the output of the driving gate changes state, the voltage at point A is a function of the internal voltage swing, V_{INT} , output impedance, and line impedance:


$$V_{A(t)} = V_{INT}(t) \left(\frac{Z_0}{R_0 + Z_0} \right)$$

For MECL 10,000, R_0 is small with respect to the line impedance, so the output swing is nearly the same as the input transition — typically 800 mV. The signal will prop-









(b) Gate Driving 510-ohm Pulldown Resistor and 8 Inch Line with Gate Load

FIGURE 1 - Comparison of MECL III and MECL 10,000 Waveforms




FIGURE 2 - MECL 10,000 Interconnection Circuit

agate down the line and be seen at point B time T_D later. The signal, when reaching the end of the line (point B), may be reflected and returned toward the sending end of the line. The reflected voltage is:

$$V_A' = \rho_L V_A$$

where ρ_L is the reflection coefficient,

$$\rho_{\rm L} = \frac{R_{\rm L} - Z_{\rm o}}{R_{\rm L} + Z_{\rm o}}$$

In the special case where $R_L = Z_0$, then $\rho_L = 0$ and the reflected voltage is zero. In this situation the load resistor exactly matches the characteristic impedance of the line, so no reflection occurs.

When reflection does occur, it returns to point A at time 2 T_D, where T_D is the one-way line propagation delay. The sending end will again reflect this voltage with a reflection coefficient, ρ_S , given by:

$$\rho_{\rm S} = \frac{R_{\rm O} - Z_{\rm O}}{R_{\rm O} + Z_{\rm O}}$$

The reflected signal will continue to bounce back and forth between the ends of the signal line, gradually diminished in amplitude by reflection coefficients and the resistance in the line.

Now consider a second line in which the load resistor has been moved to the sending end of the line (figure 3a). This model is altered from the first only in that the load resistor is seen at the driver output. When the output of the driving gate changes state, the output swing, V_A , will be typically 800 mV.

The signal reaching point B will be reflected (as discussed). The coefficient, ρ_L , becomes worst case (≈ 1) because the input impedance of the receiving gate is high. In such a case the reflection will be large. As the reflection returns to point A at time 2 T_D, the reflection coefficient, ρ_S , comes into play. Its value will be very close to the previous case:

$$\rho_{\rm S} = \frac{\frac{R_{\rm o}R_{\rm L}}{R_{\rm o} + R_{\rm L}} - Z_{\rm o}}{\frac{R_{\rm o}R_{\rm L}}{R_{\rm o} + R_{\rm L}} + Z_{\rm o}} \approx \frac{R_{\rm o} - Z_{\rm o}}{R_{\rm o} + Z_{\rm o}}$$

since Ro is small compared to RL.

The reflections, as before, continue to bounce back and forth on the line getting successively smaller in amplitude. The result is that ringing appears on the signal line (figure 3c).

Rise time effects may be understood by considering the delay time of the line. If the line length ℓ is sufficiently short, the first reflections are seen at the sending end of the line while the driver is still changing state. The reflections are hidden by the rising edge of the pulse, and ringing

is reduced. Therefore, the slow rise time of MECL 10,000 permits longer line lengths to be used before trouble with ringing is encountered.

This second signal line example is called an open line or an unterminated line. To limit undershoot to about 12 percent of the logic swing, the maximum open line length permitted would be:

$$L_{max} = \frac{t_r}{2t_{pd}}$$

where: t_r = Rise time of driving gate (ns) (20% + 80%) t_{pd} = Propagation delay per unit line length (ns/in).

The above expression may also be used to show the effect of loading on an interconnection. t_{pd} is dependent on the rate of signal propagation on the line; the rate is controlled by the type of line and the loading on the line. MECL inputs are high impedance and capacitive in net reactance (3 to 5 pF per input). Increased loading slows the rate of propagation of the line and decreases allowable open line length. That is, as fan-out increases, the maximum open line length decreases for acceptable undershoot.

To understand how ringing and undershoot affect system operation, it is helpful to define guaranteed noise mar-






FIGURE 3 – MECL 10,000 Interconnection with Load Resistor at Sending End of Line

gins. Noise margin is defined as the difference between a worst case input logic level (V_{OHAmin} or V_{OLAmax}) and the worst case threshold (V_{IHAmin} or V_{ILAmax}) for the corresponding logic level. Guaranteed noise margins (N.M.) for MECL 10,000 at 25°C are:

However, using typical logic levels of -0.900 volts and -1.700 volts, the nominal voltage margins are greater than 200 mV for both logic levels.

For system design, worst case conditions should be considered. If so, a 125 mV noise margin becomes the design limit. This voltage margin protects against signal undershoot, power supply variations, and system noise. Good circuit interconnections should limit maximum undershoot to less than 100 to 110 mV to provide a design safety margin.

Other factors — such as line impedance and placement of loads on the line — also affect ringing of signals. A long and elaborate discussion would be necessary to describe all of the varying effects, and the description here is only intended to give a brief idea of the many factors involved. When line lengths and fanout go beyond limits (which will be defined), techniques such as twisted pair lines and terminated lines may be used.

PRINTED CIRCUIT BOARD INTERCONNECTS

Layout rules needed for designing with MECL 10,000 depend mainly on the design goals of the system user. MECL 10,000 may be used in layouts ranging from single layer printed circuit (PC) board with wired interconnects, to the most elaborate multilayer board with a complete transmission line environment. Optimization of system layout will include considerations of the system size, desired performance, and cost.

Use of a ground plane is a suggested procedure whenever possible. A ground plane is beneficial for maintaining a noise free voltage plane for the V_{CC} supply, and for maintaining constant characteristic impedance whenever transmission lines become necessary. A ground plane may be established by using single sided board with wired interconnects, or by using double or multilayer PC board.

WITHOUT GROUND PLANE

In small systems where the number of interconnects and the package density are high, it is difficult to reserve a large ground plane area without the use of multilayer board, a costly approach. However, MECL 10,000 may still be used with good system performance if certain guidelines are followed:

(1) V_{CC} should be bussed to the V_{CC} pins of each package. Bus lines should be as wide as possible with a width of 0.1 inch minimum per row of packages. If an edge connector is used, V_{CC} should be pinned out to several connector pins.




FIGURE 4 — Printed Circuit Board for MECL 10,000 System Without Ground Plane

(2) VEE should also be bussed, if possible, to pin 8 of each package (pin 12 of the 24 pin package). When VEE is brought onto the board via an edge connector, the VEE line should be in close proximity to a VCC pin for easy bypassing.

(3) Each device should be bypassed between the V_{CC} and the VEE pins with a low inductance 0.01 μ F capacitor.

(4) Logic interconnecting lines should be kept to minimum length. A maximum line length of 6 inches is suggested; ringing will begin to get too severe with longer line lengths. For line lengths greater than 6 inches, signal lines with series damping resistors are necessary (similar to those shown in figure 13).

(5) For high fanout (8 or greater) and high speed clock distribution, twisted pair lines or coaxial cable should be used. Both of these techniques are described in detail later.

Figure 4 shows a double-sided PC board in which the above rules are illustrated. Several MECL 10,000 devices are




FIGURE 5 – MECL 10,000 PC Board With Ground Plane

used with MTTL in a high speed counter, in which the MECL and MTTL are operated by a common voltage supply. Notice that V_{EE} and V_{CC} are both bussed to the package and that bus lines are as wide as conveniently possible. Two 0.1 μ F capacitors are used for low frequency bypassing on the board. Each MECL 10.000 device is bypassed with a 0.01 μ F capacitor, and additional bypassing is scattered through the MTTL circuitry. Note that signal lines are short and no transmission lines are used.

WITH GROUND PLANE

A ground plane allows best performance for a MECL 10.000 system. The ground plane serves two purposes. First, it provides a constant characteristic impedance (Z_0) to signal interconnections; secondly, it provides a low inductance path for ground currents on the V_{CC} supply. As with systems which have no ground plane, certain design guidelines are recommended as follows:

(1) The ground plane (V_{CC}) need not cover 100% of the board surface. Approximately 30 to 40% of the ground area may be removed for signal interconnections, as illustrated in figure 5. When using edge connectors, the ground plane should be pinned out to about every seventh connector pin.

(2) The VEE supply should be bussed if possible, to pin 8 of each package. Bus line width at any point should be a minimum of 0.1 inch. Where possible, the VEE supply should be extended to a plane under the signal lines etched on the ground plane side of a two-sided circuit board. If VEE is a plane under these lines, they will exhibit a constant characteristic impedance. This technique is also shown in figure 5.

(3) Bypassing need not be as extensive as on a board without a ground plane. Provide a low inductance 0.01 μ F capacitor every two to six packages, depending upon how extensive the ground plane is. As a rule if the ground plane covers less than 50% of the board area, then bypass every two packages. On two-sided systems or multilayer systems where 100% ground plane is present, only one capacitor for every four to six packages is needed.

(4) In practice, the majority of board interconnects are shorter than six inches, with fanouts four or less. As discussed, the rise and fall times of MECL 10.000 allow these lines to be treated as unterminated transmission lines requiring only a pull-down resistor. Normally, a 510-ohm resistor to VEE is used. (Detailed limits for interconnections are provided as a function of line impedance and fanout in the following section).

(5) For high fanout and high speed clock distribution, terminated transmission lines or iwisted pair lines should be used. These techniques are discussed in the following sections.

TRANSMISSION LINE GEOMETRIES


With a ground plane present, three types of transmission line geometries are feasible: wire over ground; microstrip line; and strip line. The following sections summarize the characteristics of each type of line. (1) Wire over ground The cross section of a wire over a ground is shown in figure 6a. The characteristic impedance of the wire is:

$$Z_{0} = \frac{60}{\sqrt{e_{f}}} \ln \left(\frac{4h}{d}\right)$$


where e_T is the effective dielectric constant surrounding the wire. The wire over ground plane is useful for breadboard layouts (as with single-sided board) and for backplane wiring. The characteristic impedance of a wire over ground plane will be about 120 ohms with variance depending on the wire size, type of insulation, and distance from the ground plane.

(2) Microstrip lines A microstrip line (figure 6b) is a strip conductor separated from a ground plane by a dielectric medium. Two-sided and most multilayer boards use this type of transmission line. If the thickness, width, and height of the line above the ground plane are controlled, the line will exhibit a characteristic impedance of:


$$Z_{\rm O} = \frac{87}{\sqrt{e_{\rm I} + 1.41}} \ln \left(\frac{5.98 \rm h}{0.8 \rm w + t} \right)$$



(a) Wire Over Ground



(b) Microstrip



(c) Strip Line

FIGURE 6 - Transmission Line Geometries

Here e_T is the dielectric constant of the board. For standard G-10 fiberglass epoxy boards the dielectric constant is about 5.0.

The signal line is obtained by etching unwanted copper from the board using photo resist techniques. A characteristic impedance can easily be controlled to within 10 percent.

As mentioned above, board thickness and dielectric constant affect line impedance. Figure 7 gives a table of values for characteristic impedance versus line width for 0.031" and 0.062" G-10 board with one ounce copper (widths for two ounce copper are nominally 1 to 2 mils narrower).

The propagation delay of microstrip line may be calculated by:

$$t_d = 1.017 \sqrt{0.475 e_r + 0.67} ns/ft$$

Note that the propagation delay of the line depends only on the dielectric constant and is not a function of line width or spacing. For G-10 fiberglass epoxy boards ($e_r =$ 5.0) the propagation delay of the microstrip line is calculated to be 1.77 ns/ft.

FIGURE 7 – Microstrip Characteristic Impedance versus Line Width for One Ounce G-10 Fiberglass Epoxy Board

Zo	LINE WIDTH (MILS) (Dimension w of Figure 6b)		
(OHMS)	0.062" BOARD 0.031" BOARD		
50	103	47	
55	89	41	
60	77	35	
65	66	30	
70	57	26	
75	49	22	
80	42	19	
85	36	16	
90	31	14	
95	27	11	
100	23	10	

(3) Strip Line – A strip line (figure 6c) is a copper ribbon centered in a dielectric medium between two conducting planes. This type of line is used in mutilayer boards and is not seen in most systems. Multilayer boards are justified when operating MECL 10,000 at top circuit speed, and when high density packaging is a system requirement. Since most designers need not concern themselves with strip lines, little is presented here about them. A detailed discussion of strip lines is presented in the "MECL System Design Handbook," reference 1.

UNTERMINATED LINE LIMITS

As previously mentioned, a MECL signal line may be considered as an unterminated transmission line. Rise time, characteristic impedance of the line, and loading affect the maximum interconnection length for unterminated lines. Figure 8 shows a tabulation of suggested maximum open line lengths for various fanouts and line impedances.

The tabulated values were calculated for limiting overshoot to 35% of the logic swing, or undershoot to 12%(whichever was the limiting factor under specified conditions). Severe overshoot can slow down clock rates, and severe undershoot can result in reduced noise immunity. The transmission line model of figure 3 was used in calculations.


As an example of how the table of line limits may be used, consider a system layout using 0.062" board (G-10 fiberglass epoxy). Assume that signal interconnection widths may be from 25 to 40 mils wide. If a ground plane is used on one side of the system PC board, all system interconnects would show a corresponding characteristic impedance. The wide line (40 mils) is preferable since Z_0 would be 82 ohms which is lower than that for a 25 mil line ($Z_0 \approx 97$ ohms) and the lower impedance allows a longer maximum length line. The lower impedance line with a fanout of 4 would then have a suggested maximum length of about 4.2 inches. On normal system-sized PC boards (5"x7"), the majority of signal line interconnections will be less than 4 inches in length if the system layout is well planned.


FIGURE 8 – Maximum Unterminated Line Length for MECL	10,000 to Maintain Less Than 12% Undershoot
--	---

	Z _o (OHMS)	FANOUT 1 (29 pF)	FANOUT 2 (58 pF)	FANOUT 4 (116 pF)	FANOUT 8 (23.2 pF)
		€ MAX (IN)	E MAX (IN)	EMAX (IN)	EMAX (IN)
MICROSTRIP (Propagation Delay 0 148 ns/in)	50	8.3	7.5 6.2	67 50	57 40
	68 75 82	7.0 6.9 6.6	5.9 5.7	4.6 4.2	3.6 3.3
	90 100	6.5 6.3	54 51	39 36	30 2.6
BACKPLANE (Propagation Delay 0.140 ns/in.)	100	6.6	54	3.8	2.8
	140 180	5.9 5.2	4.3 3.6	2.8 2.1	1.9 1.3

An interconnection with the pulldown resistor at the sending end of the line is the worst case situation for an unterminated line. If unterminated interconnection lengths are extended beyond the suggested limits, overshoot and undershoot are increased. The lengths given are calculated so that undershoot never exceeds the guaranteed noise margins, although typically noise margins are much greater than specified.

(a) 510-ohm Resistor at Sending End






Scale: Horizontal = 5 ns/div., Vertical = 200 mV/div.


(b) 510-ohm Resistor at Receiving End

(c) 330-ohm Resistor at Receiving End


 $Z_0 = 50 \text{ ohms}$

330 \$ VEE





Scale: Horizontal = 5 ns/div., Vertical = 200 mV/div.



Scale: Horizontal = 5 ns/div., Vertical = 200 mV/div.

FIGURE 9 - Gate Driving 8-Inch 50-ohm Line with Fanout of 4

Overshoot and undershoot may also be reduced by locating the pulldown resistor at the receiving end of the line. If the pulldown resistor is moved to the receiving end, the reflection coefficient (ρ_L) is reduced. This reduces ringing.

Figure 9 shows the signal at the receiving end of an 8-inch 50-ohm line with a fanout of 4. In figure 9a, a 510-ohm pulldown is at the sending end of the line. Figure 9b has a 510-ohm pulldown at the receiving end, while figure 9c has a 330-ohm pulldown at the receiving end. The overshoot and undershoot are successively reduced in the latter two cases.

For worst case, the reflection coefficient is approximately equal to one ($\rho_L \approx 1$). For the best case shown, using a 330-ohin pulldown, $\rho_L = (330 - 50)/330 + 50) = 0.74$, which represents an improvement of about 25%. In comparing the waveforms, notice that overshoot is reduced by roughly the same percentage (9c versus 9a).

The tabulated values of figure 8 are not necessarily absolute limits for unterminated lines. Longer unterminated lines may be used if the pulldown resistor is moved to the receiving end of the line, or if increased overshoot and undershoot are acceptable.

TRANSMISSION LINE TERMINATION TECHNIQUES


Proper transmission line termination prevents reflections on the line, so ringing does not occur. As a result, interconnection lengths are only limited by attenuation, bandwidth, etc. MECL transmission line interconnections utilize several techniques.

(1) Parallel Termination A transmission line will have a reflection coefficient, (P_L) , of zero when driving a load impedance equal to its characteristic impedance. MECL 10,000 can source current for driving a 50-ohm characteristic impedance line with the line terminated by 50 ohms to -2 volts. The termination voltage (VTT = -2 volts) is necessary since 50 ohms loaded to VEE would use excessive current. Figure 10 illustrates parallel termination.


Gate inputs may be distributed along the transmission line (10b), and do not have to be lumped at the end of the line (10a). The gate inputs appear as high impedance stubs to the transmission line and should be as short as possible. While inputs may appear anywhere along the line, the terminating resistor should be at the end of the line. As fanout with this configuration increases, the edge of the waveform slows down, since the signal drives an increasing amount of capacitance. The waveform is undistorted along the full length of the line.

For large systems where total power is a consideration, all lines should be parallel terminated to a -2 volt supply. This is the most power-efficient manner for terminating MECL circuits. The drawback is of course, the requirement for an additional power supply.

An alternate approach is to use two resistors — as shown in figure 11. The Thevenin equivalent of the resistor network is a resistor equal to the characteristic impedance of the line, terminated to -2 Vdc. R1 and R2 may be calcu-



(a) Parallel Terminated Line with Lumped Fanout



(b) Parallel Terminated Line with Distributed Fanout




FIGURE 10 - Parallel Termination




FIGURE 11 – Parallel Termination Using a Thevenin Equivalent Resistor Network

lated as follows:

$$R2 = 2.6 Z_0$$

 $R1 = \frac{R2}{1.6}$.

(2) Series damping and series termination A series terminated line eliminates reflections at the sending end of the line. Series termination is accomplished by inserting a resistor in series with the output of the gate as shown in figure 12. The resistor value plus the circuit output impedance is made equal to the impedance of the transmission line.




FIGURE 12 - Series Termination and Waveforms

The dc output impedance is 7 ohms for a Mi CL (0.000) gate. Therefore, the value of RS should be $\omega_{\rm F}$, i.i. minus 7 ohms.

At time t = 0, the internal voltage switches to the new state which represents a change of 0.8 to 0.9 ± 0.0 M s = -0.8 to -0.9 volts). The voltage change mass 0°

be expressed as:

$$\Delta V_{B} = \Delta V_{INT} - \frac{Z_{O}}{R_{S} + R_{O} + Z_{O}}$$

where Ro is the output impedance of the gate.

Since $R_S + R_0$ is made equal to Z_0 , the voltage change at B is 1/2 the voltage, ΔV_{INT} . It takes the propagation delay time of the transmission line, T_D, for the waveform to reach point C, where the voltage doubles due to the unity reflection coefficient at the end of the line. The reflected voltage, which is equal to the sending voltage, arrives back at point B at time 2 T_D. No more reflections occur if $R_S + R_0$ is equal to Z_0 . Similar waveforms occur when the driving gate switches to the high state.

An advantage of using series terminated lines is that only one power supply is required. The Thevenin equivalent parallel termination technique also uses only one supply, but requires more overall power. A disadvantage of series termination is that distributed loading along the line cannot be used because of the half-voltage waveform traveling down this line (see figure 12, waveform B). A number of lumped loads may be placed at the end of the terminated line as far as reflection at the receiving end is concerned, since a full initial signal transition is observed at this point and all subsequent reflections will be absorbed at the source.

The disadvantage of using only lumped loading at the end of a series terminated line can be eliminated at the expense of more lines (figure 13). As shown, there are n transmission lines, for parallel fanout. The value of Rs should be the same as discussed previously for the emitter pulldown resistor, in which case n was equal to one.

The value of R_E , will be determined by the number of lines in the following way. R_E must be small enough to supply each transmission line with the proper voltage level. If R_E is too large, the output transistor will turn off when switching from the high to the low voltage state. The maximum value of R_E is given by:

$$R_{E(max)} = \frac{10 Z_0 - R_S}{N}$$

ŀ




FIGURE 13 - Parallel Fanout with Series Termination

Figure 14a shows the gate output fall time (voltage A) and the fall time at the end of the line (voltage C) when N = 1, $Z_0 = 50$ ohms, $R_E = 1$ k ohms, $R_S = 43$ ohms, and fanout = 3. The "steps" in the fall time waveform are due to the output device turning off because RE is too large. Figure 14b shows the fall time when $R_E = 290$ ohms $(R_E < R_{E(max)}).$

The fanout at the end of a series terminated line is limited by the value of the series resistor, Rs. In the high state a voltage drop occurs across the series resistor:

$V_S = (fanout) x (input current) x R_S$

The input current to a MECL 10,000 gate is typically about 160 μ A. If the fanout were 4 and Rs were 43 ohms for a 50 ohm line, VS would equal about 28 mV. Noise margin would typically be cut by that amount. As fanout or the value of RS increases, VS increases and results in lower noise margins.

Series damping may also be used to reduce overshoot and ringing. Series damping is similar to series termination in that a small series resistor is used to reduce ringing




FIGURE 14 - Series Termination Fall Times

Z _o (OHMS)	MIN R _S (OHMS)
50	9
68	18
75	21
82	25
90	29
100	34
120	43
140	53
160	63


rather than to completely terminate ringing. The resistor is smaller than the characteristic impedance of the line and it may be used to increase line length for the worst case open line (that is, $R_S = 0$) as shown in figure 8.

FIGURE 15 - Minimum Values of RS

for Any Length Line, for Less Than 35%

Overshoot or 12% Undershoot

Series damping may also be used for greatly extended line lengths while remaining within calculated limits of overshoot and undershoot. Figure 15 gives minimum values of Rs needed for various line impedances to limit overshoot to 35% of signal swing, or undershoot to 12%. Using these values of minimum RS, very long lines may be used.








FIGURE 16 - Rise and Fall Time (10 to 90%) versus Fanout




FIGURE 17

OTHER CONSIDERATIONS

Additional factors other than line length and transmission line terminations must be considered in system design. Some of these are discussed here:


(1) Fanout – The dc fanout capability of MECL 10,000 is very high since its high impedance inputs require little current (typically 160 μ A). System speed requirements will ordinarily be the limiting factor for ac fanout. Capacitance increases with fanout and can cause rise and fall times to slow down.

Figure 16 shows the rise and fall times of an MC 10,000 gate as a function of fanout, both for 50 Ω and 510 Ω terminations. As fanout increases, load capacitance (both device and interconnection capacitance) increases, resulting in longer rise and fall times.

Larger fanout will normally result in longer interconnecting lines with their longer line delays, so ringing can become excessive. Under these conditions, use of properly terminated lines will result in best performance. A low impedance (50 Ω) parallel terminated line has a shorter propagation delay than a series damped or series terminated line with equivalent fanout. However, multiple series terminated inated lines driven from a single gate output (figure 13), with lower fanout per line, will show shorter delay times than a single parallel terminated line with an equivalent total fanout. Multiple series terminated or damped lines also show greater flexibility in line routing than a single parallel terminated line. The choice between the two schemes will depend on the fanout number and physical layout of the system.

(2) Wired-OR – The outputs of several gates may be tied together to perform the Wired-OR or emitter dot function. One resistor is normally used to pulldown the outputs.

Figure 17 graphs typical rise and fall times and propagation delays versus the number of emitter dots for both 50 Ω to - 2 volts termination and 510 ohms to VEE termination. Rise and fall times are not greatly affected by emitter dotting, with the exception of fall times with the 510 Ω loading. The reason for this is that the discharge path for load capacitance has a longer time constant with the 510 Ω resistor. The most significant effect of Wired-ORing is increased propagation delays. As for ac fanout, desired system speed is the basic limiting factor for the emitter dot.



(a) Load Lines for Termination to VEE (-5.2 Vdc) at 25°C






FIGURE 18 - MECL 10,000 Operating Characteristics

A second limiting factor in the case of the emitter dot is a dc level shift as the number of dots increase. The wired emitter-followers share current through the pulldown resistor and each additional wired output causes the current in every output to decrease. The logic levels shift upward as device current decreases. As the \emptyset level shifts upward, noise margin may be lost. Figure 18 shows loading curves for a typical MECL 10,000 output and illustrates the shift in logic levels with output current. The \emptyset level shift and resulting reduction of noise margin may be a greater limiting factor than ac considerations, depending on system requirements.

When using Wire-OR, interconnections should be held to minimum lengths for unterminated lines and parallel terminated lines. For larger numbers of distributed emitterdots and longer interconnections, a doubly terminated line called a "data bus" may be used. Figure 19 shows an example of a 100-ohm data bus system. The dc loading




FIGURE 19 - 100-ohm Data Bus Line




FIGURE 20 - 50-ohm Data Bus Line

on the line is 50 Ω as the 100 Ω terminating resistors are in parallel. However, for a transient waveform driven from any point on the line, the waveform travels to either end of the line and is properly terminated, so reflections are eliminated.

A lower impedance system is better for driving the high capacitive loading of a bus system. A 50 Ω system similar to the 100 Ω system is shown in figure 20. Notice that the drivers for the 50 Ω line must have two outputs in parallel to drive the 25 Ω dc load of the paralleled 50 Ω terminating resistors. The MC10110 or MC10111 multiple output gates may be used conveniently in this application.

When considering system timing, it must be noted that a long bus will add delay time to a data path. The worst case length on the bus, plus the effects of capacitive loading, should be considered for delay time. More will be said on bussing in the following section on board-to-board interconnections.

(3) Clock distribution Clock lines usually handle the highest frequency in a system. For large fanout, a distribution tree should be used for maximum frequencies (figure 21). A good rule of thumb is to limit fanout to 4 per line and use as low an impedance line as possible. Parallel terminated lines or series damped lines (as in figure 13) may be used. A parallel terminated 50 Ω line with a fanout of 4 will drive a clock line to a frequency of about 110 to 120 MHz.

For higher clock frequencies, series terminated lines with fanout limited to 1 or 2 may be used; line lengths should be kept short and of equal length. A MECL III gate with faster edges will provide highest clock frequency capability.




FIGURE 21 — Distribution Tree for a Clock Line with Large Fanout

BOARD-TO-BOARD INTERCONNECTS

Signal connections among logic cards, card panels, and cabinets are important for maintaining the best possible system performance. Ringing and crosstalk can appear when line lengths are long, or when characteristic impedance varies due to lack of a good ground. Ringing and crosstalk, along with power supply variations and system noise, can seriously affect system operation. To be within system noise margins (as previously mentioned, 125 mV worst case), maximum undershoot should be less than 100 to 110 mV.

The most practical means for limiting undershoot to less than 100 mV is either to limit line lengths, or else to use matched terminated transmission lines. Line lengths in board-to-board applications are necessarily long; therefore, some kind of terminated line should be used. The edge speeds of MECL 10.000 permit a choice among several methods for producing nominally constant impedance interconnections. Coaxial cable, mother-daughter boards, striplines, and wire over ground may be used.

When designing system interconnections, four parameters must be taken into consideration.

- (a) propagation delay per unit length of line;
- (b) attenuation of the line:
- (c) crosstalk between lines:
- (d) reflections due to mismatched impedance between the line and the line termination.

Propagation delay of the line is significant because unequal delays in parallel lines cause timing errors. Moreover, on long lines the total delay time will seriously affect system speed. Since the propagation delay of one foot of wire is approximately equal to the propagation delay of a MECL 10.000 Series gate, line lengths must be minimized when total system propagation time is of concern.

Attenuation is a characteristic of the line which increases for high frequency signals, due to higher impedance in the line. Attenuation first appears as a degradation in edge speed, then as a loss of signal amplitude for high frequencies on long lines. Within a backplane attenuation seldom is a problem, but is must be allowed for when interconnecting panels or cabinets.

Crosstalk is the coupling of a signal from one cable to a nearby cable. A coupled pulse in the direction of undershoot gives a reduction of noise immunity and should be avoided. A good ground system together with shielding is the best method for limiting crosstalk. Differential twisted pair line connections avoid problems of crosstalk by virtue of the common mode rejection of line receivers.

Reflections due to mismatched lines also cause loss of noise immunity. Successful termination of a line depends on how constant the impedance is maintained along the line. Coaxial cable is easier to terminate than open wire because of its constant impedance. In many cases twisted pair cable and ribbon cable may be purchased with specifications on the impedance of the line. Conventional edge connectors may be utilized to get on and off PC boards with little mismatch in line impedances. Coaxial cable connectors which have excellent characteristics across the bandwidth exhibited by MECL 10,000 exist in a variety of types. The most popular types are BNC, and subminiature types such as SMA, SMB, or SMC.

SINGLE-ENDED LINES

Single ended lines are interconnections such as coaxial cable or other single path transmission line as opposed to a twisted pair of lines over which a differential signal is sent. To maintain some kind of constant impedance, a ground must be present. A ground plane may not be present for board-to-board interconnects, and so a ground must be run together with the signal line.

Types of single ended lines are discussed in the following paragraphs.

(1) Coaxial Cable The well defined characteristic impedance of coaxial cable permits easy matching of the line, and the ground shield internal to the cable minimizes crosstalk between lines. In addition, low attenuation at high frequencies allows the cable to transmit the rise times associated with MECL signals.

Bandwidth and attenuation are the limiting factors in using coaxial cable. The bandwidth required for MECL 10,000 is:

$$\frac{0.37}{\text{rise time}};$$
$$\approx \frac{0.37}{3 \times 10^{-9}};$$

f

 \approx 125 MHz bandwidth for 50 Ω load.

Attenuation is due mainly to skin effect in the cable. The loss in signal amplitude due to attenuation will limit the maximum usable length of line. For a maximum signal reduction of 100 mV from the logic 1 and \emptyset levels (800 mV p/p to 600 mV p/p) the permissible attenuation is 2.5 dB:

dB = 20 log
$$\left(\frac{V_{in}}{V_{out}}\right)$$
 = 20 log $\left(\frac{0.8}{0.6}\right)$ = 2.5 dB.

The maximum line length which will produce no more than 2.5 dB attenuation will be:

max length = 100 ft.
$$\left(\frac{2.5 \text{ dB}}{\text{Atten.}}\right)$$

where Atten, is the cable attenuation in dB/100 ft, at the operating frequency.




FIGURE 22 - Coaxial Cable Length versus Operating Frequency: Constant 2.5 dB Loss Curves


Figure 22 shows curves for maximum line lengths versus operating frequencies for a 2.5 dB loss. Data for three cable types are plotted. A high bandwidth line is necessary to preserve fast signal edges regardless of the bit rate of a system.

In figure 22 it is assumed that the coaxial line is properly terminated with a resistive load equal to the characteristic impedance of the line. Standard carbon 1.8 or 1.4 watt resistors work well for all line terminations. However when using precision wire-wound or film resistors, care should be taken to determine the high frequency properties of these devices since they may become highly inductive at high frequencies, and thus be unusable.

Coaxial cable should be used for sending single-ended signals over long lines. The constant impedance and low attenuation of such cable allows transmission of signals with minimum distortion.

(2) Parallel Wire Cable Multiple conductor cable as purchased, or as constructed by lacing interconnecting wires together, is not normally used with MECL or other high speed logic types because of crosstalk. Such crosstalk is due to the capacitive and inductive coupling of signals between parallel lines. Such cable is also susceptible to external signals coupling to the entire cable. Multiple conductor, single-ended cable is not recommended for use with MECL unless individual shields on each wire are employed.

(3) Ribbon Cable Systems requiring large numbers of board-to-board interconnections may take advantage of multiconductor ribbon cable (figure 23). Ribbon cable



is easily wired to connectors because of its in-line wire arrangement. Its flexibility permits easy routing and board removal. The side-by-side arrangement of signal lines produces a defined characteristic impedance because of the presence of alternate ground wires.

Commercial ribbon cable is available with a wide variety of characteristic impedances, and the manufacturer should be consulted for information on such cable parameters as attenuation, characteristic impedance, and number of conductors.

With ribbon as with coaxial cable, the maximum permissible attenuation is 2.5 dB. Attenuation per foot is generally higher for ribbon cable than for coaxial cable. Consequently maximum line lengths for ribbon are limited by operating frequency.

(4) Point-to-point Wiring A system made up of several logic cards may be assembled using edge connectors to form a card file. Point-to-point wiring via the board connectors may then be used for system interconnections.

A ground plane is often formed by a large printed circuit board to which the card connectors are mounted. The ground plane may be connected to the frame holding the card connectors. Metal is left on one side of the PC board to form the backplane system ground, or metal may be left on both sides of the board to supply power to the system logic cards. These card file systems are commercially available from a number of manufacturers.

When a solid ground plane is not practical, a ground screen should be constructed on the backplane. A ground screen may be made by connecting bus wires (wire size compatible with connector) to the edge connectors in a grid pattern, prior to signal wiring (figure 24). About




FIGURE 24 - Ground Screen Construction

every sixth pin on the card edge connectors is used as a ground, providing connection points for the ground grid. This interconnection of ground points forms a grid network of approximately 1 inch squares over which the signal lines are wired. A characteristic impedance of about 140 ohms can be expected for a wire over ground screen, depending upon the exact routing and distance from the screen.

To provide maximum signal purity, a motherboard composed of multilayer or two layer board may be used to mount the card connectors. Striplines or microstrip lines are designed on the circuit board, along with ground and voltage planes. Connectors are available to interface between cards and the motherboard with little line discontinuity. The motherboard technique is normally used when the system design is sufficiently determined that changes in the backplane wiring will be few.

When using point-to-point wiring with a ground plane or screen, soldered connections or wire wrap techniques may be used. In general one good terminating technique is to parallel terminate with approximately 100 to 120 Ω to -2 volts. The resistor will be near the characteristic impedance of the line and so minimize ringing. Series damping or termination may be used, following the rules presented previously. An unterminated line with a fanout of 4 may be up to 15 inches long when a ferrite bead is placed at the sending end of the line.

For high speed lines, such those for clock distribution, coaxial cable and twisted pair lines should be used between cards. Maximum signal integrity of clock signals should be maintained for best system performance.

DIFFERENTIAL TWISTED PAIR LINES

Twisted pair lines, differentially driven into a line receiver (figure 25), provide maximum noise immunity. Any noise coupled into a twisted pair line appears equally on both wires (common mode). Because the receiver senses only the differential voltage between the lines, crosstalk noise has no detrimental effect on the signal up to the common mode rejection limit of the receiver. The line receivers MC10115 and MC10116 have a common mode rejection limit of 1 volt to a positive-going common mode signal, and 2.5 volts to a negative-going common mode signal.

The partial schematic of an MC10115 line receiver is shown in figure 26. Each receiver is a differential amplifier whose output level is dependent on the input voltage differential. If the inputs, IN1 and IN2, are at the same voltage, the output will be at the mid point of a MECL 10,000 logic swing; that is, at -1.3 V = V_{BB} (note that a pulldown resistor on the output is necessary). The output voltage will go more positive as input IN2 goes more positive than input IN1; that is when the differential voltage from IN2 to IN1 is plus to minus. The inverse is also true. The output goes more negative than V_{BB} when the polarity of the differential voltage from IN2 to IN1 is minus to plus (cf figure 26b).

The output voltage change of the receiver is equal to the input voltage differential times the voltage gain of the amplifier. To have a full MECL swing, the output must swing ± 400 mV about VBB. Therefore, with the voltage gain of the differential amplifier typically 6 V/V, the minimum input differential must be approximately: 0.4 V/6 = 67 mV (either plus to minus or minus to plus.)

For system design, other factors affect the minimum differential input voltage. Decreasing voltage gain with increasing frequency (figure 27), offset voltage of the am-







FIGURE 25 - Twisted Pair Line Driver and Receiver












FIGURE 27 – Typical Gain and Phase Characteristics for MC10115 Line Receiver




FIGURE 28 - DC Equivalent Circuit of Line Driver and Receiver

plifier, noise, and other system parameters demand a larger input differential voltage. A minimum differential input voltage of 150 mV at maximum frequency is recommended for system design.

Except at slow bit rates, attenuation will be the limiting factor for twisted-pair line length. The dc equivalent of the twisted pair line of figure 25 is shown in figure 28. Ignoring the dc resistance in the line, the voltage across the terminating resistor is:

$$V_{RT} = \frac{(5.2 \text{ V} - 0.9 \text{ V}) (100 \Omega)}{510 \Omega + 100 \Omega},$$
$$= 0.705 \text{ V}.$$

Note that if VR becomes as large as 800 mV and begins to go below a logic \emptyset level of -1.7 V, the NOR output will clamp the voltage at node B.

The voltage across the terminating resistor decreases as frequency increases due to attenuation in the line. Figure 29 tabulates the maximum differential voltage appearing across the termination resistor, versus frequency for a 50 ft. line as shown in figure 25. Maximum line length will be determined by operating frequency.

A different termination method for a twisted pair line is shown in figure 30. The pulldown resistors terminate the line. As a result, full output levels are presented to the receiver. Attenuation data for this line is shown in figure 31. Waveforms for input and output signals for both termination methods are pictured in figure 32.

FIGURE 29 – Attenuation of 50 Ft. of Twisted Pair Line with MC10102 and MC10115

FREQUENCY (MHz)	MAX DIFFERENTIAL VOLTAGE AT R _T (mV)
25	520
50	420
75	325
100	235
125	165




FIGURE 30 – Twisted Pair Line with Pulldown Resistors As Equivalent Termination Resistor

FIGURE 31 — Attenuation of 50 Ft. of Twsited Pair Li	ine
Driven By an MC10102 with 50-ohm Pulldowns	

FREQUENCY (MHz)	MAX DIFFERENTIAL VOLTAGE AT R _T (mV)
25	600
50	475
75	350
100	240
125	175




FIGURE 32 — Waveforms for 50 Feet of Twisted Pair Lines at 50 MHz

A variety of cable types can be used with differential twisted pair lines:

(1) Bundled twisted pair cable Cable with several bundled twisted pairs is commercially available. When running MECL signals in parallel with higher voltage analog or logic signals, shielded twisted pair lines should be used. Shielded twisted pair lines have foil shield on each twisted pair that may be tied to the system ground.

(2) Ribbon cable - Ribbon composed of several twisted pairs is one type of ribbon cable available. Conventional side-by-side cable (figure 23) may also be used with differentially driven signal lines (figure 33). With every other wire grounded, the signal lines will have a constant characteristic impedance.




FIGURE 33 - Using Ribbon Cable as Twisted Pair Line

Differential twisted pair lines offer several advantages under adverse conditions compared to single ended lines. For example, power supply and temperature variations might occur between panels or between cabinets of a system. Corresponding shifts in logic levels within the system will subtract from noise margins when driving single ended lines between these points in the system. However, differential lines are unaffected by variation in logic levels, since the receiver detects only the differential voltage between the driver outputs, rather than detecting absolute logic levels. With single ended lines, noise generated on the signal line by crosstalk and inductive coupling directly reduces noise immunity. Noise is coupled equally onto both wires of a twisted pair line, so the differential voltage is unaffected. As a result, the receiver will not detect noise as long as it is within the common mode range of the receivers.

DATA BUSSING AND PARTY LINE TECHNIQUES

Data bussing usually requires large fanout, long lines, and several driving points. A MECL 10,000 bus or "party line" may be made by emitter-dotting gates together, with the restriction that only one driver is allowed to go high at one time.

Figures 19 and 20 illustrate data bus lines which may be extended for board-to-board use. The characteristic impedance of board-to-board interconnections will generally be from 100 to 150 ohms so the termination resistors must be adjusted accordingly.

Another scheme for bussing is the twisted-pair party line of figure 34. The driving gates are emitter-dotted. It is required that all their outputs be held low when not sending data. (VBB is available from the MC10115 and MC10116, and may be buffered as shown in figure 35 to handle the necessary termination current).

In both bussing schemes the driving lines are operating single ended. However, the twisted pair bus retains the advantage of the common mode rejection of the line receivers. As previously mentioned, the limiting factors for emitter-dotting also apply to the party lines shown.

WIREWRAPPING TECHNIQUES

The versatility of MECL 10,000 allows the use of this logic family with wirewrapping techniques. Wirewrapping is popular for breadboarding large system prototypes and for interconnecting system logic boards. The ability to change system interconnections easily has made wirewrap extremely usable for breadboarding new system designs.




FIGURE 34 - MECL 10,000 Twisted Pair Party Line




FIGURE 35 - VBB Generator

MECL 10,000 systems may be wirewrapped using high density dual-in-line packaging boards. In addition, wirewrapping may be used for board-to-board interconnections when the logic boards are mounted in a card file in edge connectors. Some general guidelines for use of MECL 10,000 with wirewrap follow:

SYSTEM PROTOTYPING Several types of wirewrap boards for dual-in-line packages are commercially available. For MECL 10,000 systems, a board should be used that has voltage planes on both sides of the board and low-profile device mounting. Device mounting via pins set in the boards is the most satisfactory method.

The V_{CC} pins of the device mounting should be soldered to the V_{CC} voltage plane (the voltage plane on the device side of the board is the best choice.) When the V_{CC} pins are wirewrapped to the V_{CC} voltage source, a ferrite bead on a wire between the V_{CC1} and the V_{CC2} pins of the same package will help avoid high frequency noise and will prevent possible oscillation. Long leads from the ground plane to the V_{CC} pins help induce oscillation and noise, due to their added inductance. V_{EE} pins may be wirewrapped to the V_{EE} voltage plane with no detrimental effects. Bypassing on the board should be provided in a manner similar to that mentioned for a two-sided PC board with a ground plane.

Wiring rules for wirewrapped interconnections are similar to those for a wire over ground. If a voltage plane is present, the characteristic impedance of a wirewrap interconnection is 100 to 150 ohms. Parallel termination, series damping, and unterminated lines may all be used, and the unterminated line lengths of figure 8 (backplane) also apply to wirewrap. However, in prototyping and breadboarding these lengths may be extended if low bit rates are present or if greater ringing is acceptable. When doing prototype breadboarding, the designer is often concerned with the "workability" of the design, as opposed to operation with best noise margins and signal waveforms.

With wirewrap, the pulldown resistors may be provided by commercial resistor networks in a dual-in-line package or via adaptor plugs. 'Many manufacturers are marketing resistor networks in a variety of values suitable for MECL 10,000 terminations. Resistor networks with good high frequency characteristics should be used. Networks composed of discrete resistor chips mounted in a package, or thick-film cermet resistors with a minimum of interconnect metal within the package, provide the best high frequency characteristics. Wirewrap equipment manufacturers have made dual-in-line adaptor plugs available, to allow discrete components to be mounted for use on the wirewrap board (cf figure 36).

An example of a wirewrap system is shown in figure 37. A 4 x 4 bit multiplier (figure 38) was constructed using MECL 10,000. The delay line oscillator has a frequency of 30 MHz and the total multiplication cycle time is about 175 ns. The multiplier uses an add-shift algorithm.

The clock distribution for this system used a parallel terminated wirewrap line (Thevenin equivalent). Twisted pair lines may also be used for clock distribution, and are helpful for higher clock rates. With wirewrap, maximum clock rates are in the neighborhood of 100 MHz, when using twisted pairs,

To get signals on and off the board, commercially available multiconductor ribbon cable was utilized. Commercial cable adaptors, which plug into the wirewrap board, are available. Alternate lines are grounded to minimize crosstalk and generate a characteristic impedance for the signal lines.

BACKPLANE WIREWRAP A card file composed of several logic cards may use wirewrap for board-to-board interconnection. The same rules as discussed in the section, SINGLE-ENDED LINES #4 for board-to-board interconnects, apply to wirewrap. A ground plane or ground screen is recommended; termination techniques and line lengths should follow the rules previously presented.




FIGURE 36 — Dual-in-line Adaptor Plug for Mounting Discrete Components.




FIGURE 37 - 4 x 4 Bit Multiplier Prototype Showing Wirewrap with MECL 10,000 Logic




FIGURE 38 - 4 x 4 Bit MECL 10,000 Multiplier

CONCLUSION

This application note has been written to present information which a designer may use to construct a reliable, high performance MECL 10.000 system. Much of the transmission line theory that explains the effects of high speed signals on interconnects has not been presented here because the application note is directed toward usage rules rather than a detailed theoretical discussion. For more detailed information on transmission line theory and other MECL system considerations, the designer is directed to the MECL System Design Handbook, published by Motorola Semiconductor Products Inc.

References:

- 1. "MECL System Design Handbook", Motorola Inc., 1972.
- "MECL Integrated Circuits", Semiconductor Data Library, Volume 4, Motorola Inc., November 1974.

AN-721

IMPEDANCE MATCHING NETWORKS APPLIED TO R-F POWER TRANSISTORS

Prepared by: B. Becciolini Applications Engineering Geneva, Switzerland

IMPEDANCE MATCHING NETWORKS APPLIED TO R-F POWER TRANSISTORS

1. INTRODUCTION

Some graphic and numerical methods of impedance matching will be reviewed here. The examples given will refer to high frequency power amplifiers.


Although matching networks normally take the form of filters and therefore are also useful to provide frequency discrimination, this aspect will only be considered as a corollary of the matching circuit.

Matching is necessary for the best possible energy transfer from stage to stage. In RF-power transistors the input impedance is of low value, decreasing as the power increases, or as the chip size becomes larger. This impedance must be matched either to a generator — of generally 50 ohms internal impedance — or to a preceding stage. Impedance transformation ratios of 10 or even 20 are not rare. Interstage matching has to be made between two complex impedances, which makes the design st¶l more difficult, especially if matching must be accomplished over a wide frequency band.

2. DEVICE PARAMETERS


2.1 INPUT IMPEDANCE

The general shape of the input impedance of RFpower transistors is as shown in Figure 1. It is a large signal parameter, expressed here by the parallel combination of a resistance R_p and a reactance X_p (Ref. (1)).



The equivalent circuit shown in Figure 2 accounts for the behaviour illustrated in Figure 1.

With the presently used stripline or flange packaging, most of the power devices for VHF low band will have their R_p and X_p values below the series resonant point fs. The input impedance will be essentially capacitive.



Most of the VHF high band transistors will have the series resonant frequency within their operating range, i.e. be purely resistive at one single frequency $f_{\rm S}$, while the parallel resonant frequency f_p will be outside.

Parameters for one or two gigahertz transistors will be beyond f_S and approach f_D . They show a high value of R_D and X_D with inductive character.

A parameter that is very often used to judge on the broadband capabilities of a device is the input Q or QIN, defined simply as the ratio R_p/X_p . Practically QIN ranges around 1 or less for VHF devices and around 5 or more for microwave transistors.

 Ω_{IN} is an important parameter to consider for broadband matching. Matching networks normally are low-pass or pseudo low-pass filters. If Ω_{IN} is high, it can be necessary to use band-pass filter type matching networks and to allow insertion losses. But broadband matching is still possible. This will be discussed later.

2.2. OUTPUT IMPEDANCE

The output impedance of the RF-power transistors, as given by all manufacturers' data sheets, generally consists of only a capacitance COUT. The internal resistance of the transistor is supposed to be much higher than the load and is normally neglected. In the case of a relatively low internal resistance, the efficiency of the device would decrease by the factor:

1 + ^RL/ R_T

where R_L is the load resistance, seen at the collectoremitter terminals, and R_T the internal transistor resistance equal to:

$$\frac{1}{\omega_{T}} (C_{TC} + C_{DC})$$

defined as a small signal parameter, where:


 ω_{T} = transit angular frequency

C_{TC} + C_{DC} = transition and diffusion capacitances at the collector junction

The output capacitance COUT, which is a large signal parameter, is related to the small signal parameter CCB, the collector-base transistion capacitance.

Since a junction capacitance varies with the applied voltage, C_{OUT} differs from C_{CB} in that it has to be averaged over the total voltage swing. For an abrupt junction and assuming certain simplifications, $C_{OUT} = 2 C_{CB}$.

Figure 3 shows the variation of C_{OUT} with frequency. C_{OUT} decreases partly due to the presence of the collector lead inductance, but mainly because of the fact that the base-emitter diode does not shut off anymore when the operating frequency approaches the transit frequency f_T.



3. OUTPUT LOAD

In the absence of a more precise indication, the output load \mathbf{R}_{1} is taken equal to:

$$\mathsf{R}_{\mathsf{L}^{=}} \left[\frac{\mathsf{V}_{\mathsf{C}\mathsf{C}} - \mathsf{V}_{\mathsf{C}\mathsf{E}} (\mathsf{sat})}{2 \mathsf{P}_{\mathsf{OUT}}} \right]^2$$

with V_{CE} (sat) equal to 2 or 3 volts, increasing with frequency.

The above equation just expresses a well-known relation, but also shows that the load, in first approximation, is not related to the device, except for VCE (sat). The load value is primarily dictated by the required output power and the peak voltage; it is not matched to the output impedance of the device.

At higher frequencies this approximation becomes less exact and for microwave devices the load that must be presented to the device is indicated on the data sheet. This parameter will be measured on all Motorola RF-power devices in the future. Strictly speaking, impedance matching is accomplished only at the input. Interstage and load matching are more impedance transformations of the device input impedance and of the load into a value R_L (sometimes with additional reactive component) that depends essentially on the power demanded and the supply voltage.

4. MATCHING NETWORKS


In the following, matching networks will be described by order of complexity. These are ladder type reactance networks.

The different reactance values will be calculated and determined graphically. Increasing the number of reactances broadens the bandwidth. However, networks consisting of more than four reactances are rare. Above four reactances, the improvement is small.

4.1 NUMERICAL DESIGN

4.1.1 Two-Resistance Networks

Resistance terminations will first be considered. Figure 4 shows the reactive L-section and the terminations to be matched.



Matching or exact transformation from R_2 into R_1 occurs at a single frequency f_0 .

At
$$f_{0}$$
, X_{1} and X_{2} are equal to:

$$X_{1} = \pm R_{1} \sqrt{\frac{R_{2}}{R_{1} - R_{2}}} = R_{1} \frac{1}{\sqrt{n - 1}}$$

$$X_{2} = \mp \sqrt{R_{2} (R_{1} - R_{2})} = R_{1} \sqrt{\frac{n - 1}{n}}$$
At f_{0} : $X_{1} \cdot X_{2} = R_{1} \cdot R_{2}$

 X_1 and X_2 must be of opposite sign. The shunt reactance is in parallel with the larger resistance.

The frequency response of the L-section is shown in Figure 5, where the normalized current is plotted as a function of the normalized frequency.

If X_1 is capacitive and consequently X_2 inductive, then:

$$X_{1} = -\frac{f_{0}}{f} R_{1} \sqrt{\frac{R_{2}}{R_{1} - R_{2}}} = -\frac{f_{0}}{f} R_{1} \sqrt{\frac{1}{n - 1}}$$

nd
$$X_{2} = \frac{f}{f_{0}} \sqrt{\frac{R_{2}}{R_{1} - R_{2}}} = \frac{f}{f_{0}} R_{1} \sqrt{\frac{n - 1}{n}}$$


а

The normalized current absolute value is equal to:

$$\begin{vmatrix} \frac{f^{2}}{I_{0}} \\ = \frac{2\sqrt{n}}{\sqrt{(n-1)^{2} \cdot (\frac{f}{f})^{4} - 2(\frac{f}{f})^{2} + (n+1)^{2}}}$$

111

where I₀ = $\frac{\sqrt{n}E}{2.R_1}$, and is plotted in Figure 5 (Ref. (2)).



If X_1 is inductive and consequently X_2 capacitive, the only change required is a repacement of f by f_0 and vice-versa. The L-section has low pass form in the first case and high-pass form in the second case.

The Q of the circuit at fo is equal to:

$$Q_0 = \frac{X_2}{R_2} = \frac{R_1}{X_1} = \sqrt{n-1}$$

For a given transformation ratio n, there is only one possible value of Q. On the other hand, there are two symmetrical solutions for the network, that can be either a low-pass filter or a high-pass filter.

The frequency f_0 does not need to be the center frequency, $f_1 + f_2$, of the desired band limited by f_1 and f_2 .

In fact, as can be seen from the low-pass configuration of Figure 5, it may be interesting to shift fo toward the high band edge frequency f_2 to obtain a

larger bandwidth w, where w =
$$\frac{2(f_1 + f_2)}{f_2 - f_1}$$


This will, however, be at the expense of poorer harmonic rejection.

Example:

For a transformation ratio n = 4, it can be determined from the above relations:

Bandwidth w	0.1	0.3
Max insertion losses	0.025	0.2
X1/R1	1.730	1.712

If the terminations R_1 and R_2 have a reactive component X, the latter may be taken as part of the external reactance as shown in Figure 6.




This compensation is applicable as long as

$$\Omega_{INT} = \frac{X_{INT}}{R_2} \text{ or } \frac{R_1}{X_{INT}} < n-1$$

Tables giving reactance values can be found in Ref. (3) and (4).

4.1.1.1 Use of transmission lines and inductors

In the preceding section, the inductance was expected to be realized by a lumped element. A transmission line can be used instead (Fig 7).



As can be seen from the computed selectivity curves (Fig. 8) for the two configurations, transmission lines result in a larger bandwidth. The gain is important for a transmission line having a length L = $\lambda/4$ (Θ = 90°) and a characteristic impedance

 $Z_0 = \sqrt{R_1 \cdot R_2}$. It is not significant for lines short with respect to $\lambda/4$. One will notice that there is an infinity of solutions, one for each value of C, when using transmission lines.

4.1.2 Three-reactance matching networks

The networks which will be investigated are shown in Figure 9. They are made of three reactances alternatively connected in series and shunt. A three-reactances configuration allows to make the quality factor ${\bf Q}$ of the circuit and the transform-

ation ratio $n = \frac{R_2}{R_1}$ independent of each other and


consequently to choose the selectivity between certain limits.


For narrow band designs, one can use the following formulas (Ref. (5) AN-267, where tables are given):

Network (a): ·

$$X_{C1} = R_1/Q$$
 Q must be first selected

$$X_{C2} = R_2 \sqrt{\frac{R_1 R_2}{(\Omega^2 + 1) - \frac{R_1}{R_2}}}$$
$$X_L = \frac{\Omega R_1 + (R_1 R_2 / X_{C2})}{\Omega^2 + 1}$$





Network (b) :

Q must first be selected

$$X_{L1} = R_{1}O$$

 $X_{L2} = R_{2}B$ $A = R_{1}(1+Q^{2})$
 $X_{C1} = \frac{A}{Q+B}$ $B = \sqrt{\frac{A}{R_{2}}-1}$

Network (c) :

 $X_{1} = Q.R_{1}$

Q must first be selected

$$X_{C2} = A.R_2$$
 $A = \sqrt{\frac{R_1 (1+Q^2)}{R_2} - 1}$
 $X_{C1} = \frac{B}{Q-A}$ $B = R_1 \cdot (1+Q^2)$

The network which yields the most practical component values, should be selected for a given application.


The three-reactance networks can be thought of as being formed of a L-section (two reactances) and of a compensation reactance. The L-section essentially performs the impedance transformation, while the additional reactance compensates for the reactive part of the transformed impedance over a certain frequency band.

Figure 10 shows a representation in the Z-plane of the circuit of Figure 9 (a) split into two parts R_1 -C1-L1 and C2-R2.

Exact transformation from R_1 into R_2 occurs at the points of intersection M and N. Impedances are then conjugate or Z'=R'+jX' and Z''=R''+jX'' with R'=R'' and X'=-X''.

The only possible solution is obtained when X' and -X'' are tangential to each other. For the dashed curve, representing another value of L_1 or C_1 , a wider frequency band could be expected at the expense of some ripple inside the band. However, this can only be reached with four reactances as will be shown in section 4.1.3.

With a three-reactance configuration, there are not enough degrees of freedom to permit X'=-X'' and simultaneously obtain the same variation of frequency on both curves from M' to point N'.



Exact transformation can, therefore, only be obtained at one frequency.

The values of the three reactances can be calculated by making X' = -X'', R' = R'' and $\frac{dX'}{dR'} = -\frac{dX''}{dR''}$.


The general solution of these equations leads to complicated calculations. Therefore, computed tables should be used.

One will note on Figure 10 that the compensation reactance contributes somewhat to impedance transformation, i.e. R' varies when going from M to R_2 .

The circuit of Figure 9 (b) is dual with respect to the first one and gives exactly the same results in a Y-plane representation.


Circuit of Figure 9 (c) is somewhat different since only one intersection M exists as shown in Figure 11. Narrower frequency bands must be expected from this configuration. The widest band is obtained for $C_1 = \infty$

Again, if one of the terminations has a reactive component, the latter can be taken as a part of the matching network, provided it is not too large (see Fig. 6).



4.1.3 Four-reactance networks

Four-reactance networks are used essentially for broadband matching. The networks which will be considered in the following consist of two tworeactance sections in cascade. Some networks have pseudo low-pass filter character, others band-pass filter character. In principle, the former show narrower bandwidth since they extend the impedance transformation to very low frequencies unnecessarily, while the latter insure good matching over a wide frequency band around the center frequency only (see Fig. 14).



The two-reactance sections used in above networks have either transformation properties or compensation properties. Impedance transformation is obtained with one series reactance and one shunt reactance. Compensation is made with both reactances in series or in shunt.

If two cascaded transformation networks are used, transformation is accomplished partly by each one. With four-reactance networks there are two frequencies. f1 and f2, at which the transformation from R_1 into R_2 is exact. These frequencies may also coincide.

For network (b) for instance, at point M, R₁ or R₂ is transformed into $\sqrt{R_1R_2}$ when both frequencies fall together. At all points (M), Z₁ and Z₂ are conjugate if the transformation is exact.

In the case of Figure 12 (b) the reactances are easily calculated for equal frequencies:


$$X_{1} = \frac{R_{1}}{\sqrt{\sqrt{n-1}}}, X_{2} = R_{1}\sqrt{\frac{\sqrt{n-1}}{n}} X_{1} \cdot X_{4} = R_{1} \cdot R_{2} = X_{2} \cdot X_{3}$$
$$X_{3} = \frac{R_{1}}{\sqrt{n}(\sqrt{n-1})}, X_{4} = \frac{R_{1}}{n}\sqrt{\sqrt{n-1}}$$

For network (a) normally, at point (M), Z_1 and Z_2 are complex. This pseudo low-pass filter has been computed elsewhere (Ref. (3)). Many tables can be found in the literature for networks of four and more reactances having Tchebyscheff character or maximally-flat response (Ref. (3), (4) and (6)).

Figure 13 shows the transformation path from R_1 to R_2 for networks (a) and (b) on a Smith-Chart (refer also to section 4.2, Graphic Design).


Case (a) has been calculated using tables mentioned in Ref. (4).

Case (b) has been obtained from the relationship given above for $X_1 \ldots X_4$. Both apply to a transformation ratio equal to 10 and for $R_1 = 1$.



There is no simple relationship for $X'_1 \ldots X'_4$ of network (b) if f_1 is made different from f_2 for larger bandwidth.

Figure 14 shows the respective bandwidths of network (a) and (b) for the circuits shown in Figure 13.




If the terminations contain a reactive component, the computed values for X_1 or X_4 may be adjusted to compensate for this.

For configuration (a), it can be seen from Figure 13, that in the considered case the Q's are equal to 1.6.

For configuration (b) Q'_1 , which is equal to Q'_2 , is fixed for each transformation ratio.

The maximum value of reactance that the terminations may have for use in this configuration can be determined from the above values of Q'.


If R1 is the load resistance of a transistor, the internal transistor resistance may not be equal to R₁. In this case the selectivity curve will be different from the curves given in Figure 14. Figure 15 shows the selectivity for networks (a) and (b) when the source resistance R₁ is infinite.




From Figure 15 it can be seen that network (a) is more sensitve to R_1 changes than network (b).

As mentioned earlier, the four-reactance network can also be thought of as two cascaded tworeactance sections; one used for transformation, the other for compensation. Figure 16 shows commonly used compensation networks, together with the associated L-section.

The circuit of Figure 16 (a) can be compared to the three-reactance network shown in Figure 9 (c). The difference is that capacitor C_2 of that circuit has been replaced by a L-C circuit. The resulting improvement may be seen by comparing Figure 17 with Figure 11.





By adding one reactance, exact impedance transformation is achieved at two frequencies. It is now possible to choose component values such that the point of intersection M' occurs at the same frequency f_1 on both curves and simultaneously that N' occurs at the same frequency f_2 on both curves. Among the infinite number of possible intersections, only one allows to achieve this.

When M' and N' coincide in M, the new	$\frac{dX'}{df} = \frac{dX''}{df}$
condition	
can be added to the condition $X' = -X''$	(for three-
networks) and similarly $R'=R''$ and $dR' = d$	<u>R</u> ".
df d	f

If f_1 is made different from f_2 , a larger bandwidth can be achieved at the expense of some ripple inside the band.

Again, a general solution of the above equations leads to still more complicated calculations than in the case of three-reactance networks. Therefore, tables are preferable (Ref. (3), (4) and (6)).

The circuit of Figure 16 (b) is dual of the circuit of of Figure 14 (a) and does not need to be treated separately. It gives exactly the same results in the Z-plane. Figure 16 (c) shows a higher order compensation requiring six reactive elements.


The above discussed matching networks employing compensation circuits result in narrower bandwidths than the former solutions (see paragraph 4.1.3) using two transformation sections. A matching with higher order compensation such as in Figure 16 (c) is not recommended. Better use can be made of the large number of reactive elements using them all for transformation.

When the above configurations are realized using short portions of transmission lines, the equations or the usual tables no longer apply. The calculations must be carried out on a computer, due to the complexity. However, a graphic method can be used (see next section) which will consist essentially in tracing a transformation path on the Z-Y-chart using the computed lumped element values and replacing it by the closest path obtained with distributed constants. The bandwidth change is not significant as long as short portions of lines are used (Ref. (13)).

4.1.4 Matching networks using quarter-wave transformers


At sufficiently high frequencies, where λ /4-long lines of practical size can be realized, broadband transformation can easily be accomplished by the use of one or more λ /4-sections.


Figure 18 summarizes the main relations for (a) one-section and (b) two-section transformation.



A compensation `network can be realized using a λ /2-long transmission line.

Figures 19 and 20 show the selectivity curves for different transformation ratios and section numbers.





Exponential lines

Exponential lines have largely frequency independent transformation properties.

The characteristic impedance of such lines varies exponentially with their length 1: $% \left({\left[{{{{\bf{n}}_{\rm{s}}}} \right]_{\rm{sol}}} \right)$

where k is a constant,


but these properties are preserved only if k is small.

4.1.5 Broadband matching using band-pass filter type networks. High Q case.

The above circuits are applicable to devices having low input or output Q, if broadband matching is required. Generally, if the impedances to be matched can be represented for instance by a resistor R in series with an inductor L (sometimes a capacitor C) within the band of interest and if L is sufficiently low, the latter can be incorporated into the first inductor of the matching network. This is also valid if the representation consists of a shunt combination of a resistor and a reactance

Practically this is feasible for Q's around one or two. For higher Q's or for input impedances consisting of a series or parallel resonant circuit (see Fig. 2), as it appears to be for large bandwidths, a different treatment must be followed.

Let us first recall that, as shown by Bode and Fano (Ref. (7) and (8)), limitations exist on the impedance matching of a complex load. In the example of Figure 21, the load to be matched consists of a capacitor C and a resistor R in shunt.



The reflection coefficient between transformed load and generator is equal to:

$$\Gamma = \frac{Z_{1N} - R_g}{Z_{1N} + R_g}$$

 Γ = 0, perfect matching,

Γ = 1, total reflection.

The ratio of reflected to incident power is:

$$\frac{\Pr}{\Pr} = |\Gamma|^2$$


The fundamental limitation on the matching takes the form:

$$\int_{\omega=0}^{\infty} \ln\left(\frac{1}{\Gamma\Gamma}\right) d\omega \leq \frac{\pi}{RC}$$

Bode equation

and is represented in Figure 22.

The meaning of Bode equation is that $_{\pi}$ the area S under the curve cannot be greater than \overline{RC} and therefore, if matching is required over a certain bandwidth, this can only be done at the expense of less power transfer within the band. Thus, power




transfer and bandwidth appear as interchangeable quantities.

It is evident that the best utilization of the area S is obtained when $|\Gamma|$ is kept constant over the desired band $\omega_{\rm C}$ and made equal to 1 over the rest of the spectrum. Then $|\Gamma| = e^{-\frac{\pi}{\omega_{\rm C} R C}}$ within the band and no power transfer happens outside.

A network fulfilling this requirement cannot be obtained in practice as an infinite number of reactive elements would be necessary.


If the attenuation a is plotted versus the frequency for practical cases, one may expect to have curves like the ones shown in Figure 23 for a low-pass filter having Tchebyscheff character.



For a given complex load, an extension of the bandwidth from ω_1 to ω_2 is possible only with a simultaneous increase of the attenuation a. This is especially noticeable for Q's exceeding one or two (see Figure 24).

Thus, devices having relatively high input Q's are useable for broadband operation, provided the consequent higher attenuation or reflection introduced is acceptable.

The general shape of the average insertion losses or attenuation a (neglecting the ripple) of a low-pass impedance matching network is represented in Figure 24 as a function of $1/\Omega$ for different numbers of network elements n (ref. (3)).




For a given Q and given ripple, the attenuation decreases if the number n of the network elements increases. But above n = 4, the improvement is small.

For a given attenuation a and bandwidth, the larger n the smaller the ripple.

For a given attenuation and ripple, the larger n the larger the bandwidth.

Computations show that for Q < 1 and n < 3 the attenuation is below 0.1 db approximately. The impedance transformation ratio is not free here. The network is a true low-pass filter. For a given load, the optimum generator impedance will result from the computation.

Before impedance transformation is introduced, a conversion of the low-pass prototype into a band-pass filter type network must be made. Figure 25 summarizes the main relations for this conversion.



r is the conversion factor.


For the band-pass filter, Q_{IN} max or the maximum possible input Q of a device to be matched, has been increased by the factor r (from Figure 25, Q' IN max = r.Q_{IN} max).

Impedance inverters will be used for impedance transformation. These networks are suitable for insertion into a band-pass filter without affecting the transmission characteristics.

Figure 26 shows four impedance inverters. It will be noticed that one of the reactances is negative and must be combined in the band-pass network with a reactance of at least equal positive value. Insertion of the inverter can be made at any convenient place (Ref. (3) and (9)).

When using the band-pass filter for matching the input impedance of a transistor, reactances $L'_1 C'_1$ should be made to resonate at ω_0 by addition of a convenient series reactance.

As stated above, the series combination of Ro, L'_1 and C'_1 normally constitutes the equivalent input network of a transistor when considered over a large bandwidth. This is a good approximation up to about 500 MHz.



In practice the normal procedure for using a bandpass filter type matching network will be the following:

(1) For a given bandwidth, center frequency and input impedance of a device to be matched e.g. to 50 ohms, first determine Q_{IN} from the data sheet as $\frac{\omega_0 L'}{R_o}$ after having eventually added a series reactor for centering,

(2) Convert the equivalent circuit R_0L_1 ' C_1 ' into a low-pass prototype R_0 L_1 and calculate Q_{IN}


using the formulas of Figure 25,

- (3) Determine the other reactance values from tables (Ref. (3)) for the desired bandwidth.
- (4) Convert the element values found by step (3) into series or parallel resonant circuit parameters,
- (5) Insert the impedance inverter in any convenient place.

In the above discussions, the gain roll-off has not been taken into account. This is of normal use for moderate bandwidths (30% for ex.). However, several methods can be employed to obtain â constant gain within the band despite the intrinsic gain decrease of a transistor with frequency.

Tables have been computed elsewhere (Ref. (10)) for matching networks approximating 6 db/octave attenuation versus frequency.

Another method consists in using the above mentioned network and then to add a compensation circuit as shown for example in Figure 27.



Resonance ω_b is placed at the high edge of the frequency band. Choosing Q correctly, roll-off can be made 6 db/octave.

The response of the circuit shown in Figure 27 is expressed by:

$$\frac{1}{1 + Q^2 \left(\frac{\omega}{\omega_b} - \frac{\omega_b}{\omega}\right)^2} \quad \text{where } \omega < \omega_b$$

This must be equal to $\frac{\omega}{c}$ for 6db/octave compensation.


At the other band edge a, exact compensation can be obtained if: ω_{L_2}



4.1.6 Line Transformers

The broadband properties of line transformers make them very useful in the design of broadband impedance matching networks (Ref. (11) and (12)).

A very common form is shown by Figure 28. This is a 4:1 impedance transformer. Other transformation ratios like 9 : 1 or 16 : 1 are also often used but will not be considered here.



The high frequency cut-off is determined by the length of line which is usually chosen smaller than λ min/8. Short lines extend the high frequency performance.

The low frequency cut-off is determined first by the length of line, long lines extending the low frequency performance of the transformer. Low frequency cut-off is also improved by a high even mode impedance, which can be achieved by the use of ferrite material. With matched ends, no power is coupled through the ferrite which cannot saturate.

For matched impedances, the high frequency attenuation a of the 4 : 1 transformer is given by:


$$a = \frac{(1+3\cos 2\pi^{1}/\lambda)^{2} + 4\sin^{2} 2\pi^{1}/\lambda}{4(1+\cos 2\pi^{1}/\lambda)^{2}}$$


For
$$I = \lambda/4$$
, a = 1.25 or 1 db; for $I = \lambda/2$, a = ∞


The characteristic impedance of the line transformer must be equal to:

Figures 29 and 30 show two different realizations of 4: 1 transformers for a 50 to 12.5 ohm-transformation designed for the band 118-136 MHz.

The transformers are made of two printed circuit boards or two ribbons stuck together and connected as shown in Figures 29 and 30.







Line transformer on ferrite (Fig. 30)

4.2 GRAPHIC DESIGN


The common method of graphic design makes use of the Impedance-Admittance Chart (Smith Chart). It is applicable to all ladder-type networks as encountered in matching circuits.


Matching is supposed to be realized by the successive algebraic addition of reactances (or susceptances) to a given start impedance (or admittance) until another end impedance (or admittance) is reached.

Impedance chart and admittance chart can be superimposed and used alternatively due to the fact that an immittance point, defined by its reflection coefficient Γ with respect to a reference, is common to the Z-chart and the Y-chart, both being representations in the Γ -plane.

More precisely, the Z-chart is a plot in the Γ -plane, while the Y-chart is a plot in the $-\Gamma$ -plane. The change from the Γ to $-\Gamma$ -plane is accounted for in the construction rules given below.

Figure 31 and 32 show the representation of normalized Z and Y respectively, in the Γ -plane.





The Z-chart is used for the algebraic addition of series reactances. The Y-chart is used for the algebraic addition of shunt reactances.

For the practical use of the charts, it is convenient to make the design on transparent paper and then place it on a usual Smith-chart of impedance type (for example). For the addition of a series reactor, the chart will be placed with "short" to the left. For the addition of a shunt reactor, it will be rotated by 180° with "short" (always in terms of impedance) to the right.

The following design rules apply. They can very easily be found by thinking of the more familiar Z and Y representation in reactangular coordinates.

For joining two impedance points, there are a infinity of solutions. Therefore, one must first decide on the number of reactances that will constitute the matching network. This number is related essentially to the desired bandwidth and the transformation ratio.

Addition of	Chart to be used	Direction	Using curve of constant	
series R	Z	open (in terms of	×	
series G	Y	admittance) short (in terms of admittance)	ь	
series C $(+\frac{1}{j\omega C})$	z	ccw	r	
shunt C (+jωC)	Y	cw	9	
series L (+ j ω L)	z	cw	r	
shunt L (+ $\frac{1}{j\omega L}$)	Y	ccw	g	


Secondly, one must choose the operating Q of the circuit, which is also related to the bandwidth. Q can be defined at each circuit node as the ratio of the reactive part to the real part of the impedance at that node. The Q of the circuit, which is normally referred to, is the highest value found along the path.

Constant Q curves can be superimposed to the charts and used in conjunction with them. In the Γ -plane, Q-curves are circles with a radius equal to $\sqrt{1 + \frac{1}{Q^2}}$ and a center at the point $\pm \frac{1}{Q}$ on the imaginary axis, which is expressed by:

$$\Omega = \frac{x}{r} = \frac{2\gamma_i}{1 - \gamma_r^2 - \gamma_i^2} \qquad \gamma_r^2 + (\gamma_i + \frac{1}{\Omega})^2 = 1 + \frac{1}{\Omega^2}.$$

The use of the charts will be illustrated with the help of an example.

The following series shunt conversion rules also apply:






Figure 33 shows the schematic of an amplifier using the 2N5642 RF power transistor. Matching has to be achieved at 175 MHz, on a narrow band basis.

The rated output power for the device in question is 20 W at 175 MHz and 28 V collector supply. The input impedance at these conditions is equal to 2.6 ohms in parallel with -200 pF (see data Sheet). This converts to a resistance of 1.94 ohms in series with a reactance of 1.1 ohm.

The collector load must be equal to:

$$\frac{[Vcc - Vce (sat)]^2}{2 \times P_{out}} \text{ or } \frac{(28 - 3)^2}{40} = 15.6 \text{ ohms.}$$

The collector capacitance given by the data sheet is 40 pF, corresponding to a capacitive reactance of 22.7 ohms.

The output impedance seen by the collector to insure the required output power and cancel out the collector capacitance must be equal to a resistance of 15.6 ohms in parallel with an inductance of 22.7 ohms. This is equivalent to a resistance of 10.6 ohms in series with an inductance of 7.3 ohms.

The input Q is equal to, 1.1/1.94 or 0.57 while the output Q is 7.3/10.6 or 0.69.

It is seen that around this frequency, the device has good broadband capabilities. Nevertheless, the matching circuit will be designed here for a narrow band application and the effective Q will be determined by the circuit itself not by the device.

Figure 34 shows the normalized impedances (to 50 ohms).




Figure 35 shows the diagram used for the graphic design of the input matching circuit. The circuit Q must be larger than about 5 in this case and has been chosen equal to 10. At Q = 5, C₁ would be infinite. The addition of a finite value of C₁ increases the circuit Q and therefore the selectivity. The normalized values between brackets in the Figure are admittances (g + jb).

At f = 175MHz, the following results are obtained:

$$\omega L_3 \stackrel{=}{.} \begin{array}{l} 50x_3 \stackrel{=}{.} 50 (0.39 - 0.022) \stackrel{=}{.} 18.5 \text{ ohms} \\ \therefore L_3 \stackrel{=}{.} 16.8 \text{ nH} \\ \omega C_2 \stackrel{=}{.} \frac{1}{50} b_2 \stackrel{=}{.} \frac{1}{50} (2.5 - 0.42) \stackrel{=}{.} 0.0416 \text{ mhos} \\ \therefore C_2 \stackrel{=}{.} 37.8 \text{ pF} \\ \frac{1}{\omega C_1} \stackrel{=}{.} 50x_1 \stackrel{=}{.} 50 \cdot 1.75 \stackrel{=}{.} 87.5 \text{ ohms} \\ \therefore C_1 \stackrel{=}{.} 10.4 \text{ pF} \end{array}$$


Figure 36 shows the diagram for the output circuit, designed in a similar way.


Here, the results are (f = 175MHz) :

$$ωL_4 = 50.x_4 = 50 . (0.4 + 0.146) = 27.3 ohms$$

∴ $L_4 = 24.8 nH$
 $ωC_5 = \frac{1}{50} b_5 = \frac{1}{50} . 1.9 = 0.038 mhos$ ∴ $C_5 = 34.5 pF$

The circuit Q at the output is equal to 1.9.





The selectivity of a matching circuit can also be determined graphically by changing the x or b values according to a chosen frequency change. The diagram will give the VSWR and the attenuation can be computed.

The graphic method is also useful for conversion from a lumped circuit design into a stripline design. The immittance circles will now have their centres on the 1 + jo point.

At low impedance levels (large circles), the difference between lumped and distributed elements is small.

5. PRACTICAL EXAMPLE

The example shown refers to a broadband amplifier stage using a 2N 6083 for operation in the VHFband 118-136 MHz. The 2N 6083 is a 12.5 V-device and, since amplitude modulation is used at these transmission frequencies, that choice supposes low level modulation associated with a feedback system for distortion compensation.

Line transformers will be used at the input and output. Therefore the matching circuits will reduce to two-reactance networks, due to the relatively low impedance transformation ratio required.

5.1 DEVICE CHARACTERISTICS

Input impedance of the 2N 6083 at 125 MHz:

$$R_p = 0.9 \text{ ohms}$$

 $C_p = -390 \text{ pF}$


Rated output power:

30W for 8W input at 175MHz. From the data sheet it appears that at 125MHz, 30W output will be achieved with about 4W input.


Output impedance:


$$\frac{[V_{cc} - V_{ce (sat)}]}{2 \times P_{out}}^2 = \frac{100}{60} = 1.67 \text{ ohms}$$


5.2 CIRCUIT SCHEMATIC




5.3 TEST RESULTS









118-136 MH2 amplifier (see Fig. 37) before coil adjustment.

Acknowledgements:

The author is indebted to Mr. T. O'Neal for the fruitful discussions held with him. Mr. O'Neal designed the circuit shown in Figure 37; Mr. J. Hennet constructed and tested the lab model.

6. LITERATURE

- 1. Motorola Application Note AN-282 A "Systemizing RF Power Amplifier Design"
- W. E. Everitt and G. E. Anner "Communication Engineering" McGraw-Hill Book Company, Inc.
- G. L. Matthaei, L. Young, E. M. T. Jones "Microwave Filters, Impedance-Matching Net- works and Coupling Structures" McGraw-Hill Book Company, Inc.
- G. L. Matthaei "Tables of Chebyshew Impedance-Transforming Networks of Low-Pass Filter Form" Proc. IEEE, August 1964
- Motorola Application Note AN-267 "Matching Network Designs with Computer Solutions"
- E. G. Cristal "Tables of Maximally Flat Impedance-Transforming Networks of Low-Pass-Filter Form" IEEE Transactions on Microwave Theory and Techniques Vol. MTT 13, No 5, September 1965 Correspondence
- H. W. Bode "Network Analysis and Feedback Amplifier Design" D. Van Nostrand Co., N.Y.
- R. M. Fano "Theoretical limitations on the Broadband Matching of Arbitrary Impedances" Journal of Franklin Institute, January-February 1950
- 9. J. H. Horwitz "Design Wideband UHF-Power Amplifiers" Electronic Design 11, May 24, 1969
- O. Pitzalis, R. A. Gilson "Tables of Impedance Matching Networks which Approximate Prescribed Attenuation Versus Frequency Slopes" IEEE Transactions on Microwave Theory and Techniques Vol. MTT-19, No 4, April 1971
- 11. C. L. Ruthroff "Some Broadband Transformers" Proc. IRE, August 1959
- H. H. Meinke "Theorie der H. F. Schaltungen" München, Oldenburg 1951

AN-761

VIDEO AMPLIFIER DESIGN: KNOW YOUR PICTURE TUBE REQUIREMENTS

Prepared by: Steve Tainsky, Applications Engineering

This note describes video amplifier design considerations for unitized gun and conventional picture tubes. Some unique design techniques are discussed taking advantage of Motorola's MC1323 chroma. demodulator. Finally, design objectives of video amplifiers are discussed.

VIDEO AMPLIFIER DESIGN: KNOW YOUR PICTURE TUBE REQUIREMENTS

INTRODUCTION

The advent of the unitized gun picture tube brought with it many claims of superior performance over the conventional delta gun configurations. Among these advantages were: improved gray scale tracking, better spot size and improved highlight resolution. These advancements were made possible because of the better grid-to-cathode cutoff ratios between guns. Although the combined gun structure (common G1 and G2 for all three guns) improved the grid-cathode cutoff ratio between guns, it now required the video amplifier output stage to compensate for any remaining differences in individual gun cutoffs. Thus, a simplification of the picture tube has resulted in a complication of the video stages driving it.

The video systems described in this note were designed to alleviate the design compromises normally associated with driving a unitized gun picture tube. These include interaction between driver and cutoff control, high power dissipation needed to obtain bandwidth, setup adjustment, dc stability and supply ripple rejection. Some of the designs can also be employed in conjunction with a conventional picture tube as very high-quality, widebandwidth, video systems.

BIASING REQUIREMENTS OF UNITIZED GUN TUBE

Cutoff characteristics for a typical unitized gun picture tube are presented in Figure 1. The two solid lines represent the spread in electron gun spot cutoff for all tubes. This variation is shown to be a ratio of 1.8-to-1 in G1-tocathode voltage for any given G2 voltage. This ratio is greatly reduced for electron guns within a given tube to 1.2-to-1, as depicted by Tube A or Tube B. The shaded area marked Tube A shows the range of cutoff voltage for the three guns, assuming the one gun is a worst-case for maximum spot cutoff. Similarly, the shaded area marked Tube B shows the range of cutoff voltages assuming it contains a gun which is a worst-case for a minimum spot cutoff gun. The important point to be obtained from these curves is that the range of adjustment required by the video output stages to adjust spot cutoff will be the 1.2-to-1 ratio for any tube. For example, if it is desired to use a 150 Volt G1-to-cathode voltage, then a 25 Volt adjustment range is required. Notice the same range is required for Tube A as for Tube B, the only difference being the required G2 voltage. Thus, the large variation expected in cutoff ratios between tubes can be compensated for by adjusting the G2s.




FIGURE 1

The cutoff ratio between guns in a given tube are compensated for by adjusting the cathode voltages. This method has the added advantage of using higher G2 voltages on tubes which do not have high cutoffs and thus obtain improved spot size. If, on the other hand, all tubes were biased at a fixed G2 of 420 Volts and the video amplifier used to compensate for cutoffs over the 1.8-to-1 ratio, the spot size on all tubes would be degraded to the worst-case condition. Also, in this case, the requirements on the video amplifier are more demanding.

Drive characteristic curves (Figure 2) show that with a cutoff of 150 Volts grid-to-cathode, a peak beam current of 6 mA per gun is possible. A gun with a 125 Volt, E_{GK1} will still deliver 5 mA of peak current. Average current is limited between 1.0 and 3.0 mA, depending on the sys-

tem, by the Automatic Brightness Limiter (ABL) circuit to prevent damage to the picture tube. The high peak-toaverage beam currents are necessary to reproduce peak whites and produce good highlight resolution.

To help design a video amplifier output stage consistent with the above requirements, it is useful to show the cathode and grid voltage on a diagram, as in Figure 3a. The G1 voltage should be selected as low as possible to keep the video output stage supply voltage low. This minimizes the power dissipation and voltage breakdown requirements of the video output devices. A lower limit on the G1 voltage is imposed by the saturation knee at high frequencies of the output stage. A common problem associated with setting the G1s too close to the saturation voltage of the output stage is color bleeding on luminance transients when accompanied by high color saturation levels. This problem manifests itself when the color sideband signals addition to the luminance in the output stage causes the luminance transients of one gun to be at a different level than the other gun, causing output stage saturation as shown in Figure 3b. Unitized gun tubes tend to exhibit this phenomenon, even without color drive, since the same effect is obtained when biasing the output stages at different black levels to compensate for the spot cutoffs of the guns. The effect of this can be avoided by: 1) picking the G1 voltage sufficiently above the saturation knee of the output devices, and 2) selection of a high





FIGURE 2 - Cathode Drive Characteristics



FIGURES 3a and 3b - Video Output Stage Waveforms

enough E_{GK} such that each gun has the capability of supplying enough anode current before being driven into grid conduction. As can be seen by referring back to Figure 2, for a 150 Volt E_{GK} , a peak-anode current of 6 mA per gun can be obtained, even in the case of the 125 Volt E_{GK} (other gun in same tube) a peak current of 5 mA is obtainable. Note also that the gun with the lower E_{GK} will require less video drive to produce the same amount of peak-anode current. This tends to compensate for the effect of the color bleeding discussed above, provided the high E_{GK} gun has the required peak current capability.

In Figure 3a, a GI voltage of 40 Volts and a corresponding black level voltage of 190 Volts for the design example was used. A video drive (Figure 2) of 120 Volts will guarantee a minimum of 3.5 mA peak-anode current per gun. The average video drive required for a 1.5 mA anode current (0.5 mA per gun) will be approximately 55 Volts. It is good design practice to allow enough dynamic range to be able to handle overshoots of 25%.

VIDEO AMPLIFIER REQUIREMENTS

The requirements for video output stages for unitized gun picture tube should include the following:

- a) Bandwidth should be at least 3.5 MHz, either with or without peaking components. If peaking components are used, they should be common to all three outputs so no differential peaking between stages occurs due to tolerances on these components. Layout should be symmetrical so that stray capacitances do not cause differential peaking, and radiation between stages is minimized. The large signal rise time should be less than 150 ns and the differential rise time should be limited to 20 ns.
- b) DC voltage stability of the cathodes should be maintained to ≤ 6 Volts, and differential voltage drifts between cathodes caused by temperature and aging effects should be limited to ≤ 2 Volts.
- c) A low overall output stage gain is desirable to minimize bias drifts. Ideally, the gain should be sufficient to provide the required drive to the cathode with the signal available from the demodulator. The gain should be adjustable over a 30% range without affecting the black level voltage. Bandwidth and rise time changes caused by gain adjustment should be consistent with the above requirements.
- d) Each output should have a black level adjustment sufficient to cover the range required by the variation in picture tube gun spot cutoffs (25 Volts). In addition, the dc coupled outputs from the chroma demodulator can vary over a 2–3 Volt range giving a 72 Volt variation in cathode voltage. If a demodulator device with a luminance/brightness input is used (MC1323 or MC1324), this cathode voltage variation can be reduced to 15 Volts (0.6 x 24). Thus, the black level adjustment control must accommodate at least a 40 Volt range and should

not have any significant effects on gain or output stage bandwidth.

- e) The transfer characteristics should be linear and independent of operating point and cutoff adjustment within the usable range (from black level to 0 Volts E_{GK}).
- f) In order to maintain signal integrity, the rejection to power supply ripple should be maintained at > 40dB down from output signal. To obtain this, it is sufficient to either: 1) filter and regulate the power supply, or 2) design video output stages which have the required rejection to power supply modulation, or 3) a combination of both, to obtain the desired objective. Also note that the sensitivity of the output stages to power supply voltage should not cause more variation than the limits set for dc stability.

BRUTE FORCE APPROACH TO OBTAIN DESIGN OBJECTIVES

To begin the discussion, it is convenient to analyze a circuit for driving a unitized gun picture tube as illustrated in Figure 4. The design chosen requires operation with a 220 Volt B+ and a voltage gain of 24 to supply a 120 Volt drive with 5 volts of signal from the demodulator. As noted earlier, black level voltage of 190 Volts with a 40 Volt range on black level adjustment is required. Equations for the design of this circuit are included. As can be seen from the equations, any modulation on the 220 Volt supply will appear directly at the cathode. Also, modulation on the 24 Volt supply (or tolerance) is coupled to the cathode via the resistor connecting the cutoff adjustment potentiometer to the emitter of the output stage. Even with the low 6.8 k Ω collector load (high power dissipation), the 3 dB bandwidth of this stage, working into the 10 pF load is less than 2.5 MHz. Therefore, peaking components must be used in order to obtain the required 3.5 MHz bandwidth.

Select load resistor $R_L = 6.8 \text{ k}\Omega$ (assuming maximum power dissipation of Q1 is 1.6 Watts).

Maximum Gain $\simeq R_L/R_E \simeq 6.8 \text{ k}\Omega/270$	Select RE and
$\simeq 25.2*$ I _B $<<$ I _E	Rdrive from
$Minimum Gain \simeq R_L/(R_E + R_{drive \ control})$	desired max
$\simeq 6.8 \mathrm{k}\Omega/(270 + 81) = 19.4$	and min gain
	requirements.


For a black level voltage of 190 Volts $l_C = (V_{CC} - V_C)/R_L = (220 - 190)/6.8 \text{ k}\Omega = 4.41 \text{ mA}$

For 40 Volt black level adjustment range $\Delta I_C = \Delta V_C/R_L = 40/6.8 \text{ k}\Omega = 5.88 \text{ mA}$ assuming $\Delta I_C \simeq \Delta I_E$ and ΔI_E is to be obtained via cutoff control from 24 Volts.

 $R_{EI} = 24/\Delta I_C \simeq 24/\Delta I_E \cong 24/5.88 \simeq 4 \text{ k}\Omega$

Quiesent dc voltage at demodulator output adjusted to 15

* Closest gain resulting from standard component values.





Volts on R-Y output via set-up adjustment.

Maximum Gain (drive control arm connected to emitter of video driver)

 $V_{E1} - V_{E2} = I_E R_E = (6.84 \text{ mA}) (270) = 1.85$ $V_{E2} = V_{E1} - I_E R_E = 14.3 - 1.85 = 12.5$ $V_{B2} = V_{E2} - V_{BE2} = 12.5 - 0.7 = 11.8$. Bis network on here of wide driver (VPa) of

 \therefore Bias network on base of video driver (VB2) should be adjusted for 11.8 Vdc.

Minimum Gain (drive control arm connected to top of bridge resistor, R)

To prevent dc shift at cathode with drive control, maintain $l_E \approx 0.84$ mA. Select R such that 6.84 mA will result in 12.5 Volts at "V"

 $\begin{array}{l} R = 12.5/6.84 \ mA \simeq 1.8 \ k\Omega \\ I_{E}' = (V - VE_2)/R_{drive\ control} = (12.5 - 12.5)/81 = 0 \\ \&\ I_{E} = 1 + I_{E}' = 6.84 + 0 = 6.84 \ mA \end{array}$

It should be emphasized that a demodulator with ability to set dc output must be used. A very serious drawback of this circuit is the inability to handle the

variations in dc output voltage from one demodulator to the next. Typically, absolute output levels on demodulators vary 3 Volts from unit-to-unit, which would result in a 72 Volt tolerance at the cathode (3 Volts x gain of output stage). To correct this problem, a demodulator with a luminance input is employed and a potentiometer is used to adjust the quiescent output voltage to the required 15 Volts. An additional output variation between any two outputs to 0.6 Vdc can exist on a given demodulator. This variation, as previously discussed, can be compensated for at the cathode by the cutoff control, and at the expense of range on those controls. The 0.6 Volt offset also has the adverse effect of unbalancing the drive control bridge, thereby producing interaction between drive and cutoff controls. Motorola now has an MC1323 triple chroma demodulator with individually adjustable dc outputs, thus eliminating the need to compensate for the 0.6 Volt delta between outputs with the output stage. The range on control of the MC1323 dc outputs is also sufficient to compensate for picture tube cutoff vari-25 Volts

ations 25 voits ≈ 1 Volt, thus eliminating gain of output stage

the need for cutoff controls on the output stages. Refer to Application Note AN-763 for complete details on MC1323.

A quick computer analysis (using the Motorola Spice Circuit analysis program) of this basic circuit will aid in determining how well it meets design objectives. The model used and input documentation for this analysis is




FIGURE 5a - Circuit Model and Input File Description

shown in Figure 5a. The computed node voltages, supply currents, transistor operating point, and element sensitivity chart are included in Figure 5b. The sensitivities are expressed in volts per unit (change in output voltage for a one unit change in element value) and volts per percent (change in output voltage for a one percent change in element value). This table will help in selecting tolerances on components as well as setting requirements for our 220 Volt power supply. For example, if our minimum (low contrast) output signal is 60 V(p'-p), and we desire a power supply ripple rejection of > 40 dB in our output signal, the output ripple must be ≤ 0.6 V(p-p). The V_s supply sensitivity results in a 1 Volt change in output voltage for a 1 Volt change in supply, thus the V_s supply


NODE VOLTAGE NODE VOLTAGE NODE VOLTAGE NODE VOLTAGE 10 15.0000 20 14.9598 ć 30 14.2686 45 24.0000 50 12.5000 62 11.9680 70192.6954 80 220.0000 £. 9) 220.0000 (-1.0)12.4999 VOLTAGE SOURCE CURRENTS NAME CURRENT VC 4.015E-05 AMPS 9.811E-05 AMPS ΥL. V24 2.495E-03 AMPS VS 4.015E-03 AMPS TOTAL POWER DISSIPATION 9.45E-01 MATTS TRANSISTOR OPERATING POINTS NAME MODEL IΒ IC VEE VEC VCE RETRIC OE. DUTENT 4.96E-05 4.96E-03 .691 177.736 178.487 100.0 SMALL SIGNAL CHARACTERISTICS $\nabla 7$ INPUT IMPEDANCE DUTPUT IMPEDANCE WI. AT V7 AT VL 2.344E 01 2.4855 02 6.800E 03 NAME VALUE SENSITIVITY SENSITIVITY (VOLTS/ UNIT) (VOLTS/PERCENT) RC 1.000E 03 1.007E-03 1.007E-02 RL 6.800E 03 -4.015E-03 -2.730E-01 PP 1.000E ΠĤ .000F 00 .000E 00 RE 2.700E 1.536E-01 4.148E-01 -02 -1.586E-01 RE1 3.900E 03 -4.066E-03 **RG1** -2.299E-03 -2.2995-05 1.000E 0.0 R62 8.000E 8.289E-05 01 6.631E-05 1.492E-03 P 1.800E 03 3.239E-05 VC: 1.500E -2.508E -3:762E 00 01 01٧L 1.250E 2.344E 2.930E 00 01 01 V24 2.400E 011.629E ŰЙ 3.911E-01 VS. 2.200E 92 1.000E 0.0 2.200E 00

FIGURE 5b - Black Level dc Characteristics

ripple must be < 0.6 Volts. The sensitivity of the V24 supply is 1.63 Volts per Volt, requiring a ripple of < 0.6/1.63 or 0.37 V(p-p) to maintain signal integrity. The absolute value of the supplies must be regulated against line and load, due to the high sensitivity.

The computed dc transfer characteristics are shown in Figure 5c for minimum and maximum cutoff settings. Notice that in each case the solid and dotted lines are parallel, illustrating that the cutoff adjustment does not change the gain. Also, the solid and dotted lines dross at black level, indicating the gain adjustment does not affect the cutoff. The range of cutoff adjustment from the curves is 192 Volts minus 153 Volts, or 39 Volts. The gamcontrol range varies from a maximum of 23.4 (slope of solid lines) to a minimum of 17.9 (slope of dotted lines) It is always reassuring to compare these computed results with those of the initial design.

The computed response curves for both the luminance and chroma sideband signals are shown in Figure 5d. The discrepancy in dc gain is caused by the voltage divider formed by RE1 and RE when driving from the luminance input, but which does not attenuate the chroma sideband signal. This effect is minimal as long as RE1 >> RE. In both cases, the effective emitter resistance is the parallel




combination of R_{E1} and R_E . The video response is shown for various values of L_P where $L_P = n R_L^2 C_L/4$ and n = 0, 1, 1.5, 2. As can be seen from the curves, maximum bandwidth with no response peaking occurs for n = 1. (The poles of the transfer function are real and equal for n = 1). In practice, for values of n > 2, it is common to use some damping resistance across L_P to prevent ringing. The effect of the peaking inductance on the chroma response is shown for the extreme values of n.

In summary, this type of output stage will satisfy the requirements for driving a unitized gan picture tube but it does put some rather stringent requirements on the power supply. It also requires a high power output device because of the low value of R₁.

NOVEL SOLUTIONS TO DESIGN OBJECTIVES

An operational amplifier with feedback has many properties which lend themselves very nicely to video output stages. These include: very low output impedance, accurately defined gain, high power supply rejection ratio. summing input capability and performance characteristics generally independent of the amplifier parameters. Unfortunately, operational amplifiers are not suited for 250 Volt operation with 150 Volt swing capability. The objective here is to use components normally used in video output stages, arrange them in a high gain configuration (pseudo operational amplifier) and apply operational amplifier theory to take advantage of the above mentioned characteristics.

In it's simplest form, the pseudo operational amplifier of the improved video system is shown in Figure 6a. The voltage gain of this section is very high and can be shown to be $A_V = \frac{R_L}{R_e + r_e}$ where $r_e = 26 \text{ mV/I}_E$ at room temperatures. With the values shown $A_V = 435$.



If the above figure is redrawn in operational amplifier configuration, it can be utilized as a summing amplifier. By selecting the ratio of R_F to R_{in} the gain to each input can be individually selected.





FIGURE 6b





Replacing V1 with the luminance signal Y1 and V2 with the demodulated R-Y chroma sideband signals will result in the required matrix for red, required to drive the red cathode.

Two other similar stages are used to obtain the blue and green outputs respectively. The third input V3 is used to establish the black level voltage at V_0 which is connected to the picture tube cathodes. As can be seen from Equation 2 in Figure 6b, the dc voltage at V_0 can be changed by varying $R_{in(3)}$ with a dc reference voltage substituted for V3. Also the gain to V1 and V2 can be ganged together by the use of a common variable resistor in their signal path. Figure 6c illustrates these modifications.

Substituting some typical values in Figure 6c, gain, dc output voltage and output impedance can be calculated. Refer to Figure 6d for values.





FIGURE 6d

Assuming sources V1 and V2 are ac ground and therefore do not contribute a dc current in R_V, the output voltage is established by current 11, flowing in R_E. Therefore, 11 is equal to V_{ref}/R_{in(3)} = 10.2/5.1 kΩ = 2.0 mA. This current results in a 182 Volts developed across R_F (2.0 mA x 91 kΩ) and is the output voltage V₀. Note that this voltage is independent of both the amplifier gain and the supply voltage. The luminance and chroma gain is defined by R_F/R_{in} or (R_F/R_{in}) x R_{in}/(R_{in} + 2 R_V) and is 25.3 and 17.5 respectively for maximum and minimum setting of gain adjustment R_V. Output impedance may be calculated, using the Equation R₀ = $\frac{R_0}{1 + AB}$ where R₀ is the output resistance without feedback. Substituting into this equation yields R'₀ of 1.36 kΩ where R₀ = 10 kΩ, A = 435 and B = R_{EQ}/R_F. Where R_{EQ} is effective input resistance with R_V = 0.

The effect of this low output resistance working into a 10 pF capacitive load (output capacity of transistor plus picture tube cathode capacity plus stray of wire from output stage to picture tube) gives a bandwidth well in excess of the 4 MHz required. This gives the advantage of not needing to peak the low level video amplifiers to compensate for frequency roll-off in the video output stage. It is also easier to produce high-frequency peaking which will give narrower overshoots and a crisper picture. This circuit can also be used in monitors where as much as 10 MHz of bandwidth may be required.



FI	GU	RE	6e
----	----	----	----

Figure 6e reverts from the "fictional world" of the operational amplifier to reality. The reference input voltage to the output amplifier is elevated from zero to 10.2 Volts via the zener diode the voltage drop across the 10

Ohm resistor, and the two V_{BE} drops of the darlington output. The reference voltage connected to $R_{in(3)}$ becomes ground and the same current will flow as in Figure 6d. The output voltage is the 182 Volt drop across R_F plus the 10.2 Volts at the input or 192.2 Volts. The output voltage can be varied by inserting a variable resistor in series with $R_{in(3)}$. This will have the effect of decreasing 11 with increasing resistance and therefore decreasing the voltage across R_F yielding decreasing V_0 from the predetermined value of 192.2 Volts. Note that this has no effect on the gain of the stage nor will the gain have any effect on 10.2 Volts so no dc current can flow in R_V .


The MC1323 triple chroma demodulator incorporates a unique power supply which enables the setting of V1 dc. or no signal output voltage, to precisely 10.2 Volts without the use of a "setup" potentiometer. Basically, as shown in Figure 6f, the dc output of the MC1323 is set 1.6 Volts above the voltage applied to Terminal 14 by referencing the three demodulator loads back to Pin 15. (See MC1323 data sheet for complete description of power supply operation.) Using the 8.8 Volt zener diode as a reference to the MC1323 power supply (Pin 14), the demodulated R-Y, B-Y and G-Y signals will be referenced 1.6 Volts above the zener. In practice, the two VBE voltage drops plus the drop across the 10-Ohm resistor will be approximately 1.6 Volts so the bridge voltage will be 10.4 Volts. (This ensures that no dc current will flow through the 3.6 k Ω and R_V resistors.)

An alternative scheme for providing the 10.2 Volts at the output of the MC1323 is to connect the demodulator load resistor back to Pin 16. In this case, the dc voltage at the demodulator outputs will be precisely the same as that applied to Pin 14 (dc applied must be low impedance). Pin 14 voltage can be obtained via a voltage divider between the zener and the regulated supply. This method has the added advantage of allowing the designer to establish external to the MC1323, the voltage required for the VBF drops of the transistors being used. It also eliminates the tolerance introduced by the demodulator for this offset. An even more effective scheme would be to utilize a PNP small-signal driver in the output stage instead of the NPN driver. This would eliminate the need to provide an offset voltage across the MC1323 and give temperature compensation as an added benefit.

Two other features of the MC1323 enabling it to operate in conjunction with this "operational amplifier output stage" are low output impedance and the ability to filter the outputs at relatively high impedance levels prior to the emitter-follower output. This reduces the amount of subcarrier (due to switching pair unbalance in the demodulator) present at the input to the wideband amplifier.

A computer analysis of the operational amplifier output stage is a good vehicle for appreciation of its operation. Figure 7a shows the circuit, with the documentation required by the analysis program. In this model only one input, the luminance, is considered because the response to the chroma sidebands will be identical due to the cir-








FIGURE 6f

VIDEDS SMALL SIGNAL BIAS SOLUTION TEMPERATURE 27.000 DEG C ITERATIONS 5 NODE VOLTAGE NODE VOLTAGE NODE VOLTAGE NODE VOLTAGE 15 191.8231 s, 3.8084 35 3.3000 45 9.4581 50 24.0000 ć. 60 10.1191 72 10.1191 3) 10.1192 10.1192 220.0000 (a.) < 1.00VOLTAGE SOURCE CUPPENTS NAME CUPPENT V24 1.269E-03 AMPS V220 2.818E-03 AMPS VL. 3.719E-08 AMPS VC 3.719E-08 AMPS VΖ -8.415E-04 GMPS TOTAL POWER DISSIPATION 6.43E-01 WATTS TRANSISTOR OPERATING POINTS VBE NAME MODEL ΙE IC VBC VCE BETADO PUR 8.77E-04 .650 182.365 183.015 01 2.19E-05 40.0 1.33E-05 0222 1.33E-03 .661 -13.881 14.542 100.0 -0- SOL DO TE VI VL SMALL SIGNAL CHARACTERISTICS DUTPUT IMPEDANCE INPUT IMPEDANCE V1 VL. AT VL 6T V1 2.151E 03 -1.923E 01 3.940E 03

FIGURE 7b

cuit symmetry. Figure 7b shows the dc operating point, power supply currents, transistor operating points and small-signal transfer function. The dc component of V_L and V_C were obtained by first running the analysis program with $R_V = 1 M\Omega$, and then using the computed node 6 voltage for V_L and V_C . This insures that at the operating point, no current will flow in $R_{in(1)}$ and $R_{in(2)}$. The value of R_V was then adjusted back to one Ohm and the analysis of Figure 7b resulted. Note that some of the calculation presented earlier will yield slightly different results than those of the computer analysis. These differences result from the assumption that the output stage was a perfect operational amplifier. The computer analysis does show, however, that only small errors result form

the approximations and that this is a very useful video output stage. (The major cause of the discrepancies is the change in input voltage af Pin 6 due to V_{BE} changes with I_C in the output transistor. Note that the effect of this becomes small as the output stage current increases.)

The sensitivity of the output dc voltage to element values is tabulated in Figure 7c. Comparison of these values with those computed for the previous circuit show a significant decrease in power supply sensitivity. Stable resistors with similar temperature coefficient should be used to minimize output drift. The absolute value is not critical as $R_{in(3)}$ will have a variable resistor in series with it for black level adjustment. Sensitivity to the zener is somewhat compensated for by the black level adjustment

/IDED2 DC SENSITIVITIES		TEMPERATURE	27.000 DEG C
SENSITIVITIES OF	¥1		
PART NAME	PART VALUE	PART SENSITIVITY (VOLTS/ UNIT)	NORMALIZED SENSITIVITY (VOLTS/PERCENT)
RINI	3.600E 03	7.152E-07	2.5756-05
RIN2	3.600E 03	7.152E-07	2.575E-05
ΡV	1.000E 00	2.361E-06	2.361E-03
RING	5.100E 03	-2.695E-02	-1.374E 00
RE	9.100E 04	1.567E-03	1.426E 00
RE1	7.500E 03	-2.363E-04	-2.151E-02
RE	1.000E 01	4.465E-02	4.465E-03
RL	1.000E 04	~6.061E~04	~6.061E-02
V24	2.400E_01	-9.673E-03	-2.322E-03
A550	2.200E 02	2.151E-01	4.733E-01
VL.	1.012E 01	-1.923E 01	-1.946E 00
VC	1.012E 01	-1.923E 01	-1.946E 00
VZ	3.300E 00	5.306E 01	4.669E 00

FIGURE 7c

potentiometer and also by referencing the dc component of $V_{\rm C}$ to the zener voltage via the demodulator as discussed previously. The high sensitivity to the zener might be a concern and will be given more rigorous treatment later.

The analysis was repeated for $R_{in(3)}$ equal to 6.6 k Ω and the node voltages, transistor operating points, etc., are tabulated in the computer printout in Figure 7d. Comparison of the data for the two different values of Rin(3) shows a change in gain $V1/V_{1}$ at the operating point. This is a result of the low current in the output transistor in the case of $R_{in(3)} = 5.1 \text{ k}\Omega$. As the signal V_L is applied and current increases in the output stage, the gain will increase to the same value as that shown for $R_{in(3)} = 6.6$ k Ω . This effect is indicated in Figure 7e, which represents the transfer characteristic of the amplifier for the two values of $R_{in(3)}$. The data used to plot these curves along with the small-signal gain and impedance levels are presented in Figure 7f. The lower gain at low-current levels, again represent the departure of the configuration used from a true operational amplifier. The voltage gain is decreasing and the gain is no longer a function of the ratio of the resistors. This effect and the decrease in sensitivity to supply voltage is explained as follows: $G_M = I_F/26 \text{ mV}$ at room temperature increases with increasing IE. Both lower output voltage and/or higher supply voltage will cause an increase in $I_{\rm E}$. The increase in $I_{\rm E}$ causes the voltage sensitivity at the base of Q1 to decrease (gm = $\Delta I_E / \Delta V_{BE}$ or $\Delta V_{BE} = \Delta I_E / gm$) therefore, reflecting a decrease in sensitivity at the base of Q2 and finally at the output after being multiplied by the ratio of the feedback resistors. The supply voltage can be raised above 220 Volts to improve gain linearity and decrease supply sensitivity. $R_{in(1)}$ and $R_{in(2)}$ have current flowing in them due to the increased voltage at the base of Q2 causing their sensitivities to increase from the previous computer run in which $R_{in(3)} = 5.1 \text{ k}\Omega$. Note, however, that the sensitivities are still quite small.

A computer analysis of the frequency response of this stage substantiates the claims previously made for it. Figure 7g shows the effects of gain and bias point variation on the frequency response. The capacitor C is included to show that the feedback resistor cannot be chosen arbitrarily high, in order to minimize current through the load resistor required for the feedback. The end-to-end capacity of a 1/2-Watt resistor is ≈ 0.4 pF worst-case. The 91 k Ω resistor used will cause a transmission zero to occur at (f = 1/2 π RC) 4.4 MHz. Higher values of R_F will bring the zero into the video passband. Smaller values of C will yield response curves somewhere between the limits shown. The computer data is tabulated in Figure 7h.

It is important to note that the C_{cb} of the small-signal driver transistor is not in parallel with R_F but is reflected as a capacity to ground because of the common collector configuration. Appendix A indicates the small-signal current gain transfer characteristics for the model used for the output transistor. The purpose for including this material is twofold: a) to justify that the model used accurately predicts the response characteristics of a typical high-voltage transistor used for output stages in TV receivers and, b) to compare with the results of the response shown in Figure 7g.

A sweep response of this amplifier was performed in the laboratory and the results are shown in Figure 7i, with a 10 kHz and 1 MHz square wave response. Notice that both the rise and fall times of the square wave are < 100 ns without peaking components used. Some of the values used in the actual circuit are slightly different from the preceding analysis in order to satisfy the requirements of a particular chassis. The variations will not cause any significant differences in results. As a comparison, Figure 7j is

included to show the response of a "standard" output stage. As can be seen, the response even with peaking does not have sufficient bandwidth for a high-grade system and peaking in the low-level video amplifier is normally employed to compensate for the output stage roll-off.

3

4

VIDEDS SMALL SIGNAL BIAS SOLUTION TEMPERATURE 27.000 DEG C **ITEPATIONS** ٩, NODE VOLITAGE NODE VOLTAGE NODE NODE VOLTAGE VOLTAGE 156.5956 20 3.8435 30 3,8000 4) 9.5434 1.2 , 24.0000 10.2065 75 10.2064 51 ÷ 60 8) 10.1192 an. 10.1192 4 10i220.0000 VOLTAGE SOURCE CURRENTS NAME CURPENT ₩24 1.377E-03 AMPS V220 6.340E-03 AMPS -2.423E-05 AMPS VL. VC. -2.423E-05 AMPS VD -4.850E-03 AMPS TOTAL POWER DISSIPATION 1.38E 00 WATTS TPANSISTOP OPERATING POINTS NAME зc MODEL IR V₿E VBC YCE BETADC 01 DUR 1.18E-04 4.73E-03 .695 147.052 147.747 40.0 02 23 1.43E-05 1.43E-03 .663 -13.794 14.457 100.0 SMALL SIGNAL CHAPACTERISTICS DUTPUT IMPEDANCE 12.1 INPUT IMPEDANCE VL. AT VL ĤΤ -- 1/1 3.753E 03 -2.255E 01 9.669E 02 27.000 DEG C DC SENSITIVITIES TEMPERATURE SENSITIVITIES OF VI POPT PAPT PART NORMALIZED NAME SENSITIVITY VALUE SENSITIVITY (VOLTSZ UNIT) (VOLTS/PERCENT) -1.967E-02 RIN1 3.600E 03 -5.465E-04 3.600E -5.465E-04 -1.967E-02 RIN2 03 οu 1.000E 00 -2.186E-03 -2.186E-05 6.600E RIN3 03 -1.903E-02 -1.256E 00 RF 9.100E 04 1.453E-03 1.322E 00 -2.355E-02 RE1 7.500E 03 -3.140E-04 RE 1.000E 01 2.840E-01 2.340E-02 -6.131E-02 RL 1.000E 04 -6:131E-04 V24 2.400E 01 -1.134E-07 -2.721E-09 Y220 2.200E 02 9.669E-02 2.127E-01 -2.282E 00 ٧L -2.255E 01 1.012E 01 VC 1.012E 01 -2.255E 01 -2.282E 00 VZ 8.800E 00 5.356E 01 5.154E 00

FIGURE 7d





FIGURE 7e

VIDED2 DC TRANSFER CURVES TEMPERATURE 27.000 DEG C							
Luminance Input	R _{in(1)} = 5.1 k R _V = 1 Ω	R _{in(3)} = 5.1 k R _V = 800	R _{in(3)} = 6.6 k R _V = 800	R _{in(3)} = 6.6 k R _V = 1Ω			
VL	۷1	∀1	V1	∀1			
8.00E 00 9.00E 00 1.00E 01 1.10E 01 1.20E 01 1.30E 01 1.40E 01 1.50E 01 1.60E 01 1.70E 01 1.90E 01 2.00E 01 2.10E 01	1.992E 02 1.992E 02 1.940E 02 1.734E 02 1.512E 02 1.285E 02 8.277E 01 5.973E 01 3.674E 01 1.366E 01 9.153E 00 9.287E 00	1.992E 02 1.935E 02 1.737E 02 1.631E 02 1.471E 02 1.311E 02 1.149E 02 9.877E 01 8.256E 01 6.632E 01 3.378E 01 1.749E 01	1.836E 02 1.732E 02 1.573E 02 1.412E 02 1.250E 02 1.088E 02 9.248E 01 7.617E 01 5.933E 01 4.348E 01 2.712E 01 1.074E 01 9.146E 00 9.251E 00	1.933E 02 1.314E 02 1.593E 02 1.366E 02 1.137E 02 9.069E 01 6.760E 01 4.446E 01 2.128E 01 9.119E 00 9.243E 00 9.396E 00 9.551E 00 9.703E 00			
2.20E 01	7.4346 00 9.5356 00	9.109E 00	9.366E 00	9.866E 00			
SMALL SIGNAL CHARACTERISTICS							
V1 / VL	-1.923E 01	-1.409E 01	-1.603E 01	-2.255E 01			
OUTPUT IMPEDI AT V1 INPUT IMPEDAN	2.151E 03	1.757E 03	7.546E 02	9.669E 02			
AT VL	3.940E 03	4.484E 03	4.356E 03	3.753E 03			

FIGURE 7f



Hybrid P1 Small Signal Parameters of Q1 (From Computer Readout)


FIGURE 7g


136

	Cur	ve 1a	Curr	ve 1b	Cur	ve 2a
REQUENCY	91	V1	V1	V1	V1	V1
-(HZ)	MAG (LIN)	PHASE	M66 (LIN)	PHASE	MAG (LIN)	PHASE
1.00E 05	2.256E 01	1.793E 02	2.255E 01	1.737E 02	1.902E 01	1.797E 00
1.26E 05	2.256E 01	1.793E 02	2.2558 01	1.7835 02	1.902E 01	1.797E 00
1.58E 05	2.256E 01	1.798E 02	2.255E 01	1.779E 02	1.902E 01	1.796E 00
2.00E 05	2.256E 01	1.797E 02	2.254E 01	1.773E 02	1.902E 01	1.794E 00
2.518 05	2.256E 01	1.7968 02	2.252E 01	1.766E 02	1.9028 01	1.793E 00
3.16E 05	2.256E 01	1.795E 02	2.250E 01	1.758E 02	1.902E 01	1.791E 03
3.93E 05	2.256E 01	1.794E 02	2.246E 01	1.747E 02	1.902E 01	1.789E 03
5.01E 05	2.256E 01	1.792E 02	2.241E 01	1.733E 02	1.902E 01	1.736E 03
6.31E 05	2.256E 01	1.790E 02	2.232E 01	1.716E 02	1.902E 01	1.783E 03
7.94E 05	2.256E 01	1.7886 02	2.218E 01	1.695E 02	1.901E 01	1.773E 00
1.00E 06	2.2558 01	1.784E 02	2.197E 01	1.663E 02	1.901E 01	1.772E 03
1.26E 06	2.255E 01	1.730E 02	2.164E 01	1.636E 02	1.900E 01	1.765E 08
1.53E 06	2.2546 01	1.775E 02	2.116E 01	1.596E 08	1.393E 01	1.756E 03
2.005 06	2.253E 01	1.7698 02	2.045E 01	1.5498 02	1.396E 01	1.745E 00
2.51E 06	2.252E 01	1.761E 02	1.946E 01	1.495E 02	1.392E 01	1.731E 03
3.16E 06	2.249E 01	1.7518 02	1.815E 01	1.434E 02	1.337E 01	1.7135 02
3.93E 06	2.245E 01	1.7335 02	1.652E 01	1.369E 02	1.377E 01	1.691E 03
5.01E 06	2.239E 01	1.7228 02	1.465E 01	1.303E 02	1.363E 01	1.663E 03
6.31E 06	2.229E 01	1.7028 02	1.267E 01	1.239E 02	1.341E 01	1.623E 03
7.94E 06	2.214E 01	1.6778 02	1.070E 01	1.1308 02	1.3035 01	1.586E 03
1.005 07	2.190E 01	1.647E_02	3.330E 00	1.123E 03	1.753E 01	1.535E 08
	Curve	a 2b	Curv	e 3a	Curve	a 3b
FREQUENCY	V1	V 1	V1	V1	V1	V1
(HZ)	MAG (LIN)	PHASE	MRG (LIN)	PHASE	MRG OLINE	PHASE
1.00E 05	1.902E 01	1.737E 02	1.394E 01	1.798E 02	1.393E 01	1.737E 03
1.26E 05	1.9026 01	1.784E 02	1.394E 01	1.797E 02	1.393E 01	1.784E 03
1.58E 05	1.901E 01	1.779E 02	1.3935 01	1.796E 02	1.3935 01	1.779E 00
2.00E 05	1.901E 01	1.774E 02	1.393E 01	1.795E 02	1.392E 01	1.7746 03
2 515 05		1.767E 02	1.393E 01	1.794E 02	1.391E 01	1.767E 08

	Curv	8 20	Curv	e 3a	Curv	8 30
FREQUENCY	V1	V1	∀1	V1	V1	Vi
(HZ)	MAG (LIN)	PHASE	MGG (LIN)	PHASE	MAG (LIN)	PHASE
1.00E 05	1.902E 01	1.737E 02	1.394E 01	1.798E 02	1.393E 01	1.737E 02
1.26E 05	1.902E 01	1.784E 02	1.394E 01	1.797E 02	1.393E 01	1.784E 02
1.586 05	1.901E 01	1.779E 02	1.3935 01	1.796E 02	1.393E .01	1.779E 02
2.00E 05	1.901E 01	1.774E 02	1.393E 01	1.795E 02	1.392E 01	1.7746 02
2.51E 05	1.399E 01	1.767E 02	1.3936 01	1.794E 02	1.391E 01	1.767E 02
3.16E 05	1.398E 01	1.759E 02	1.393E 01	1.793E 02	1.390E 01	1.7595 02
3.93E 05	1.395E 01	1.748E 02	1.393E 01	1.7916 02	1.388E 01	1.748E 02
5.01E 05	1.391E 01	1.735E 02	1.393E 01	1.788E 02	1.335E 01	1.735E 02
6.31E 05	1.334E 01	1.7186 02	1.393E 01	1.785E 02	1.380E 01	1.718E 02
7.94E 05	1.373E 01	1.693E 02	1.393E 01	1.781E 02	1.372E 01	1.697E 02
1.00E 06	1.356E 01	1.672E 02	1.393E 01	1.777E 02	1.359E 01	1.671E 02
1.26E 06	1.831E 01	1.640E 02	1.3926 01	1.7716 02	1.340E 01	1.639E 02
1.53E 06	1.792E 01	1.602E 02	1.3926 01	1.763E 02	1.312E 01	1.6015 02
2.00E 06	1.736E 01	1.556E 02	1.390E 01	1.753E 02	1.270E 01	1.5556 02
2.51E 06	1.657E 01	1.502E 02	1.339E 01	1.7416 02	1.212E 01	1.5016 02
3.16E 06	1.551E 01	1.442E 02	1.386E 01	1.726E 02	1.134E 01	1.440E 02
3.93E 06	1.413E 01	1.377E 02	1.382E 01	1.707E 02	1.036E 01	1.375E 02
5.01E 06	1.263E 01	1.309E 02	1.375E 01	1.634E 02	9.220E 00	1.303E 02
6.31E 06	1.097E 01	1.243E 02	1.364E 01	1.654E 02	7.993E 00	1.242E 02
7.94E 06	9.302E 00	1.132E 02	1.348E 01	1.618E 02	6.779E 00	1.131E 02
1.00E 07	7.738E 00	1.126E 02	1.323E 01	1.573E 02	5.637E 00	1.126E 02


FIGURE 7h






2 V/Div

Sweep 0-6 MHz Markers 3, 3.6, 4, 4.5 MHz



100 kHz Squarewave Response A. 5 µs/Div B. 0.1 µs/Div 10 V/Div



1 MHz Squarewave Response Output 10 V/Div, Input 0.5 V/Div, 0.1 μs/Div






FIGURE 7i



Output (No Peaking Components) Uncompensated Response


Input (Injected Sweep @ PNP Base)

Output (With Peaking Components) Fully Compensated Response




Standard Circuit Used For Comparison With Other Circuits

100 kHz Square Wave Response



5 µs/DIv and 0.1 µs/Div





0.1 µs/Div

FIGURE 7j

ANOTHER NOVEL APPROACH

Motorola's European Division has developed an output stage for the European market which has all the properties of our preceding discussion plus some added advantage and trade-offs. The basic configuration again uses a pseudo operational amplifier configuration as shown in Figure 8a. Here, an emitter-follower output is used (instead of the darlington), thus allowing a large load resistor on O1, providing both high-voltage gain and lowoutput impedance. One very interesting property of this design is that it can be made to draw a constant current from the power supply if R_L and R_F are the same value. This becomes apparent if one assumes the input is approximately at ground and the output is at supply. Q2 (ignore base current) collector current is determined by RF (V_{supply}/R_F) and a Q1 is cut-off. However, if the output is at ground, Q1 must be saturated and current is determined by R_L (V_{supply}/R_L) and Q2 is cut-off. This feature, plus the fact that the output voltage is independent of supply voltage (apparent from previous discussions) makes the power supply requirement virtually nil. Another advantage is the low power dissipation of each device due to the large load resistors. Of course, both devices must be capable of V_{CEO} breakdowns in excess of the maximum supply voltage. This circuit was built using the Motorola BF393 (MPS-A42) transistor without heatsinking. This is a high-voltage, low-capacitance, TO-92, 650-mW device.




FIGURE 8a - Basic Circuit

A practical circuit using this configuration is shown in Figure 8b.

The equation for output voltage and gain are included in Figure 8b. The diode D1 provides a pulldown capability using Q1 as a current sink while driving capacitive loads at high slew rates. This is necessary since Q1 turning on tends to cut Q2 off when Q2 is driving a capacitive load. (Remember, output impedance of this configuration is low only while the amplifier is active.) Slewing in the opposite direction is no problem because the capacitive load tends to turn Q2 on harder as its base voltage increases during Q1 turnoff. During small-signal operation, the voltage across D1 is zero, due to the drop across D2 and the base-emitter drop of Q2, and therefore, no current will flow in it. The non-linearity introduced by the diodes in transition from small-signal to large-signal operation is greatly reduced by the large amount of feedback. With the values shown, the worst-case power dissipation per transistor is 312 mW.






FIGURE 8b - Practical Circuit


The analysis of this stage will not be analyzed here because of its similarity to the preceding stage. The measured response and rise times are shown in Figure 8c for comparison with the other configurations. Note, the rolloff in the response which is caused by Q1 collector capacity, Q2 base capacity and stray working against the 47 kΩ load resistor of Q1. A 3 pF total effective capacity at that point will give a break frequency of 1.12 MHz. Lower value resistors may be used at the expense of transistor dissipation and power supply current required to extend bandwidth. The lack of voltage feedback at this internal point makes it susceptible to the transistor parameters and strays. This circuit offers excellent performance with minimal demand on supply and transistors and should prove to be a very advantageous circuit. Peaking in either the low-level video or splitting Rin (Figure 8b) and introducing a pole in the response at 1.12 MHz will yield 3 dB bandwidth in excess of 5 MHz. Total supply current per stage is 5.3 mA at a supply of 250 Volts. Variation of dc output voltage with a supply range of 200-250 Volts is 1.5 Volts, or less than 3%.








10 V/Div



100 kHz Square Wave Response A. 5 μs/Div B. 0.1 μs/Div 10 V/Div



1 MHz Square Wave Response Output 10 V/Div, input 0.5 V/Div, V/Div 0.1 µs/Div




FIGURE 8c

The use of this output stage and the stages previously discussed will be covered in the next section. Although the previous configuration will be shown, everything described will apply to this output stage as well. As has already been perceived, this stage is also able to sum the chrominance signal by adding another input resistor.

THE SYSTEM

The circuit shown in Figure 6f is reproduced in Figure 9a for convenience. This circuit will be used as a vehicle for describing some system considerations because it is already familiar to the reader.

The luminance signal voltage source V1 is opened during black level adjustment, or picture tube gun cutoff, via service switch S1. This guarantees that no current flows in R_V during setup, assuming the voltage between Pin 14 and Pin 6 compensates for two V_{BE} drops plus the drop across the 10 Ω resistor. Under this condition, the 5.1 k Ω resistor and cutoff adjustment R determines the current in the feedback resistor R_F and therefore the output voltage. For a conventional picture tube, R would not be needed as the screen grids could be used to adjust spot cutoff of each gun. The procedure for setting up a unitized gun tube would be as follows: 1) Set R equal to zero Ohms in all three output amplifiers. 2) Adjust screen control bias (all three screens common) until all guns are turned off. (Last color just extinguished.) 3) Increase value of R in each output stage independently until each gun turns on. As value of R is increased, current II is decreasing, causing a'corresponding decrease in voltage across R_F and thereby reducing V_O .

As a final step in completing the setup procedure, service switch S1 is closed, applying the luminance signal to the output stage. To ensure not having R_V (gain control for adjusting color temperature) change gun cutoffs, it is only necessary to ensure the black reference level of the video signal (V1) be shifted through 10.2 Volts, via the brightness control in the low-level video amplifier. This guarantees that no current will flow in R_V at black level. A low-impedance drive source for V1 also eliminates drive control interaction and chroma matrixing.

Figure 9b is a schematic of the entire system as described with the addition of an MC1396 video amplifier. The features of this amplifier include dc contrast and brightness, dc restorer for black level clamping, ganged contrast and color gain controls and ABL. Use of the 8.8 Volt zener as a reference for the MC1396 ensures (as mentioned earlier) that the brightness control has enough dynamic range to vary black level through 10.2 Volts. Note also the zener reference is filtered before it is used as a reference voltage for the MC1323. This is necessitated due to the dynamic impedance of the zener diode during the blanking interval causing a pulse to appear on the reference line.





FIGURE 9a



143

, Line It is beyond the scope of this paper to go into any detail on the TBA396. More information may be obtained by contacting the Consumer Applications Department.

Another important consideration in the design of video systems is to maintain enough dynamic range in the output stages to prevent black "wash-out." This phenomenon occurs when either the output stage or the low-level video amplifier cuts off, at or below the required cathode voltage required for picture tube gun cutoff. In Figure 9b, the 11 k Ω emitter resistor (connected to service switch) serves to prevent this problem. Assume that the service switch was just closed, and a particular dc voltage had been established on each cathode prior to closing. Also assume that the brightness control is turned down such that the video driver transistor base-emitter junction is reversed biased. The input voltage to the three video output amplifiers always remains at 10.2 Volts, therefore the common 11 k Ω resistor to ground in series with each 3.6 $k\Omega$ resistor causes an additional 0.27 mA to flow in each output stage feedback resistor R_F. This causes a 24.5 Volt increase in Vo from the black level voltage, guaranteeing

cutoff. The resulting voltage on top of the 11 k Ω resistordue to the 0.27 mA from each output stage is 8.9 Volts. As the brightness control is now turned up, the drive transistor starts to conduct at 8.9 Volts at the emitter, well below the black level voltage of 10.2 Volts, thus ensuring that both the output and low-level video amplifiers are active and linear at black level.

SUMMARY

This note has discussed the unitized gun picture tube and has made comparisons with conventional tubes. The drive requirements for the unitized gun tube were established and several approaches to handle these requirements were suggested. The particular video output design chosen will be a function of many factors which must be considered during the design cycle such as quality, cost effectiveness, hot/cold chassis, regulated chassis and many others. The information presented in this note should aid the designer in selecting the appropriate video system to satisfy his design objectives.

APPENDIX SMALL-SIGNAL CURRENT GAIN TRANSFER CHARACTERISTICS


TRANSISTOR RESPONSE PART LIST

♦♦ RESISTERS ♦♦

NAME FROM ΤП MINIMUM NOMINAL MAXIMUM 2 З. 1.000E 00 1.000E 00 1.000E 00 RL NRME FROM TD MINIMUM NOMINAL MAXIMUM IIN 0 DC VALUE 2.5008-05 2.500E-05 1 2.500E-05 AC MAGNITUDE 1.0000-05 1.000E-05 1.000E-05 PHASE .000E 00 NAME FROM ТΟ MINIMUM NOMINAL MGXIMUM ٧S Û 2 DC VALUE 1.900E 02 1.900E 02 1.900E 02 ♦● BIPOLAR JUNCTION TRANSISTORS ◆● NAME C. В E DEVICE MODEL AREA FACTOR 01 3 1 0 PWR 1.000

DEVICE NAME = PWR TYPE = NPN PARAMETER VALUE Ε


BF	4.000E 01
BR	1.000E 00
RB	.000E 00
RC	.000E 00
RE	.000E 00
CCS	2.000E-12
TF	.000E 00
TR	.000E 00
CUE	3.000E-11
CUC	1.000E-11
IS	1.000E-14
PE	1.000E 00
PC	1.000E 00
VA	.000E 00
EG	1.110E 00



V_S = 20 Volts

TRANSISTOR RESPONSE 27.000 DEG C SMALL SIGNAL BIAS SOLUTION TEMPERATURE ITERATIONS = 6 NODE VOLTAGE NODE VOLTAGE NODE VOLTAGE NODE VOLTAGE (1).6543 (2) 20.0000 (3) 19.9990 VOLTAGE SOURCE CURRENTS. CURRENT NAME 2V1.000E-03 AMPS TOTAL POWER DISSIPATION 2.00E-02 WATTS TRANSISTOR OPERATING POINTS NAME MODEL IΒ IC VBE VBC VCE BETADC 01 PHR 2.51E-05 1.00E-03 .655 -19.344. 19.999 40.0 TRANSISTOR RESPONSE SMALL SIGNAL PARAMETERS TEMPERATURE 27.000 DEG C TRANSISTORS NOME RPT RD OPT GM CMU BETARC FT 3.87E-02 1.03E 03 2.59E 12 3.98E-11 2.22E-12 Q140.0 1.46E 03 V_S = 190 Volts TRANSISTOR RESPONSE TEMPERATURE 27.000 DEG C SMALL SIGNAL PARAMETERS TRANSISTORS RPI RO OPI CMU BETAAC FT NAME GM. Q13.37E-02 1.03E 03 2.59E 12 3.93E-11 7.25E-13 40.0 1.52E 03

146



AN-779

LOW-DISTORTION 1.6 TO 30 MHz SSB DRIVER DESIGNS

Prepared by Helge O. Granberg RF Circuits Engineering

A general discussion for broadband drivers and their requirements for linear operation. Design examples are given using Motorola plastic transistors and high-gain hybrid modules designed for operation in the 1.0 to 250 MHz range. The amplifiers range in power gain from 25 to 55 dB and are capable of driving power amplifiers to levels up to several hundred watts.

LOW-DISTORTION 1.6 TO 30 MHz SSB DRIVER DESIGNS

GENERAL CONSIDERATION

Two of the most important factors to be considered in broadband linear amplifier design are the distortion and the output harmonic rejection.

The major cause for intermodulation distortion is amplitude nonlinearity in the active element. The nonlinearity generates harmonics, and the fundamental odd-order products are defined as 2f1-f2, 2f2-f1, $3f_2-2f_2$, $3f_2-2f_1$, etc., when a two-tone test signal is used. These harmonics may not always appear in the amplifier output due to filtering and cancellation effects, but are generated within the active device. The amplitude and harmonic distortion cannot really be distinguished, except in a case of a cascaded system, where even-order products in each stage can produce odd-order products through mixing processes that fall in the fundamental region.² This, combined with phase distortion-which in practical circuits is more apparent at higher frequenciescan make the distortion analysis extremely difficult.5,2 whereas, if only amplitude distortion was present, the effect of IMD in each stage could easily be calculated.

In order to expect a low harmonic output of the power amplifier, it is also important for the driving source to be harmonic-free. This is difficult in a four-octave bandwidth system, even at 10-20 watt power levels. Class A biasing helps the situation, and Class A push-pull yields even better results due to the automatic rejection of even harmonics.

Depending on the application, a full Class A system is not always feasible because of its low efficiency. The theoretical maximum is 50%, but practical figures are not higher than 25% to 35%. It is sometimes advantageous to select a bias point somewhere between Class AB and A which would give sufficiently good results, since filtering is required in the power amplifier output in most instances anyway.


In order to withstand the high level of steady dc bias current, Class A requires a much larger transistor die than Class B or AB for a specific power output. There are sophisticated methods such as generating the bias voltage from rectified RF input power, making the dc bias proportional to the drive level.¹ This also yields to a better efficiency.

20 W, 25 dB AMPLIFIER WITH LOW-COST PLASTIC DEVICES

The amplifier described here provides a total power gain of about 25 dB, and the construction technique allows the use of inexpensive components throughout. The plastic RF power transistors, MRF475 and MRF476, featured in this amplifier, were initially developed for the CB market. The high manufacturing volume of these TO-220 packaged parts makes them ideal for applications up to 50 MHz, where low cost is an important factor.

The MRF476 is specified as a 3-watt device and the MRF475 has an output power of 12 watts. Both are extremely tolerant to overdrive and load mismatches, even under CW conditions. Typical IMD numbers are better than -35 dB, and power gains are 18 dB and 12 dB, respectively, at 30 MHz.

The collectors of the transistors are electrically connected to the TO-220 package mounting tab which must be isolated from the ground with proper mounting hardware (TO-220 AB) or by floating heat dissipators. The latter method, employing Thermalloy 6107 and 6106 heat dissipators, was adapted for this design. Without an airflow, the 6106 and 6107 provide sufficient heat sinking for about 30% duty cycle in the CW mode. Collector idle currents of 20 mA are recommended for both devices, but they were increased to 100 mA for the MRF475 and to 40 mA for the MRF476 to reduce the higher order IMD products and to achieve better harmonic suppression.





Biasing and Feedback

The biasing is achieved with the well-known clamping diode arrangement (Figure 2). Each stage has it own diode, resistor, and bypass network, and the diodes are mounted between the heat dissipators, being in physical contact with them for temperature-tracking purposes. A better thermal contact is achieved through the use of silicone grease in these junctions.




FIGURE 2

The bias currents of each stage are individually adjustable with R5 and R6. Capacitors C4 and C10 function as audio-frequency bypasses to further reduce the source impedance at the frequencies of modulation.

This biasing arrangement is only practical in low and medium power amplifiers, since the minimum current required through the diode must exceed I_C/h_{fe} .

Gain leveling across the band is achieved with simple RC networks in series with the bases, in conjunction with negative feedback. The amplitude of the out-of-phase voltages at the bases is inversely proportional to the frequency as a result of the series inductance in the feedback loop and the increasing input impedance of the transistors at low frequencies. Conversely, the negative feedback lowers the effective input impedance of the device itself) and with proper voltage slope would equalize it. With this technique, it is possible to maintain an input VSWR of 1.5:1 or less from 1.6 to 30 MHz.

Impedance Matching and Transformers

Matching of the input and output impedances to 50 ohms, as well as the interstage matching, is accomplished with broadband transformers (Figures 3 and 4).

Normally only impedance ratios such as 1:1, 4:1, 9:1, etc., are possible with this technique, where the lowimpedance winding consists of metal tubes, through which an appropriate number of turns of wire is threaded to form the high-impedance winding. To improve the broadband characteristics, the winding inductance is increased with magnetic material. An advantage of this design is its suitability for large-quantity manufacturing, but it is difficult to find low-loss ferrites with sufficiently high permeabilities for applications where the physical size must be kept small and impedance levels are relatively high. Problems were encountered especially with the output transformer design, where an inductance of 4 μ H minimum is required in the one-turn winding across the collectors, when the load impedance is

$$\frac{2(V_{CE} - V_{CEsat})^2}{P_{out}} = \frac{2(13.6 - 2.5)^2}{20} = 12.3 \text{ ohms.}^{4,8}$$

Ferrites having sufficiently low-loss factors at 30 MHz range only up to 800-1000 in permeability and the inductance is limited to $2.5-3.0 \mu$ H in the physical size required. This would also limit the operation to approximately 4 MHz, below which excessive harmonics are




FIGURE 3

Examples of broadband transformers. Variations of these are used in all designs of this article (see text). All ferrites in transformers are Fair-Rite Products Corp. ± 2643006301 ferrite beads.* The turns ratios shown in Figure 4 are imaginary and do not necessarily lead to correct design practices.

generated and the efficiency will degrade. One possible solution is to increase the number of turns, either by using the metal tubes for only part of the windings as in Figure 4B, or simply by winding the two sets of windings randomly through ferrite sleeves or a series of beads (Figures 3C and 4C). In the latter, the metal tubes can be disregarded or can be used only for mounting purposes. T3 was eventually replaced with a transformer of this type, although not shown in Figure 1.

Below approximately 100 MHz, the input impedances of devices of the size of MRF475 and smaller are usually capacitive in reactance, and the X_s is much smaller than the R_s , (Low Q). For practical purposes, we can then use the formula $\sqrt{(R_s^2 + X_s^2)}$ to find the actual input impedance of the device. The data-sheet numbers for 30 MHz are 4.5, -j2.4 ohms, and we get $\sqrt{(4.5^2 + 2.4^2)}$ = 5.1 ohms. The base-to-base impedance in a push-pull circuit would be four times the base-to-emitter impedance of one transistor. However, in Class AB, where the base-emitter junction is forward biased and the conduction angle is increased, the impedance of 11 ohms must then be matched to the driver output. The drive power required with the 10 dB specified minimum gain is

$$P_{out}/Log^{-1}(G_{PE}/10) = 2.0 W$$

and the driver output impedance using the previous formula is $2(11.1^2)/2 = 123$ ohms. The 11 ohms in series with the gain-leveling networks (C8, R8 and C9, R11) is 17 ohms. The closest practical transformer for this interface would be one with 9:1 impedance ratio. This would present a higher-than-calculated load impedance to the driver collectors, and for the best linearity the output load "Wallkill, N.Y. 12589




FIGURE 4

should be lower than required for the optimum gain and efficiency. Considering that the device input impedance increases at lower frequencies, a better overall match is possible with a 4:1, especially since the negative feedback is limited to only 4 dB at 2 MHz due to its effect on the efficiency and linearity.

The maximum amount of feedback a circuit can tolerate depends much on the physical layout, the parasitic inductances, and impedance levels, since they determine the phase errors in the loop. Thus, in general, the high-level stages should operate with lower feedback than the low-level stages.

The maximum amount of feedback the low-level driver can tolerate without noticeable deterioration in IMD is about 12 dB. This makes the total 16 dB, but from the data sheets we find that the combined gain variation for both devices from 2 to 30 MHz is around 29 dB. The difference, or 13 dB, should be handled by the gainleveling networks.

The input impedance of the MRF476 is 7.55, -j0.65 ohms at <u>30 MHz resulting</u> in the base-to-base impedance of $2 \times \sqrt{(7.55^2 + 0.65^2)} = 15.2$ ohms. This, in series with networks R1, C1 and R4, C3 (2 x 4.4 ohms), gives 24 ohms, and would require a 2:1 impedance ratio transformer for a 50-ohm interface. However, due to the influence of strong negative feedback in this stage, a better overall matching is possible with 4:1 ratio. The input networks were designed in a manner similar to that described in Reference 8




FIGURE 5 Component Layout Diagram of Low-Cost 20 W Amplifier

The leads of R7 and R12 form the one-turn feedback windings in T2 and T3. Ferrite beads in dc line can be seen located under T1 and T2.

Measurements and Performance Data

At a power output of 20 W CW, all output harmonics were measured about 30 dB or more below the fundamental, except for the third harmonic which was only attenuated 17 dB to 18 dB at frequencies below 5 MHz. Typical numbers for the higher order distortion products (d9 and d₁₁) are in the order of -60 dB above 7 MHz and -50 dB to -55 dB at the lower frequencies. These both can be substantially reduced by increasing the idle currents, but larger heat sinks would be necessary to accommodate the increased dissipation.

The efficiency shown in Figure 6 represents the overall figure for both stages. Currents through the bias networks, which are 82/(13.6 - 0.7) = 0.16 A each, are excluded. Modified values for R5 and R6 may have to be selected, depending on the forward voltage characteristics of D1 and D2.

Although this amplifier was designed to serve as a 1.6 to 30 MHz broadband driver, it is suitable for the citizens band use as well. With some modifications and design shortcuts, the optimization can be concentrated to one frequency.




FIGURE 6

Intermodulation distortion and power gain versus frequency (upper curves).

Input VSWR and combined collector efficiency of both stages (lower curves).

20 W, 55 dB HIGH PERFORMANCE DRIVER 12-Volt Version

The second amplifier employs the MHW591 hybrid module to drive a pair of larger devices which can be operated Class A or AB, depending on the requirements. Transistors such as MRF449 and MRF455 are recommended for Class A and MRF433 for Class AB operation. A 24-28 volt version with MHW592 and a pair of MRF401s was also designed, and some of the test data will be presented. For Class A, the power parts should be replaced with MRF426.*

These amplifiers are a good example of how a good gain flatness can be achieved across the four-octave band, with simple RC input networks and negative feedback, while maintaining a reasonable input VSWR.

The MHW591 is employed as a predriver in this unit. The MHW591 and its counterpart, MHW592, were developed for low-level SSB driver applications from 1.0 MHz to 250 MHz. The Class A operation results in a steady-state current drain of approximately 0.32 A, which does not vary with the signal level. At an output level of 600 mW PEP, the IMD is typically better than -40 dB, which can be considered sufficiently good for most purposes. Since the power gain is specified as 36.5 dB, the maximum drive level for the 600 mW output is 0.13 mW, or -9 dBM. For the final power output of 20 W, a power gain of 15.2 dB minimum is required at the highest operating frequency for the power transistors. A good, inexpensive device for this is the MRF433, which has a 20 dB minimum gain and -30 dB IMD specification at an output level of 12.5 W PEP. The push-pull configuration, due to inconsistent ground planes and broadbanding due to matching compromises usually results in 2 dB to 3 dB gain losses from figures measured in a test fixture. Assuming a transistor power gain of 18 dB, the total will be 54.5 dB, representing an input power of -11 dBM. Later measurements, however, indicated a gain of 56 dB $(\pm 0.5 \text{ dB})$ at the specified power output, making the input level around -13 dBM.




FIGURE 7

Biasing and Feedback

The bias circuit employed with this amplifier is basically similar to the one described earlier, with the exception of having an emitter follower output. A second

*To be introduced.

diode in series with the one normally seen with the clamping diode method compensates for the voltage drop in the base-emitter junction of the emitter follower. Q1 (Figure 8). The minimum current through D1 and D2 is $(I_C/h_{FE})(Q_2 + Q_3)/h_{FE}(Q_1)$, and in this case (2.5/40)/40 = 1.5 mA. Typical hFF for the MRF433 is 40, and with the devices biased to 200 mA each, the standby base current is 10 mA. In operation the load current of O1 then varies between 10 and 62 mA. A Case 77 transistor exhibiting low variations in baseemitter saturation voltage over this current range is MJE240. Base-emitter saturation voltage determines the bias source impedance, which should not exceed approximately 0.3 ohm, representing a 20 mV variation in voltage from idle to full drive conditions. If source impedance exceeds 0.3 ohms, a capacitor of $500 - 1000 \,\mu\text{F}$ should be connected from the emitter of O1 to ground.


The peak dissipation of Q2 is under one watt, making it possible to mount the transistor directly to the circuit board without requiring any additional heat sinking.

Diodes D1 and D2 are located on the lower side of the board, near Q2 and Q3 (Figure 9). The leads are formed to allow the diodes to come into contact with the transistor flanges. The thermal contact achieved in this manner is not the best possible, even when the gaps are filled with silicone compound, but the thermal time constant is lower than with most other methods. Both diodes are used for temperature tracking, although the voltage drop of only one is required to compensate for the VBE forward drop of Q1. The advantages of this circuit are simplicity, low standby current drain, and ease of adjustment with a small trimpot.

The voltages for the negative feedback are derived separately from the collectors of Q2 and Q3 through L6, R6 and L7, R7. Capacitors C5 and C6 are used for dc isolation. Because of the high RF voltage levels on the collectors, this method is only feasible in low- and medium-power amplifiers. At higher power levels, the power-handling requirements for the series resistors (Figure 8), which must be noninductive, become impractical. A feedback voltage source with lower impedance must be provided in such cases.⁸

The MRF433 has a higher figure of merit (emitter periphery/base area) than the MRF475, for example. This results in smaller differences in power gain per given bandwidth, since the device is operating farther away from the 6 dB/octave slope.⁹ Disregarding the package inductances, which affect the Q, the higher figure of merit makes such devices more suitable for broadband operation. The 2 MHz to 30 MHz Δ GPE of the MRF433 is 8 dB, which is divided equally between the negative feedback and the leveling networks C3, R4 and C4, R5. The 2 MHz and 30 MHz impedance values are 9.1, -j3.5 and 2.5, -j2.2 ohms, respectively, although the 2 MHz values are not given in the data sheet.

At 30 MHz we can first determine what type of transformer is needed for the 50-ohm input interface. The effective transformer load impedance is $2\sqrt{(2.5^2 + 2.2^2)}$ + 2(2.4) ohms (leveling networks) = 11.5 ohms, which indicates that a 4:1 impedance ratio is the closest possible (see Figures 3B, 4A, and 8). These values are accurate for practical purposes, but they are not exact, since part of the capacitive reactance in C3 and C4 will be cancelled, depending on the transformer characteristics.





The output matching is done with a transformer similar to that described in the first part of this paper (Figures 4B, 4C). This transformer employs a multi-turn primary, which can be provided with a center tap for the collector dc feed. In addition to a higher primary inductance, more effective coupling between the two transformer halves is obtained, which is important regarding the even-order harmonic suppression.

28-Volt Version

A 28-V version of this unit has also been designed with the MHW592 and a pair of MRF401s. The only major change required is the output transformer, which should have a 1:1 impedance ratio in this case. The transformer consists of six turns of RG-196 coaxial cable wound on an Indiana General F-627-8-Q1 toroid. Each end of the braid is connected to the collectors, and the inner conductor forms the secondary. A connection is made in the center of the braid (three turns from each end) to form the center tap and dc feed.

The MRF433 and MRF401 have almost similar input characteristics, and no changes are necessary in the input circuit, except for the series feedback resistors, which should be 68-82 ohms and 1 W.

In designing the gain-leveling networks, another approach can be taken, which does not involve the computer program described in Reference 8. Although the input VSWR is not optimized, it has proved to give satisfactory results.

The amount of negative feedback is difficult to determine, as it depends on the device type and size and the physical circuit layout. The operating voltage has a minimal effect on the transistor input characteristics, which are more determined by the electrical size of the die. High-power transistors have lower input impedances and higher capacitances, and phase errors are more likely to occur due to circuit inductances.

Since the input capacitance is an indication of electrical size of the device, we can take the paralleled value (X_p) at 2 MHz, which is $X_s + (R_s^2/X_s)$ and for MRF433 3.5 + (9.1²/3.5) = 27 ohms. The X_p of the largest devices available today is around 10 ohms at 30 MHz, and experience has shown that the maximum feedback should be limited to about 5 dB in such case. Using these figures

as constants, and assuming the GPE is at least 10 dB, we can estimate the amount of feedback as: $5/(10^2/27) + 5 = 6.35$ dB, although only 4 dB was necessary in this design due to the low Δ GPE of the devices.

The series base resistors (R4 and R5) can be calculated for 4 dB loss as follows:

$$\frac{[(V_{in} \times \Delta 4dB) - V_{in}]}{I_{in}} = \frac{[(0.79 \times 1.58) - 0.79]}{0.04}$$

= 11.45 ohms, or

$$11.45/2 = 5.72$$
 ohms each.

 $Z_{in}(2 \text{ MHz}) = \sqrt{(9.1^2 + 3.5^2)} = 9.75 \text{ ohms, in Class AB}$ push-pull 19.5 ohms.

$$P_{in} = 20 \text{ W} - 28 \text{ dB} = 20/630 = 0.032 \text{ W}$$

VRMS (base to base) =
$$\sqrt{(0.032 \times 19.5)} = 0.79 \text{ V}$$

$$I_{in} = V_{in}/R_{in} = 0.79/19.5 = 0.04 A$$

 $\Delta V4 \, dB = \sqrt{[Log^{-1}(4/10)]} = 1.58 \, V$

The parallel capacitors (C3 and C4) should be selected to resonate with R (5.7 ohms) somewhere in the midband. At 15 MHz, out of the standard values, 1800 pF appears to be the closest, having a negligible reactance at 2 MHz, and 2.8 ohms at 30 MHz, where most of the capacitive reactance is cancelled by the transformer winding inductance.

Measurements and Performance Data

The output harmonic contents of this amplifier are substantially lower than normally seen in a Class AB system operating at this power level and having a 4.5-octave bandwidth. All harmonics except the third are attenuated more than 30 dB across the band. Between 20 and 30 MHz, -40 to -55 dB is typical. The third harmonic




FIGURE 10

Intermodulation Distortion and Power Gain versus Frequency (Upper Curves). Input VSWR and Collector Efficiency (excluding MHW591) (Lower Curves).




FIGURE 9 Component Layout Diagram of 20 W, 55 dB High-Performance Driver

The leads of D1 and D2 are bent to allow the diodes to contact the transistor mounting flanges.

Note that the mounting pad of Q1 must be connected to the lower side of the board through an eyelet or a plated through-hole.

has its highest amplitude (-20 to -22 dB), as can be expected, below 20 MHz. The measurements were done at an output level of 20 W CW and with 200 mA collector idle current per device. Increasing it to 400 mA improves these numbers by 3-4 dB, and also reduces the amplitudes of d5, d7, d9, and d11 by an average of 10 dB, but at the cost of 2-3 dB higher d3.




FIGURE 11 - IMD versus Power Output

CONCLUSION

The stability of both designs (excluding the 28 V unit) was tested into reactive loads using a setup described in Reference 8. Both were found to be stable into 5:1 load mismatch up to 7 MHz, 10:1 up to 30 MHz, except the latter design did not exhibit breakups even at 30:1 in the 20-30 MHz range. If the test is performed under two-tone conditions, where the power output varies from zero to maximum at the rate of the frequency difference, it is easy to see at once if instabilities occur at any power level.

The two-tone source employed in all tests consists of a pair of crystal oscillators, separated by 1 kHz, at each test frequency. The IMD (d₃) is typically -60 dB and the harmonics -70 dB when one oscillator is disconnected for CW measurements.

HP435 power meters were used with Anzac CH-130-4 and CD-920-4 directional couplers and appropriate attenuators. Other instruments included HP141T analyzer system and Tektronix 7704A oscilloscope-spectrum analyzer combination.

REFERENCES

- 1. "Linearized Class B Transistor Amplifiers," IEEE Journal of Solid State Circuits, Vol. SC-11, No. 2, April, 1976.
- 2. Pappenfus, Bruene and Schoenike, "Single Sideband Principles and Circuits," McGraw-Hill.
- 3. Reference Data for Radio Engineers, ITT, Howard & Sams Co., Inc.
- H. Grandberg, "Broadband Transformers and Power Combining Techniques for RF," AN-749, Motorola Semiconductor Products Inc.
- H. Grandberg, "Measuring the Intermodulation Distortion of Linear Amplifiers," EB-38, Motorola Semiconductor Products Inc.
- 6. K. Simons, Technical Handbook for CATV Systems, Third Edition, Jerrold Electronics Corp.
- 7. Data Sheets, Motorola MRF475, MRF476, MRF433, and MHW591
- H. Grandberg, "Two-Stage 1 KW Solid-State Linear Amplifier," AN-758, Motorola Semiconductor Products Inc.
- 9. Phillips, "Transistor Engineering," McGraw-Hill.

The PCB layouts below are a supplement to Figures 5 and 9 and may be used for generating printed circuit artwork.




FIGURE 12 - PCB Layout of Low-Cost 20W Amplifier (not full size)




FIGURE 13 – PCB Layout of Low-Cost 20W, 55dB High-Performance Driver (not full size)

AN-791

A SIMPLIFIED APPROACH TO VHF POWER AMPLIFIER DESIGN

Prepared by Helge O. Granberg RF Circuits Engineering

This note discusses the design of 35-W and 75-W VHF linear amplifiers. The construction technique features printed inductors, the design theory of which is fully described. Complete constructional details, including a printed circuit layout, facilitate easy reproduction of the amplifiers.

Solid-state VHF amplifier design can be simplified by employing printed or etched lines for impedance matching. The lines, having a distant ground-plane reference and high Z_0 , can be treated as lumped constant inductors, and make design and duplication easier than with wire-wound inductors.

An example is an optimized 35-W amplifier which yields over 10 dB of power gain across the 2-meter amateur band. It employs an inexpensive, non-internally matched transistor, the MRF240, which has good linear

characteristics for SSB operation.

A higher power version with the same board layout is concentrated around the MRF247, although this results in some compromise in the impedance matching.

A carrier operated T/R switch (COR) is incorporated, allowing applications such as a booster amplifier for hand-held and mobile radios.

Both designs are biased class AB for linear operation, but are suitable for FM operation as well. Figure 1 shows the two amplifiers.




FIGURE 1 - 35-watt and 75-watt Engineering Models

GENERAL

VHF solid state amplifier design is almost exclusively done with, lumped constant LC matching networks. Broadband transformer matching is feasible when extremely wide bandwidths'are required. Transmission lines for impedance transformation usually require quarterwave electrical lengths and make designs bulky at VHF unless materials with high dielectric constant are used. Transmission lines can be realized with coaxial cable or printed lines (strip-lines) on a circuit board with a continuous ground plane, separated by a suitable dielectric material. The printed airlines discussed here are, in fact, high characteristic impedance transmission lines which, for the purposes of design calculation, are treated as inductors: therefore the quality of the board material is less critical. The printed airlines also have the advantage of repeatability and easy access for designing multielement networks. The network calculations can be done in the same manner as if lumped-constant, round-wire inductors were used.

Input and output impedance matching in transistor amplifiers is required to transform the source impedance (usually 50 ohms) to the low complex input impedance of the device. The output load impedance, which is a function of the supply voltage and power level, must also be matched to a 50-ohm load except in multistage driver designs.

At VHF, the input and output impedances of a power transistor are both usually inductive in reactance (designated as +JX in data sheets), becoming capacitive (-JX) at lower frequencies. For transistors such as MRF240, 2N6084 and 2N5591, the crossover point is around 100 MHz. This is determined by the transistor die size, geometry and package type, and smaller devices can be capacitive up to UHF frequencies.

Since the bandwidth required here is only a fraction of an octave, (140-150 MHz) the impedance matching can be adequately done with two section networks. In Figure 2, X_1 , which represents the +J input of the MRF240 transistor is not part of the external input matching network. C_1 and C_6 are dc blocking capacitors with measured parasitic inductances of close to 12 nH at the center frequency when the lead lengths are 0.1 inch. These inductances, as well as the relay inductance, are added to the values of L_1 and L_5 .

If the relay were used in a 50-ohm system, it would result in 0.3 dB power loss due to impedance mismatch and losses. This can be minimized if the relay inductance is used as part of a resonant circuit, but the series inductance (37 nH per contact pair) obviously places an upper frequency limit.

The simplest approach to matching network design is with a purely resistive source and load. This can be accomplished by compensating the +J with an equal amount of capacitance (-J). C_3 and C_4 are used to accomplish the compensation in Figure 2. This is not always practical, however, especially when maximum bandwidths are required. In this case, only part of the inductive component may be cancelled, leaving the base and collector still inductively reactive. In either case, it may be considered that part of the impedance-matching occurs within the device package itself; this is more obvious with internally matched devices, which are discussed later.

35-W LINEAR AMPLIFIER

The MRF240 was chosen for this application due to its ruggedness against load mismatch and inherently high power gain for a non-internally matched device. The transistor is rated for an output power of 40 W and a power gain of 8 dB at 175 MHz. A typical power gain at 145 MHz is 10 to 11 dB. At this frequency the input and output impedances of the MRF240 are 0.6 +J 0.8 ohms and 2.0 +J 0.1 ohms respectively ($P_{OUI} = 35$ W).

Before designing the matching networks, the values of C_3 and C_4 must be established to cancel the inductive reactance components at the base and the collector. For the input, the series numbers 0.6 +J 0.8 must be converted to parallel equivalent values, either by using a Smith chart or equations in references 3 and 4. The resulting equivalent values are: $R_p = 1.67$ ohms, $X_p = 1.25$ ohms or 880 pF.

All capacitors have a series inductive reactance component, normally called parasitic inductance. It could be only a fraction of a microhenry, but at VHF its effect is large enough to be taken into consideration. The para-




FIGURE 2 - Impedance Matching Network for 35 watt VHF Amplifier

sitic inductance results in an increased effective value of capacitance, and is frequency and impedance-level dependent.

The unencapsulated mica capacitors, widely used in VHF power applications, range from 1 to 2 nH in parasitic inductance for a single plate type, (up to 360 to 390 pF nominal values) depending on the mounting technique. Assuming a parasitic inductance of 1.5 nH, the equivalent low-frequency value can be calculated with Equation 1 as:

$$C_{\text{Equiv}} = \frac{C}{1 + [(2\pi f)^2 \text{ LC}] \ 10^{-9}}$$
(1)

where C = effective capacitance required in pF L = parasitic inductance in nH f = frequency in MHz

Substituting the values in equation (1):

$$C_{\text{Equiv}} = \frac{880}{1 + [(910)^2 \times 1.5 \times 880] \ 10^{-9}} = 420 \text{ pF}$$

Thus, for the required 880 pF, a capacitor of this type with equivalent low-frequency value of 420 pF, or the closest standard (390 pF), should be used.

Similarly, converting the output impedance (2.0 +J 0.1 ohms) to parallel form, $R_P = 2.01$ ohms and $X_P =$ +J 26.8 ohms. The X_C represents a capacitance value of 47 pF for C₄ (from Equation 2), or a 43 pF nominal value.

$$C = \left(\frac{1}{\frac{X_C}{2\pi f}}\right)^{10^6}$$
(2)

where X_C = capacitive reactance in ohms C = capacitance in pF

f = frequency in MHz

This high reactance in parallel with the low collector impedance had no noticeable effect and was completely omitted in later functional tests of the unit. It would be easy to see from a Smith chart that the resistive components of 1.67 ohms and 2.01 ohms remain unchanged, and can be treated as a purely resistive load and source for the matching network calculations.

At high frequencies the base-emitter impedance of the transistor die itself is always lower than the collector output impedance. With power devices, both can be only a fraction of an ohm. The input impedance is increased by the base and emitter bonding wire and package lead frame inductances, which are effectively in series with the transistor base (Figure 2, X_1 and X_2). The collector has normally much less series inductance since it is attached directly to the package bonding pad.

From this it can be seen that part of the matching network is actually built into the transistor package, and it is obvious that the amplifier bandwidth cannot be accurately determined by calculating the Q values of the external matching networks. (See the discussion of a 75-W linear amplifier.)

As an approximation, the 3 dB bandwidth can be used to obtain a starting point. Assuming a 15 MHz bandwidth at ± 1.5 dB is desired at 145 MHz center frequency, a loaded Q of approximately 9 is required. For simplicity this number is applied to both input and output network design.

In Figure 2, X_1 and X_2 represent the inductive impedance component of the transistor and are shown only to give an idea of the transistor internal structure. The values of L_1 , L_2 and C_2 can be obtained from the Appendix, or calculated by using Equation 3:

$$XL_{1} = R_{S}B$$

$$XL_{2} = R_{L}Q$$

$$XC_{2} = \frac{A}{Q+B}$$
(3)
$$A = R_{L}(1+Q^{2})$$

$$B = \sqrt{\frac{A}{R_{S}}-1}$$

where R_S = source impedance R_I = load impedance

KL - Ioau Impeua

For Q = 9:

 $XL_{1} = R_{S}B = 50 \times 1.32 = 66 \text{ ohms}$ $XL_{2} = R_{L}Q = 1.67 \times 9 = 15 \text{ ohms}$ $XC_{2} = \frac{A}{Q+B} = \frac{137}{9+1.32} = 13.3 \text{ ohms}$ $A = 1.67 (1+9^{2}) = 137$ $B = \sqrt{\frac{A}{50-1}} = 1.32$

where $R_S = 50$ ohms, $R_L = 1.67$ ohms

Since
$$L = \left(\frac{XL}{2\pi f}\right)^{10^3}$$
 (4)

where XL = inductive reactance in ohms

L = inductance in nH

f = frequency in MHz

we have from Equations 3 and 4:

$$L_1 = 73 \text{ nH}$$

 $L_2 = 16 \text{ nH}$
 $C_2 = 82 \text{ pF}$

Subtracting the relay inductance (37 nH) and the parasitic inductance of the blocking capacitor C_1 (12 nH) from the total value of L_1 , $L_1' = 24$ nH. This means the total printed line inductance must be $L_1' + L_2 = 24 + 16 = 40$ nH.

Calculating the values of the output network in a similar manner, the values for L_4 , L_5 and C_5 are obtained as 20 nH, 83 nH and 70 pF, respectively, and L_5' becomes 34 nH.

The capacitors employed for C_2 and C_5 are of the same unencapsulated mica type as C_3 , but smaller in size, and their parasitic inductance is only about 1 nH. The equivalent values for C_2 and C_5 would then be 77 pF and 66 pF according to Equation 1. These are nonstandard values, and considering a 5% tolerance, a 68 pF marked value can be used for both.


Inductors L_1 , L_2 , L_4 and L_5 are comprised of etched lines on the circuit board. To determine their widths and lengths, the inductance of each line per unit length must be established. From the tables in the Reference section, it can be extrapolated that the inductance of #25 round wire is 24 nH per inch and #26 wire nearly 26 nH per inch. When a ground plane is 0.15 inch below, which in this case is the heat sink, and the side grounds are off an equal distance, the inductance is about onehalf of this, which has been verified by measurement.

If the circuit board is made of 1-ounce, copper-clad material, (one ounce of copper per one square foot) the copper thickness is 1.4 mils. With a one mil solder plating, the total thickness is 2.4 mils, and a 100-mil-wide strip would be equivalent to a #26 round wire having a 240 square mil cross sectional area. Similarly, a 130-milwide strip would be equivalent to a #25 round wire with 312 square mil area. A wider line would have lower losses but would also be physically longer for a given inductance. As a compromise, a narrow line was used for the input in this design, and a wider line for the output, where the losses due to the high RF currents are more evident. Bends in the line have a minimal effect to the inductance compared to the presence of the ground plane.

From the above, the resulting inductances for the 100 mil and 130 mil lines are 13 nH per inch and 12 nH

per inch, respectively. This means that for $L_1 + L_2$ a total length of 3.1 inches is required, and 4.4 inches for $L_4 + L_5'$. Then, for $L_2 = 16$ nH, C₂ should be located 1.3 inches from the transistor base along the input line. For $L_4 = 20$ nH, C₅ should be 1.6 inches from the collector along the output line. The Power Output and Efficiency vs. Power Input of the 35-W amplifier is shown in Figure 3.

FIGURE 3 – Power Input vs. Power Output and Collector Efficiency of 35-W Amplifier



75-W LINEAR AMPLIFIER

The MRF247 employed in this design is a version of the well-known MRF245, which has been reprocessed to improve the linear characteristics. It is a much larger device than the MRF240, resulting in lower input and output impedances. However, it employs internal base matching with a built-in MOS capacitor to bring the base impedance up to a level where external low loss matching networks can be realized.

In Figure 4 the dashed line encircles the specially designed T matching network, including the metal oxide capacitor X_4 . X_1 , X_2 , and X_3 represent the bonding wires whose inductances can be varied by controlling the loop heights. This network will be part of the total matching network designed to match the transistor to function in a practical circuit.





FIGURE 4 - 75-Watt Amplifier Impedance Matching Network

Underside View of 75-W Amplifier



The internal matching still leaves the input impedance inductively reactive.

The MRF247 input impedance under forward biased conditions (100 mA) is 0.45 + J 0.85 ohms at 145 MHz, which translates to 2.06 + J 1.08 ohms in parallel form. A capacitive reactance of -J 1.08 ohms, converting to 1018 pF is required for C₃. The nominal value equivalent value, using Equation 1, is obtained as 450 pF.

Since the remaining resistive component of the base impedance (2.06 ohms) is only slightly higher than that of the MRF240, only minor changes in the input matching network are necessary. When $L_1 + L_2$ is fixed, and only their ratio can be varied, the resulting Q will be lower for the increased R_L . If only $L_1 + L_2$ is known, the Q can be calculated with Equation 5 as:

$$Q = \frac{[4X_T^2 + (R_S^2/R_L + X_T^2/R_L - R_S)4(R_S - R_L)]^{\frac{1}{2}} - 2X_T}{2(R_S - R_L)}$$
(5)

where

$$\begin{array}{l} X_T = XL_1 + XL_2 \text{ or } XL_4 + XL_5 \\ \\ R_S = \text{source impedance} \\ R_L = \text{load impedance} \\ \\ \text{network calculations} \end{array}$$

Therefore,

$$Q = \frac{\sqrt{[26244 + (1214 + 3185 - 50) (192)] - 162}}{95.88}$$
$$Q = \frac{928 - 162}{95.88} = 7.99$$

Q = 8

where

$$X_T = XL_1 + XL_2 = 81$$
 ohms
RS = 50 ohms
RL = 2.06 ohms

Then, with Equations 1, 2, 3 and 4, the values for L_1 , L_2 and C_2 can be calculated as: $L_1 = 71$ nH, $L_2 = 18$ nH, $C_2 = 63$ pF (56 pF nearest standard). The position of C_2 will be approximately 1.6 inches from the transistor base. (See line inductance calculations in the discussion for the 35-watt amplifier.)

The measured output impedance of MRF247 is 0.65 +J 0.45 ohms, which is much lower and more reactive than the values shown for MRF240. The output matching must also be done with the existing total line inductance, $(L_4 + L_5)$ and it can be expected that a higher factor of compromise in the output matching is evident regarding the network bandwidth.

The above impedance numbers convert to 0.96 ohms resistive and -J 1.39 ohms reactive in parallel form. Since -J 1.39 ohms = 790 pF, a nominal value of 400 pF (C₄) is required at the collector. To find the Q:

$$X_T = 94 \text{ ohms} (XL_4 + XL_5)$$

 $R_S = 0.96 \text{ ohms}$
 $R_L = 50 \text{ ohms}$


Then:

Q = 13.7 (Eq. 5), and: L₄ = 13 ohms = 14 nH L₅ = 81 ohms = 89 nH C₅ = 11.8 ohms = 93 pF

A practical value of 82-91 pF can be used for C_5 , and it should be located 1.1 inches along the output line from the collector, to give the above inductance values for L_4 and L_5 .

Although the output Q is higher than the value calculated earlier for the 40 W unit, the total bandwidth of this version is increased as shown in Figure 7. The input matching network is usually dominant in determining the total bandwidth since the impedance transformation required is greater than the output requires, although the output circuit also has secondary effect. The internal matching elements of the device further make the total effective Q even lower than the calculated value, which in this case was 8. The higher output Q usually results in higher collector efficiency and better harmonic suppression, but at the same time the circulating RF currents will increase, resulting in higher overall circuit losses which is especially noticeable at increased power levels. These factors are difficult to determine without knowing all the internal transistor parameters.

FIGURE 5 — Power Input vs. Power Output and Collector Efficiency of 75-W Amplifier



CLASS AB BIASING AND OTHER CONSIDERATIONS

The biasing system, as seen in Figure 6, uses a forward

biased transistor, Q_2 , to provide a voltage source of 0.6 to 0.7 volts. When the collector is connected to the base, a second current path is formed, decreasing the base current according to the h_{FE}, and thus lowering the voltage drop across the base-emitter junction. In this manner the voltage drop can be adjusted by selecting the appropriate h_{FE} for Q_2 . For the 2N5190 series h_{FE} is typically in the range of 80-100, although the minimum spec is 20-25.

Typical hFE's for the MRF240 and MRF247 are 50-60, and the worst case collector currents around 4A and 9A respectively. The minimum base currents required, $I_E(Q_2)$ are 80 mA and 180 mA (I_C/h_{FF}).

$$R_2 = \frac{V_{CC} - V_{BE}(Q_2)}{I_E(Q_2)} = 160 \text{ ohms and } 75 \text{ ohms.}$$

The bias, which should not exceed 50 mA for MRF240 and 150 mA for MRF247, can be further adjusted by varying the value of R_2 , but the minimum $I_E(Q_2)$ should be maintained.

It should be noted that since Q_2 is attached to the heat sink for temperature tracking purposes, its collector must be electrically isolated from the ground. The anodized surface of the heat sink is normally sufficient, or a separate insulating washer can be employed.

The 0.3 dB relay insertion loss mentioned earlier amounts to a VSWR of 1.7:1. However, the reflected power is only 0.2% (VSWR = 1.1:1) in a straight-through mode (receive), indicating that most of the relay losses are due to contact resistance and the dielectric insula-




FIGURE 6

tion resistance, rather than impedance mismatch.

Both amplifier designs may be employed in FM applications without modification. The bias networks may be omitted and L_6 connected to ground, which modifies the operation to Class C. The increased input impedance of the device operating class C results in increased input VSWR, but it will still remain less than 1.5:1 for the 145-150 MHz band.





FIGURE 7 - IMD vs. Power Output

FIGURE 8 - Power Gain and VSWR vs. Frequency



The two amplifiers may be connected in cascade to provide a total power gain of around 20 dB; however, an attenuator of 4 to 6 dB is required between the two units to prevent overdrive of the MRF247. Since 10 to 20 watts will be dissipated in the attenuator, it cannot be built from discrete resistors. Most convenient, size and costwise, are the thin film attenuators such as those manufactured by Pyrofilm.


The COR circuit requires 400 to 500 mW for the relay to switch. At this drive level, without the attenuator, the second an plifier would already produce full power output.

The COR (Figure 5) incorporates one of the standard circuits popular with mobile add-on amplifiers. Part of the RF input signal is being rectified by D_1 . The dc turns on Q_3 which activates the relay. L_7 and R_3 provide the bias for D_1 and Q_3 , and D_2 suppresses inductive transients produced by the relay coil inductance. A time constant for SSB operation is provided by C_{12} , whose value can be changed according to individual requirements. For FM this capacitor can also be omitted along with the bias network.

The repeatability of these amplifiers has been proven by constructing more than half a dozen units. Capacitors C_2 and C_5 were simply located within the marked areas on the circuit board (see Figure 9 and the photograph). On these capacitors, 20% tolerances can be allowed, but this may result in adjustments of each individual unit for optimum performance.

References

- 1. Frederick Emmons Terman, Sc. D. Radio Engineers Handbook, McGraw - Hill Co., Inc., 1943
- 2. Donald Kochen, Practical VHF and UHF Coil Winding Data, *Ham Radio*, April 1971
- Davis, "Matching Network Design with Computer Solutions," AN-267, Motorola Semiconductor Products Inc. (See appendix).
- 4. Becciolini, "Impedance Matching Networks Applied to RF Power Transistors," AN-721, Motorola Semiconductor Products Inc.






FIGURE 10 - Printed Circuit Board Layout (not full size)


APPENDIX

This information was originally published in Motorola Application Note AN-267, "Matching Network Designs with Computer Solutions."

NETWORK D

The following is a computer solution for an RF "Tee" matching network.

Tuning is accomplished by using a variable capacitor



for C₁. Variable matching may also be accomplished by increasing X_{L2} and adding an equal amount of X_C in series in the form of a variable capacitor.

TO DESIGN A NETWORK USING THE TABLES

- 1. Define Q, in column one, as X_{L1}/R_1 .
- 2. For an R₁ to be matched and a desired Q, read the reactances of the network components from the charts.
- 3. X_{L1}' is equal to the quantity X_{L1} obtained from the tables plus $|X_{Cout}|$.
- 4. This completes the network.

۵	x _{L1}	× _{L2}	× _{C1}	R ₁
8	8	27.39	7.6	1
8	16	63.25	14.03	2
8	24	85.15	20.1	3
8	32	102.47	25.87	4
8	40	117.26	31.42	5
8	48	130.38	36.77	6
8	56	142.3	41.95	7
8	64	153.3	46.99	8
8	72	163.55	51.9	9
8	80	173.21	56.7	10
8	88	182.35	61.39	11
8 8	96 104	191.05 199.37	65.98 70.49	12 13
8	104	207.36	74.91	14
8	112	215.06	79.26	15
8	120	222.49	83.54	16
8	136	229.67	87.74	17
8	144	236.64	91.89	18
8	152	243.41	95.97	19
8	160	250	100	20
8	168	256.42	103.97	21
8	176	262.68	107.9	22
8	184	268.79	111.77	23
8	192	274.77	115.59	24
8	200	280.62	119.38	25
8	208	286.36	123.11	26
8	216	291.98	126.81	27
8	224	297.49	130.47	28
8	232	302. 9	134.09	29
8	240	308.22	137.67	30
8	256	318.59	144.73	32
8	272	328.63	151.65	34
8	288	338.38	158.46	36
8	304	347.85	165.14	38
8	320	357.07	171.71	40
8	336	366.06	178.18	42
8	352	374.83	184.56	44
8	368	383.41	190.83	46
8 8	384 400	391.79 400	197.02 203.13	48 50
8	400 440	400 419.82	203.13	55
8	440	419.82	232.49	60
8	480 520	456.89	246.53	65
8	560	474.34	260.2	70
8	600	491.17	273.52	75
8	640	507.44	286.52	80
8	680	523.21	299.23	85
8	720	538.52	311.66	90
8	760	553.4	323.84	95
8	800	567.89	335.78	100
8	1000	635.41	392.36	125
8	1200	696.42	444.63	150
8	1400	752.5	493.49	175
8	1600	804.67	539.57	200
8	1800	853.67	583.29	225
8	2000	900	625	250
8	2200	944.06	664.96	275
8	2400	986.15	703.38	300

٩	× _{L1}	× _{L2}	x _{C1}	R ₁
9	9	40	8.37	1
9	18	75.5	15.6	2
9	27	98.99	22.4	3
9	36	117.9	28.88	4
9	45	134.16	35.09	5
9	54	148.66	41.09	6
9	63	161.86	46.91	7
9	72	174.07	52.56	8
9	81	185.47	58.07	9
9	90	196.21	63.45	10
9	99	206.4	68.71	11 12
9	108	216.1	73.86 78.92	12
9 9	117 126	225.39 234.31	78.92 83.88	14
9	135	234.31	88.76	15
9	144	251.2	93.55	16
9	153	259.23	98.28	17
9	162	267.02	102.93	18
9	171	274.59	107.51	19
9	180	281.96	112.03	20
9	189	289.14	116.49	21
9	198	296.14	120.89	22
9	207	302.99	125.23	23
9	216	309.68	129.53	24
9	225	316.23	133.77	25
9	234	322.65	137.97	26
9	243	328.94	142.12	27
9	252	335.11	146.22	28
9	261	341.17	150.28	29
9	270	347.13	154.3	30
9	288	358.75	162.23	32
9	306	370	170	34
9	324	380.92	177.63	36
9	342	391.54	185.14	38
9	360	401.87	192.52	40
9	378	411.95	199.78	42
9	396	421.78	206.93	44
9	414	431.39	213.98	46
9	432	440.79	220.93	48
9	450	450	227.78	50
9	495	472.23	244.52	55
9	540	493.46	260.74	60
9	585	513.81	276.51	65
9	630 675	533.39	291.85 306.8	70
9 9	675	552.27	306.8	75 80
9	720 765	570.53 588.22	321.4 335.67	80
9	810	605.39	349.63	90
9	855	622.09	363.31	90 95
9	900	638.36	376.71	100
9	1125	714.14	440.24	125
9	1350	782.62	498.94	150
9	1575	845.58	553.81	175
9	1800	904.16	605.54	200
9	2025	959.17	654.64	225
9	2250	1011.19	701.48	250
9	2475	1060.66	746.36	275
9	2700	1107.93	789.51	300
		L		

AN-827

THE TECHNIQUE OF DIRECT PROGRAMMING BY USING A TWO-MODULUS PRESCALER

Prepared by PLL Applications

INTRODUCTION

The MC12009, MC12011, or MC12013 can be used as part of a variable modulus (divisor) prescaling subsystem used in certain Digital Phase-Locked Loops (PLL).

More often than not, the feedback loop of any PLL contains a counter-divider. Many methods are available for building a divider, but not all are simple, economical, or convenient in a particular application.

The technique and system described here offer a new approach to the construction of a phase-locked loop divider. In addition to using either the MC12009, MC12011, or the MC12013 variable modulus prescaler, this system requires an MC12014 Counter Control Logic Function, together with suitable programmable counters (e.g., MC4016s or SN74LS716s). Data sheets for these additional devices should be consulted for their particular functional descriptions.

DESIGN CONSIDERATIONS


The disadvantage of using a fixed modulus (\neq P) for frequency division in high-frequency phase-locked loops (PLL) is that it requires dividing the desired reference frequency by P also (desired reference frequency equals channel spacing).

The MC12009/11/13 are especially designed for use with a technique called "variable modulus prescaling". This technique allows a simple MECL two-modulus prescaler to be controlled by a relatively slow MTTL programmer counter. The use of this technique permits direct high-frequency prescaling without any sacrifice in resolution since it is no longer necessary to divide the reference frequency by the modulus of the high-frequency prescaler.

The theory of "variable modulus prescaling" may be explained by considering the system shown in Figure 1. For the loop shown:

$$f_{out} = N \bullet P \bullet f_{ref}$$
(1)


FIGURE 1 - FREQUENCY SYNTHESIS BY PRESCALING



where P is fixed and N is variable. For a change of 1 in N, the output frequency changes by $P \bullet f_{ref}$. If f_{ref} equals the desired channel spacing, then only every P channel may be programmed using this method. A problem remains: how to program intermediate channels.

One solution to this problem is shown in Figure 2.

FIGURE 2 - FREQUENCY SYNTHESIS BY PRESCALING



 $A \div P$ is placed in series with the desired channel spacing (frequency) to give a new reference frequency: channel spacing/P.

Another solution is found by considering the defining equation (1) for f_{OUT} of Figure 1. From the equation it may be seen that only every P channel can be programmed simply, because N is always an integer. To obtain intermediate channels, P must be multiplied by an integer plus a fraction. This fraction would be of the form: A/P. If N is defined to be an integer number, Np, plus a fraction, A/P, N may be expressed as:

N = NP + A/P.

or:

Substituting this expression for N in equation 1 gives:

$$f_{out} = (NP + A/P) \bullet P \bullet f_{ref}$$
(2)

$$f_{out} = (NPP + A) \bullet f_{ref}$$
 (3)

$$f_{out} = NP \bullet P \bullet f_{ref} + A \bullet f_{ref}.$$
(4)

Equation 4 shows that all channels can be obtained directly if N can take on fractional values. Since it is difficult

to multiply by a fractional number, equation 4 must be synthesized by some other means.

Taking equation 3 and adding $\pm AP$ to the coefficient of f_{ref} , the equation becomes:

$$f_{out} = (NP \bullet P + A + A \bullet P - A \bullet P) f_{ref}.$$
 (5)


Collecting terms and factoring gives:

$$f_{out} = [(N_P - A) P + A (P + 1)] f_{ref}$$
 (6)

From equation 6 it becomes apparent that the fractional part of N can be synthesized by using a two-modulus counter (P and P + 1) and dividing by the upper modulus, A times, and the lower modulus (Np - A) times.

This equation (6) suggests the circuit configuration in Figure 3. The A counter shown must be the type that

FIGURE 3 – FREQUENCY SYNTHESIS BY TWO MODULUS PRESCALING



counts from the programmed state (A) to the enable state, and remains in this state until divide by Np is completed in the programmable counter.

In operation, the prescaler divides by P + 1, A times. For every P + 1 pulse into the prescaler, both the A counter and Np counter are decremented by 1. The prescaler divides by P + 1 until the A counter reaches the zero state. At the end of $(P + 1) \bullet A$ pulses, the state of the Np counter aguals (Np - A). The modulus of the prescaler then changes to P. The variable modulus counter divides by P until the remaining court, (Np - A) in the Np counter, is decremented to zero. Finally, when this is completed, the A and Np counters are reset and the cycle repeats.

To further understand this prescaling technique, consider the case with P = 10. Equation 6 becomes:

If Np consists of 2 decades of counters then:

$$NP = 10 NP1 + NP0$$

(Np1 is the most significant digit),

and equation 7 becomes:





FIGURE 4 DIRECT PROGRAMMING UTILIZING TWO-MODULUS PRESCALER



fout = (100 Np1 + 10 Np0 + A) fref.

To do variable modulus prescaling using the variable modulus prescalers (MC12009/11/13) and programmable divide by N counters (MC4016, MC4018) one additional part is required: the MC12014 (Counter Control Logic).

In variable modulus prescaling the MC12014 serves a dual purpose: it detects the terminal (zero) count of the A counter, to switch the modulus of the MC12013; and it extends the maximum operating frequency of the programmable counters to above 25 MHz. (See the MC12014 data sheet for a detailed description of the Counter Control Logic).

Figure 4 shows the method of interconnecting the MC12013, MC12014, and MC4016 (or MC4018) for variable modulus prescaling. To understand the operation of the circuit shown in Figure 4, consider division by 43. Division by 43 is done by programming $Np_1 = 0$, $Np_0 = 4$, and A = 3.

Waveforms for various points in the circuit are shown in Figure 5 for this division. From the waveforms it may be seen that the two-modulus prescaler starts in the divide by 11 mode, and the first input pulse causes point A to go high. This positive transition decrements the Np counter to 3, and counter A to 2.

After 11 pulses, point (A) again goes high; the Np counter decrements to 2 and the A counter to 1. The "2" contained in the Np counter enables the inputs to the frequency extender portion of the MC12014. After 11 more pulses point (A) goes high again.

With this position transition at (A), the output (fout) of the MC12014 goes low, the Np counter goes to 1,

and the A counter goes to 0. The zero state of the A counter is detected by the MC12014, causing point Bto go to 1 and changing the modulus of the MC12013 to 10 at the start of the cycle.

When four goes low, the programmable counters are reset to the programmed number. After 11 pulses (the enable went high after the start of the cycle and therefore doesn't change the modulus until the next cycle), point (A) makes another positive transition. This positive transition causes fout to return high, release the preset on the counter, and generates a pulse to clear the latch (return point (B) to 0).

After 10 pulses the cycle begins again (point (B) was high prior to point (A) going high). The number of input pulses that have occured during this entire operation is: 11 + 11 + 11 + 10 = 43. Figures 6 and 7 show the waveforms for divide by 42 and divide by 44 respectively.

The variable modulus prescaling technique may be used in any application as long as the number in the Np counter is greater than or equal to the number in the A counter. Failure to observe this rule will result in erroneous results. (For example, for the system shown in Figure 4 if the number 45 is programmed, the circuit actually will divide by 44. This is not a serious restriction since Np is greater than A in most applications).

It is important to note that the A counter has been composed of only one counter for discussion only; where required, the A counter may be made as large as needed by cascading several programmable counters. Figure 8 shows the method of interconnecting counters. Operation is previously described. The number of stages in the A counter should not exceed the number of stages for the




FIGURE 8 -- METHOD OF INTERCONNECTING COUNTERS

Np counters. As many counters as desired may be cascaded, as long as fan-in and fan-out rules for each part are observed.

The theory of "variable modulus prescaling" developed above, examined a case in which the upper modulus of the two-modulus prescaler was 1 greater than the lower modulus. However, the technique described is by no means limited to this one special case. There are applications in which it is desirable to use moduli other than P/(P + 1).

It can be shown that for a general case in which the moduli of the two-modulus prescaler are P and P + M, equation 6 becomes:


$$f_{out} = [(N_P - A)P + A(P + M)] \bullet f_{ref}$$


or

$$f_{out} = [NP \bullet P + M \bullet A] \bullet f_{ref}.$$
 (8)

From equation 8 it may be seen that the upper modulus of the two-modulus prescaler has no effect on the Np counter, and that the number programmed in the A counter is simply multiplied by M.

There is no one procedure which will always yield the best counter configuration for all possible applications. Each designer will develop his own special design for the counter portion of his PLL system.





AN-829

APPLICATION OF THE MC1374 TV MODULATOR

Prepared by Ben Scott and Marty Bergan Bipolar Applications Mesa, Arizona

INTRODUCTION

The MC1374 was designed for use in applications where separate audio and composite video signals are available, which need to be converted to a high quality VHF television signal. It is ideally suited as an output device for subscription T.V. decoders, video disk and video tape players.

The MC1374 contains both FM and AM modulator and oscillator functions. The AM system is a basic multiplier combined with an integral balanced oscillator capable of over 100 MHz operation. Both multiplier signal inputs are brought out without internal bias, permitting flexibility of video dc level and polarity, and separate sound insertion. An external resistor value can be chosen to select video gain. The FM oscillator/modulator is actually one circuit. It is, more accurately, a voltage-controlled oscillator, which exhibits a nearly linear output frequency versus input voltage characteristic for a wide deviation. This provides a good FM source with few and inexpensive external parts (no varactors). It has a frequency range of 1.4 to 14 MHz, and can typically produce a ± 25 kHz modulated 4.5 MHz signal with about 0.6% total harmonic distortion.

The MC1374 can deliver nearly constant output amplitude from a supply voltage of 5.0 V to 12 Vdc. Typical current drain is about 12 mA. With 75 Ω as the optionally selected source impedance, the open circuit RF output voltage is 170 mV p-p, more than sufficient to drive a vestigial side-band output filter and still provide the 3.0 mV RMS permitted by the FCC.

VIDEO MODULATOR (AM MODULATOR)

The AM modulator incorporated in this design is exactly the MC1596 except that the "upper quad" is already connected to a balanced oscillator drive source, and is therefore, not brought out. (See Figure 1.) All other "handles" are available for use. Access to both inputs enables the designer to keep video and intercarrier sound sources apart. Either input can be used for either signal, as circuit layout demands, but the arrangement shown is preferred to minimize interference between input signals and oscillator circuits, and to assure flexibility of video polarity and amplitude.


The input-output characteristic is shown in Figure 2, expressing output peak-to-peak carrier as a function of the difference voltage between the inputs, pin 11 and pin 1. This transfer function is extremely linear and basically reflects two simple operating rules:

- 1. When the inputs are equal, both Q10 and Q11 conduct $I_1 = 1.15$ mA each, established by internal current sources, Q8 and Q9. The output voltage is (theoretically) dc, and is I_1 RL below VCC.
- 2. As one of the inputs is lowered with respect to the other, the current in that input leg is transferred to the other side, in the amount of

$$\frac{\pm(V_{11}-V_1)}{R_G}$$

until both current sources feed only one side. (R_G is the gain adjustment resistor between the input


FIGURE 2 - AM MODULATOR TRANSFER FUNCTION



transistor emitters). At this input, the output voltage swings from V_{CC} to $(V_{CC} - 2I_1 R_L)$, for a peak-to-peak RF output of $2I_1 R_L$. The conversion gain of the system is, therefore,

$$\frac{V_{out p-p}}{V_{11} - V_1} = \frac{2I_1 R_L}{I_1 R_G} = \frac{2R_L}{R_G}$$

For a detailed explanation of the balanced modulator, see $AN532^1$.



The load resistor R_L is usually 75 Ω to match a constant impedance filter and typical T.V. cable system. Other values are useable but a large value for R_L will impose some limitation. This will be covered a little later under "Biasing the AM Section".

The gain resistor R_G should be chosen in accordance with the available video amplitude. This will be covered in greater detail in the section on 920 kHz beat generation, but a good guideline would be to allow twice the dynamic range which would be anticipated from just the peak (sync level) video:


$$R_{G} = \frac{2 \text{ (peak video)}}{1.15 \text{ mA}}$$

While the theoretical range of input voltage and corresponding R_G is quite wide, there are other considerations. At the upper end, the on-chip FM sound system can only deliver a maximum of about 500 mV p-p of 4.5 MHz to the AM modulator. This would imply a peak video of about 1.0 V maximum if standard broadcast picture-to-sound ratio is to be observed. At the lower end, the primary limitation is one of noise. In keeping

with good practice, to assure that background noise is more than 60dB below standard white, the minimum peak (sync tip) video should be at least 0.25 volt.

Although the MC1374 is a state-of-the-art device with ft = 600 MHz transistors, the application at 60 MHz is not totally free of difficulty. Small phase errors within the device begin to introduce substantial amounts of 2nd harmonic in the RF output. At 61.25 MHz, the 2nd harmonic is only 6 to 8dB below the maximum fundamental. Though this poses no real impairment of performance and would be ignored by a T.V. receiver's selectivity, it is disturbing in the lab work when trying to observe a modulation pattern, and it certainly would not meet FCC approval. For this reason a double pi low pass filter is shown in the test circuit of Figure 3 and works well for channel 3 and 4 lab work. For a fully commercial application, a vestigial sideband filter will be required. (The general form and approximate values are shown in Appendix I.) Since it is used to carefully truncate the lower AM sidebands, it must be exactly aligned to the particular channel.

FIGURE 3 - AM SYSTEM TEST CIRCUIT




THE AM OSCILLATOR


The AM oscillator can be used dependably to about 105 MHz. This goes well beyond the usual U.S. system channels 3 and 4 requirements (61.25 and 67.25 MHz), and is high enough to cover channels 1, 2 and 3 in Japan (91.25, 97.25 and 103.25). Remote electronic bandswitching and crystal control can be readily accommodated. Higher frequency operation, up to U.S. channel 7 (176.25 MHz) has been achieved, but is not recommended, due to problems with oscillator startup and unpredictable oscillator mode shifts.

The oscillator requires only a parallel LC from pin 6 to pin 7 with simple provisions for connecting supply voltage. Over a very broad range of Q, the oscillator will operate stably and start dependably, but an operating Q of 10 to 20 is recommended as a compromise between parasitic tendencies and poor starting. It is best to keep the coil small and capacitance large to minimize the variation due to the IC capacitance. The capacitance added by the IC is approximately 4.0 pF, but can approach 6.0 pF with socket and wiring.

Unbalanced operation; i.e., pin 6 or 7 bypassed to ground, is not recommended. Although the oscillator will still run, and the modulator will produce a useable signal, this mode causes substantial base-band video feedthrough. The only reason for using the unbalanced tank would be simplification of bandswitching, but as Figure 4 shows, this can be accomplished just as economically without using the unbalanced method. Figure 5. At higher temperatures the slope approaches $2.0 \text{ kHz/}^{\circ}\text{C}$. Improvement in this region would require a temperature compensating tuning capacitor of the N75 family (75PPM negative), but note that many commercial designs only require 8.0 kHz/ $^{\circ}$ C.



Oscillator supply voltage stability is also good, particularly toward the 12 V end, as shown in Figure 6. Operation near the low voltage end may require some supply regulation in stringent applications.




The oscillator frequency with respect to IC chip temperature is extremely well compensated. Performance of the channel 3 standard test circuit shows less than ± 20 kHz total shift from 0°C to 50°C as shown in

FIGURE 6 - RF OSCILLATOR FREQUENCY versus SUPPLY VOLTAGE 10 0 VORMALIZED FREQUENCY (KHZ) - 10 - 20 - 30 - 40 T_A = 25 °C -50fc = 61.25 MHz - 70 5.0 6.0 7.0 8.0 9.0 10 11 12 VCC. SUPPLY VOLTAGE (VOLTS)

Crystal control is feasible using the circuit shown in Figure 7. The crystal is a 3rd overtone series type, used in series resonance. The L1, C2 resonance is adjusted well below the crystal frequency and is sufficiently tolerant to permit fixed values. A frequency shift versus temperature of less than 1.0 Hz/°C can be expected from this approach. The resistors Ra and Rb are to suppress parasitic resonances.

FIGURE 4 – OSCILLATOR COMPONENTS FOR CHANNEL 3 AND 4 OPERATION

FIGURE 7 — CRYSTAL CONTROLLED RF OSCILLATOR FOR CHANNEL 3, 61.25 MHz



OSCILLATOR FEEDBACK TO AM MODULATOR INPUTS

The circuit designer should be aware of the possibility of introducing carrier frequency shift in the AM system. Inattention to wiring and components on pins 1 and 11 can cause as much as 300 kHz shift in carrier (at 67 MHz) over the video input range. This appears to be caused by output RF being transmitted to components and wiring on the input pins. A careful layout can be expected to keep this shift below 10 kHz. Short leads are important everywhere in the AM system. If the video source impedance is low, pin 11 may be shunted by a small bypass (<100 pF), further reducing the possibility of oscillator feedback. Oscillator may also be inadvertently coupled to the RF output, with the undesired effect of preventing a good null, or carrier rejection, when $V_{11} = V_1$. Reasonable care will yield carrier rejection ratios of 36 to 40dB below sync tip level carrier.

THE "920 BEAT" PROBLEM

Non-linear devices cause signal mixing and intermodulation products. In television, one of the most serious concerns is the prevention of the intermodulation of color (3.58 MHz) and sound (4.5 MHz) frequencies, which causes a 920 kHz signal to appear in the spectrum. The concern is very great because this is a relatively "coarse" video frequency, with very high visibility. In fact, a level of "920" which is 54dB below the picture carrier is considered to be at the threshold of perceptibility. Very little (3rd order) non-linearity is needed to cause this problem, and even though the MC1374 appears extremely linear, it does produce "920". This is one of the most important considerations in choosing gain and signal input levels. The most common test method used in the industry today for measuring "920" is to establish a reference sync level of video, then add 30% chroma and -12dB of sound. This is usually interpreted to mean, for example:

> Video reference = 1.0 V Chroma (3.58 MHz) = 300 mV p-p Sound (4.5 MHz) = 250 mV p-p

A spectrum analyzer viewing the modulator output is first set up to 0dB on the video reference. Then chroma and sound are added. (These will appear at -22dB and -24dB, respectively, assuming the gain setting value of R_G is high enough to prevent overload). Finally, the amount of "920" with respect to the video carrier is measured over the useful video carrier range.

While this signal ratio may be widely used for comparative tests, it does not represent very closely the picture, chroma, and sound levels normally transmitted. A normal picture contains considerably less 3.58 MHz energy, due to the suppressed carrier encoding. On the other hand, a standard T.V. station transmits a much stronger sound signal, typically at -12 to -20dB on the spectrum analyzer. This appears as a single sideband, and is actually a separate transmitter, usually operated at half the power of the video transmitter. A sound level of 500 mV p-p in the previous example would produce a spectrum analyzer level of -18dB. This is a more realistic test signal for "920" evaluation.

Figures 8, 9 and 10 summarize a series of "920" measurements taken with different relative sound levels, video reference levels and values of gain resistor R_G . The results in Figure 8 are unsatisfactory by either measurement standard, and demonstrate that too much of the available dynamic range of the MC1374 has been used. The other examples show that by either reducing standard signal level, or reducing gain (R_G), acceptable results may be obtained.






FIGURE 8 - 920 kHz BEAT





BIASING THE AM SECTION

In this section there is frequent use of the letter ϕ , which represents one diode forward drop and is approximately 0.75 volts. The assumption has been made, and in most cases borne out experimentally, that avoidance of saturation in **any** stage is desirable to minimize non-linearities and interaction on the IC chip. With this in mind, the following guidelines are helpful in establishing bias levels. (Refer to Figure 1.)

The oscillator produces a symmetrical waveform of 2ϕ peak-to-peak at pins 6 and 7. The values of R1, R2 and R3 should be chosen to assure that pins 6 and 7 are at least ϕ below V_{CC}. Note that current source I₂ = 1.5 mA. This is the total current in pins 6 and 7. The resistor values shown provide sufficient drop while giving the best compromise of decoupling and Q. The oscillator outputs, via Q21 and Q22, drive the bases of the "upper quad" Q12, Q13, Q14 and Q15. The collectors of Q13 and Q15 can be as low as $2I_1 R_L$ below V_{CC}; not very important when R_L = 75, but worthy of consideration at higher loads. The supply voltage which should be established at the oscillator tank:

Average V pin 6 or 7 = $V_{CC} - \phi - 2I_1 R_L$


And since the emitters of Q12 through Q15 are 2ϕ below the voltage on pin 6 or 7, the maximum voltage which should be applied at pins 1 and 11 is given by:

max V pin 1 or 11 = V_{CC} -
$$3\phi$$
 - $2I_1$ R_L

For the 75 Ω case:

V pin 6 or $7 \equiv V_{CC} - 0.9$ max V pin 1 or $11 \equiv V_{CC} - 2.4$

On the low end, the bases of the current source transistors Q8 and Q9 are at 2ϕ above ground. Conservatively, the input pins 1 and 11 should never go below 3ϕ above ground, but in fact the current sources can be saturated without apparent problems. No distortions are evident down to 1.6 V on either input. Operation in this region is necessary when using a 5.0 V power supply, but should not be used when higher power supply is available. In summary, the useful "window" for pin 1 and pin 11 input voltages is shown in Figure 11.



A biasing divider to pin 1 and another to pin 11 can be chosen to establish nominal conditions for a static picture, such that a test pattern signal can be ac coupled to the input. Figure 12 is an illustration of the signal voltages as used in the test circuit. Note that the dc voltages on pin 1 and pin 11 are arbitrary in the absolute sense (within the "window" of Figure 11) but the **relative** polarity and exact difference between these dc levels is critical to the establishment of standard levels. If V_{CC} changes, divided voltages will change proportionately, as will the difference between them. This is unacceptable, as it changes modulation depth. Similar difficulties occur if the video input signal changes in average value, such as a full black or full white scene.





FIGURE 12 - APPROXIMATE BIAS FOR

AC COUPLED INPUT

In many cases the video source itself is dc referenced, and can be made to provide both pin 1 and pin 11 reference levels. If not, then the two divider voltages must be regulated, moved a bit farther apart and the sync signal clamped to the pin 11 bias by means of a diode, as shown in Figure 13. The divider impedance should be kept low to minimize the time constant of clamping corrections as video content changes. This is the classical sync clamping design problem, and workable compromises are achievable.²

FIGURE 13 - SIMPLE VIDEO CLAMP



THE AM MODULATOR PERFORMANCE

A widely accepted measurement tool, which is very effective in evaluation of a video modulator, is the IRE test signal. The photographs in Figure 14 and 15 show this video signal and the resulting modulated RF output from the MC1374. This signal contains sync, color burst, standard black and white levels and four equally spaced gray steps. Also, each step contains a bar of color of equal phase and amplitude (20 IRE Units). This signal is supplied to the MC1374, and bias is adjusted so that the white step produces 12.5% carrier, compared to sync tips. The output of the modulator is fed to a linear RF amplifier and a known high quality detector. The maximum measured phase difference between detected color bars is defined as differential phase error. The MC1374 typically gives less than a 2° total spread.

The difference in amplitude between the largest and smallest color bar is called differential gain distortion. In the MC1374, the test results range from 5 to 7%. (Note that this is the relative amplitude between bars which are only 20IRE units in amplitude.) It is equivalent to an overall linearity (from below white to above black) of a little over 1%. This is good peformance for a video amplifier, exceptional for a modulator.

The video input frequency response is, for all practical purposes, flat. Driven from a 75 Ω source, there is no rolloff at 30 MHz.

FIGURE 14 — IRE TEST SIGNAL





FIGURE 15 - MC1374 MODULATED OUTPUT



THE FM SECTION


The FM system was designed specifically for the T.V. intercarrier function at 4.5 MHz for the U.S. and 5.5 MHz for CCIR countries. For circuit economy, onephase shift circuit was built into the chip. This had the benefit of saving components and pin outs, and the drawback of limiting the frequency range of this section. Still, it will operate from 1.4 MHz to 14 MHz, enough to be used in a cordless telephone base station (1.76 MHz), and high enough to possibly be used as an FM IF test signal generator.³


The ability of this oscillator/modulator to be linearly frequency modulated is quite impressive. While certainly not capable of the fidelity required in "HI-FI" FM, the performance of this system compares favorably to many laboratory generators, and exceeds the distortion performance of varactor modulators by several times. At 4.5 MHz, a deviation of ±25 kHz can be achieved with 0.6% distortion (typical).

In the circuit of Figure 16 all seven devices Q1 through Q7 are active in the oscillator/modulator function. Differential amplifier Q3, Q4, Q5, Q6 acts as a gain stage, sinking current from input section Q1, Q2 and the phase-shift network R17 and C1. Input amplifier Q1, Q2 can vary the amount of "in phase" Q4 current, to be combined with phase-shifter current in load resistor R16. The R16 voltage is applied to emitter follower Q7 which drives an external series L-C circuit. Feedback from the center of the L-C circuit back to the base of Q6 closes the loop. As audio input is applied which would offset the stable oscillatory phase, the frequency changes to counteract.

It would seem natural to take the FM system output from pin 2, the emitter follower output, but this output is high in harmonic content. Taking the output from pin 3 sacrifices somewhat in source impedance but results in a clean output fundamental, with all harmonics more than 40dB down. This choice removes the need for additional filtering components. The source impedance of pin 3 is approximately $2 k\Omega$, and the opencircuit amplitude is about 900 mV p-p for the test circuit shown in Figure 17.

FIGURE 17 - FM TEST CIRCUIT





FM SECTION CIRCUIT VALUES

The oscillator center frequency is approximately the resonance of the inductor L2 from pin 2 to pin 3 and the effective capacitance C3 from pin 3 to ground. Include approximately 6 pF (internal) when making frequency calculations. For overall oscillator stability, it is best to keep XI, in the range of 300 Ω to 1 k Ω .

The modulator transfer characteristic at 4.5 MHz is shown in Figure 18. The curve should be interpreted as a transfer function relating instantaneous pin 14 voltage to output frequency. Transfer curves at other frequencies have a very similar shape, but differ in maximum deviation per input volt, as shown in Figure 19.





FIGURE 18 - MODULATOR TRANSFER FUNCTION 4.5 MHz

Most applications will not require dc connection to the audio input, pin 14. However, some improvements can be achieved by the addition of biasing circuity. The unaided device will establish its own pin 14 bias at 4ϕ , or about 3.0 V. A brief study of the transfer characteristic shows that this bias is a little too high for optimum modulation linearity. This can be verified by means of distortion measurements using a high quality FM detector and distortion analyzer. Figure 20 shows better than 2 to 1 improvement in distortion between the unaided device and pulling pin 14 down to 2.6 to 2.7 V. This can be accomplished by a simple divider, if the supply voltage is relatively constant.


OSCILLATOR FREQUENCY [MHz]

FIGURE 20 - DISTORTION versus MODULATION DEPTH




The impedance of the divider has a bearing on the frequency versus temperature stability of the FM system. Figure 21 was taken using an adjustable regulated bias source and varying the "pull down" resistor from pin 14 to the bias source to determine the most stable impedance. The resulting value of 27 k Ω can be replaced by a divider of 180 k Ω and 30 k Ω (for V_{CC} = 12 V) with equally good temperature stabilization results.





However, as Figure 22 shows, a divider is not a good method if the supply voltage varies. The designer must make the decisions here, based on considerations of economy, distortion and temperature requirements and power supply capability. If the distortion requirements are not stringent; i.e., 2% at ± 25 kHz deviation, then no bias components are needed. If, in this case, the temperature compensation needs to be improved in the high ambient area, the tuning capacitor from pin 3 to ground can be selected from N75 or N150 temperature compensation types.



Another reason for dc input to pin 14 is the possibility of automatic frequency control. In some systems where high accuracy of intercarrier frequency is required, it may be desirable to feed back the dc output of an AFC or phase detector for nominal carrier frequency control. Obviously the filtering and response time of such a system will have to be slow enough so as not to follow the desired audio. Only limited control range could be used without adversely affecting the distortion performance, but as shown earlier, very little frequency compensation will be needed.


One added convenience in the FM section is the separate pin "oscillator B+" which permits disabling of the sound system during alignment of the AM section. Usually it can be hard wired to the V_{CC} source without decoupling.

PRE-EMPHASIS

Standard practice in television is to provide preemphasis of higher audio frequencies at the transmitter and a matching de-emphasis in the T.V. receiver audio amplifier. The purpose of this is to counteract the fact that less energy is usually present in the higher frequencies, and also that fewer modulation sidebands are within the deviation window. Both factors degrade signal-to-noise ratio. Pre-emphasis of 75 μ s is standard practice. Usually the audio source to the T.V. modulator already has pre-emphasis, but for cases where it has not been provided, or is not capable of supplying the 6 k Ω input impedance of the MC1374, a suitable pre-emphasis network is covered in Appendix II.⁴

ASSEMBLING A COMPLETE MODULATOR

Using the information developed in the preceding sections, a complete T.V. modulator circuit is presented. The schematic is shown in Figure 23. It includes the simple and almost lossless second harmonic output filter, rather than the more elaborate vestigial sideband type. The gain resistor, R8 in this case, is 2.2 kG, for an intended video input of approximately 1.0 V peak at sync tip. This produces an output of 70 m V p-p unterminated, for a max RMS output of about 12 m V. This is 12dB greater than FCC rules permit, so it must be padded down for commercial applications.



The modulator circuit includes channel 3 and channel 4 bandswitching, video sync tip clamping, and audio bias to reduce distortion. All 3 of these features can easily be deleted when minimum cost is needed.


One area which was touched upon earlier, but not fully developed, is the coupling of the intercarrier sound output from pin 3 to the sound side of AM modulator input, pin 1. The method shown in Figure 23 is the preferred approach, primarily because it permits easy adjustment of intercarrier amplitude with the minimum of "antenna" on pin 1. The input impedance at pin 1 is very high, so the intercarrier level is determined by the source impedance of pin 3 (about 2K), driving through C4 into the bias circuit impedance of R4 and R5, about 2.2K. This provides an intercarrier level of nearly 500 mV p-p, just right for the video level chosen here.


The artwork for a printed circuit version of this design is provided in Appendix III. Performance of the board is consistent with the data presented earlier and has been used successfully with both static (test pattern) and video disk sources. With a 12 V regulated supply there is less than ± 10 kHz shift of RF carrier frequency from 0° to 50°C for any video input level.


REFERENCES:

- 1. Hejhall, R. "MC1596 Balanced Modulator" Motorola AN531, July 1975.
- 2. Giles, M. "Television Sync Separator Design" CER105, April 1973.
- MC1376 FM Modulator, Advance Information Data Sheet.
- 4. ITT Handbook, p. 21-11.










APPENDIX IIIa --- P.C. BOARD ART (not full size)



Drill Holes A(12) 0.055 ±0.003 All Others 0.040 ±0.003

APPENDIX IIIb - P.C. BOARD ART (not full size)

AN847

TUNING DIODE DESIGN TECHNIQUES

Tuning diodes are voltage variable capacitors employing the junction capacitance of a reverse biased PN junction. This note presents a simplified theory of tuning diodes and discusses a number of considerations to be employed in designs using tuning diodes.

INTRODUCTION

Voltage variable capacitors or tuning diodes are best described as diode capacitors employing the junction capacitance of a reverse biased PN junction. The capacitance of these devices varies inversely with the applied reverse bias voltage.

Tuning diodes have several advantages over the mechanical variable capacitor. They are much smaller in size and lend themselves to circuit board mounting. They are available in most of the same capacitance values as fixed capacitors. Tuning diodes offer the designer the desirable feature of electronic tuning.

The capacitance of all tuning diodes inherently varies with temperature and may require compensation. A simple scheme is available for compensation of the temperature drift, resulting in stabilities as good as, or better than, that of air capacitors. Digital techniques effectively eliminate temperature as a problem.

SIMPLIFIED THEORY

A tuning diode is a silicon diode with very uniform and stable capacitance versus voltage characteristics when operated in its reverse biased condition. In accordance with semiconductor theory, a depletion region is set up around the PN junction. The depletion layer is devoid of mobile carriers. The width of this depletion region is dependent upon doping parameters and the applied voltage. Figure 1A shows a PN junction with reverse bias applied, while Figure 1B shows the analogy, a parallel plate capacitor. The equation for the capacitance of a parallel plate capacitor given below predicts the capacitance of a tuning diode.




FIGURE 1 — Tuning Diode Capacitor Analogy

$$C = \frac{\epsilon A}{d}$$
(1)

where

- ϵ = dielectric constant of silicon equal to $11.8 \times \epsilon_0$
 - $\epsilon_0 = 8.85 \times 10^{-12} \, \text{F/m}$
 - A = Device cross sectional area
 - d = Width of the depletion layer.

The depletion layer width d may be determined from semiconductor junction theory.

The more accepted method of determining tuning diode capacitance is to use the defining formula for capacitance.

$$C = \frac{dQ}{dV}$$
(2)

The charge, Q per unit area, is defined as:

$$\mathbf{Q} = \boldsymbol{\epsilon} \mathbf{E} \tag{3}$$

where E = Electric field

So we have capacitance per unit area:

$$c = \frac{C}{A} = \epsilon \frac{dE}{dV}$$
(4)

Norwood and Shatz¹ use these ideas to develop a general formula:

$$c = \left\lfloor \frac{q \ B_{\epsilon} \ m+1}{(m+2) (V+\phi)} \right\rfloor^{1/m+2}$$
(5)
m = Impurity exponent

c = Capacitance per unit area

Lumping all the constant terms together, including the area of the diode, into one constant, CD, we arrive at:

$$C_{\mathbf{J}} = \frac{C_{\mathbf{D}}}{(\mathbf{V} + \boldsymbol{\phi})^{\gamma}} \tag{6}$$

where γ = Capacitance Exponent, a function of impurity exponent φ = The junction contact potential (≈ 0.7 Volts)

The capacitance constant, C_D , can be shown to be a function of the capacitance at zero voltage and the contact potential. At room temperature we have:

$$C_{D} = C_{0}(\phi)\gamma$$

$$C_{0} = Value of capacitance at zero voltage$$
(7)

The simple formula given in Eq. 6, very accurately predicts the voltage-capacitance relationship of modern tuning diodes. There are many detailed derivations 1, 2, 3, 4, 5 of junction capacitance, so further explanation is not necessary in this note.

The capacitance of commercial tuning diodes must be modified by the case capacitance.

The equation then becomes:

$$C = C_c + C_J$$

where

 C_c = Case capacitance typically 0.1 to 0.25 pF C_J = Junction capacitance given by Equation 6.

TUNING RATIOS

The tuning or capacitance ratio, TR, denotes the ratio of capacitance obtained with two values of applied bias voltage. This ratio is given by the following expression for the diode junction.

$$TR = \frac{C_J (V_2)}{C_J (V_1)} = \left[\frac{V_1 + \phi}{V_2 + \phi} \right]^{\gamma}$$
(9)

where $C_J(V_1)$ = Junction capacitance at V_1 $C_J(V_2)$ = Junction capacitance at V_2 where $V_1 > V_2$

In specifying TR, some tuning diode data sheets use four volts for V₂. However, in order to achieve larger tuning ratios, the devices may be operated at slightly lower bias levels with some degradation in the Q specified at four volts. (See the discussion of Q versus voltage in the circuit Q section, later in this note). Furthermore, care must be taken when operating tuning diodes at these low reverse bias levels to avoid swinging the diode into forward conduction upon application of large ac signals. These large signals may also produce distortion due to capacitance modulation effects.

Since the effects of ϕ and case capacitance, C_c, are usually small, Eq. 9 may be simplified to the following for most design work:

$$\Gamma R = \frac{C(V_{\min})}{C(V_{\max})} = \left(\frac{V_{\max}}{V_{\min}}\right)^{\gamma}$$
(10)

The frequency ratio is equal to the square root of the tuning ratio. This tunable frequency ratio assumes no stray circuit capacitance.

Another parameter of importance is γ , the capacitance exponent. Physically, γ depends on the doping geometry employed in the diode. Tuning diodes with γ values from 1/3 to 2 can be manufactured by various processing techniques. The types of junctions, their doping profiles, and resulting values of γ are shown in Figure 2. These graphs show the variation of the number of acceptors (NA) and the number of donors (ND) with distance from the junction.

Abrupt junctions are the easiest to manufacture and the majority of tuning diodes on the market are of this type. This type of junction gives a γ of approximately 1/2 and a tuning ratio on the order 3 with the specified voltage range. Therefore the corresponding frequency range which may be tuned is about 1.7 to 1.0. A typical example is the MV2101:

C (V₂) = C₍₃₀ V) = 2.5 pF
C (V₁) = C(4 V) = 6.8 pF
TR = 2.7
$$\gamma$$
 = 0.47

The subscripts on the capacitance refer to the bias voltage applied.

In many applications, such as tuning the television channels, or the AM broadcast band, a wider frequency range is required. In this event, the designer must use a hyper-abrupt junction tuning diode. The hyper-abrupt diode has a γ of 1 or 2, and tunes over much larger frequency ranges. Table I shows typical types of tuning diodes available, their tuning ratios, frequency ratios and junction types.

The hyper-abrupt devices are constructed with special epitaxial growth, diffusion, and ion implant techniques, which create a doping profile similar to that shown in Figures 2C and 2D. The Q of the MMBV105G and MMBV109 series hyper-abrupt diodes is as high as abrupt

(8)

junction devices. Their capacitance range is from a few picofarads to 10 or 20 pF, and their major application is in television tuners. The MV1401 series are high capacitance devices for applications below 10 MHz. They are suitable for tuning elements in AM broadcast band receivers and similar low frequency applications.

TABLE I SAMPLE TUNING DIODE TYPES

Device Series	Nominal Capecitances	Tuning Ratio	γ	Frequency Ratio	Junction Type
1N5139	47-6.8 pF	2.7-3.4	0.47	1.6-1.8	Abrupt
MV2101	100-6 8 pF	16-3.3	0.47	1 6-1.8	Abrupt
MMB∨105G	2.0 pF	4.0-6.0	1.0	2.0-2.4	Hyper-Abrupt
MV1401	550-120 pF	10-14	2.0	3.2-3.7	Hyper-Abrupt
MMBV109	30 pF	5.0-6.5	1.0	2.2-2.5	Hyper-Abrup




FIGURE 2 — Doping Profiles and Capacitance Exponent for Some Common Tuning Diode Types

CIRCUIT Q

Popular types of mechanical tuning capacitors often have Q's on the order of a thousand or greater. The Q of tuned circuits using these capacitors is generally dependent only on the coil. When using a tuning diode, however, one must be conscious of the tuning diode Q as well. The Q of the tuning diode is not constant, being dependent on bias voltage and frequency. The Q of tuning diode capacitors falls off at high frequencies, because of the series bulk resistance of the silicon used in the diode. The Q also falls off at low frequencies because of the back resistance of the reverse-biased diode. The equivalent circuit of a tuning diode is often described as shown: $^{7}\,$




FIGURE 3 - Equivalent Circuit of Tuning Diode

where

- R_p = Parallel resistance or back resistance of the diode
- RS = Bulk resistance of the silicon in the diode
- LS' = External lead inductance
- LS = Internal lead inductance
- C_C = Case capacitance

Normally we may neglect the lead inductance and case capacitance. This results in simplified circuit of Figure 4.




FIGURE 4 — Simplified Equivalent Circuit of Tuning Diodes

The tuning diode Q may be calculated with Equation 11.

$$Q = \frac{2\pi f C R_{p}^{2}}{R_{s} + R_{p} + (2\pi f C)^{2} R_{s} R_{p}^{2}}$$
(11)

This rather complicated equation is plotted in Figure 5 for RS = 1.0 ohm, $R_p = 30 \times 10^9$ ohms, at V = 4 volts and C = 6.8 pF, typical for a 1N5139 diode at room temperature.




FIGURE 5 - Graph of Q versus Frequency

At frequencies above several MHz, the Q decreases directly with increasing frequency by the simpler formula given below:

$$\mathbf{Q} \approx \mathbf{Q}_{\mathbf{S}} = \frac{1}{2\pi \,\mathrm{f}\,\mathrm{CR}_{\mathbf{S}}}$$
 (High frequency Q) (12)

The emphasis today is on decreasing R_s so better high frequency Q can be obtained. At low frequencies Q increases with frequency since only the component resulting from R_p , the back resistance of the diode, is of consequence.

$$Q \approx Q_p = 2\pi f C R_p (Low frequency Q)$$
 (13)

Q is also dependent on voltage and temperature. Higher reverse bias voltage yields a lower value of capacitance, and also since R_g decreases with increasing bias voltage, the Q increases with increasing voltages. Similarly, low reverse bias voltages accompany larger capacitances, and lower Q's. Increasing temperature also lowers the Q of tuning diodes. As the junction temperature increases, the leakage current increases, lowering R_p . There is also a slight decrease in R_s with increasing temperature, but the effects of the decrease. The effects of temperature and voltage on the Q of a 1N5139 at 50 MHz are plotted in Figure 6.




FIGURE 6 — Q versus Reverse Bias and Temperature

TEMPERATURE

The Q and tuning ratio of tuning diodes are parameters that every design engineer must be aware of in his circuits. Another equally important characteristic of tuning diodes is their temperature coefficient. A typical example of the capacitance versus temperature drift is shown in Figure 7.

The temperature coefficient, T_C , is a function of applied bias. Figure 8 shows T_C for a typical tuning diode. Note that for low bias levels, on the order of a volt or two, the T_C is as high as +600 parts per million per degree centigrade (ppm/°C). This represents a frequency change of -300 ppm/°C which at 100 MHz means a frequency shift of 30 kHz per degree. It is obvious that a temperature compensation scheme is desirable for any frequency control not using feedback techniques.




FIGURE 7 — Capacitance versus Temperature for a MV2101 Diode Biased at 4.0 Volts




FIGURE 8 — Capacitance Drift in ppm/^OC versus Voltage MV2101 Diode

In Figure 9, the actual capacitance drift of a MV2101 per degree centigrade is plotted. The graph illustrates that a simple negative temperature coefficient compensating capacitor will not compensate for the tuning diode T_C because the change in capacitance is not constant with voltage.




FIGURE 9 — Capacitance Drift in Attofarads/^OC versus Voltage for the MV2101 Tuning Diode

THEORY OF TEMPERATURE CHANGE

Before proceeding further with schemes to correct the temperature drift, it is informative to investigate the physical mechanisms responsible for the changing capacitance. Equations 6 and 8 may be combined to give the basic expression for capacitance below:

$$C = \frac{C_d}{(V + \phi)\gamma} + C_c$$
(14)

We can pinpoint the terms in Eq. 14 that may account for capacitance changes. The contact potential, ϕ , is a strong function of temperature, varying on the order of -2.0 mV/°C. C_d is a function of geometric dimensions which can change with temperature and ϵ which changes with temperature. Case capacitance also changes with temperature. For this analysis we will assume the only terms not temperature dependent are the supply voltage V, and the capacitance exponent, which is a function only of the slope of the doping profile.

The contact potential, ϕ , is readily calculated from semiconductor theory, and the equations predict a large change with temperature. This change in ϕ will produce a much larger change in capacitance for lower voltages than for higher voltages, and therefore accounts for the majority of capacitance change in tuning diode temperature drift. See Table II.

TABLE II

Calculated capacitance change versus applied voltage in ppm/°C for:

$$\frac{d\varphi}{d\tau} = -2 \text{ mV/°C}$$

$$C = \frac{Cd}{d\tau} + C$$

Applied Bias Voltage (Volts)	Capacitance Drift In (ppm∕°C)		
1	587		
2	261		
4	204		
10	88.7		
20	45.6		
30	30.7		

Comparing Table II with Figure 8, we see that a +40 to +50 ppm/°C temperature drift still remains. Therefore ϕ is not the only mechanism responsible for temperature drift and others must be sought. There is a change with temperature in physical dimensions in any material which has an affect on the order of 1 ppm/°C for a tuning diode. However, this change is too small to be of any significance. Another possibility is a change in dielectric constant. Silicon, depleted of its charge carriers, forms a dielectric layer with a relative dielectric constant of 11.8. The dielectric constant of silicon has a temperature coefficient of +35 ppm/°C.¹ These effects change the value of C_d with temperature. The case capacitance also varies slightly with temperature. See Table III.

TABLE III Effect Of Case Capacitance Changes On 1N5139 And 1N5148 Diodes

	18	15139	1N5148		
Bias Voltage (Volts)	Capecitance (pF)	Changes attributable to case capacitance (ppm/°C)	Capecitance (pF)	Changes attributable to case capacitance (ppm/°C)	
2.0	8.9	3.4	61	0.5	
40	6.4	4.7	47	0.6	
10.0	4.8	6.3	32	1.0	
30.0	30	10.0	19	1.6	
60.0	2.2	14.0	13	2.3	

In summary, the largest changes are caused by the change in contact potential. This effect is most noticeable at low voltage, high capacitance levels. The change in silicon dielectric is the next most important factor providing a change that is uniform for all devices and voltages. Case capacitance changes are most noticeable in the low capacitance, high voltage range, and may be neglected for all devices except those low capacitance devices.

TEMPERATURE COMPENSATION

A popular method of temperature compensating tuning diodes involves the use of a forward biased diode. The voltage drop of a forward biased diode decreases as the temperature rises, thus applying a changing voltage to the tuning diode. In the network shown in Figure 10, an increase in temperature will result in a decrease of the diode voltage VDIODE to perhaps 0.5 V.




FIGURE 10 - Simple Temperature Compensating Network

If V_{in} is maintained constant, the available output voltage V_{out} will rise by 0.1 V. This increase in output voltage will lower the capacitance of the tuning diode and partially offset the initial capacitance increase caused by the temperature change. Obviously, for the above circuit to be effective, the compensating diode must be thermally coupled to the varactor to be corrected.

Frequently, the varactor is part of a feedback loop which controls the frequency of oscillation by digital techniques. In this case, the temperature effects are generally accounted for in the digital feedback loops, so that diode compensation is not required.

THE POWER SUPPLY

We previously assumed that the supply voltage did not change with temperature. This is rarely the case, and special consideration must be given to this part of the design. All our efforts to temperature compensate the tuning diode may be in vain if the power supply has a large T_C or is otherwise unstable. Figure 11 shows the common method of supplying voltage to a tuning diode.




FIGURE 11 — Common Means of Supplying Bias Voltage to a Tuning Diode

The regulator is the most critical part of the circuit in Figure 11. It must be extermely stable in order to achieve good varactor tuning stability. The full drift of the power supply as expressed in ppm/°C will appear at V_d regardless of the setting of the potentiometer. For example, if V_{Reg} is 40 volts with a drift of 100 ppm/°C (4 mV/°C), V_d may be 10 V, but will still have a drift of 100 ppm/°C (1 mV/°C). A 50 ppm/°C stability figure in V_d translates into a 25 ppm/°C stability of capacitance, when the capacitance exponent is 0.5. For hyper-abrupt junctions we realize capacitance stabilities of 50 and 100 ppm/°C for exponents of 1 and 2 respectively.

There are many differing power supply regulators available to the designer. Zener diodes are relatively inexpensive, but have a poor temperature coefficient. Temperature compensated zeners are very expensive and have a limited voltage range. The LM117, a monolithic integrated circuit voltage regulator, has excellent temperature characteristics, 37 volt output capability, and wide temperature range.

The MC7800 fixed output voltage regulators are extremely simple to use in that they have only input, output and ground terminals and require no external components other than possibly a high frequency bypass capacitor. (The latter item is generally required with all IC regulators to prevent high frequency oscillations).

The MVS460 is a two leaded IC regulator expecially designed for use with tuning diodes. It represents a simple, inexpensive solution to the voltage regulator problem. Table IV contains a summary of available power supply regulators.

TABLE IV Summary	r of	Power	Rec	ulators
------------------	------	-------	-----	---------

Device	Voltage Range	Temperature Range	Voltage ppm∕°C Max TC	Voltage ppm/°C Typical TC	Capacitance ppm/°C Typical γ = 0.5	Relative Cost		
1N5260 Zener	33	-65 +200°C	975	975	475	Low		
1N4752 Zener	33	-65 +200°C	850	850	425	Low		
1N3157 Temperature Compensated Zener	8.4	-50 +125°C	10	10	5	High		
LM117 Regulator	37	-55 +125°C		50	25	Low		
MC7800 Fixed Voltage Regulators	28	0° +125°C		40-60	20-30	Low		
MVS460 TO-92 Regulator	31 V	0 +70°C	-100 +50	-25	12	Low		

VARIABLE RESISTOR

The variable resistor is considerably less critical. Since it is being used as a voltage divider, all that is required is that the resistive material be uniform so any change in resistance is uniform throughout the potentiometer. Wire wound, and special high quality cermet film variable resistors are suitable for these applications. Generally speaking, a linear potentiometer should have a T_C of ± 150 ppm/°C or better. Special taper potentiometers should have a T_C of ± 50 ppm/°C or better.

The variable resistance cannot be made too large or there will be appreciable voltage drop as the reverse current in the diode increases. The reverse current in a silicon diode generally doubles every 10°C so this becomes an important problem at temperatures above 50°C. If the temperature is expected to run as high as 70°C, one must limit the variable resistor to 50 k Ω or the effect will be a greater than 5 ppm/°C capacitance change. If 50°C is the upper temperature limit, the resistance may be upped to $150 \,\mathrm{k\Omega}$. These values apply to all of Motorola's tuning diode series. When the tuning diodes are used in applications where temperature will greatly exceed 70°C, the divide resistance should be kept below 10 k Ω . This low value requires large power supply currents and would be undesirable in some applications. However, since the Motorola LM117 is the recommended power source at these temperatures, voltage control may be accomplished using the regulator without relying on an external divider potentiometer, as shown in Figure 12. The LM117's low output impedance of 0.05 ohms will easily and reliably handle the change in current demanded by the tuning diode as it heats up.


HYPER-ABRUPT TEMPERATURE DRIFT

The hyper-abrupt tuning diode is more sensitive than other types to temperature variations resulting in a greater need for temperature compensation. Also their drift with temperature is not as uniform as abrupt junction tuning diodes. Their drift factors expressed in ppm/°C run as high as 800 to 1200 for the units with a γ of 2. Units having a γ of 1 typically show 300 to 400 ppm/°C capacitance changes. These higher drift rates are caused by the hyper-abrupt tuning diode's greater

> Notes: 1) See Figure 12 for some typical circuit connections 2) To compute frequency change (ppm/°C), divide capacitance (ppm/°C) change by 2.

sensitivity to changes in voltage, and the fact that the majority of capacitance change is caused by the change in contact potential, ϕ . This greater sensitivity to volt-

age changes means that power supply and other instabilities will also have a larger effect than with regular abrupt junction tuning diodes.





SUMMARY

Voltage variable capacitors have replaced air variable capacitors in most applications. These devices offer many advantages over previous variable capacitors, such as the ability to employ remote tuning. By carefully considering the proper design conditions, such as temperature drift, and designing accordingly, tuning diodes can replace air capacitors in virtually all but high power applications. The designer must be aware of the tuning range and Q limitation in order to use these devices effectively. Temperature drift ceases to be an issue when proper compensation schemes, or digital feedback loops are used.

BIBLIOGRAPHY

- Norwood, Marcus; and Shatz, Ephraim, Voltage Variable Capacitor Tuning: A Review. IEEE, 56:5, May 1968, pp. 788-98.
- Chang, Y.F., Capacitance of p-n Junctions: Space Charge Capacitance. Journal of Applied Physics, 37:6, May 1966, pp. 2337-42.
- Gimmel, H.K.; and Schauftter, D.L., Depletion Layer Capacitance of p⁺n Step Junctions. Journal of Applied Physics, 38:5, April, 1967, pp. 2148-53.
- Gray, P.E.; DeWitt, D.: Boothroyd, A.; Gibbons, J., Physical Electronics and Circuit Models of Transistors. New York, John Wiley & Sons, 1964, pp. 8-54.
- Warner, R.; Fordemwalt, J., Integrated Circuits, Design Principles and Fabrication, New York, McGraw-Hill, 1965, pp. 31-68.
- John Hopkins, A Printed Circuit VHF TV Tuner Using Tuning Diodes, Motorola Application Note AN-544A.
- 7. G. Schaffner, Designing Around The Tuning Diode Inductance, Motorola Application Note AN-249.

The following publications contain additional information on varactor applications:

Klein, Ernest, Medium Scale Integration in the Numerical Control Field, Motorola Application Note AN-541.

Hatchett, John; and Janikowski, Roger, VCO and VCXO Designs Using the MC12060 and MC12061 Oscillator Circuits, Motorola Engineering Bulletin EB-60.

Voltage-Controlled Oscillator, Issue E, Motorola Data Sheet MC1648, M.

AN-860

POWER MOSFETs versus BIPOLAR TRANSISTORS

What is better, if anything, with the power FETs if we can get a bipolar transistor with an equal power rating for less than half the price?

Several manufacturers have recently introduced power FETs for RF amplifier applications. Devices with 100 W output capabilities are available for VHF frequencies and smaller units are made for UHF operation. All are enhancement mode devices, which means that the gate must be biased with positive voltage (N channel) in respect to the source to "turn it on." Early designs were so called V-MOS FETs, where the channel is in a V-groove. The V-groove must be etched with a special process, and the silicon material must have a different crystal orientation from the material normally used for bipolar transistors. The difficulty of the etching process in production has led to the development of other types of channel structures such as HEX and T, which are still vertical channel structures, but V-groove is eliminated, and the gate is on a straight surface. Thus, for an equal gate periphery, more room

TABLE A					
	Bipolar	TMOS FET			
Z _{in} RS/ XS(30 MHz):	0.65 - J0.35 Ohms	2.20 - J2.80 Ohms			
Zin RS/ XS(150 MHz):	0.40 + J1.50 Ohms	0.65 – J0.35 Ohms			
ZOL (Load Impedance):	Almost equal in each case, depending on power level and supply voltage.				
Biasing:	Not required, except for linear operation, high current voltage source necessary.	Some gate bias always required. Low current source, such as resistor divider sufficient.			
Ruggedness:	Fails usually under current conditions. Thermal runaway and secondary break- down possible.	Failure modes: Gate punch through, exceeding of breakdown voltages, over dissipation.			
Linearity:	Low order distortion depends on die size and geometry. High order IMD is a func- tion of type and value of ballast resistors.	Low order distoriton worse than bipolar för a given die size and geometry. High order IMD better due to lack of ballast resistors.			
Advantages:	Wafer processing easier. Low collector- emitter saturation voltage, which makes devices for low voltage operation possible.	Input impedance more constant under varying drive level. Lower high order IMD. Easier to broadband. Devices or die can be paralleled. High voltage devices easy to implement.			
Disadvantages:	Low input impedance with high reactive component. Internal matching required to lower Q. Input impedance varier with drive level. Devices or die can not easily be paralled.	Larger die required for comparable power level. Nonrecoverable gate breakdown. High drain — source saturation voltage, which makes low voltage, high power devices less feasible.			

on the surface is required. Japanese manufacturers seem to favor geometries with horizontal channels. They are similar to small signal MOSFETs with a number of them paralleled on one chip. This technique represents even more wasteful use of the die surface than HEX or TMOS. Typically a power FET requires 50 to 100 percent more die area than a bipolar transistor for equal power output performance. For TMOS the number is about 50 percent. This is mainly due to the higher saturation voltage, but the geometry also gives some 30 percent less gate periphery than available base area in bipolar. Since the price of a solid state device is a function of a die size, we get fewer watts per dollar. This is completely opposite from what the industry has been trying to do in the past years with bipolar transistors. So, one may ask: What is better, if anything, with the power FETs if we can get a bipolar transistor with an equal power rating for less than half the price? This is where we come to the purpose of this article, which is to discuss the characteristics of the FET and bipolar device. Both have the same basic geometry, but with some mask changes, one was processed as a MOSFET and the other as a bipolar.

CIRCUIT CONFIGURATIONS

Since the gate of a MOSFET device is essentially a capacitor, which consists of MOS capacitance distributed between the channel and the surface metalization, the input Q is normally extremely high. For this reason, the gate must be de-Q'ed with a shunt resistance or applying negative feedback or a combination of the two. Unless this is done properly, the affect of feedback capacitance (C_{rss}) will result in conditions, where stable operation is impossible to achieve.

Figure 1 shows a Smith Chart plot of a 150 W MOS FET and a bipolar device using the same basic geometry for comparison purposes. The gate of the FET has been shunted by a resistance of 20 ohms. Without the shunt resistance the input impedance would be a pure capacitive reactance, if package inductances are disregarded.

The input Q is an inverse function of the broadbandability of a device. With the techniques mentioned above, the Q can be controlled to a large degree, but some power gain will be sacrificed, unless only some type of selective negative feedback is employed for that purpose. Amplifiers in the 100 W power level, covering five octaves can be designed, and the limiting factor only seems to be the proper design of the broadband matching transformers.

Due to the lack of base diode junctions inherent to bipolar devices, where the diode forward conductance depends on the drive level, the MOSFET gate impedance varies only slightly with the input voltage amplitude. The gate MOS capacitance should be more or less independent of voltage, depending on the die processing. This is considered one of the advantages with FETs, especially regarding amplitude modulated applications, where a constant load for the driver stage is important. Negative feedback should be limited, since it tends to deteriorate this characteristic. Another advantage is the AGC capability by varying the gate voltage. In common source configuration, depending on the initial power gain, etc., an AGC range of 20 dB is achievable.





FIGURE 1 — 150 Watt MOSFET and Bipolar Comparison

Common gate configuration has some advantages, although it is not useful in applications requiring linearity. The load impedance is reflected back to the gate and in effect is in parallel with the source to ground impedance. The total input impedance is more constant with frequency than in common source mode, but varies greatly with output power level and supply voltage. As in a comparable configuration with bipolar transistors, the overall power gain is low, but the unity gain frequency (f_{α}) extends higher, which makes the common gate circuit attractive at UHF designs. It also



Power Amplifier Circuit

has more tendency for parasitic oscillations, since the input and output are in the same phase. The de-Q'ing of the input can be done in the same manner as in a common source circuit, but negative feedback is not as easy to implement. This circuit also exhibits greater power gain versus bias voltage variation characteristics. In applications, where 40 dB to 50 dB AGC range is required, the common gate configuration should be considered.

A common drain configuration represents the emitter follower in bipolar circuits. In both cases the input impedance is high and the load impedance is effectively in series with the input. The input capacitance, (drain-to-gate, or collector-to-base) is lower than in common source or common gate circuits, and several times lower for the FET than bipolar for equal die size. This is due to lack of the diode junction. A MOSFET source follower can not be regarded as having current gain as the emitter follower. The amplification rather takes place through impedance transformation. Due to the fair amount of input de-Q'ing required, the available power gain is lower than in common source circuit for example. Having less than unity voltage gain, the circuit exhibits exceptional stability, and negative feedback is not necessary, nor can it be easily implemented. Push pull broadband circuits for a frequency range of 2 to 50 MHz have been designed for 200-300 watt power levels. Their inherent characteristics are good linearity and gain flatness without any leveling networks. High power SSB amplifiers are probably the most suitable application for common drain operation. The AGC range is comparable to that in common source, but higher voltage swing is required. It must be noted that the MOS devices used must have high gate rupture voltage, since during the negative half cycle of the input signal, the gate voltage approaches the level of VDS.

LINEARITY ASPECTS

Some literature claims that MOS power FETs are inherently more linear than the bipolar transistors. This is only true up to the point where envelope distortion, caused by saturation, instabilities or other reasons, is not present. It is also a function of the bias current (IDQ). The FETs usually require higher idling currents than the bipolars to get full advantage of their linearity. Bipolars are usually biased only to get the base-emitter diode into forward conduction, whereafter increasing the bias helps little. Class A is an exception, but the device must then be operated at 20-25 percent of the rated Class AB level.

Probably the main advantage with the MOS power FETs is their greatly superior high order IM distortion performance. This is mainly due to the fact that ballasting resistors are not required with FETs. In bipolar RF power transistors, nonlinear feedback is distributed to each emitter site through the MOS capacitance from the collector. In devices using diffused silicon resistors, this effect is even worse, and caused by additional nonlinear diode capacitance between the collector and the emitters. The high order IMD (9th and up) is actually in




FIGURE 3 — A Typical Common Gate MOSFET Power Amplifier Circuit





FIGURE 4 — A Typicat Common Drain, Narrow Band MOSFET Power Amplifier Circuit

direct relation to the ballasting resistor values, which must be optimized for an even power distribution along the die. Too low values would result in a fragile device, and the opposite would, in addition to the IMD problem, result in high collector-emitter saturation voltage and low power gain.

The feedback capacitance, drain-to-gate or collectorto-base for example, also has a secondary effect in IMD. In both cases it is a function of the die geometry, and is usually lower with devices with higher figure of merit, such as the ones made for UHF and microwave applications. A MOS power FET exhibits some five times lower feedback capacitance than a bipolar transistor with a similar geometry. In a bipolar transistor this capacitance partly consists of the collector-base junction, which is highly nonlinear with voltage. This, together with the varying input impedance, generates internal feedback, which is nonlinear and produce high order IMD to some degree. A more noticeable effect is that the low order IMD goes up with reduced drive levels as shown in Figure 6.

This can be related to different turn on characteristics between the two device types. When a bipolar device is biased to Class AB, the bias does not usually, completely overcome the V_{BE} knee. Thus, at lower signal levels, the remaining nonlinear portion covers a larger area of the total voltage swing. Increasing the bias from the normally recommended Class AB values will help and full Class A should eliminate the problem completely.






FIGURE 5 — Two Tone Spectrographs of 300 W PEP, 50 V Amplifier Outputs a. using bipolar transistors and b. with TMOS power FETs. 500 mA of bias current per device was used in each case. Doubling the bias current has a minimal effect in a. but b. the 7th order products would be lowered by 10–12 dB.




FIGURE 6 — IM Distortion as a Function of Power Output. Solid Curves MOSFET, Dashed Curves Bipolar Transistor

CLASS D/E APPLICATIONS

Switching mode RF power amplifiers have only become feasible since the introduction of the power FET. Being a majority carrier device, the FET does not exhibit the storage time phenomena, that limits the switching speed of a bipolar. For a given device, the gate capacitance can be charged and discharged. If the capacitance is in the order of several hundred pF, a smaller FET is required to provide the fast chargedischarge switch. For low power stages, bipolars can be used, since the storage time is mainly an inverse function of the fT and device size..The advantages of a Class D amplifier are high efficiency, linearity and ruggedness, since power is ideally dissipated only during the switching transitions.

These amplifiers are readily applicable for FM modulation, after harmonic filtering. The analog gain is obtained by pulse-width modulation of the input switching signal, and demodulation of the output with suitable filters. Linearity is required only from the modulator, which is easy to achieve at small signal levels. The high speed voltage controlled one shot MC10198 should be ideal for a linear pulse-width modulator. By properly adjusting its operating point, low level AM or suppressed carrier double sideband signals can be generated.




FIGURE 7 — A Typical Power MOSFET Class D RF Amplifier, Arranged in Push-Pull Configuration

GENERAL

All MOSFETs can in theory have a positive temperature coefficient on the gate threshold voltage. This means that the gate threshold voltage increases with temperature, trying to "turn the device off." In addition the g_m will decrease, which also helps in preventing the thermal runaway, which is commonly a problem with bipolars. The coefficient of the gate threshold voltage is also a function of the drain current. Normally the coefficient is negative at low current levels, and turns positive at higher currents. The turnaround point, which can be controlled by doping the other fabrication steps, must be at a current level not to exceed the maximum dissipation rating, taking the derating factor into account. Thus, the power MOS devices can be easily biased to Class A, without fear of a thermal runaway.

Two types of high frequency noise are generated by bipolar transistors. Shot noise is caused by the forward biased junctions, and thermal noise by moving carriers upon flow of electrons. Both have different noise spectrums, and only the latter is present in a FET. In a transmitter, where the devices are biased for linear operation, the shot noise becomes a problem, especially if a receiver is in close proximity, as in transceiver designs. Also, if several stations are operated near each other, the noise can be transmitted through the antenna, disturbing the reception at nearby stations. In most instances, the bias of the power devices must be switched on and off during the transmit and receive functions, which will prevent a full break-in operation. Measurements of 150 W devices, intended for SSB applications, were performed at 30 MHz, at the proper idling current levels. The difference in the total noise figure between a bipolar and a FET is about three to one, or 7 dB and 2.2 dB respectively. The amount of noise that can be tolerated varies with each situation, and whether the difference above is significant in practice depends on other factors involving the design of the equipment.

CONCLUSION

From the above we must conclude that it is doubtful the power FET ever will replace the bipolar transistor in all areas of communications equipment. It will have its applications in low and medium power VHF and UHF amplifiers, eliminating the need for internal matching, and up to medium power low band and VHF SSB, where the high order IMD is beginning to be more and more in emphasis due to the crowded frequency spectrums. The author's personal opinion is that the power FET is the most feasible device for the amplitude compandored sideband (ACSB) applications, proposed for future use in land mobile communications. The system principle requires extreme linearity in the amplifying stages, which in the past has only been achieved with Class A operation. The power FET also opens new applications for high efficiency switching mode power amplifiers, which have not been possible in the past for reasons described earlier. The possible upper frequency limit would be dictated by the physical lay-out of the system.




FIGURE 8 — An Experimental Three Stage, One Kilowatt Class D Amplifier. The unit operates up to 10 MHz yielding an efficiency of 85 percent. The power gain is 30 dB.

VHF MOS POWER APPLICATIONS

Prepared by: Roy Hejhall Sr. Staff Engineer Motorola Semiconductor Products, Inc.

INTRODUCTION

The assumption is made that the reader is familiar with the types, construction, and electrical characteristics of FETS. References 1 and 2 contain information on this subject.

Silicon RF power FETs are generally N-Channel MOS enhancement mode devices. Most are vertical structures, meaning that current flow is primarily vertical through the chip with the bottom forming the drain contact. Vertical construction has the advantage of providing greater current density which translates to more watts per unit area of silicon.

The assembly of RF power FET wafers into finished devices is similar to the assembly of bipolar RF power transistors (BPTs). Identical packaging is utilized for both types of devices.

ADVANTAGES OF RF POWER FETS

The advantages of FETs have been described elsewhere,^{3,4} and will not be repeated in detail. Some observations on this subject are given below.

The inherently higher power gain is illustrated by a comparison of the MRF171 FET and MRF315 BPT. Both are VHF devices rated at 45 watts power output. Typical power gains at similar operating conditions (f = 150 MHz, $P_{out} = 45$ W, dc supply voltage = 28 V) are 15.0 dB for the FET and 11 dB for the BPT.

Any gain comparison should also include ruggedness data. Ruggedness is defined as the ability of a device to survive operation into mismatched loads. Obviously, UHF and microwave BPTs are available with gains exceeding that of the MRF171 FET at 150 MHz, but the higher frequency BPTs will not survive much abuse at VHF. The superior ruggedness of the FET is even more impressive when it is recognized that no source site ballasting is used.

Another gain comparison at VHF is provided by the MRF174 FET and MRF317 BPT. The MRF317 is rated at 100 watts output, and contains an internal input matching network which increases the device gain by typically 5.0 dB. The MRF174 is rated at 125 watts out-

TMOS is a trademark of Motorola Inc.

put and has no internal input matching, yet the typical gain of the MRF174 at 125 watts output is 12 dB while the typical gain of the MRF317 is 10 dB at 100 watts output (both devices operating at 150 MHz with a 28 Vdc supply).

Impedance differences are found mainly at the device input. FET input impedance at dc approaches infinity, dropping at VHF to a level approximately equal to, but slightly higher than the input impedances of comparable BPTs.

This point can be illustrated by considering again the aforementioned 45 watt VHF devices. When operating at 150 MHz with a 28 Vdc supply and 45 watts output, the large-signal input impedances are 1.89 - j4.81 ohms for the MRF171 FET and 1.2 + j1.0 ohms for the MRF315 BPT.

These devices illustrate another difference. The largesignal input impedance of FETs at VHF is capacitive. By contrast, most VHF BPTs with power outputs greater than 20 watts have an inductive input impedance at 150 MHz. The input impedance of the MRF315 passes through resonance at about 100 MHz.

The low-noise figure of the FETs facilitates the design of low-noise power amplifiers and high dynamic range receiver front ends. Noise figures of less than 3.0 dB at f=150 MHz, V_{DS} =28 V, I_D =2.0 A have been measured with the 125 watt MRF174. The MRF134 5.0 W VHF FET has a typical noise figure of 2.0 dB at 150 MHz, 28 V, 100 mA, and values as low as 1.5 dB have been measured. Transmitter noise floor determines the antenna front to back ratio required for duplex systems.

A most interesting FET characteristic is the inherent gain control mechanism. The power output of a FET amplifier can be varied from full rated output over a range of greater than 20 dB (with RF input power held constant) by varying the dc gate voltage. Further, the device gate does not draw dc current, so the dc source utilized for gain control does not have to deliver any power to the FET. This capability, which does not exist in the RF power BPT, facilitates the design of systems requiring gain control, either manual or automatic.

AMPLIFIER DESIGN

The design of TMOS FET RF power amplifiers has much in common with the design of BPT amplifiers. The amplifier must include dc circuitry to apply bias voltages and RF matching networks to perform the necessary impedance transformation over the frequency band of interest. Amplifier design consists of the synthesis of circuitry to perform the above tasks.

A positive dc supply voltage is required on the drain. To date most RF power FETs have been designed for the standard BPT operating collector voltages, i.e. 12.5 V, 28 V, and 50 V. Some higher voltage FETs are also available. The FETs described are designed for 28 V operation.

There is no FET parallel to the popular zero base bias BPT amplifier. The typical FET RF power amplifier requires forward gate bias for optimum power output and gain. That is the bad news; the good news is that the FET gate is a dc open circuit and the bias network may often be just a simple resistive divider.


A convenient gate bias source is the drain supply. When utilizing this technique care must be taken in filtering the bias circuitry. An inadequately filtered bias circuit connected to the drain supply can form an outputto-input feedback path for oscillations. BPT amplifiers. These networks usually take the form of broadband transformers at HF, lumped reactive elements at VHF, and microstrip lines with RF chip capacitors at UHF.^{5.6}

Solid-state power amplifier drain or collector load impedances are set primarily by supply voltage and power level. Therefore, FET and BPT amplifiers with like performance parameters can utilize similar output networks.

The inductive input impedance of high power VHF BPTs usually dictates that the input network design include shunt capacitors placed as close to the transistor package as is physically possible. FETs, with their capacitive input impedances at VHF, do not require these critical capacitive circuit elements.

Figure 1 shows a 125 watt 150 MHz amplifier which utilizes the MRF174 TMOS FET. Note the following items which have been discussed previously:

- 1. No shunt capacitors at the gate.
- 2. Resistive bias network operating from the drain supply voltage.
- 3. Impedance matching networks similar to those of a comparable BPT amplifier (except for item 1 above).



FET amplifier I_{DQ} (quiescent drain current) is not critical and values in the 10-150 mA range are suggested. I_{DQ} may be varied from less than 100 mA to values approaching Class A operation without large changes in gain and efficiency at full rated power. Linear applications are an exception to this where I_{DQ} should be selected to optimize linearity.

The design of RF impedance matching networks for FET amplifiers is similar to the corresponding task for This amplifier operates from a 28 volt dc supply. It has a typical gain of 12 dB, and can survive operation into a 30:1 VSWR load at any phase angle with no damage.

The amplifier has an AGC range in excess of 20 dB. This means that with input power held constant at the level that provides 125 watts output, the output power may be reduced to less than 1.0 watt continuously by driving the dc gate voltage negative from its I_{DQ} value. Figure 2 illustrates this performance feature. Note that




FIGURE 2 - Gain Control Performance of 125 Watt Amplifier

a negative voltage capability would have to be added to the bias system to take full advantage of this AGC performance.

Another useful feature of RF power FETs is that they have less variation of input and output impedances with power level than does a BPT. This characteristic permits the use of small-signal 2 port scattering parameters to develop useful design information for gain, stability, and impedances.⁷ S-parameters are often found on RF power FET data sheets. While s-parameters will not provide an exact design solution for high power operation, they do produce a useful first approximation.

Power FETs with outputs below the 40 watt range often have such high gain at HF and VHF that stability problems may be encountered. This problem can be addressed by the classic methods used to stabilize RF smallsignal amplifiers — loading of input or output terminals, feedback, or both. Here is an area where s-parameters are useful in calculating the effects of circuit techniques for achieving stability. References 7 and 8 discuss amplifier stability.

Figure 3 shows a 5.0 watt 150 MHz amplifier utilizing the MRF134 TMOS power FET. The MRF134 is a very high gain FET which is potentially unstable at both VHF and UHF. Note that a 68 ohm input loading resistor has been utilized to enhance stability. This amplifier has a gain of 14 dB and a drain efficiency of 55%. Figure 4 shows a 5.0 watt 400 MHz amplifier with a nominal gain of 10.5 dB.

CAUTIONARY NOTES

Some precautions regarding FET RF power amplifiers should be mentioned.

One involves temperature coefficient. Literature abounds with statements that FETs are totally immune to thermal runaway because of their negative temperature coefficient. Actually, many RF power FETs have a positive temperature coefficient over a portion of their operating range. Increasing drain current usually shifts the coefficient from positive to negative. See Figure 5.

DC bias experiments have been conducted with several RF TMOS FETs. While they all had positive temperature coefficients over a portion of their operating ranges, none exhibited a tendency toward thermal runaway at drain currents ranging from less than 100 mA to full Class A bias. Thermal runaway does not appear to be a problem, but the positive temperature coefficients suggest that the designer should not completely ignore the thermal aspects of dc bias design.





FIGURE 3 - 5.0 Watt, 150 MHz TMOS FET Amplifier



REFERENCES

- 1. Field Effect Transistors in Theory and Practice, Motorola Semiconductor Sector Application Note AN-211A.
- 2. The Radio Amateur's Handbook, 59th Edition, Chapter 4, ARRL, Inc., Newington, CT.
- H. Granberg, Power MOSFETs versus Bipolar Transistors, R.F. Design Magazine, Nov./Dec., 1981.
 Also available as Motorola Semiconductor Sector Application Note AN-860.
- D. DeMaw, Practical Class-A and Class-C Power-FET Applications at HF, paper presented at Midcon Electronic Show & Convention, December, 1982.
- H. Granberg, Broadband Transformers and Power Combining Techniques for RF, Motorola Semiconductor Sector Application Note AN-749.
- B. Becciolini, Impedance Matching Networks Applied to RF Power Transistors, Motorola Semiconductor Sector Application Note AN-721.
- S-Parameters ... Circuit Analysis and Design, Hewlett-Packard, Palo Alto, CA, Application Note 95.
- R. Hejhall, RF Small-Signal Design using Two-Port Parameters, Motorola Semiconductor Sector Application Note AN-215A.

FIGURE 5 — Gate-Source Voltage versus Case Temperature For Constant Values of Drain Current MRF174

T_C, CASE TEMPERATURE (°C)

 $I_D = 4.0 A$

 $I_{D} = 2.0 \text{ A}$

 $l_{D} = 100 \text{ mA}$

 $I_D = 3.0 A$

A second potential problem is the danger of permanent damage to FET gates from static electricity. Fortunately, the larger capacitances of power devices reduce this danger. No special precautions have been taken to protect the FETs described from static damage, and there were no failures known to be caused by static induced voltages. However, it is worthwhile to exercise the usual precautions taken in handling all MOS devices.

SUMMARY

VGS, GATE-SOURCE VOLTAGE (NORMALIZED)

1.1

1.0

0.9

0.8

- 25

0 25 50 75 100 125 150 175

The construction, characteristics, and advantages of RF power FETs have been described with emphasis on

MONOMAX — APPLICATION OF THE MC13001 MONOCHROME TELEVISION INTEGRATED CIRCUIT

Prepared by Ben Scott Technical Consultants: C.I. Tsui, Hong Kong Peter Bissmire, Geneva Lowell Kongable, Phoenix Mike McGinn, Tempe

This application note presents a complete 12" black and white line-operated television receiver, including artwork for the printed circuit board. It is intended to provide a good starting point for the first-time user. Some of the most common pitfalls are overcome, and the significance of component selections and locations are discussed. The design has only 4 factory adjustments: H. Hold, Height, AGC Delay, and V. Linearity, and there are no alignments.

Note that while this discusses MC13001 (525 line, positive tuner AGC) there are also parts for 625 line and negative tuner AGC, in all combinations.

INTRODUCTION

Monomax has been on the market since mid-1981. It was originally developed in a joint effort between Zenith and Motorola for the purpose of creating a high performance B&W receiver. It was intended for all types of monochrome receivers, including the demanding portable and mobile applications, which require immunity to noise, "airplane flutter" and multipath signal conditions. Features suggested by these requirements included: noise filtering and cancelling, dualloop horizontal PLL, countdown vertical, and a flexible AGC system.

It was also required that the resulting receivers be low in component and manufacturing cost. To meet this objective, effort was made to minimize external components (especially precision components) and adjustments.

Above all, the receiver was to be reliable, so the chip was designed to operate at low voltage and low dissipation. Special attention was given to ESD (electrostatic discharge) immunity on all pins. An extremely stable horizontal oscillator was devised.

Additional features which resulted from this design effort included: a completely integrated IF and detector with no detector tuning or external filtering components, an on-chip dc contrast control which permits remote location of the control without shielded cable, and fully black level clamped video with blanking and beam current limiting. The combination of system functions in the Monomax chip permitted some elegant solutions which would not have been practical or economically feasible in more conventional designs.

It is not the purpose of this AN to describe the overall Monomax chip in any greater detail than is required for understanding receiver design decisions. The reader is urged to obtain a copy of the MC13001 data sheet available from Motorola Literature Distribution or Linear Applications. It contains some of the basic




FIGURE 1 — Simplified Block Diagram




FIGURE 2 — Monomax Functional Block Diagram

application information which will not be repeated in this note. Also recommended is a paper entitled "Monomax — An Approach to the One-Chip TV" by Gerald Lunn and Mike McGinn of Motorola. This can be obtained from the proceedings of the IEEE Chicago Spring Conference on Consumer Electronics, June, 1981, or from Linear Applications, Motorola.

Monomax is not difficult to apply. A functional TV set is virtually assured on the first try. But as anyone closely associated with television design can attest, there are, in every new design, a number of small but objectional problems which stubbornly resist solution. The receiver described here does not represent the "last word", but it is pretty close to production quality, and it includes solutions to some of the most common beginner's problems. In the following text, an attempt will be made to explain component value choices and locations in terms of problems solved or behavior avoided, so that the future experimenter will be alerted.

THE BASIC DECISIONS/POWER SUPPLY

One of the first considerations in a new TV design is whether the set is to be ac/dc (12 Vdc operable) or ac line only. Monomax fits well into either, and has been used in production designs of both types.

Figure 3 shows the architecture of an ac/dc type with all systems operated from 12 Vdc. In this case, the horizontal output stage is of the "boost" type, to minimize horizontal deflection current and make the yoke easier to manufacture. The flyback transformer contains auxiliary windings which provide supply voltages for the video output, picture tube grids, and vertical deflection. Sometimes the boost voltage of 20 to 30 Vdc is used as a power supply for the vertical output. The audio output section is usually a Class B type, operated directly from 12 Vdc. An IC combining the sound IF, detector, and audio output is ideal in this architecture. TDA1190 is an example which fits well with Monomax.

Figure 4 shows the basic power supply structure for the ac line operated type of design. This is the most economical and the most common approach for B&W television in most of the world, and it is the subject of much of this AN. Special thought was given to this type of set in the design of the MC13001 itself. Note that the horizontal oscillator and driver are supplied through high value resistors directly from the rectified power line dc (120 V). Only 4.0 mA are needed into Pin 18 to power the horizontal oscillator system. The balance of the horizontal circuit is also line operated so it is fully operable from the line supply. The horizontal section then produces the 12-14 Vdc for the rest of Monomax (50 mA), and for the tuners, the sound IF, the vertical output, etc., about 150 mA in all. This method avoids the problem of developing 12 Vdc directly from the line; i.e., the waste of power in a linear approach, the extra components for a switchmode dc-dc converter, or the cost of a line transformer. As in the previous example, the TDA1190 can be used for the entire sound system, but many designers prefer to use a Class A, line operated, discrete output stage, and one of the standard sound IF/detector ICs, such as MC1358, CA3065 or TBA120. This removes the 12 V supply ripple caused by loud low-frequency audio passages, but costs a small audio output transformer. This is the approach presented in the complete receiver in this AN, but it could be easily changed to the singlechip sound system.




FIGURE 3 - Basic AC/DC Architecture




FIGURE 4 - Line Operated Architecture

It is important to use good bypass techniques on all power supplies, not only for low frequencies, but also for RF. It is critical in prevention of faint but objectional vertical lines in the picture, caused by horizontal deflection system waveforms getting into the supplies. Good high-frequency bypasses on Pins 18 and 19, with respect to Pin 16, are essential.

THE IF

The four stage IF in the MC13001 has $80 \mu V$ sensitivity, sufficient for excellent overall performance when used with an ordinary tuner and a conventional L/C input bandpass network. It is recommended that the input always be used differentially to reduce the possibility of feedback problems. The differential input capacitance decreases from its normal 5.0 pF, to about 2.0 pF, in the top 10 dB of gain-range of the IF. This can be used to narrow the input L/C filter, at very weak signals, to reduce overall detected noise, and improve picture lock.

If a SAW (surface acoustic wave) filter is used, as in this AN, the above bandpass "walking" technique cannot be used. Furthermore, if a SAW filter is used, an additional fixed gain-preamplifier is needed to overcome the 20 to 25 dB loss thus imposed. Nevertheless, this approach has become increasingly popular with the introduction of low cost SAW filters, because it eliminates a crucial and time consuming production alignment.

There is a steadily increasing supply of SAW filters in the marketplace, so some criteria for choosing the best one for the design are in order. Bear in mind that all of the video selectivity is concentrated in the tuner and the IF input filter in this design. In a B&W receiver, it is important to obtain a good compromise of picture and sound quality with a single selectivity channel. This means keeping color and sound subcarriers low enough to avoid 920 kHz beat generation in the detector, and yet not attenuating the sound so deeply that good sound quieting is irretrievably lost. A wellproven characteristic for achieving this goal is as shown in Figure 5, taken from tuner-mixer input to detector. Of this, some selectivity comes from the mixer-tuned circuits, but most of it is provided by the SAW filter.

Table I shows some available types, data normalized to 0 dB picture carrier. The major difference is the depth of 41.25 MHz. In this regard, the Toshiba F1032U, Kyocera, and the muRata parts are best for B&W design. The mixer-tuned circuits will supply the




FIGURE 5 — IF Bandpass Characteristic

	Toshiba				Kyocera	muRata	
Relative Response	F1032B	F1032U	F1032U F1032V		KAF45MR-MA	SAF45MC 027	
39.75 Adjacent Picture	-40	-48	-45	-40	-37	-37	
41.25 Sound	-12	-16	-6.5	-25	-18	-19	
42.17 Color	+1.0	0	0	0	0	0	
Peak	+4.0	+4.0	+4.0	4.0	4.0	4.0	
45.75 Picture	0	0	0	0	0	0	
47.25 Adjacent Sound	-45	-48	-47	-40	-42	-38	
Insertion Loss	-18	-19	-18	-21	-23	-20	

TABLE 1 — Some Available SAW Filters

additional slight amount of narrowing required. The F1032V part is too wide, and F1052 is too narrow. These are intended for color receiver architectures of different types. The SAW manufacturers loading recommendations should be adhered to closely to prevent ghosts (before and after the picture) caused by capacitive feed-through and/or "triple transit" reflections.

At the input of the MC13001, it is important to use good bypass capacitors on Pins 2, 4 and 6 with respect to Pin 1 of the MC13001. The best value was found to be a straight lead, low-inductance 0.02 μ F disc ceramic for reducing the infamous channel 6 beat. Pickup in this area is also a possible source of vertical scan bars in the picture caused by horizontal sweep currents. It is desirable to keep the SAW filter close to Pins 1, 2, 4 and 6. See the PC board layout Figure 14, Also, the IF preamplifier must be kept compact and well grounded to prevent feedback and oscillation with the tuner.

AGC

The AGC system was implemented here essentially as described in the Data Sheet, including the AGC speed-up capacitor between Pins 9 and 10. This keeps the AGC airplane flutter response time fast, even when the signal is strong enough to move the AGC into the tuner control region. The RF AGC delay setting is one of only 4 factory adjustments. Ideally it should be made with a calibrated signal level, but acceptable results can be obtained with a strong off-the-air signal and a switch type attenuator. A discussion of this adjustment is contained in Appendix I.





FIGURE 6 — Monomax AGC Behavior

Remember that AGC loops have a large amount of gain, and **fast** AGC loops, with good airplane flutter performance, are especially vulnerable to deflection currents. Only a few millivolts on the AGC lines from stray fields or ground loops can cause a significant "bar" in the picture. Keep the tuner AGC lead away from yoke leads. The small bypass capacitor on Pin 11 further reduces this problem, and should be placed as close to the MC13001 as possible.

Monomax was designed so that in the strong signal region, "above the delay", the IF gain is held constant while AGC acts upon the RF stage in the tuner. This means that a small amount of IF AGC range may not be accessible in the normal implementation. Optimum setting of the delay pot keeps the RF section at maximum gain for RF signal levels of from $<10 \ \mu V$ to 1.0 mV_{rms}, using 40 dB of the IF AGC range. The tuner is not likely to be able to provide more than 40-46 dB of additional AGC, which will accommodate signal levels up to approximately 200 mV_{rms}. This is adequate for the Monopole antenna applications, but certainly doesn't offer a lot to spare. Above this level, the AGC system loses control, the receiver overloads and eventually falls out of sync. One way to improve this, and pick up the remaining 6.0 dB or so of IF AGC capability, is to put a resistor from Pin 11 to Pin 10. The value of the resistor will be about 33 k for delay resistor values shown, but will have to be tailored to the particular tuner used. This can also be accomplished by a resistor from Pin 9 to Pin 10. This, in fact, is the only solution in parts providing negative tuner AGC.



IGURE 7 — Modified AGC Curves (Resistor from Pin 11 to Pin 10)

THE SYNC SEPARATORS

Composite sync is stripped from noise-cancelled video in a peak detecting sync separator, as shown in Figure 2. The time constants for setting the slice level of the detector are connected at Pin 7. As always, there is the compromise between optimum noise immunity and tilting of the slice level during vertical interval. For best horizontal separation, a short time constant is required. There is also an AGC anti-lockup system which responds to the voltage at Pin 7. It also requires a short time constant. A second, longer time constant can be diode connected to the same pin, to prevent too much charge-up during the vertical interval.

Composite sync is subsequently integrated internally and fed to another amplifier whose emitter is brought out at Pin 23. Satisfactory vertical sync can be obtained (internally) by simply connecting Pin 23 to a divider. Weak signal performance can be improved by using an RC network on Pin 23 to make the separation self compensating, as in the horizontal separator. Also AGC from Pin 9 can be fed to Pin 23 to improve airplane flutter vertical hold.

FLYBACK INPUT

The only flyback pulse input to the MC13001 is at Pin 15. It takes care of keying the AGC, blanking the video output stage, and phase locking the horizontal system. The Pin 15 input is a base-emitter junction, with a reverse polarity diode for protection. The input requirement is for a negative-going pulse of 0.6 mA, but it is best to choose a pulse voltage and series resistor to give about -2.0 mA peak. This will make the effective width be the pulse width near its base.

HORIZONTAL OSCILLATOR/AFC

Monomax contains a really unique group of features in this area: dual-loop; variable-loop gain (bandwidth) on the first (sync) PLL; externally adjustable phasing in the second PLL; simple flyback pulse input, requiring no ramp generation. These are described in detail in the data sheet, and will not be repeated here.

Shown in Figure 8(a) are the first PLL components as presented in earlier publications, and in 8(b) a new variation which has been implemented in this receiver. This very simple change retains the dual time constant on the phase detector. The improvement is the 13 k/22 k divider which sets a 5.0 V point for the return of the longer time constant filter. Since 5.0 V is the reference level in the oscillator, it is also the operating voltage at Pin 12, and at Pin 13 when in-lock. The benefit, then, is that the 0.47 μ F doesn't have to charge up, so there's very little frequency pulling during power-up or powerdown. This reduces audible chirps and momentary stresses due to long cycles on the horizontal output device. Also the picture locks-in quickly, which is highly desirable with fast warm-up picture tubes.

Note that the proper setting of the horizontal hold control occurs when no average current flows through the 390 k resistor, either to, or from, the oscillator. A simple alignment procedure is to set the average Pin 12 to Pin 13 voltage to zero by adjusting the hold control, when locked to a standard broadcast signal, using a high impedance voltmeter.




FIGURE 8 — Horizontal Phase Detector

The second horizontal phase detector compares the flyback output phase with that of the oscillator, and develops a proportional dc voltage, which is filtered at Pin 14. This dc voltage then sets the slice level on the oscillator ramp to produce the output timing desired. See Figure 9(a). Picture phasing can be adjusted slightly by a high value resistor on Pin 14 to +8.0 V or ground. A 220 k to +8.0 V will move the picture about 2.0 μ s to the left. A 220 k to ground will move it 2.0 μ s to the right.

Another application of Pin 14 provides a method of changing the duty cycle of the horizontal output waveform from Pin 17. Normally, the desired waveform would be 50%. This has been assured in the MC13001 by operating the slicer at 31.5 kHz. This permits output phasing correction without changing duty cycle, as shown in Figure 9(a). In some receivers, when large amounts of dc power are drawn from the flyback, the "on" time of the horizontal output may have to be more than 50% of the cycle. This can be accommodated by feeding back some driver collector signal to the second phase detector filter, as shown in Figure 10. This imposes alternate slice levels and hence, the desired change of duty cycle. Some tentative values for a set configured like the one in this AN are given in Figure 10. This was not actually used in the final design, because it wasn't needed. It is supplied here as a reference for future designs having more power drain from the horizontal output. Bear in mind that the driver collector voltage would be much lower in the 12 Vdc receiver architecture mentioned earlier, requiring much different values to implement this idea. A practical limit of control by this technique is about a 60/40 duty cycle. The 0.001 capacitors on Pin 17 and the driver base are to "soften" waveform edges, to reduce their radiation into signal circuits.




FIGURE 9 — Second Phase Detector Slicer




FIGURE 10 — Driver Feedback For Extended Horizontal Output "On" Time

THE VERTICAL SYSTEM

Aside from all of the sophistication of the countdown vertical system within the Monomax chip, what remains to be accomplished outside of the device is fairly conventional. At Pin 20, there is an external capacitor, charged from a high voltage, to produce a good linear ramp. It is discharged within the chip, usually by vertical sync, but sometimes by the countdown circuit when sync is momentarily absent. It is important for the capacitor to be a good stable low ESR type and to be located close to Pin 20 and grounded as closely as possible to Pin 1 to avoid pickup of horizontal sweep which could hurt interlace.

The approximately $1.5 V_{p-p}$ waveform on Pin 20 is inverted and buffered to Pin 22 to drive the external output circuit. In the receiver design in this AN, a fairly conventional vertical output stage has been used. An **optional** linearity control has been added, because many customers like to have one, but also because it permits using a smaller coupling capacitor for the yoke. The smaller coupling capacitor saves money and reduces picture bounce, but introduces some curvature which must be compensated. Feedback to Pin 21 provides overall output stage linearization and prevention of deflection current change with temperature. It is also a handy place to feedback a variable parabolic waveshape for linearity control, as shown in Figure 11.




FIGURE 11 - Vertical Linearity Control

THE SOUND SECTION

The buffered video detector output at Pin 28 is a wideband signal used for sound take-off. A ceramic sound take-off filter and detector "tank" were chosen to eliminate alignment steps. The MC1358 is a popular, multi-sourced, FM IF, detector and dc volume control. It can be used with conventional L-C circuits or the ceramic devices shown here. The L-C application costs less in piece parts, but has a higher manufacturing cost in assembly and alignment.

Keep in mind that a limiting IF produces a wide spectrum of 4.5 MHz harmonics. The sound IF grounds should be kept together and returned to Pin 1 by a single path as shown in the copper layout of Figure 14. Also it is a good idea to keep the input of the sound IF IC close to Pin 28 to reduce radiation of video IF harmonics, generated in the video detector, from getting back to the tuner or IF input.

In the receiver described here, an ac volume control has been used. A potentiometer is placed between the MC1358 detector output, Pin 8, and the post amplifier input, Pin 14. The dc volume control, Pin 6, is grounded for maximum volume. If the volume control is to be mounted some distance away, and deflection pickup is likely, then the dc volume control could be the better choice. This can be done by ac coupling Pin 8 to Pin 10, and placing a variable 50 k pot from Pin 6 to ground. The disadvantage is that the control contour is less predictable in the dc control configuration. It is, nonetheless, a production proven method.

THE VIDEO OUTPUT

Pin 24 provides up to 1.4 V, black-to-white video drive, black level clamped, with a widened and amplified blanking pulse added. This is sufficient to drive a single stage common-emitter video output transistor. A dc voltage of 0 to 5.0 V applied to Pin 26, varies the black-to-white amplitude at Pin 24 from 1.4 V to 0.1 V without changing the absolute black level of the output voltage. Beam current limiting can also be used to control maximum brightness. This is accomplished by circuit shown in Figure 12. As beam current increases, the H.V. winding current flowing in the 39 k resistor, pulls the Pin 27 voltage down. When Pin 27 falls below about 1.0 V, the contrast begins to be reduced. This circuit was not used in the complete receiver in this AN, for reasons which will be explained shortly.

The black level clamp capacitor on Pin 25 is usually shown connected to ground. It can also be connected to +8.0 V to cause the screen to be blanked for about 1 second after turn-on. This permits the scan systems to stabilize before the picture becomes visible. Note: If the brightness control design window is set too high, the raster may still be visible during start-up.

There are several approaches to sound trapping in the video output stage: series tuned L-C from the video output base to ground; parallel tuned L-C in the video output emitter; or a ceramic shunt element in the video output base circuit. All of these can be detrimental to picture quality, if not carefully done. The ceramic element is in keeping with the "no alignment" philosophy successfully implemented thus far, so there was a strong motivation to use it. However, shunt loading Pin 24, if too severe, causes considerable distortion of high-frequency detail, due to excessive loading of the video driver. This can be reduced by adding a resistor between Pin 24 and the trap, and by returning the bottom of the trap to the video output stage emitter. The compromise chosen is shown in the full schematic. Again, it is good to keep these parts close to Pin 24 to reduce radiation of video detector products back to the tuner and IF front end.

The video output circuit can take many forms. Monomax was designed to accommodate full dc coupling, as described earlier. However, many TV designers, and users, don't like full dc coupling, because it sometimes seems to go too black, creating the suspicion that some information is hidden. Also, a directly coupled video output to picture tube cathode usually requires a negative voltage for at least one of the grids for proper set-up at high contrast settings. Finally, fully dc coupled designs are harder to protect from power-off flash or spot burn.

For these reasons the receiver described in this AN was a partially dc coupled type. This puts the brightness control in the cathode circuit, removes the need for the brightness limiting configuration, and makes spot/flash prevention easier. (The diode and electrolytic in G1 are for this latter purpose).

In the video output stage emitter, some dc set-up from the +12 V supply has been used to adjust the output dc level, to minimize overall dissipation. Also some additional vertical blanking has been fed through a diode, from the top of the vertical yoke. This blanking will be accomplished in the IC internally in later Monomax devices.




FIGURE 12 - Beam Current Limiting

APPENDIX I - AGC DELAY ADJUSTMENT

Ideally, a known antenna signal level of 1.0 mV (300 Ω balanced) or 500 μ V (75 Ω unbalanced) is supplied to the tuner input. This signal level corresponds to the threshold of "snow" in the picture, for most receivers. With this signal level, the AGC delay pot is turned until the RF AGC voltage just begins to rise, and then is backed off slightly. The picture should be snow-free. If the RF AGC is permitted to rise, the picture will start to show some snow, which therefore represents less than optimum overall performance. If the setting is backed-off too much, the delay may be too large and mixer overload may occur at stronger signals.

The correctness of this setting should be checked at weaker and stronger signals. At weaker signals, say 6.0 dB down, it should not be possible to improve the picture noise by resetting the RF Delay. At stronger signal, say 40 dB stronger, there should be neither snow or overload evident in the picture, although the distance between these two conditions, as a function of delay setting, may be very narrow. The AGC system should automatically avoid these troubles. It may be necessary to make a slight compromise to avoid overload, which may produce a slight amount of snow in the 1.0 mV picture.

The above compromises can be achieved successfully without calibrated signals, with just a switchable attenuator and a strong signal. Starting at strong signal, note the available AGC Delay setting range between picture overload and snow. Using the switched attenuator, reduce the signal strength and make sure that neither problem appears. If necessary tweak the Delay, but don't move outside the original range. Eventually the picture will get snowy, but the control will only be able to make it snowier. Setting it to the optimum (just barely) should still be within the noted range.

APPENDIX II – COMPONENT & CONSTRUCTION DETAILS

In order to make the enclosed PC board pattern easy to use, the following components are recommended: Remember that these are pertinent to **this** design architecture and this specific design. Many variations are possible with a little redesign work.

Flyback — Gold Star Type 154-028A with selfcontained H.V. rectifier. Certainly, substitution is possible, but very careful attention to pin-outs and taps is required. The primary is, of course, a 120 Vdc type, which corresponds to about 800 V_{p-p} positive pulse at Pin 2. Pin 3 is a negative going pulse of 35 V_{p-p} and Pin 7 is a negative-going pulse of about 120 V_{p-p}. The H.V. terminal, which is internal in the above model, would be a positive going pulse of about 12 kV_{p-p}. Very little flexibility can be permitted on these values. Be careful to watch pin-outs and horizontal polarity.

Yoke —Gold Star Type 153-020A for 90° $12^{"}$ — 20 mm neck picture tube. It requires approximately 1.0 A_{p-p} in both horizontal and vertical windings to give proper overscan in the 90° tube at 10-11 kV. This

means a horizontal (saddle) winding of about 3.4 mHand a vertical (toroid) winding of approximately 3.0Ω , 10 mH. Numerous substitutions are available, but the above values must be adhered to for this set architecture.

Horizontal Output Transistor — The board was designed for a TO-3 type, such as a BU205, BU204, or MJ12003. A plastic TO-220 type MJE12007 will do the job with some mechanical revision. The important parameters are V(BR)CEX = 1300 V and IC = 2.0 A. A small amount of heat sinking, such as a U channel with 2 flags of 1 square inch each is recommended. A mica or Thermalloy isolator is suggested to reduce shock hazard to the experimenter. If an ac/dc design is contemplated, as referred to back in Figure 3, a lower voltage, higher current part like BU806 will be required for the horizontal output, along with a different yoke and flyback.

Vertical Output Transistors — It is possible to "get by" with a TO-92 complementary pair, such as MPS6560 and MPS6562, or the new, tall TO-92, MPSW01 and MPSW51. However, the author's opinion is that these operate too hot, with dissipation approaching 1 watt, each, worst case. Recommended alternatives include D40E1 and D41E1 in the TO-202, or TIP29 and TIP30 in TO-220. No heat sink is required. The devices need only $V_{(BR)CEO}$ = 30 V and good hFE at 1.0 A.


Video Output Transistor — For the load value shown in this design, a case 152 uniwatt, such as MPSU10, is best. The 300 V V(BR)CEO is not needed, but the device must be "small geometry"; i.e., high f_{τ} and low $C_{\rm cb}$ to preserve picture resolution. A tall TO-92 or even an MPSA43, TO-92, can be used if the collector load is increased to 6.8 k, but some picture quality will be lost.

Audio Output Section — The transformer should be approximately 30:1 turns ratio, capable of handling 1 watt into 8.0 Ω . The output transistor should be set up at about IQ = 12-14 mA, and should be capable of 1.5 W continuous dissipation. A TO-220 type MJE2360T, mounted on at least 3 square inches of aluminum is suggested.


H. Driver Stage — In the prototype receiver, the available driver transformer had only about 12:1 turns ratio. This necessitated a large wattage dropping resistor to provide the rather low-voltage, high-current primary waveforms. It would be better to obtain a transformer of 30:1 or so, to permit a more efficient driver stage. The 4.3 k/2.0 W resistor could then be reduced considerably. In either case a TO-92 driver, type MPSA42, is a good choice.


SUMMARY:

Figures 13 and 14 provide the copper pattern for the PC board and the component locations. Note that signal input circuits are compact and grounded near Pin 1. Subsequently these and all other circuits are connected to the central ground at Pin 16, without being interconnected beforehand. The full receiver schematic is given in Figure 15.











AN921

HORIZONTAL APC/AFC LOOPS

Prepared by Linear Applications

The most popular method used in modern television receivers to synchronize the line frequency oscillator is the phase locked loop. Although in detail the circuits may vary considerably, the fundamental operation is the same. Any designer with a good understanding of phase locked loops in general and the required operating characteristics of television line frequency oscillators in particular, should be able to handle these circuits successfully.

For color television signal transmissions in the United States, the line frequency (f_H) is directly related to the color subcarrier frequency (f_{sc}) such that:

$$f_{\rm H} = \frac{2Xf_{\rm sc}}{455}$$

Since $f_{sc} = 3.579545$ MHz ± 10 Hz, then the line period is given by:

$$H = 63.5555 \pm 0.0002 \ \mu s$$




FIGURE 1 - Timing Detail of Line Sync Pulse (µs)

For satisfactory operating characteristics, the receiver must meet the following requirements:

1. Dynamic Phase Accuracy:

or-repetitive phase accuracy. If the phase of a scan line is shifted with respect to the preceding line, a loss of detail can occur. For a given video frequency, a half cycle error from line to line will cause a complete loss of information at that frequency. At the system limit of 4.5 MHz, this corresponds to a 0.111 μ s timing error between adjacent lines or a repetitive phase accuracy of 0.62 degrees. Should thermal noise be present in the signal, the misstiming will be masked and much larger phase errors are tolerable. (See later discussions on noise performance.)

2. Static Phasing:

or-static phase error with the line oscillator at nominal frequency (f_H). For monochrome receivers, this is determined by the tolerable shift of the picture information with respect to the raster and may be as much as 1.5 μ s. For color receivers, it is generally much less (<0.5 μ s) to permit gating the burst information on the back porch of the signal.

3. Static Phase Error (with detuning):

When the line oscillator is detuned from the nominal line frequency, the timing between the picture information and the receiver raster will change. For an inexpensive monochrome receiver, this error can be large ($2 \mu s$ for $\Delta_f = 300 \text{ Hz}$), particularly if the screen is overscanned and the picture escutcheon masks the sides of the raster. For a color receiver, the S.P.E is usually smaller. Figure 1 gives the tolerance of the burst envelope on the signal backporch and shows that the burst can occupy a 3us 'window' with respect to the leading edge of the sync pulse. The gating pulse for the burst channel is as narrow as possible to keep the chroma system noise bandwidth low and to prevent gating adjacent picture information or sync widgets. A gate pulse of 4µs accurately centered when the line oscillator is at f_H will permit an S.P.E. of ±0.5 μ s and yet maintain proper gating. Thus, for optimum performance, the S.P.E. over the detuning range of the line oscillator should be no more than $\pm 0.5 \ \mu s$.




FIGURE 2 - APC/AFC Loop Theory

4. Hold-In Range:

This is the total frequency deviation from f_H over which an already synchronized oscillator will remain in synchronism, with no interruption of the synchronizing signal. This can typically be from 600 Hz to 800 Hz but is not usually designed for and occurs as the result of other design considerations.

5. Pull-In Range:

This is the total frequency deviation of the line oscillator from f_H over which the receiver will remain in synchronism, even following a momentary interruption of the synchronizing signal. Expressed another way, it is the limits of free-running oscillator frequency from which the oscillator will pull into synchronism on application of a synchronizing signal. The required pull-in range will depend on the frequency stability of the line oscillator and the permissible static phase error. It is usually $>\pm 180$ Hz. 6. Pull-In Time:

The time taken to synchronize from the limits of the pull-in range. Anything less than 1 second is considered instantaneous.

Four parameters are of primary interest; the phase detector sensitivity, the oscillator sensitivity, the loop gain, and the filter transfer characteristic.

1. Phase Detector Sensitivity (μ):

. .

The phase detector compares the incoming synchronizing signal with the line frequency oscillator signal and develops a control voltage that is proportional to the magnitude and polarity of the phase difference between the signals. If for a given phase difference at the phase detector of $\delta \phi$ a control voltage δE is generated, then the phase detector sensitivity is defined as:

$$\mu = \frac{\delta E}{\delta \phi}$$
 and is usually measured in volts/radian.

Since we are dealing with rectangular sync pulses and the signal from the oscillator is usually integrated to form a linear ramp, the phase detector output

$$E = \mu \phi$$

This is true over the stable operating region of the phase detector. (For further discussion of the stable and unstable operating regions, see Pull-In Range calculation on page 6.) 2. Oscillator Sensitivity (β):

If a voltage δE at the control terminal of the oscillator produces a change of δ_f in the free-running frequency of the oscillator, then the oscillator sensitivity (β) is defined as:

 $\beta = \frac{\delta f}{\delta F}$ and the usual units are hertz/volt.

3. D.C. Loop Gain (f_c):

When the oscillator has a tuning error of Δ_f Hz, then the required correction voltage at the control terminal of the oscillator is Δ_f / β . If the system is capable of producing this correction voltage, the oscillator will remain in synchronism and the output voltage from the filter will be d.c. If the filter has a d.c. transmission of 100%, the phase detector output is $\Delta f/\beta$ and a static phase error of ϕ will exist between the inputs of the phase detector to maintain this voltage.

$$\dots \mu \varphi = \Delta_{\mathbf{f}}/\rho$$

or
$$\phi = \frac{\Delta_f}{\mu\beta}$$
 _____1

The quantity $\mu\beta$ is defined as the d.c. loop gain (f_c) although its units are Hz/rad.

It is clear that the S.P.E. is directly proportional to the error in oscillator free-running frequency and is inversely proportional to the d.c. loop gain. The S.P.E. can be made as small as desired for a given tuning error by increasing the d.c. loop gain. However, note that the phase error ϕ thus far defined is the static or long term phase error. To determine the dynamic phase error, i.e., the effect of impulse or thermal noise of the loop performance, we must evaluate the loop filter characteristics.

4. Filter Transfer Characteristic F(p): The low pass filter connected between the phase detector and the oscillator will have a significant effect on the loop performance. As this part of the system is the one most open to design adjustment, it should be fully understood. If single time-constant networks are used, it




FIGURE 3 - Typical Filter Networks

becomes impractical to achieve both small S.P.E.'s and small dynamic phase errors (low noise bandwidths) since the former requires a large value for f_c and the latter a small value for f_c . To avoid this compromise, more elaborate networks are used.

Both a) and b) are equivalent "proportional plus integral" networks. The output control voltage is proportional to the current through R plus the integral of the current in C. At any frequency, the ratio of the output voltage to the input voltage is:

$$F(p) = \frac{1 + pT_1}{1 + pT_2} \text{ where } \frac{T_1 = xRC}{T_2 = (1 + x)RC}$$

$$\therefore F(p) = \frac{1 + pxRC}{1 + (1 + x) pRC} - 2$$

At d.c., the filter transmission F(p) = 1 and at high frequencies, the above expression reduces to x

$$\frac{AC}{DC} = \frac{x}{x+1}$$

The parameter m becomes important in the design of satisfactory loops.




FIGURE 4 - Filter Frequency Characteristics

5. Dynamic Phase Error or Noise Bandwidth:

Noise can be specified by its energy content and for a flat energy spectrum impulse noise and thermal noise are quite distinct. The relative phases of the frequency components of impulse noise are related and not random, although occurrence is a random variable. For thermal noise, the relative phases of the frequency components are completely random and incoherent and this type of noise is the most difficult to reject. Therefore, most of the following treatment is concerned with the rejection of thermal noise. However, methods to minimize the effects of impulse noise are also covered below in the selection of the filter components.

The presence of thermal noise in the signal will cause random variations in the output phase of the voltage controlled oscillator. An excellent way of determining the ability of the APC loop to reject thermal noise is to measure the noise bandwidth. This can be done by assuming a noise free input phase which has sinusoidal variation with time and calculating the corresponding output phase. If this is repeated over a range of frequencies, the bandwidth for which the loop has significant variations in output phase can be determined, i.e., the noise bandwidth has been found.

For a loop that is initially phase locked, if the input phase changes to ϕ_i with a corresponding output phase change of ϕ_0 , the resulting phase error of the system

$$\phi = \phi_i - \phi_o$$

and the phase detector

output voltage is $\mu\phi$. For a filter transfer function of $F_{(p)}$, the oscillator control voltage becomes

 $F_{(p)} \mu \phi$

and the oscillator (with

sensitivity β) will attempt to change frequency by

$$F_{(p)} 2\pi\mu\beta\phi$$

If frequency lock is to be maintained, the frequency shift of the oscillator must match the rate of change of the filter output phase

$$\therefore p\phi_0 = F(p) 2\pi \mu\beta\phi \qquad p = \frac{d}{df}$$

$$2\pi \mu\beta = 2\pi f_c = \omega_c$$
or
$$p\phi + F(p)\omega_c\phi = p\phi_i$$
(3)

This is the general D.E. for APC/AFC loops although its use for the asynchronous condition is subject to certain restrictions given later.

$$\therefore \phi_{i} = \phi_{0} \quad \left\{ 1 + \frac{P}{\omega_{c}F(p)} \right\}$$

The phase transfer ratio $\frac{\phi_{0}}{\phi_{i}} = Q_{(p)} = \frac{F(p)}{F(p) + P/\omega_{c}}$ -(4)

Now for either of the filters shown in Figure 3,

$$F(p) = \frac{1 + pxRC}{1 + p(1+x)RC}$$

$$P = j\omega$$

$$\therefore Q(\omega) = \frac{1 + j\omega xT}{1 - \omega^2(1+x)T/\omega_c + j\omega(xT + 1/\omega_c)}$$

It is important to note the presence of ω_c in the above expression. While the filter can modify the control voltage applied to the oscillator, the final output phase will depend on the loop gain f_c . The S.P.E. can be modified for a given detuning by changing f_c alone. The dynamic phase error can be modified by changing either f_c or $F_{(p)}$, or both.

.: `




FIGURE 5

A plot of $Q_{(\omega)}$ against input frequency (noise frequency) will show the ability of the loop to reject thermal noise in the synchronizing signal.

The integration is carried out from $-\infty$ to $+\infty$ since the abscissa does not represent the absolute frequency of the noise but the difference frequency between the noise and the oscillator frequency as detected by the phase detector. The phase detector output does not distinguish between frequencies above or below the oscillator frequency. A term commonly used for APC loops is the noise semibandwidth f_{nn} .

$$f_{nn} = \frac{f_n}{2} = \int_0^\infty |Q(\omega)|^2 df$$

$$\left[Q_\omega\right]^2 = \frac{1 + \omega^2 x^2 T^2}{\left[1 - \frac{\omega^2}{\omega_c} (1 + x)T\right]^2 + \omega^2 \left[xT + 1/\omega_c\right]^2}$$

$$\dots f_{nn} = \frac{\omega_c \left[1 + \frac{x^2 T \omega_c}{(1 + x)}\right]}{4 (1 + x T \omega_c)} \quad (5)$$

6. Other Synchronized Loop Characteristics:

It should be clear from (5) above that if $x \neq 0$ (1) for a given value of d.c. loop gain to produce satisfactory static phase performance, two parameters are available to produce satisfactory dynamic phase performance (x and T).

(1) If the filters of Figure 3 are simplified by pulling x = 0,

then eq. (5) reduces to
$$f_{nn} = \frac{\Delta c}{4}$$
. Since $\phi = \frac{\Delta \omega}{\omega_c}$, then
 $f_{nn} = \frac{\Delta \omega}{\phi}$.

Thus with x = 0 and a given detuning error, the S.P.E. and f_{nn} cannot be chosen independently.

To obtain an idea of the best way to vary these parameters, assume that ϕ_i and ϕ_o are the voltage input and output of a low pass filter (Figure 6).




FIGURE 6 - Equivalent Voltage Transfer Filter

Step inputs to this filter can easily cause ringing. The output, following a step change in input phase (from signal source switching or a temporary spike of impulse noise) will assume a steady state following a transient.

Now,
$$Q_{(p)} = \frac{\phi_0}{\phi_i}$$

The steady state (particular solution) is $\phi_i - \phi_0 = \phi$. The transient (complementary function) is given by:

$$\frac{1}{Q_{(p)}} = 0$$

i.e., (1+x) Tp² + (1+xT\omega_c) p + $\omega_c = 0$

Solving for p, we have:

$$P = \frac{-(1+xT\omega_c) \pm \sqrt{(1+xT\omega_c)^2 - 4(1+x)T\omega_c}}{2(1+x)T}$$
 (6)

The real part of (6) will give the natural undamped resonant frequency of the loop.

$$\omega_{n} = \frac{\sqrt{4(1+x)T\omega_{c}}}{2(1+x)T} = \sqrt{\frac{\omega_{c}}{(1+x)T}}$$
(7)

The quantity under the root sign in equation (6) will determine the response of the loop to a step input. For critical damping, this quantity will be zero.


$$(1+xT\omega_c)^2 = 4(1+x)T\omega_c$$
$$(1+xT\omega_c)^2 = 4(1+x)T\omega_c$$

If we define a damping coefficient K = $\frac{(1+xT\omega_c)^2}{4(1+x)T\omega_c}$ (8)

then, K = 1 and the loop is critically damped.

- K > 1 and the loop is overdamped.
- K < 1 and the loop is underdamped and a period of oscillatory ringing will occur.

The values of ω_n and K will have a significant effect on the loop synchronous performance. If ω_n is low K>1, the system may take an appreciable time to reach a stable state following a change of input phase. Therefore, there will be little transient disturbance from impulse noise because of the sluggish reaction of the loop. However, if the input phase changes as a result of airplane flutter, the loop may respond too slowly to produce satisfactory tracking of the input signal. Also, the pull-in from an asynchronous condition may be sloppy and slow. Conversely, if ω_n is increased and K < I, the loop can respond very rapidly to incoming phase changes, but may be unstable with oscillatory ringing when impulse noise is encountered. Suitable design values will depend on the required characteristics and the interaction of the APC loop with other subsystems in the receiver and these will be discussed in detail later. In general, it can be assumed that $x \ll 1$ and $xT\omega_{c}$ >> I so that the formulae derived above can be simplified.



7. Asynchronous Performance of the Loop:

As the tuning difference (Δf) between the oscillator free-running frequency and the incoming synchronizing signal increases, a larger static phase error is required at the inputs to the phase detector to maintain synchronism. Eventually, the phase detector output will stop increasing as the S.P.E. increases and the limit of hold-in will be reached(2). Should a further increase in Δf occur, the system becomes unstable and falls out of lock.

When the loop is out of synchronism, the phase detector will have two regions of operation (see Figure 7). If the sync pulse coincides with the steep slope of the integrated pulse from the V.C.O., this is the normal or stable operating region. The loop gain (f_c) is large and positive. When the sync pulse coincides with the more shallow slope of the sawtooth, operation is in the unstable region and the loop gain is much lower and negative.

(2) The Static Phase Error $\phi = \frac{\Delta f}{f_c}$ and $\phi \max = \frac{\phi_s}{2}$ (ϕ_s = width of stable operating region of the loop.) \therefore Maximum hold-in range $\Delta f_{\max} = \frac{f_c \phi_s}{2}$ (10) Notice, however, that the phase detector outputs always operate to reduce the period of the beat note produced by the frequency difference between the sync and sawtooth. Hence, the beat note is very asymmetrical and has an average d.c. output at the filter terminal. As Δf decreases, the average d.c. voltage will build up on the filter capacitor until pull-in is achieved.




FIGURE 7

If the maximum output from the phase detector is $\pm E$ (obtained at points a and b on the sawtooth), then for the stable regions

$$f_c = \frac{2 \beta E}{\phi_s}$$

and for the unstable region ϕ_{μ}

$$-f'_{c} = \frac{2\beta E}{\phi_{\mu}}$$
$$\therefore f_{c}\phi_{S} = f'_{c}\phi_{\mu}$$

Two assumptions are implicit in the above: (1) the oscillator sensitivity (β) remains constant over the range of control voltages produced by the phase detector, and (2) the integrated fly-back pulse is a linear ramp. For a typical diode bridge phase detector, 'the width of the narrow slope of the sawtooth is the stable region. However, the above expressions will still hold even if this is not the case. Should the phase detector output limit at a' and b' on the slope, the areas under the loop gain curve are reduced

correspondingly with new stable and unstable regions ϕ'_s and ϕ'_{μ} (this limitation could also be caused by the inability of the oscillator control to change the oscillator frequency close to the peak phase detector output voltages). For an integrated circuit phase detector, the MC1391, the phase detector output is limited to the sync-pulse width since it is a sync-gated system, i.e., $\phi_s =$ 4.75 µs.

When the loop is out of lock, a steady beat note output results from the phase detector. For a simple resistive filter (with no capacitors), the beat frequency would be constant and no pull-in would occur, but for the filters of interest the d.c. component of the waveform tends to reduce the mean tuning error. Thus at any time, the freerunning frequency of the oscillator in the absence of syncs will be greater than the off-set frequency obtained when the loop is closed. Notice, however, that as the detuning error increases, the waveform becomes more sinusoidal, reducing the d.c. component and the pull-in effect. Should the mean value of the d.c. component be found in terms of its frequency shifting capability, we can find the pull-in range and the pull-in time from any frequency within the pull-in range.

As shown in Appendix H, the maximum pull-in range $\Delta_{f max}$ is given by:

$$\Delta_{f \max} = \frac{2 \phi_s f_c \sqrt{m}}{(3+m)} \qquad (1)$$

if m << 1

The above expression, together with the formulae presented in (9) will completely specify the important characteristics of the conventional horizontal APC/AFC loop. The next section will cover the practical design use of these formulae, and detail instances of departure from the ideal case.

It should be apparent by now that the design of a satisfactory APC/AFC loop is not as straightforward as the simple block diagram of Figure 2 might have suggested. Five formulae are needed to define the characteristics of the loop and these formulae are not mutually independent. The designer has only three parameters that he can vary to fit all these formulae and meet his circuit needs. Further, his needs may change depending on the type and performance of circuits internal to the loop and, to complicate matters more, of circuits external to the loop. An obvious example of the former is the oscillator stability which will be a prime factor in determining the pull-in range required, and an example of the latter is the Static Phase Error permitted for correct burst gating in the chroma channel. If the burst is sync gated, then the S.P.E. requirement may not be as stringent although large oscillator drifts could result in high d.c. loop gain being needed that will also produce small S.P.E.'s.

Other factors that must be entered into the design concern the expected environment of the loop, both within the receiver and in the type and quality of the signals that will be received. Should the receiver manufacturer have a reputation for high performance in fringe reception areas, then he will be very concerned with thermal noise performance and the APC/AFC loop will tend to have small noise bandwidths. Alternatively, if the manufacturer is more concerned with urban reception, particularly near large airports, the loop will probably need to be high speed to track phase variations. More likely, the manufacturer will want the receiver to perform well everywhere and compromises must be made.

Within the receiver the characteristics of the loop will depend on the sync source and, for gated a.g.c. systems, the performance of the a.g.c. loop, especially when the horizontal oscillator is temporarily out of synchronism. Many loops use a dual diode arrangement for the phase detector and the sensitivity of this type of detector (see




FIGURE 8 - Detector Best Notes

Appendix) depends on the amplitude of the smaller of the two waveforms applied to it. The reference sawtooth waveform from the sweep circuit is usually chosen so that the phase detector sensitivity will not change with adverse signal conditions that affect the syncs. With a fixed oscillator sensitivity, the required d.c. loop gain can be obtained by changing the reference sawtooth waveform amplitude. For high loop gains and maximum flexibility, this means that the sync amplitude should be large – a requirement that can be difficult to meet in a 12 V. battery operated set. Alternatively, the effective amplitude of the sawtooth can be raised by using an active shaper network to increase the slope of the sawtooth.


A slow a.g.c. loop can seriously modify the apparent performance of the loop. If airplane flutter causes significant changes in the video detector output level and the sync separator is too slow to follow these changes, then the varying slice level will cause phase shifts at the input to the loop (see CER105). Also, when the line oscillator is out of lock, the gating pulse will activate the a.g.c. system during the video portion of the signal. This tends to make the a.g.c. loop increase the gain of the R.F. and I.F. amplifiers. Conversely, when the gate pulse and sync pulse coincide, the a.g.c. loop will attempt to reduce the R.F. and I.F. amplifier gains. The detector output that results from this process is modulated with a ripple corresponding to the frequency difference between the horizontal oscillator and the sync waveform. If the ripple amplitude is large then 'holes' will appear in the separated sync. The phase detector output beat note will be modified by these 'holes' and the mean d.c. voltage generated will be reduced causing a reduction in the oscillator pull-in range. This effect should be particularly noted when comparing a solid state receiver with an earlier tube or hybrid design. The introduction of I/C's into the receiver to perform the a.g.c. function (e.g., MC1345/44) has meant that coincidence of the sync and flyback pulse is necessary to gate the a.g.c. Since erroneous gating does not occur during the video portion of the signal, the detector level remains much more constant and wider pull-in ranges approximately the theoretical maximum (equation 11) are obtained.

A popular method of assessing the pull-in range is to offset the oscillator while syncs are applied to the loop. The 60 Hz component in the sync waveform is usually enough to cause a side-lock at multiples of the field frequency and the pull-in range is noted as the last side-lock on either side of 15.734 KHz from which the oscillator pulls into synchronism. Since the ripple at the detector increases as the oscillator approaches 15.734 KHz (the a.g.c. gate samples video for longer periods), the APC/AFC loop will get very little sync information and the beat note pull-in effect is correspondingly weak. Thus, for a tube design, the pull-in range obtained by the above method is close to the actual free-running frequency from which the oscillator can be locked. By measuring the picture offset on the CRT at the pull-in limits, the maximum stable phase error the system will tolerate is also found. However, with a solid state receiver using an improved a.g.c. system, a strong beat note (but no ripple at the detector) is generated when the APC/AFC loop is out of lock and the side-lock frequency limits at pull-in are significantly lower than the oscillator actual freerunning frequencies at pull-in. Since the true pull-in range is not observed, the S.P.E. over the pull-in range obtained by the above method will be harger than a similar design with a poor a.g.c. system(3).


Another characteristic of the APC/AFC loop that will depend in a large measure on the external circuitry is the required noise bandwidth. The effect of random noise in the sync waveform is to cause the position of individual picture elements to vary from instant to instant. The larger dynamic phase error that can be tolerated will depend on many subjective factors. For example: At the same time noise appears in the sync waveform, it will also be present in the video masking the true position of the picture elements. A moving picture or smaller screen size will also change the appearance of thermal noise.

In fact, when the video becomes unuseable at the picture tube because of the noise interference, then the signal to noise ratio at the detector can be considered the system limit. As far as the sync circuits are concerned, the received bandwidth can be reduced without seriously modifying the sync waveform. This will improve the signal to noise ratio for the sync signal with a corresponding reduction in the dynamic phase error under limiting conditions.

If we treat the syncs as a trapezoidal waveform, the contribution of each harmonic to the effective timing information can be calculated. This is shown in Figure 9 and it can be seen that 90% of the timing information is



⁽³⁾ The reduction of the pull-in range vs. a.g.c. loop frequency response has been dealt with in the literature. However, the use of fast sync separators and the superior characteristics of I/C a.g.c. loops will probably make further investigation academic in nature.



FI	GL	JRI	E 1	0	(a)

contained in the first nine harmonics of 15.734 KHz a bandwidth of approximately 140 KHz. The bandwidth of many tube and hybrid designs has been as low as 100 KHz (determined primarily by the sync separator device) and this provides 87% of the available timing information with good thermal noise immunity. A typical solid state receiver has a bandwidth in excess of 1 MHz (determined by the circuits preceding the sync separator) and the noise bandwidth of the APC/AFC loop may have to be reduced, or further filtering in the sync channel *before* sync separation may be necessary to provide comparable thermal noise performance.

The approach to an APC/AFC design for a television receiver can take several different paths. For example: The design problem may simply be modification of a circuit to remove an undesirable characteristic caused by a faulty design, production spreads or a new operating environment. Cost reduction may be the objective, or adaptation of an existing circuit to a new chassis design.

Should any of the above conditions be encountered, the best starting point is to fully evaluate the fundamental characteristics of the present circuit. This naturally includes measurements of the oscillator and phase detector sensitivities. Those are usually quite simple to make and may require just disconnecting the phase detector output from the voltage (or current) controlled device in the oscillator circuit. Sometimes the loading of the oscillator circuit on the phase detector may have to be duplicated (particularly with solid state circuits) or the effect of loading allowed for. Since linear operation of practical circuits is rarely encountered, the characteristics should be measured over the expected operating range of each block.

Figure 10(a) and (b) shows the measured sensitivity curves of a solid state monochrome receiver. In this particular case, asymmetrical pull-in was the problem and the cause is the change in oscillator sensitivity producing a fall in d.c. loop gain as the oscillator free-running frequency is lowered. Relocation of the d.c. operating point of the oscillator at 15.734 KHz is the solution (the dotted line on Figure 10).

Notice that the product of the two slopes will give




FIGURE 10 (b)

the circuit d.c. loop gain. This will define the Static Phase Error as the oscillator drifts. For this particular circuit, a drift of ± 180 Hz would produce an S.P.E. of $\pm 1 \mu s$. Clearly, if this design were to be adapted to a color receiver, the loop gain would have to be raised. Obviously, the amount of loop gain increase required will depend on the drift characteristics of the loop. Before any efforts are made to change the loop gain, the oscillator frequency variation with temperature and supply voltage should be measured and the effects of aging estimated. The lower operating ambient temperature of a solid state set means that the temperature/frequency drift can be held to less than ±190 Hz, including the turn-on warm-up drift. Wherever possible, if increased loop gain is still needed, the most stable circuit block should be changed or increased drift will result.

When further cost reduction will seriously impair the circuit performance, or the circuit already cannot meet the full performance capability of the simple APC/AFC loop, other circuits or a complete new design may have to be investigated.

One excellent solution to the problem of low cost combined with full performance can be provided by an integrated circuit, either in combination with other circuit functions or simply as an APC/AFC block. Several I/C's performing this function are available and one circuit, the MC1391P, will be used to demonstrate the use and universality of the preceding theoretical analysis. The MC1391P is well suited for this purpose as its parameters are stable and well documented. Although it is an I/C, it is very flexible with an external filter and externally adjustable loop gain allowing any performance characteristic, within the limits of the simple APC/AFC loop, to be obtained. (See Figure 11 and Appendix)

The operating characteristics of the MC1391 are easily calculated (Ref. 5), or they can be measured. The oscillator sensitivity is best expressed in amps per radian as this is a current controlled device, and can be measured by disconnecting the phase detector output (pin 5) and noting the current through the filter resistor R into the oscillator timing pin (pin 7). This current can be positive Since the available voltage swing at pin 5 before saturation occurs is 5.8 V, then:

R =
$$\frac{5.8}{0.053 \text{ x} 10^{-3}}$$
 ≈ 110 KΩ
. Put R = 100 KΩ: ... xR = 4.2 K ≈ 3.9 KS

With these practical values, x = 0.039 and m = 0.038

$$C = T/R = 0.15 \,\mu F$$

The maximum possible pull-in range is given by equation (14):

$$\Delta f = \pm \frac{2 \times 0.46 \times 6000 \sqrt{-0.038}}{3 + 0.038}$$

= \pm 354 Hz

From equation (5):

$$f_{nn} = \frac{1 + (0.039)^2 \times 0.015 \times 37699}{4 \times 0.039 \times 0.015}$$
$$= 795 \text{ Hz}$$

The response time to recover from a step input is given by:

$$t = \frac{\log_{10} 0.1}{a} \qquad \text{where} \qquad a = \frac{1 + xT_{wc}}{2(1 + x)T}$$

i.e., $t = 3\mu s \qquad = 739.6$

This example effectively shows the compromises involved in the design of an APC loop. In aiming for a fast responsive loop with a quick recovery time to give optimum tracking of incoming phase variations (airplane flutter, etc.), we have obtained a loop with a noise bandwidth about twice what it should be. The stability of the sync when the incoming signal is heavily contaminated with thermal noise may be considered unsatisfactory; a continual jitter or "rubber banding" will be evident on the CRT. Also, because of the high a-c gain and very low damping of the loop, impulse noise will cause 'tearing' as the loop attempts to follow the transient changes produced by the impulse noise.

To improve the design with respect to the noise performance, several things can be done-the problem is to decide which changes will have the least effect on the other loop characteristics.

If the AC/DC gain ratio is reduced by changing x, the pull-in range will be reduced also. A safer course is to decrease the natural resonant frequency of the loop by modifying T, and a suitable design is shown in Figure 15.




FIGURE 15

The d.c. loop gain has been increased slightly to:

$$f_{c} = \frac{1.61 \times 10^{-4} \times 13.9 \times 10^{3} \times 15734}{5}$$

= 7040 Hz/rad

To limit the hold-in range to ±1 KHz,

$R = 150 \text{ K}\Omega$	$\mathbf{xR} = 3.3 \text{ K}\Omega$
x=0.022	\therefore m = 0.0215
$T = RC = 1X10^{-6}$	$6 \times 150 \times 10^3 = 0.15$

The lower loop time constant reduces the natural resonant frequency to 85 Hz and the damping coefficient K = 0.8.

$$f_{nn} = 1 + \frac{(0.022)^2 \ 0.15 \ x \ 2\pi \ x \ 7040}{4 \ x \ 0.022 \ x \ 0.15} = \frac{319 \ Hz}{4}$$

The pull-in range is slightly lower at ± 315 Hz, and the recovery time from a step transient is 4.8 μ s.

REFERENCE AND FURTHER READING: 1. GARDNER, F. M. "Phaselock Techniques" John Wiley and Sons, New York, 1966. 2. GRUEN, W. J. "Theory of AFC Synchronization" Proceeding of the 1.R.E. pp 1043 1048, Aug. 1953.

- 3. HEROTA, NABEYAMA, MIYAZAKI "Design and Analysis of the Pull-In Range of Horizontal AFC in Television Systems"
- RICHMAN, D. "Color Carrier Reference Phase Synchronization Accuracy in the N.T.S.C. Color Television" Proceedings of the I.R.E. pp 106 133, Jan. 1954.
 WILCOX, M.
- "A TV Horizontal I/C"

manufacturer, it avoids the use of a large inductor that may be subject to pick-up from toroidal yokes, for example. However, unless an expensive multiturn pot is used, the entire operating range of the oscillator is covered in a 320° rotation of the hold control. If the control capability is ± 750 KHz, then each degree of rotation will change the oscillator frequency by 4.7 Hz. When an L-C oscillator is used, the t.p.i. of the inductor core can be used to limit the frequency change for a single 360° rotation of the hold control, thus making a relatively insensitive setting.

Worst Case Oscillator Deviation From f _H	Interna	External + Component Drift	Trans- mitted Opera t + Toler- Error ance	ator
	= 25 Hz	+ 75 Hz	+ 30 Hz + 60 Hz	= 190 Hz

Notice that the warm-up drift is not included in the above figure. This is the drift that occurs during the first few minutes after turn on as the I/C package temperature stabilizes to the 25° C ambient. It is not included since the hold control is usually adjusted after this period and unless it exceeds the pull-in range of an 'instant on' receiver, it cancels out and is not noticed.

The *minimum* loop gain is now defined by the permissible phase error over this frequency duration. Use equation (1):

$$\frac{0.5 \times 2\pi}{63.5} = \frac{190}{f_{\rm C}}$$

:. f_c = 3840 Hz/rad.

The drift characteristic has also defined the minimum pull-in range that can be tolerated and usually, if other dynamic performance characteristics are to be satisfactory, the value of loop gain given above is insufficient to guarantee pull-in over ± 190 Hz. Also, the oscillator sensitivity and the phase detector sensitivity are subject to component tolerance and manufacturing tolerance and the loop gain must be in excess of 3800 Hz/rad to ensure that the S.P.E. will be maintained below 0.5 μ s. It is a safe assumption that at least 50% more loop gain than the minimum will be needed.

$$\therefore$$
 f_c = $\mu\beta$ = 6000 Hz/rad.

Now the frequency deviation can be as much as ± 300 Hz for acceptable phase performance.

The phase detector sensitivity of the MC1391 is nominally:

$$\mu = 1.6 \times 10^{-4} \text{ A/rad}.$$

(assuming a sync pulse deviation of 4.7 μ s, i.e., $\phi_s = 4.7 \times 0.095 = 0.46$ rads.)

Therefore, the required oscillator sensitivity $\beta = 37.3 \text{ x}$ 10^6 Hz/A .




FIGURE 12 - MC1391 Filter Circuit

To obtain this sensitivity, the timing resistor at pin 7 must be 12 K Ω when the free-running frequency is 15.734 HKz, which will give a timing capacitor value of:

$$C = \frac{10-4}{12 \times 10^{-6}} = 0.0083 \,\mu\text{F}$$

The next part of the design procedure, the filter network, can appear somewhat arbitrary in nature as this is the area in which a designer can emphasize one performance characteristic but only at the expense of others.

Before making a first-cut try at the design, it should be noted that the resistor R between pins 5 and 7 can have a significant effect on the loop other than its function as part of the filter.

Earlier it was stated that the stable operating region of the phase detector in the MC1391 is confined to the width of the sync pulse. With the value of loop gain chosen previously, this means that the hold-in range of the oscillator can be as much as:

$$\frac{\pm 2.35 \text{ x } 2\pi \text{ x } 6000}{63.5} \simeq \pm 1400 \text{ Hz}$$

and obviously if higher loop gains are needed for the synchronous performance, it will become possible for the oscillator free-running frequency to deviate even more from 15.734 HKz at the hold-in limits. The full hold-in range can be realized, of course, only if the loop remains linear over the stable operating region. Should the value of R be large, then the available voltage swing at pin 5 will not permit the full phase detector current to be applied to pin 7, i.e., the phase detector will saturate. Reducing the hold-in frequency limit can be desirable and making the value of R fairly large to do this is a useful technique. (For a discrete circuit actively shaping the reference sawtooth to increase its slope or using limiting diode clamps on the oscillator control pin will have the same effect.)

When a step input phase change is applied to the loop, the response should be as rapid as possible to reach the new equilibrium. Two characteristics of the loop will define how far it can respond, the natural resonant frequency




FIGURE 13 - Jitter Generator

and the amount of overshoot permitted when the correct phase has been reached. Both of these characteristics can be ideally demonstrated by using a Jitter Generator. This generator is inserted into the video channel of the r.f. modulator used to supply a signal to the receiver and it introduces (typically) a 3 μ s delay during one field and then switches back to an undelayed signal on the next field.

This switching between delayed signal and undelayed signal will cause a vertical line in the video to trace the transient response of the loop on the CRT of the receiver. A typical response is shown in Figure 14.

An ideal response would be one that approached equilibrium as fast as possible without overshooting or 'hunting.' This indicates that the damping should be critical and the natural resonant frequency high, but this will result in a system with high a-c loop gain corresponding to large noise bandwidths. The effect of a fast recovery with lower natural resonant frequencies and acceptable noise bandwidths can be obtained by allowing some overshoot to occur. Usually the recovery from the transient should be complete within 1/3 to 1/2 of the field scan period. If a single overshoot is permitted, this will tend to limit the natural resonant frequency to a maximum of 363 Hz or 250 Hz, respectively (more than one overshoot during the recovery time indicates high natural resonant frequencies and large noise bandwidths with the chance of ringing to occur on impulse noise).




FIGURE 14 - Typical Transient Display on a CRT

Choosing a high natural resonant frequency of 250 Hz means that x should be selected to minimize the noise bandwidth.

$$\frac{d}{dx}(f_{nn}) = -\frac{1}{4x^2T} + \frac{W_c}{4} = 0 \text{ for a minimum.}$$

i.e.,
$$\mathbf{x} = \sqrt{\frac{1}{W_c T}}$$

From equation (8), this produces a value of 0.25 for K.

 $W_c = 2\pi x 6000 = 37699 \text{ rads/sec. volt}$

and
$$W_n = 2\pi x 250 = 1571 \text{ rads/sec}$$

If x is small, then
$$W_n \simeq \sqrt{\frac{W_c}{T}}$$

$$\therefore T = \frac{37699}{(1571)^2} = \underline{0.0153}$$
$$\therefore x = \frac{1}{\sqrt{37699 \times 0.0153}} = \underline{0.0417}$$
$$\therefore m = \frac{x}{x+1} = \underline{0.04}$$

If we decide to limit the hold-in range to ± 1 KHz then the linear operating region of the phase detector ϕ must be limited to:

$$\phi = \frac{2000}{f_c} = 0.33 \text{ radians}$$

The phase detector average current change = $\mu \phi_s$ =

$$1.61 \times 10^{-4} \times 0.33 = 0.053 \text{ mA}$$

or negative corresponding to the direction of the oscillator frequency offset. Note, however, that the oscillator sensitivity is dependent on the impedance at pin 7 and can be increased by raising the value of the timing resistor (with a concomitant reduction in the capacitor value to keep the same time constant). This is the method by which the circuit loop gain can be changed to suit the design aims.

Since the oscillator characteristic around the centre frequency of 15.734 KHz is very linear, the phase detector sensitivity can be determined simply by producing a known phase error between the sync and flyback pulses and noting the resulting oscillator free-running frequency to produce this error when the phase detector is disconnected. The measured oscillator characteristic will then indicate the phase detector offset current for this phase error. In a more general case, the oscillator characteristic may not be linear (see Figure 10a) and the above method would not give a direct evaluation of the phase detector characteristic and a more complicated method must be resorted to. A typical set-up is shown in Figure 11 where a generator is used to provide the flyback pulse and is also phase-locked to a second generator which provides the sync pulse. By using the advance/delay pulse output from the second generator, the inputs to the phase detector can be varied by known phase differences and the detector output current measured. This method has the additional advantage that any loading by the oscillator on the phase detector is retained for a true operating characteristic. The phase detector characteristic of the MC1391 is also very linear with the end points occurring at the edges of the sync pulse as this is a sync gated detector. Notice that the operating range of the diode detector in Figure 10 is nearly $\pm 6 \mu$ s—or the flyback pulse width. For that loop, the stable operating region is determined partially by the oscillator characteristic rather than wholly by the phase detector as it is with the MC1391.

Once the phase detector characteristic is known, it is an easy matter to select the oscillator impedance for the oscillator sensitivity required to produce sufficient circuit d.c. loop gain. How much loop gain is sufficient will depend on several factors.

Primarily, there must be enough gain to maintain the Static Phase Error within defined limits, ideally +0.5 µs for a flyback pulse gated chroma channel. Because the oscillator section of the MC1391 is designed for a nominal zero temperature coefficient, the free-running frequency can drift in either direction from 15.734 KHz. Over a 30°C operating temperature range, the drift can be as much as +25 Hz. The external frequency determining elements will add another ±75 Hz drift if the hold control is typically 10% of the total timing resistance (polystyrene and polyster capacitor ±100 p.pm/OC, Cermet Pot 150 ppm/°C and NC5 resistor). Apart from temperature drift of the oscillator an S.P.E. can be caused by the permissible transmitter tolerance for f_H, and sometimes CCTV applications must be considered, adding another 20 to 30 Hz. Finally, operator error must be included, that is the possibility of an incorrectly set hold control either by the factory or by the serviceman/customer.

The advantage of an R-C oscillator, from the I/C designer's viewpoint, is that both timing and oscillator control can be achieved with a single pin-out. For the set




FIGURE 11 - Test Set-up for Measuring Oscillator and Phase Detector Characteristics

APPENDIX A

1 radian = 57.296 degrees

f_H = 15.734 KHz

 $T = 63.5 \,\mu sec.$

1 μ s at f_H = 5.699 degrees = 0.0989 radians

APPENDIX B

Loop Recovery Time From a Step Transient. The D.E. of the loop can be written:

$$p^{2} + \frac{(1+xTw_{c})p}{(1+x)T} + \frac{W_{c}}{(1+x)T} = 0$$

 $p^2 + 2ap + c = 0$

i.e., The envelope decay = K_e^{-at}

The envelope decay = K_e^{-at}

. . .

where K is proportional to the initial step amplitude.

$$\therefore \mathbf{a} = \frac{1 + \mathbf{x} T \mathbf{w}_{c}}{2(1 + \mathbf{x}) T}$$

Therefore, the time to decay to 10% of the initial offset is given by:

$$e^{-at} = 0.1$$

 $\therefore t = \frac{\log_{n} 0.1}{-a}$
 $= \frac{2.303}{(1+xTw_{c})}/(2(1+x)T)$

Spectrum of the Horizontal Sync Waveform.


For a trapezoidal waveform of amplitude A, period T and duration t_0 with rise and fall times of t_1 then:

$$A_{rms} = \sqrt[A]{\frac{3t_0 + 2t_1}{3T}} \qquad A_{avg} = A \frac{(t_0 + t_1)}{T}$$
$$= A \ge 0.278$$

Amplitude of the nth harmonic:

$$A_{n} = 2A_{avg} \left\{ \frac{\sin \pi n t_{1}/T}{\pi n t_{1}/T} \bullet \frac{\sin \pi n \left(\frac{t_{1}+t_{0}}{T}\right)}{\pi n \left(\frac{t_{1}+t_{0}}{T}\right)} \right\}$$
$$= A \ 0.1575 \ x \ \frac{\sin(0.0124n)\sin(0.247n)}{3.06 \ x \ 10^{-3} \ x \ n^{2}}$$

Calculating the contribution of each harmonic to the total effective value generates the curve shown in Figure 9.



APPENDIX D

Circuit Diagram of the MC1391.

The output pulse width is adjusted by the resistive divider at pin 8. For stable operation, the impedance at

pin 8 should be close to 1 K Ω . To advance the static phasing, a small resistor (<100 Ω) can be placed between the flyback pulse integrating capacitor and ground.




FIGURE D-1

The MC1391 Oscillator Circuit.

If it is assumed that Q_7 is initially off, then the capacitor connected from pin 7 to ground will be charged by an external resistor (R_T) connected to pin 6. As soon as pin 7 voltage exceeds 5 V, the potential at Q_8 base, Q_7 will conduct allowing Q_6 to supply base current to Q_5 and Q_{10} . Transistor Q_{10} sets the base of Q_8 at approximately 2 V. Q_5 then discharges C_T through R_4 until pin 7 reaches 2 V and Q_7 turns off again and the cycle repeats.

The frequency of oscillation is given by:

$$f_{0} = \frac{1}{\iota_{c} \iota_{n} \left(1 + \frac{R_{2}^{2}}{R_{1}R_{2} + R_{1}R_{3} + R_{2}R_{3}} \right) + \iota_{d} \iota_{n} \left(1 + \frac{R_{1}R_{2}}{R_{1}R_{3} + R_{2}R_{3}} \right)}$$

and for fo = 15.734 KHz

 $t_c \Omega 10^{-4}$ if R >> R4

$$t_c$$
 = charge time constant = $R_T C_T$

 t_d = discharge time constant = R_4C_T

For small frequency deviations, the oscillator sensitivity:

$$\beta = \frac{15.734 \text{ x R}_{\text{T}}}{5 \text{ V}} \qquad \text{Hz/A}$$

The sensitivity can be adjusted by changing the external resistor R_{T} .




FIGURE E-1

Phase Detector Operation of the MC1391P.

The phase detector consists of the comparator Q15 and Q₁₆ and the gated current source Q₁₇. Negative going sync pulses (1 V to 5 V (p-p)) at pin 3 turn off Q_{12} allowing Q_{17} to conduct. The current division between Q15 and Q16 during the sync pulse period will be determined by the phase relationship between the syncs and the sawtooth at pin 4 which is derived from the horizontal flyback pulse. If the steep slope of the sawtooth is symmetrical about the sync pulse (Figure F2), then Q15 and Q16 will each conduct for half the sync pulse period. When the sawtooth is just less than 2 V, Q₁₅ conducts all the Q17 current, and this current is turned around by Q18 to flow out of pin 5. When the sawtooth is above 2 V, Q16 conducts and current flows into pin 5; thus the net current at balance is zero. When a phase offset occurs, there will be an average current flow either in or out of pin 5 to speed up or slow down the oscillator. Note that if the sawtooth amplitude is greater than about 1 V (p-p), the change in voltage at pin 4 to completely switch the comparator is small compared to the amplitude of the

V_{CC} 10 K 2 15 K Q18 5 Phase Detector Output Bias Saw Input Bias 2 V Q15 016 7.5 K v_{cc} Sync Bias Input 017 012 910

FIGURE F-1

saw. Switching can be considered instantaneous and the detector sensitivity is independent of either the sawtooth amplitude or the sync pulse amplitude.

The average phase detector current goes from zero to full output in half the sync pulse width:


$$\therefore \mu = \frac{(l_{peak x duty cycle})}{(conduction period)}$$

$$=\frac{0.5 \times 10^{-3} \times \frac{4.7}{63.5}}{0.5 \times 4.7 \times 0.098}$$
 A/rad.


If the sawtooth is reasonably linear, then the phase detector output current

$$\pm I = \mp \mu \phi$$

where ϕ is the phase difference between the oscillator and the sync pulse.










In the simple dual diode bridge phase detector, the negative going sync pulse tips are clamped to ground by D_2 and the waveform at B is shown in Figure G2(a). The output voltage from the bridge due to the sync waveform is very small because the diode D1 is back biassed between the sync pulses (when B is very positive) and the impedance at A, determined largely by the integrating capacitor for the flyback pulse, is small compared to the diode load resistors. Therefore, when an a.c. coupled sawtooth is applied to A and the phase is such that the steep slope of the waveform is symmetrical about the sync pulse, the waveform at A is as shown in Figure G2(b). The bridge output is nominally zero. If the oscillator beings to lead the sync pulses, the sawtooth is clamped later on its steep portion as shown in G2(c) and a net +ve voltage is obtained. This voltage is filtered and applied to the control device to slow the oscillator down. Similarly for a lagging oscillator, a net -ve voltage is developed to speed the oscillator up (Figure G2(d)). Notice that the output voltage obtained is a maximum at each end of the sawtooth steep slope, i.e., the stable operating range is over the flyback pulse width. If the flyback pulse width is ϕ_s radians and the peak-topeak sawtooth amplitude is E volts, then:

$$\mu = \frac{E}{\phi_S}$$
 volts/radian

and the phase detector output voltage for a phase shift between oscillator and sync pulse of $\pm \phi$ is:

$$\pm E_{out} = \pm \mu \phi$$

Obviously, the phase detector sensitivity can be increased by increasing the reference sawtooth amplitudes (but not to the point where the sawtooth can start the diode D_1 into conduction-the saw amplitude must be less than the sync pulse amplitude). Alternatively increasing the slope (reducing ϕ_s) has the same effect. The simple diode detector is very dependent on the sawtooth shape and amplitude. If the sync amplitude is large, then the bridge is relatively independent of amplitude modulation of the syncs, but if these are heavily differentiated amplitude modulation will also cause phase modulation when the bridge is unbalanced.








FIGURE G-3

Derivation of the Approximate Expression Given in Equation (10) for the Maximum Pull-In Range.

The general D.E. for the loop is:

$$p\phi + F(p)\omega_c\phi = p\phi_i$$

which can be rewritten:

$$\frac{d\phi}{dt} + F_{(p)}\omega_c\phi = \Delta\omega \quad (1)$$

Now
$$F_{(p)} = \frac{1+pxT}{1+p(1+x)T} = \frac{1-m+pT}{1+m+pT}$$

since $x = \frac{m}{m-1}$

lf

$$\therefore \mathbf{F}(\mathbf{p}) = \mathbf{m} + \left\{ \frac{1 - 2\mathbf{m} + \mathbf{m}^2}{1 - \mathbf{m} + \mathbf{p}T} \right\}$$

Substituting this in equation (11) gives:

$$\frac{d\phi}{dt} + mw_c\phi + \left\{\frac{1-2m+m^2}{1-m+pT}\right\} \quad \omega_c\phi = \Delta\omega$$

we write $W_I = \Delta\omega - \left\{\frac{1-2m+m^2}{1-m+pT}\right\} \quad \omega_c\phi$

then W_1 is the effective instantaneous impressed frequency difference, produced by the detuning error of the oscillator ($\Delta\omega$) and the frequency drift generated by the correction voltage across the filter capacitor. As pull-in progresses the right-hand term will cause ω_1 to be reduced, and the mean value of W_1

$$\overline{W_{I}} = \Delta \omega - \left\{ \frac{1 - 2m + m^{2}}{I - m + pT} \right\} \qquad \omega_{c} \phi$$

Since the capacitor bias is generated by applying the mean phase detector output $m\omega_c \bar{\phi}$ to the filter

$$\overline{W}_{I} \approx \Delta \omega - \left\{ \frac{1 - 2m + m^{2}}{1 - m + pT} \right\} \quad \omega_{c} \overline{\phi}$$
Now $\frac{d\phi}{dt} + m\omega_{c} \phi = W_{I}$ (12)

If it is assumed that the average bias across the filter capacitor will not change significantly during a cycle of the beat-note (i.e., the filter time constant is long compared to the beat-note frequency), we can find this average bias by integrating the loop D.E. over a cycle of the beat-note.

Integrating (12) over the beat note period T_{BN} :

$$\int_{t}^{t+T} \frac{d\phi}{dt} dt + \int_{t}^{t+T} \frac{W_{I}}{m\omega_{c}\phi} = \int_{t}^{t+T} \frac{W_{I}}{W_{I}}$$
$$-2\pi + \int_{t}^{t+T} \frac{W_{I}}{m\omega_{c}\phi} = -\overline{W_{I}}T_{BN}$$

The integral in the above equation is the area under a cycle of phase detector output and this integral, divided by the beat note period will give the mean d.c. component of the output:

i.e.,
$$-\overline{m\omega_c\phi} = -\overline{W_I} + \overline{W_{BN}}$$

 $\therefore \text{ The mean d.c. component } \overline{\omega_c \phi} = \frac{1}{m} \left\{ \overline{W}_I - \overline{W}_{BN} \right\} (\overline{3})$

When the phase detector generates a cycle of the beat note in the time T_{BN} , it will have operated in two regions—the stable region for a time t_s and the unstable region for a time t_u such that:

$$\frac{1}{T_{BN}} = \frac{1}{t_s + t_u}$$

Solving equation (13) in the region ϕ_s :

$$\int_{0}^{t_{s}} m\omega_{c} dt = \int_{-\phi_{s/2}}^{+\phi_{s/2}} \frac{d\phi}{m\omega_{c}} - \phi$$

$$\therefore m\omega_{c}t_{s} = \left[\log_{e}\left(\frac{W_{I}}{m\omega_{c}} - \phi\right)\right] - \frac{+\phi_{s/2}}{-\phi_{s/2}}$$

$$\therefore t_{s} = \frac{1}{m\omega_{c}} \log_{e} \left\{ 1 + \frac{2}{\frac{2W_{I}}{m\omega_{c}\phi_{s}} - 1} \right\}$$

Similarly during ϕ_{u} :

$$\frac{m\omega_c\phi_s t_u}{\phi u} = \log_e \left\{ 1 + \frac{2}{\frac{2W_1}{m\omega_c\phi_s}} - 1 \right\}$$

$$\therefore \mathbf{W}_{\mathbf{BN}} = \frac{2\pi}{\mathbf{T}_{\mathbf{BN}}} = \frac{\mathbf{m}\omega_{\mathbf{C}}\phi_{\mathbf{S}}}{\log_{\mathbf{e}} \left\{1 + \frac{2}{\frac{2\mathbf{W}_{\mathbf{I}}}{\mathbf{m}\omega_{\mathbf{C}}\phi_{\mathbf{S}}}} - 1\right\}} \phi_{\mathbf{S}} + \phi_{\mathbf{u}} = 2\pi$$

Substituting this expression into E_y (12) gives

$$\omega_{c}\overline{\phi} = \frac{1}{m} \left\{ \frac{\overline{W}_{l}}{\log_{e}} \left[1 + \left(\frac{2}{\frac{2}{m\omega_{c}\phi_{s}}} - 1 \right)^{T} \right] \right\} (4)$$

Now:

$$\overline{\mathbf{W}_{\mathbf{I}}} = \Delta \omega - \left\{ \frac{1-2m+m^{2}}{1-m+pT} \right\} \quad \overline{\omega_{c}\phi}$$

$$\therefore \omega_{c}\phi = \left[\frac{1-m+pT}{1-2m+m^{2}} \right] \quad \Delta \omega - \overline{\mathbf{W}_{\mathbf{I}}}$$

$$= \frac{\Delta \omega}{(1-m)} - \frac{\overline{\mathbf{W}_{\mathbf{I}}}}{(1-m)} - \frac{T}{(1-m)^{2}} \frac{d}{dt} \qquad \overline{\mathbf{W}_{\mathbf{I}}}$$

using partial fractions and noting T = RC = const. Substituting equation (14) in the above:

$$\begin{split} \overline{W}_{I} &- \frac{m\omega_{c}\phi_{S}}{\log_{e}} \begin{cases} 1 + \left(\frac{2}{2W_{I}} \\ \frac{2}{m\omega_{c}\phi_{S}} \\ -\frac{m\overline{W}_{I}}{(1-m)} - \frac{m}{(1-m)^{2}} \\ T \\ \frac{d}{dt} \\ \overline{W}_{I} \end{cases} = \frac{m\Delta\omega}{(1-m)} \end{split}$$

Putting K = $\frac{2 \overline{W}_I}{\omega_c \phi_s}$

representing the average frequency difference

and $K_0 = \frac{2\Delta\omega}{\omega_c\phi_s}$

representing the initial frequency difference

and multiplying the equation by $\frac{(1-m)^2}{m \omega_c \phi_s}$

$$(1-m) K - \frac{2(1-m)}{\log_e} = K_o - mK - \frac{m}{1-m} T \frac{dk}{dt}$$

or $\left(\frac{1-m}{mT}\right) dt = \frac{dK}{K_o - K + \frac{2(1-m)}{\log_e} \left(\frac{K+1}{K-1}\right)}$

If the mean average frequency (K) decreases with time then the initial frequency difference (K_0) is within the pull-in range. Putting T_F for the limit time to pull-in from $\overline{W}_I = \Delta \omega$ to $\overline{W}_I = \frac{m\omega_c \phi_s}{2}$

$$\begin{pmatrix} \frac{1-m}{mT} \end{pmatrix} \quad T_{F} = \int_{\frac{K_{o}}{m}}^{1} \frac{dK}{K_{o} - K + \frac{2(1-m)}{\log_{e}}}$$

In the limit, if T_F is real:

$$K_{o} - K + \frac{2(1-m)}{\log_{e}} \left(\frac{K+1}{K-1}\right) > 0$$

or
$$K_0 = \left\{ K - \frac{2(1-m)}{\log_e \frac{K+1}{K-1}} \right\}$$
 limit

For a maximum,

$$\frac{d}{dk} (K_0) = 0 = 4(1-m) - (K-1)(K+1) \left\{ \log_e \left(\frac{K+1}{K-1} \right) \right\}^2$$

$$\log_e (K+1) - \log_e (K-1) = 2 \left\{ \frac{1}{K} + \frac{1}{3K^3} + \frac{1}{5K^5} + \cdots \right\}$$

$$\therefore 4(1-m) \approx (K+1)(K-1) 4 \left(\frac{1}{K^2} \right) \quad \text{if } (K) > 1$$
i.e., $K = \frac{1}{\sqrt{m}}$

$$\therefore K_0 (max)$$

$$= \frac{1}{\sqrt{m}} - \frac{2(1-m)}{\log \left(\frac{1}{\sqrt{m}} + 1 \right) - \log \left(-\frac{1}{\sqrt{m}} - 1 \right)}$$

$$= \frac{1}{\sqrt{m}} - \frac{2(1-m)3}{2\sqrt{m}(3+m)} \quad \text{if } m \ll 1$$

$$= \frac{4\sqrt{m}}{(3+m)}$$

$$\therefore \Delta \omega_{max} = \frac{\phi_g \omega_c}{2} \frac{4\sqrt{m}}{(3+m)}$$

i.e., Maximum pull-in range $\Delta f_{max} = \frac{2\phi_s f_c \sqrt{m}}{(3+m)}$ (1)

AN923

800 MHz TEST FIXTURE DESIGN

by DAN MOLINE Product Manager Landmobile Power Products

Although this article presents techniques for the general case of UHF-800 MHz circuit design, the emphasis is place 1 specifically on test fixture design for 800 MHz. Text fixtures tend to be the last consideration for most RF power amplifier development programs, yet they are the most valuable tool available for measuring and maintaining device consistency. Minimum power gain, collector efficiency and broadband performance requirements, though they are always detailed in some form of written specification, are meaningless unless they are demonstrated and controlled by a test fixture. A good test fixture will assure correlation between the customer and vendor and function as a trouble shooting tool in the event of radio problems. When alternate sources are pursued for a stage, test fixtures can shorten qualification cycles. But the prevention of gradual shifts in RF performance over the lifetime of a product is the major purpose of a test fixture

Motorola has recognized the importance for good test fixtures and has established general guidelines for their implementation.

Each hi-tech product is tied to a well defined test fixture, which has the following general specifications:

 Broadband performance, demonstrating typical characteristics throughout the band. (Ex.: UHF; 450-512 MHz, 800; 800-870 MHz)

- A 3" x 5" mechanical format, which is rugged for high volume test applications.
- Simple RF match construction to represent realistic radio performance.
- Devices must meet all minimum test requirements at the specified test frequency. UHF: 470 MHz, 800: 870 MHz.

The repeatability, mechanical ruggedness and broadband performance are all very important factors needing consideration in the design of test fixtures. The remainder of this article goes into detail, using the MRF846 as an example.

The schematic representation of the fixture outlined in this article is shown below (Figure 1).

 $C_{\rm I}$ and $C_{\rm O}$ represent the shunt capacitors at the input and output (respectively) which cancel most of the inductive reactance associated with the transistor's input and output impedance. Mini clamped-mica capacitors are used for these components and are physically located beneath the common lead wear blocks. Inductance "L" is introduced by the input (and output) wear blocks. Because of this parasitic inductance, L, trimmer capacitors (C'_I or C'_O) are required to transform the now reactive impedance back to real before launching off into the $\lambda/4$ transmission lines.




FIGURE 1 - SCHEMATIC REPRESENTATION OF TEST FIXTURE

The transistor's input and output impedance can be represented as a combined series resistor and inductor as shown in Figure 2.




FIGURE 2 --- EQUIVALENT CIRCUIT FOR Zin OR Zout




FIGURE 3 — PARALLEL EQUIVALENT CIRCUIT

This series combination can be transformed into a parallel equivalent by using the equations shown in Figure 3. The capacitors CI and CO are selected by calculating the value necessary to form a parallel resonance with Xp. Since all capacitors have a finite, series lead inductance, the capacitor is actually considered as a simple series resonant circuit. The resulting effect is the capacitance is always higher than the marked value and goes through resonance at some frequency. Mini clamped-mica capacitors are recommended for test fixture design due to the very low parasitic inductance associated with them which increases the usable range of capacitances. (They are also extremely high "Q"). A typical measured series inductance for clampedmica capacitors is about 0.5 nH. The equivalent capacitance is calculated by subtracting the series lead inductance from the capacitive reactance, or $X_c(equiv) = X_c -$ XL(0.5 nH).

Since two capacitors are used in parallel, the total capacitance is derived as shown in Figure 4.




FIGURE 4 — EQUIVALENT REACTANCE FOR CAPACITORS IN PARALLEL

A value of 2.0 X_c is used in the above example since each capacitor will contribute only $\frac{1}{2}$ to the total capacitance. By setting X_c (equiv.) equal to the parallel equivalent reactance calculated in Figure 3, the exact capacitor values may be determined.

$$X_{p} = \frac{2.0 X_{c} - X_{L(0.5 nH)}}{2}$$

$$X_{c} = \frac{2.0 X_{p} + X_{L(0.5 nH)}}{2} \qquad (X_{c} = 1/2 \text{ fC})$$

$$C = \frac{1}{\pi f (2.0 X_{p} + X_{L(0.5 nH)})}$$

Introducing an actual example at this time should help in explaining the remaining steps involved in a test fixture design. The MRF846 is a 40 W, 12.5 V, 800 MHz device whose input and output impedances are:

TABLE 1 - Zin, Zout FOR MRF846

Frequency	Z _{in}	Zout
800 MHz	1.1 + j4.8	1.20 + j2.4
836 MHz	1.0 + j4.9	1.15 + j2.5
870 MHz	1.0 + j5.0	1.10 + j2.7
900 MHz	0.9 + j5.1	1.10 + j2.8

Since X_p will vary as a function of frequency, C_I and C_O need only be calculated for one point within the frequency band. Typically, the input response of an RF power transistor is optimized about the center of the band. Hence, the input R_p and X_p are generally calculated at this frequency $[(f_h + f_l)/2]$.

The output response is different. If C_O were selected for a resonance to occur with X_p at band-center, an unacceptable performance roll-off would be seen at the upper end of the frequency band. Overall performance is best when C_O is calculated at a frequency within 20% of the upper end of the band. Since device gain increases as frequency decreases, the performance at lower frequencies is generally no problem.

Using the MRF846 as an example, input and output capacitor values may be determined as follows:

INPUT: **OUTPUT:** Frequency = 836 MHz Frequency = 870 MHz $Z_{in} = 1 + j4.9$ $Z_0 = 1.1 + j2.7; Q = 2.7/1.1$ $= 4.9 \quad Q = 4.9/1$ = 2.45 $X_p = 4.9 \left(1 + \frac{1}{(4.9)^2} \right)$ $X_p = 2.7 \left(1 + \frac{1}{(2.45)^2} \right)$ $= 5.1 \Omega$ = 3.15 Ω $X_{L(0.5 nH)} = 2.0\pi$ $X(0.5 nH) = 2.0\pi$ $(836 \times 10^6)(0.5 \times 10^{-9})$ $(870 \times 10^6)(0.5 \times 10^{-9})$ $= 2.63 \Omega$ $= 2.7 \Omega$ $C = 1/[\pi(836 \times 10^6)]$ $C = 1/[\pi(870 \times 10^6)]$ (2x3.15 + 2.7)] = 40.7 (2x5.1 + 2.63)] = 29.7 pF pF 2-15 pF Capacitors would 2-20 pF Capacitors would be the best choice. be the best choice. (20 pF Capacitors were not available, so an 18 pF & a 24 pF capacitor were chosen instead. The total

Though the MRF846 test fixture used at Motorola does use these capacitor values, the above calculations may act only as a good starting point. Empirical measurements and more precise impedance measurements for a given application may result in minor deviations from these values.

 $\mathbf{C} = \mathbf{42} \, \mathbf{pF.})$

Assuming no additional circuit parasitics had to be accounted for, the quarter wave transmission line sections could now be determined. The input (and output) fixture wear blocks do, however, contribute additional series lead inductance to the impedances. These inductances are counteracted by the trim capacitors C'I and C'O. The wear block inductance could be calculated and then used to determine the proper capacitance values. However, since there are other, less obvious frequency and grounding effects which may influence the impedance transformation, it is a more practical (and generally a more accurate) procedure to measure the impedance which will be transformed by the transmission line to 50 Ω .




FIGURE 5 - BASIC CIRCUIT TO MEASURE Zin, Zout

The capacitors C_I and C_O should be mounted into the test fixture and a known characteristic impedance transmission line soldered into place as shown below in Figure 5.

Triple stub tuners are used on the input and output to tune for maximum output power and minimum reflected power at various frequencies throughout the band. Band edges and band center are generally adequate for a good circuit design. Due to higher impedance levels produced by adding C_I and C_O, (Z_{in}) and (Z_{out}) are measured instead of the real transistor impedances, Z_{in} and Z_{out}. Also, by measuring impedances in the actual applications fixture, the design can be optimized for the particular fixture. Perhaps a maximum gain tuning point is not what is desired. Obtaining impedances for an efficiency/gain compromise may be more desirable. If this is the case, an impedance table for the appropriate conditions may be obtained. It is then for these impedances that C_I, C_O and Z_o will be calculated.

The procedure for obtaining the impedances is simple and requires a vector voltmeter (VVM) or a network analyzer. Both are used at Motorola, but a vector voltmeter is less expensive and if used with a high directivity directional coupler, (>40 dB), is very accurate. The set-up is constructed as shown in Figure 5. With frequency set, stub tuners are adjusted for the desired performance. Again, using the MRF846 as an example, numbers shown in Table 2 were measured for $P_{in} = 12.0$ W, $V_{CC} = 12.5$ V.

The output stub tuners were adjusted for maximum gain at each frequency and the input stub tuners were adjusted for zero watts reflected power. After each measurement, the impedance presented to the fixture by the

TABLE 2 --- PERFORMANCE OF MRF846 versus FREQUENCY

806 MHz	838 MHz	870 MHz
P _{out} = 50.0 W	P _{out} = 48.3 W	P _{out} = 44 W
Eff. = 53.3%	Eff. = 55.2%	Eff. = 58%
Prefl. = 0 W	Prefl. = 0 W	Prefl. = 0 W

triple stub tuner and load (or source) combination is measured by the vector voltmeter. The impedance is then translated by the transmission line used in the test fixture to obtain (Z_{in}) and (Z_{out}) . In the above example a 26 Ω , 0.309 λ (@836 MHz) transmission line was arbitrarily chosen to be in the MRF846 measurements. By using the equation: $Z \angle \theta = R_0 \left[(1 + \Gamma \angle \theta) / (1 - \Gamma \angle \theta) \right]$ or various computer or calculator programs, the transformation is easily calculated. The most important part of the whole procedure is obtaining an accurate measurement from the stub tuners. Prior to making any measurements, the vector voltmeter must be referenced to a short (180° on a Smith Chart). As a means of accounting for the errors introduced by the connectors at the fixture's input and output, that same connector is used for a referencing short as shown in Figure 6.

The measurement reference plane is now the edge of the connector used on the test fixture, which is also the beginning of the transmission line. Assuming the same reference plane is maintained during the measurements, an accurate impedance value will be produced. A good technique for maintaining the appropriate reference plane is accomplished by creating a new connector to measure the triple stub tuners. Two connectors are attached as shown in Figure 7.




FIGURE 6 - ESTABLISHING REFERENCE PLANE




FIGURE 7 — MAINTAINING REFERENCE PLANE

The triple stub tuner, load combination may now be measured with an adequate degree of accuracy using the test setup shown in Figure 8.




FIGURE 8 - TEST SETUP TO MEASURE STUB TUNER W/LOAD

Repeat the process for the input stub tuner combination. Two numbers are obtained for each frequency which (Z_{in}) and (Z_{out}) can be calculated from, as shown in the MRF846 example below:

TABLE 3 - P	MEASURED Z	VALUES FC	OR TEST	FIXTURE
-------------	------------	-----------	---------	---------

Frequ	uency	Measured Г <i>Д</i> е	Γ Δθ converted to Impedance in Ohms	Impedance Transformed Over 26 Ω Line in Ohms
806 MHz	INPUT	0.35 <u>∕ 155°</u>	24.97 + j8.42	20.72 - j5.64 = [Z _{in} *]
	OUTPUT	0.37 <u>∕ 144°</u>	24.86 + j12.53	17.72 - j6.66 = [Z _{out} *]
838 MHz	INPUT	0.26 <u>∕ 166°</u>	29.78 + j3.98	$21.35 + j0 = [Z_{in}^*]$
	OUTPUT	0.22 <u>∕ 154°</u>	33.30 + j6.58	$18.68 + j.74 = [Z_{out}^*]$
870 MHz	INPUT	0.14 <u>∠ – 169°</u>	38.25 - j1.99	$20.21 + j6.92 = [Z_{in}^*]$
	OUTPUT	0.07 <u>∠ – 158°</u>	44.10 - j2.24	17.90 + j8.3 = [Z _{out} *]

Note: [Z_{out}*] is conjugate of [Z_{out}] [Z_{in}*] is conjugate of [Z_{in}]

The new impedances can be obtained by using a Smith Chart or using the equation $Z/\theta = R_0 [(1 + \Gamma/\theta)/(1 - \Gamma/\theta)]$. These impedances (shown in the last column of

Table 3) are the impedances which the test fixture will

be optimized around. Once again, it is convenient to convert these numbers into parallel equivalents. By doing so, the values of C'I and C'O become more obvious. Table 4 shows this process.

Series Impedance [Zin] & [Zout]	Rp	Хp	Capacitance Required
20.72 + j5.64	22.26	j81.8	2.42 pF C'I
17.72 + 6.66	20.2	53.8	3.67 pF C'O
21.35 + j0	21.35	_	0.0 pF C'
18.68 + j.74	18.7	j472	0.40 pF C'O
20.21 - 6.92	21.6	- 68.3	-2.68 pF C'
17.90 - 18.3	21.75	- 46.9	-3.90 pF C'O


From Table 4, notice the calculated values of C_I and C_O come close to giving the desired frequency response. C'I is zero at the band center, indicating the capacitors selected for the input are optimum. The values for C'O

produce a slight skew in performance toward the high end of the band. Capacitor values for the output could be reduced slightly, but they will remain the same until final fixture performance is determined. Since C'I and C'O are very small capacitor values, little or no capacitance is actually needed for C'I or C'O. However, to allow minor tuning adjustments, a small trimmer capacitor is included at the wear block/transmission line interface.

The final calculation which needs to be performed is that of finding the optimum characteristic impedance for the transmission line. The recommended approach for doing this is to use a computer optimization program which will iterate any number of variables for a desired frequency response. The variables available to be optimized at this point are Z_0 , C'I and C'O and even $n\lambda$ (transmission line length). Z_0 , C'I and C'O are the very minimum variables.

In the example of the MRF846, where input R_p varies from 22.3 Ω to 21.6 Ω over the frequency band, a close approximation can be had by using a mean value of 21.9 Ω . This results in a Z₀ of 50 x 21.9 = 33 Ω . The output R_p starts at 20.2 Ω , dips to 18.7 Ω and goes back up to 21.75 Ω . Using the same method as before, Z₀ is calculated as 50 x 20.2 = 31.7 Ω where 20.2 Ω is the mean value of 18.7 and 21.75. Using a computer optimization program, a 32 Ω , quarter wave transmission line is optimum for the input and a 30 Ω quarter wave line is optimum for the output. These are the values used in the MRF846 test fixture.

After constructing the MRF846 test fixture and tuning the small trimmer capacitors for best overall gain and input reflected response, the average data shown in Figure 9 was obtained.



The goal was to demonstrate 12/40 W across the band with less than 2.0:1 input VSWR and greater than 45% collector efficiency. Further optimization could be done by performing impedance measurements on additional transistors or characterizing the test fixture more accurately. However, the above performance is very satisfactory to the required performance. The best compromise for a second pass fixture would be to trade-off gain at 806 and 838 MHz for efficiency, and redesign input and output matching networks for the new impedance tables. This, of course, is only one of the many procedures which may be followed in developing an 800 MHz test fixture.

AN932

APPLICATION OF THE MC1377 COLOR ENCODER

by Ben Scott and Marty Bergan Linear I.C. Applications, Tempe, AZ

The MC1377 is an economical, high quality, RGB encoder for NTSC or PAL applications. It accepts red, green, blue, and composite sync inputs and delivers IVpp composite NTSC or PAL video output into a 75 ohm load. It can provide its own color oscillator and burst gating, or it can be easily driven from external sources. Performance virtually equal to high cost studio equipment is possible with common color receiver components. The following note is intended to explain the operation of the device and guide the prospective user in selecting the optimum circuit for his needs.

PREFACE

Since this device has applications in color cameras, video games, video text and computer generated graphics, it may attract potential users who are skilled in computer architecture, but not familiar with the encoding of color television. Perhaps they have spent extensive hours viewing graphics on a full R, G, B wideband monitor. This preface is intended to caution that PAL or NTSC encoding, no matter how rigorously executed, will cause some degree of picture degradation. The process of encoding involves some bandwidth reduction, which means loss of high frequency detail, and it creates the possibility of spurious picture patterns, due to coding and decoding system limitations. The original standards were established about 25 years ago and will probably be in use for many years to come. It is not the objective here to detail these standards as many references¹⁻⁴ are available. Appendix A shows pictorially why some loss of information and detail is incurred.

The MC1377 is capable of encoding NTSC and PAL to virtually studio standards. It also can be used for very low cost applications where appropriate, with some compromises to picture quality. It can readily drive the 75Ω input of a composite video monitor, or be used to drive a UHF or VHF modulator so that color television receivers can be used.

CIRCUIT DESCRIPTION

Figure 1 shows a block diagram of the color encoder. The three color inputs at Pins 3, 4, and 5 are matrixed to produce chrominance envelopes, (R-Y) and (B-Y), and luminance (-Y) by the standard NTSC/PAL formulae:

Y = .59G + .30R + .11B	
R-Y = .70R59G11B	
B-Y = .89B59G30R	

Texts on the NTSC system will show that studio modulation is done on a different set of orthogonal axes called I and Q. Also they will point out that I is a somewhat wider bandwidth than Q. The MC1377 does not permit the circuit designer this refinement, but it should be noted that very few monitors or receivers contain any circuitry to process the unequal bandwidths. (This is the only compromise of standards in the MC1377 which cannot be circumvented by application means.) Rotation of the coordinate system from I/Q to (R-Y)/(B-Y) does not constitute any further compromise whatsoever, and it makes the encoding formulae for PAL and NTSC the same. It also aligns (B-Y) with the axis of the NTSC color burst, for internal circuit simplicity and system accuracy.

REFERENCES

1. Donald G. Fink, Television Engineering Handbook, McGraw-Hill 1957.

2. Hazeltine Staff, Principles of Color Television, Wiley 1956.

3. Gerald Eastman, Television Systems Measurements, Tektronix 1969.

4. G. N. Patchett, Color Television, The PAL System, Norman Price 1976.




FIGURE 1 --- BLOCK DIAGRAM AND APPLICATION CIRCUIT

The (B-Y) and (R-Y) signals drive two double balanced (double sideband suppressed carrier) modulators whose carriers are set at 0° and 90°, respectively. In the NTSC mode, the outputs of these chroma modulators are added to produce composite chroma. Burst envelope or "burst flag" is applied to the (B-Y) modulator in the negative direction to produce a burst pulse at a reference angle of 180°. Composite chroma is amplified and buffered to Pin 13 (to permit external bandwidth control as desired) and is then fed back into the IC at Pin 10 to be combined with the luminance component. The luminance signal is also "looped out" from Pin 6 to Pin 8 to permit insertion of a delay line to match the delay incurred in the chroma channel due to bandwidth reduction. The passive components used in the chroma and luma channels are like those used in the most common implementation of color television receivers.

In PAL mode, burst flag is driven into both modulators equally to produce a $225^{\circ}/135^{\circ}$ burst phase. The output phase, or polarity, of the (R-Y) modulator output is alternately switched from 90° to 270° on successive horizontal lines, before being combined with (B-Y), which remains at 0°. The switching of the modulator polarities for PAL mode is driven by the latching ramp generator through the PAL/NTSC control. This control allows PAL switching when Pin 20 is open, and stops when Pin 20 is grounded. The PAL phase can be detected at Pin 20 and controlled by means of external logic. The PAL phase can be reversed by sensing when Pin 20 is high and Pin 1 is low, and momentarily pulling Pin 20 to ground with an external switch.

The color subcarrier source for the modulators can be implemented by free running the on-chip crystal oscillator, or by external drive into Pin 17, or by a combination of both methods. The common collector Colpitts oscillator is completed by connecting a standard tv receiver color crystal and capacitor divider as shown. The oscillator is followed by a 90° phase shifter to provide the quadrature signal to the (R–Y) modulator. The direct oscillator output is taken as reference 0° and is fed directly to the (B–Y) modulator.

The composite sync input at Pin 2 performs three important functions: it provides the timing (but not the amplitude) for the sync in the final output; it drives the black level clamps in the modulators and output amplifier; and it triggers the ramp generator at Pin 1, which produces burst envelope and PAL switching signal.

The ramp generator at Pin 1 is a simple R-C type in which the pin is held low until the arrival of the leading edge of sync. The rising ramp function passes through two level sensors — the first one starts the burst pulse and the second stops it. Since the "early" part of the exponential function is used, the timing provided is relatively accurate from chip-to-chip and assembly-toassembly. Fixed components are usually adequate. The ramp continues to rise for more than $\frac{1}{2}$ of the line in-




FIGURE 2 — SIGNAL VOLTAGES (Circuit Values of Figure 1)

terval, thereby inhibiting burst generation on "half interval" pulses on vertical front and back porches. Burst is also inhibited if sync is wider than the time required for the ramp to reach the sense levels, as is the case during vertical sync. The ramp method *will* produce burst on the vertical front and back "porches" at full line intervals. In most applications, this discrepancy from standards will not cause any problem. If it is objectionable, and if a proper burst envelope signal is available, then it can be injected into Pin 1 directly. Another method, suitable for either PAL or NTSC, will be described late.

STANDARD INPUT LEVELS

The signals into Pins 3, 4, and 5 should each be 1 Vnn for standard, fully saturated, color output levels as shown in Figure 2. The levels are important because the IC will generate a predetermined 0.6 V_{pp} sync and 0.6 V_{pp} burst at the output, and it will need 1.0 Vpp input signals to produce the corresponding full luminance and chrominance amplitudes. The inputs are internally biased and present a 10 k input impedance. The 15μ F input coupling capacitors are sufficient to prevent tilt during the 50 or 60 Hz vertical period. Input signals can be dc coupled (to save the cost of the capacitors), provided that the signal levels are between 2.2 V and 4.4 V at all times. It is essential that the portion of each input which occurs during the sync interval represent black for that input, because it will be clamped to reference black in the color modulators and the output stage. A refinement such as a difference between black and blanking level must be incorporated in the RGB input signals if required.

THE SYNC INPUT

As shown in Figure 2, the sync input can be varied over a wide latitude, but will require bias pull-up from most sync sources. The important requirements are that during the period *between* sync pulses, the voltage must be above 1.7 V and below the 8.2 V internal regulator. During sync, the voltage (negative going) must extend below +0.9 V and should not exceed -0.5 V (to prevent substrate leakage in the IC). For PAL operation, correctly serrated vertical sync is necessary to properly trigger the PAL divider. In NTSC mode, simplified "block" vertical sync can be used but the loss of proper horizontal timing may cause "top hook" or flag waving in some monitors. An interesting note is that composite video can be used directly as a sync signal, provided that it meets the sync input criteria.

THE LATCHING RAMP (BURST FLAG) GENERATOR

The recommended application is to connect a close tolerance $(5\%) 0.001 \ \mu$ F capacitor from Pin 1 to ground and a resistor of 51 k or 56 k from Pin 1 to the 8.2 V internally regulated supply (Pin 16). This will produce a burst pulse of 2.5 to 3.5 μ s in duration, as shown in Figure 3. As the ramp on Pin 1 rises toward the charging voltage of 8.2 V, it passes first through a burst "start threshold" at 1.0 V, then a "stop threshold" at 1.3 V, and finally a ramp reset threshold at 5.0 V. If the resistor is reduced to 43 k, the ramp will rise more quickly, producing a narrower and earlier burst pulse (starting about




FIGURE 3 - RAMP/BURST GATE GENERATOR

0.4 μ s after sync and only about 0.6 μ s wide). The burst will be wider and later if the resistor is raised to 62 k, but more importantly, the 5.0 V reset point may not be reached in one full line interval, resulting in loss of alternate burst pulses.

As mentioned earlier, the ramp method does produce burst at full line intervals on the vertical porches. This is not rigorously correct for studio applications. If external burst flag is available, a positive pulse of between 1.0 V and 1.3 V (absolute value) can be applied to Pin 1 in the NTSC mode. This approach must be handled carefully, because a square pulse smaller than 1.0 V will not trigger the burst generator, and a square pulse larger than 1.3 V will shut off the burst generator almost before it starts. This direct injection technique does not provide the ramp to operate the PAL flip-flop. Another method. suitable for either PAL nor NTSC, is shown in Figure 4. It requires a "vertical drive" pulse, starting at the leading edge of vertical blanking and as wide as the interval where burst is not wanted (usually 9 line intervals). The extra transistor and diodes in the circuit add an abrupt step at the beginning of each line ramp which inhibits burst generation.

THE COLOR REFERENCE OSCILLATOR/BUFFER

As stated earlier in the general description, there is an on-board common collector Colpitts color reference oscillator with the transistor base at Pin 17 and the emitter at Pin 18. When used with a common low-cost tv crystal and capacitive divider, about 0.65 Vpp will be developed at Pin 17. The adjustment of oscillator frequency can be done with a series 30 pF trimmer capacitor over a total range of about 1.0 kHz. Oscillator frequency should be adjusted for each unit, keeping in mind that most monitors and receivers can pull in 1200 Hz.

If an external color reference is to be used exclusively, it must be continuous. The components on Pins 17 and 18 can be removed, and the external source capacitively coupled into Pin 17. The amplitude at Pin 17 should be between 0.5 V_{pp} and 1.0 V_{pp} , either sine or square wave. It is also possible to do both; i.e., let the oscillator "free run" on its own crystal, and also be capable of being overridden from an external source. An extra coupling capacitor of 50 pF from the external source to Pin 17, and a signal of 1.0 $V_{\rm Pp}$ was adequate with the limited experimentation attempted.

VOLTAGE CONTROLLED 90°

The oscillator drives the (B–Y) modulator and a voltage controlled phase shifter which produces an oscillator phase of $90^{\circ} \pm 7^{\circ}$ at the (R–Y) modulator. If it is necessary to adjust the angle to better accuracy, the circuit shown in Figure 6 can be used.

Pulling Pin 19 up will increase the (R-Y) to (B-Y)angle by about $0.25^{\circ}/\mu A$. Pulling Pin 19 down reduces the angle by the same sensitivity. The nominal Pin 19 voltage is about 6.3 V, so the 12 V supply is best for good control, even though it is unregulated. In most situations, the result of an error of 7° is very subtle to all but the most expert eye. For effective adjustment, the simplest approach is to apply RGB color bar inputs and use a vectorscope. A simple bar generator giving R, G and B outputs is shown in Appendix D.

RESIDUAL FEEDTHROUGH COMPONENTS

As shown on the MC1377 data sheet (and in Figure 2 (d), the composite output at Pin 9 for fully saturated color bars is about 2.6 V_{pp} , output with full chroma on the largest bars (cyan and red) being 1.7 V_{pp} . The typical device, due to imperfections in gain, matrixing, and modulator balance, will exhibit about 20 m V_{pp} residual color subcarrier in both white and black. Both residuals can be reduced to less than 10 m V_{pp} for the more exacting applications. The black imbalance is primarily in the modulators and can be nulled by sourcing or sinking small currents into clamp Pins 11 and 12 as shown in Figure 7. The nominal voltage on these pins is about 4.0 Vdc, so 8.2 V is capable of supplying a pull up source. (Pulling Pin 11 down is in the 90° direction, up is 270°.)





FIGURE 4(c) - STANDARD RAMP CIRCUIT

FIGURE 4(e) --- BURST INHIBITOR RAMP CIRCUIT (NOTE FAINT RAMP CAUSED BY VERTICAL DRIVE PULSE)



~

FIGURE 5 - INTERNAL SCHEMATIC




FIGURE 5 - INTERNAL SCHEMATIC

Any direction of correction may be required from part to part. (Note that pulling Pin 11 up can produce a residual carrier on the horizontal back porch which is the same phase as burst, and can result in an almost normal color display even with burst not present.)




FIGURE 6 - ADJUSTING MODULATOR ANGLE





FIGURE 7 - NULLING RESIDUAL COLOR CARRIER IN BLACK





White carrier imbalance at the output can only be corrected by juggling the relative levels of R, G and B inputs for perfect balance. Standard devices are tested to be within 5% of balance at full saturation. Black balance should be adjusted first, because it affects all levels of gray scale equally. There is also usually some residual baseband video at the chroma output (Pin 13), which is most easily observed by disabling the color oscillator. Typical devices show $0.4 V_{pp}$ of residual luminance for saturated color bar inputs. This is not a major problem since Pin 13 is always coupled to Pin 10 through either a bandpass or a high pass filter, but it serves as a warning to pay proper attention to the coupling network.

THE CHROMA COUPLING CIRCUITS

Without going deeply into the subject, it is generally true that monitors and receivers have color IF 6.0 dB bandwidths of ± 0.5 MHz. It is therefore recommended that the encoder should also limit the chroma bandwidth to approximately ± 0.5 MHz through insertion of a bandpass circuit between Pins 13 and 10. For proper color level in the composite output, a mid-band insertion loss of 3.0 dB is desired. The bandpass circuit shown in Figure 1, using the TOKO fixed tuned transformer (see Appendix B) gives this result. One of many tv color IF bandpass circuits could also be used. When such a bandwidth reduction is inserted, the chroma is delayed by approximately 350 ns (as shown in Figure 8).

This 350 ns delay results in a visible displacement of the color and black and white information on the final display. The solution is to place a delay line in the luminance path from Pins 6 to 8 to realign the two components. Again, a normal tv receiver delay line can be used. These delay lines are usually of 1.0 k to 1.5 k characteristic impedance, and the resistors at Pins 6 and 8 should be selected accordingly. A very compact, lumped constant delay line is available from TDK (see Appendix C for specifications). Some types of delay lines have very low impedances (approximately 100 ohms) and should not be used, due to drive and power dissipation requirements.

In some applications, it may be possible to delete both the bandpass transformer and the delay line. For instance, when the RGB information itself is very low resolution, i.e., very narrow band (less than 1.5 MHz), no cross-talk would be generated in the encoder (see Figure 9). Keep in mind, however, that the standard monitor or receiver will still "see" an incorrect luminance sideband at X'. This points up the value of at least some chroma bandwidth reduction in the encoder. A simpler, lower cost bandpass circuit is shown in Figure 10(a). It provides the proper insertion loss, approximately ± 1.0 MHz bandwidth, and about 100 ns delay.

The circuit shown in Figure 10(b) is even less costly, but has about 6.0 dB greater loss, provides very little bandwidth reduction except to remove the baseband feedthrough, and produces essentially no delay.




FIGURE 9

It will be left to the designer to decide which, if any, compromises are acceptable. Color bars viewed on a good monitor can be used to judge acceptability of step luminance/chrominance alignment and step edge transients, but signals containing the finest detail to be encountered in the system must also be examined before settling on a compromise.





FIGURE 10 - OPTIONAL CHROMA COUPLING CIRCUITS

THE OUTPUT STAGE

The output amplifier normally produces about 2.0 V_{pp} and is intended to be loaded with 150 ohms as shown in Figure 11. This provides about 1.0 V_{pp} into 75 ohms, an industry standard level (RS-343). In some cases the input to the monitor may be through a large coupling capacitor. If so, it is necessary to connect a 150 ohm resistor from Pin 9 to ground to provide a low impedance path to discharge the capacitor. The nominal average voltage at Pin 9 is over 4.0 volts. The 150 ohm dc load causes the current supply to rise another 30 mA (to approximately 60 mA total into Pin 14). Under this (normal) condition the total device dissipation is about 600 mW. The calculated worst case die temperature rise is 60°C, but the typical device in a test socket is only slightly warm to the touch at room temperature. The solid copper 20-Pin lead frame in a




printed circuit board will be even more effectively cooled.

The MC1377 is designed to operate from an unregulated 10.8 to 13.2 volt dc power supply. Device current into Pin 14 with open output is typically 30 to 32 mA. To provide a stable reference for the ramp generator and the video output, a high quality 8.2 V internal regulator is provided. The 8.2 V regulator can supply up to 10 mA for external uses, with an effective source impedance of less than 1.0 ohm. This regulator is convenient for a tracking dc reference for dc coupling the output to an RF modulator. Typical turn-on drift for the regulator is approximately +35 mV over 1–2 minutes in otherwise stable ambient conditions.


SUMMARY

The preceding Application Note was intended to detail the application and basis of circuit choices for this versatile tv signal encoder. A complete MC1377 application with the MC1374 VHF modulator is shown in Figure 12. The internal schematic diagram of the MC1377 is provided in Figure 5. If further assistance is needed, contact Motorola Linear and Military IC Division, Applications Engineering.



In full RGB systems, three information channels are wired from the signal source to the display to permit unimpaired image resolution. The detail reproduction of the system is limited only by the signal bandwidth and the capability of the color display device. Higher than normal sweep rates may be employed to add more lines within a vertical period. Three separate projection picture tubes can be used to eliminate the "shadow mask" limitations of a conventional color CRT.

Figure (b) below shows the "baseband" components of a studio NTSC signal. As in the previous example, energy is concentrated at multiples of the horizontal sweep frequency. The system is further refined by precisely locating the color subcarrier midway between luminance spectral components. This places all color spectra between luminance spectra and can be accomplished in the MC1377 only if "full interlaced" external color reference






FIGURE 13(a) - SPECTRA OF A FULL RGB SYSTEM




FIGURE 13(b) - NTSC STANDARD SPECTRAL CONTENT

and sync are applied. The individual components of luminance and color can then be separated by use of a comb filter in the monitor or receiver. This technique has not been widely used in consumer products, due to cost, but it is rapidly becoming less expensive and more common. The unequal bandwidths of I and Q cannot be implemented with the MC1377, first because I and Q axes are not used, and second, because outputs of the two color modulators are added before any bandwidth reduction is imposed. Most monitors and receivers compromise the "standard" quite a bit, by using responses as shown in Figure (c). Some crosstalk of luminance information into chroma, and vice versa, is always present. The acceptability of the situation is enhanced by the suppression of the color carrier and the generally limited ability of the CRT to display information above 2.5 MHz. If the signal from the MC1377 is to be used primarily to drive conventional non-comb filtered monitors or receivers, it would be best to reduce the bandwidth at the MC1377 to that of Figure (c) to lessen crosstalk.




FIGURE FIGURE 13(c) - TYPICAL MONITOR/TV






FIGURE 13(d) — COLOR VECTOR RELATIONSHIP, I/Q SYSTEM versus (R-Y)/(B-Y) SYSTEM SHOWING STANDARD COLORS






TDK Corporation of Ame 4711 Golf Road Skokie, IL 60076 (312) 679-8200

*MARKING: PART NUMBER, MANUFACTURER'S IDENTIFICATION, DATE CODE AND LEAD NUMBER.

 $\textbf{0.026} \pm \textbf{0.002}$

0.65 ± 0.03

	ltem	Specifications
1	Time Delay	400 ns ± 10%
2	Impedance	1200 Ohms ± 10%
3	Resistance	Less Than 15 Ohms
4	Transient Response with 20 ns Rise-Time Input Pulse	Pre-Shoot: 10% Max
		Over-Shoot: 10% Max
		Rise-Time: 120 ns Max
5	Attenuation	3 dB Max at 6.0 MHz



AN955

A Cost Effective VHF Amplifier For Land Mobile Radios

By Ken Dufour Motorola Power Products Division

INTRODUCTION

This application note describes a two stage, 30 watt VHF amplifier featuring high-gain, broad bandwidth and outstanding ruggedness to load mismatch, achieved by use of the new MRF1946A power transistor. It uses a die geometry intended for RF power devices operating in the UHF region. The emitter periphery (EP) to base area (BA) ratio of this die is 4.9, up from the normal EP/BA range of 1.5 to 3.5 for VHF devices. Power sharing and current sharing in the chip are controlled with diffused emitter resistors. The end result is a VHF transistor with very high power gain (10 + dB), sufficient so that processing steps can be taken to provide tolerance to load mismatch while still maintaining excellent performance. By mounting this

die in the 0.380 flange or stud package and providing characterization data that spans 136 to 220 MHz, Motorola has provided a very versatile component for the RF designer.

CIRCUIT DESCRIPTION

Smith chart techniques were used to develop the two stage amplifier shown pictorially in Figure 1 and schematically in Figure 2. The end result is an amplifier that can produce 20 dB overall gain in the specified band (150 to 175 MHz), with a midband efficiency of 50 percent. The Motorola MRF237 was selected for the driver stage. This





Figure 1. Engineering Model of MRF1946A Wideband Amplifier

common emitter (TO-39) RF power transistor produces high-gain, is easy to mount and is cost effective. In this design, the MRF237 is inserted into a hole in the circuit board and soldered to the ground plane for heat sinking, as shown in Figures 1 and 3. This method of attachment also provides a very effective emitter ground connection. By introducing a small amount of forward bias (5-15 mA) to the MRF237, it will track low drive levels and help maintain stability in the input stage. The amplifier is constructed on 1/16", double sided G-10 board with 2 ounce copper cladding. A photomaster of the printed circuit board is shown in Figure 4. The top and bottom ground planes of the board are connected by wrapping the board edges with thin copper foil (0.002") and then soldering it in place. Figures 1 and 3 illustrate how and where the board edges are wrapped in the prototype amplifier. No evelets or plated-through-holes are required to achieve the level of performance noted here. Printed lines are used to match the devices' input and output impedance to 50 ohms, and an inductor and two capacitors form the interstage match. This allows some flexibility in shaping the overall frequency response and helps conserve board area. The MRF1946A stage is operated in Class C and is mounted to the heatsink using conventional methods, i.e.; an 8-32 stud inserted into an appropriately prepared heatsink. An alternate packaging arrangement, the 0.380 flange, allows one to attach the transistor to the topside of the heatsink with two screws. A Motorola Application Note on mounting techniques for various semiconductors is available and provides detailed information on installing either of these package styles (see reference 1). Additional information on thermal considerations can be found in reference 2. Performance of the amplifier is illustrated in Figures 5, 6 and 7. Figure 5 is a plot of Pout versus Pin at 160 MHz, 12.5 volts; Figure 6 shows output power, input VSWR and collector efficiency as functions of frequency; while Figure 7 demonstrates harmonic content for 30 watts output power.



- C8 = 250 pF Unelco J101 C11 = 36 pF Mini-Unelco
- C12 = 43 pF Mini-Unelco
- C13 = 1 μ F, 25 V Tantalum
- C14, C15 = 0.1 μ F Mono-Block
- C16 = 10 μ F 25 V Electrolytic
- Into Loop
- L3 = 0.7" #18 AWG into Loop
- L4 = 7 Turns #18 AWG, 1/8" ID
- L5 = 3 Turns #16 Enam, 3/16" ID
- R1 = 10 Ω , 1/4 W Carbon
- RFC1 = 10 μ H Molded Choke RFC2 = 0.15 μ H Molded Choke RFC3 = VK200-4B Choke Z1, Z2 = Printed Line Z3 = 50 Ohm Printed Line B = Ferroxcube Ferrite Bead
 - 56-590-65-3B

Figure 2. Schematic Diagram of MRF1946A Wideband Amplifier




Figure 3. Parts Placement




Figure 4. PCB Photomaster (not full size)




Figure 5. Output Power versus Input Power




Figure 6. Output Power, Efficiency, and Input VSWR versus Frequency

CONCLUSIONS

The two-stage amplifier described produces greater than 20 dB gain with 30 watts of output power over the frequency range of 150 to 175 MHz. Ruggedness and stability are achieved by use of the new MRF1946/A power transistor. The amplifier illustrates that relatively unsophisticated construction techniques properly implemented with the appropriate high gain devices can provide a cost effective 30 watt VHF amplifier for land mobile applications.

REFERENCES

- Roehr, Bill: Mounting Techniques for Power Semiconductors, AN778. Motorola Semiconductor Products, Inc.
- 2. Johnsen, Robert J.: Thermal Rating of RF Power • Transistors, AN790. Motorola Semiconductor Products, Inc.




Figure 7. Output Spectrum

AN969

Operation of the MC145159 PLL Frequency Synthesizer with Analog Phase Detector

INTRODUCTION


The MC145159 is a phase-locked loop frequency synthesizer with an analog, or more specifically a sample-and-hold, phase detector. The output of this phase detector (APD_{out}) is used as a fine error signal. The synthesizer also contains a digital frequency steering phase comparator for coarse adjustment of loop frequency, separate power supply pins for the analog phase detector, a lock detect output, and on-chip logic for control of a dual-modulus prescaler. (See Figure 1.)

Other features of the MC145159 are a 14-bit reference counter, as well as a 10-bit divide-by-N counter and a 7-bit divide-by-A counter. All three counters are programmed via a serial data stream which is compatible with the Serial Peripheral Interface (SPI) on CMOS MCUs. The device also has on-chip circuitry to support an external crystal. OSC_{in} may also serve as an input for an externally-generated reference signal. This signal is typically ac coupled to OSC_{in}, but for larger amplitude signals (standard CMOS logic levels), dc coupling may be used.

With the features listed above, the MC145159 finds general purpose applications in such areas as 2-way radios, cellular radiotelephones, and avionics equipment.

As stated earlier, the MC145159 has a sample-and-hold phase detector. As opposed to standard digital phase comparators with fixed gain, the gain of the sample-and-hold phase comparator is programmable. Four external components, two resistors and two capacitors, help set the gain and drive levels of the phase detector. Higher gain is achievable with the MC145159 phase detector versus digital phase detectors.

Because a high degree of filtering compromises overall loop performance, phase detectors which provide an error signal that is as clean as possible prior to filtering are extremely advantageous. One obvious benefit of the sample-and-hold phase comparator is that its output is analog, and therefore already resembles the required control voltage necessary to drive the loop's voltage-controlled oscillator (VCO), thereby minimizing filtering requirements. Ideally, this control voltage is a perfectly clean signal with no undesired perturbations. Any of these disturbances cause unwanted modulation on the VCOs output signal. For high performance radio equipment, the sidebands resulting from this modulation must be very low. The analog output reduces VCO modulation sidebands and also allows for wider loop bandwidths than are normally possible with digital phase detector outputs.



*NOTE: Pin 6 is not and cannot be used as a digital phase detector output.

Figure 1. Logic Diagram

TRADITIONAL SAMPLE-AND-HOLD PHASE DETECTORS

Before examining the method by which the MC145159 performs a sample-and-hold function, the theory of operation of traditional sample-and-hold phase detectors will be reviewed.

The reference signal (divided-down OSCin signal) and current source are used to establish the sawtooth voltage on the ramp capacitor, CR. (See Figures 2 and 3.) CR is charged by the current source and quickly discharged by a switch that is controlled by the reference signal. In this way, the period of the sawtooth voltage is equal to the period of the reference signal. The divided-down VCO signal is used to sample the sawtooth voltage by closing a sampling switch for a window of time and letting the hold capacitor, CH, charge to the sampled voltage. Neglecting leakage current, the charge established on CH at the end of the sample time remains constant until the next sample. If for some reason the VCO frequency begins to rise above the desired value, the phase of the sampling pulse falls back and sampling is done at a lower sawtooth voltage. This action, in effect, lowers the control voltage to slow down the VCO and keep the divided-down VCO frequency locked to the reference frequency. Likewise, if the VCO frequency falls below the desired value, the phase of the sampling pulse advances and sampling is done at a higher sawtooth voltage. This action raises the control voltage which speeds up the VCO to keep the divided-down VCO frequency locked to the reference frequency.

One serious side effect of this scheme is that an undesired ripple voltage occurs on C_H. This rippling is caused by the ramp waveform charging from level V_A to level V_B during the sample window. Upon opening of the sampling switch, C_H is charged to V_B and remains at V_B until the switch is closed again and voltage V_A is applied to the hold capacitor. Therefore, the hold capacitor is charged to V_B and discharged to V_A while in a locked condition. In effect, a ripple-free lock voltage cannot be established on C_H. The magnitude of this ripple is a function of the ramp charging slope, sample window time, and hold capacitor charge/discharge times.

To mask out the rippling effect, one solution is to follow C_H by a second sampling switch and hold capacitor combination along with the necessary control signals. However, this additional circuitry introduces more switching transients and consumes more chip and/or board space.




Figure 2. Traditional Sample-And-Hold Phase Detector Block Diagram




Figure 3. Traditional Sample-And-Hold Phase Detector Timing Diagram

OPERATION OF THE MC145159

THEORY

The MC145159 uses a new, patented design approach for sample-and-hold phase detectors called ramp clamping, which results in improved performance over the traditional approach. Ramp clamping minimizes the need for a second hold capacitor, and in most applications only one hold capacitor is needed. When the loop is in frequency lock, the rising edge of fR (divided-down OSCin signal) activates a constant current source to initiate charging of the ramp capacitor. (See Figures 4 and 5.) The slope of this ramp waveform is also known as the phase detector gain. The ramp voltage continues to build. at a rate determined by RR, CR, and VDD', until the rising edge of fy (divided-down VCO signal) terminates the charge signal, thereby establishing a constant voltage on CR. After a predetermined delay (equal to two clock cycles of fin) this ramp voltage is sampled onto the hold capacitor during a sample window lasting four periods of fin. CH is then isolated from CR and, after a delay of two clock cycles of fin, CR is discharged. This cycle repeats every fR period. The fV edge relative to the fg edge in time therefore determines how long the ramp charges before being clamped and sampled onto CH. This establishes the hold voltage necessary to maintain loop lock. The voltage on C_H feeds an N-channel source follower, the output of which (APDout) controls an external VCO.

When the loop is out of frequency lock, that is when f_R and f_V are not in a one-to-one relationship over a 2π window with respect to f_R, the Frequency Steering Output (FSO) becomes active. As a general rule, f_R and f_V must differ by 2% for the FSO to become active. However, as the reference frequency decreases, the frequency steering sensitivity increases. If the divided-down VCO frequency, f_V, is lower than the divided-down oscillator frequency, f_R, (f_V < f_R) then FSO pulses high. If $f_V > f_R$, then FSO pulses low. The FSO pulse width is approximately equal to the period of time between two f_V pulses if $f_V > f_R$, or two f_R pulses if $f_R > f_V$. FSOs repetition rate is equal to the difference frequency between f_R and f_V . When $f_V = f_R$ over a 2π window with respect to f_R , then the FSO remains in a high-impedance state and phase lock is maintained by the analog phase detector output. (See Figure 6.) By combining APD_{out} and FSO, the required lownoise VCO control voltage is provided by APD_{out} while the FSO provides a coarse error signal to achieve fast frequency lock.

The ramp clamp approach to phase detector design, which is implemented on the MC145159, offers significant advantages over the traditional method of sample-and-hold phase comparators. In traditional sample-and-hold detectors, ramp slewing during the sample window causes rippling on the hold capacitor. Therefore, a second hold capacitor and sampling switch may be needed. The ramp clamp technique however, alleviates the need for a second hold capacitor and all of its related circuitry. This becomes very significant in the production of monolithic integrated circuits due to the savings in chip area that result.

Another benefit of ramp clamping is that the ramp amplitude is not allowed to go beyond the value reached when sampling occurs. The traditional method permits the ramp capacitor to charge all the way up to the positive supply voltage value; in most cases well after sampling has occurred. This extends the ramp amplitude beyond that allowed with the ramp clamp approach. A lower ramp pulse results in less ripple in the output error signal caused by parasitic ramp feed-through. With ramp clamping, the ramp amplitude is limited to only that value necessary to keep the loop locked and, more importantly, it provides a constant voltage to the hold capacitor during the entire sample window.




Figure 4. Analog Phase Detector Logic Detail

A word of caution exists for the analog phase detector power supply pins, V_{DD}' and V_{SS}' . These two pins are provided to help isolate the analog section from noise coming from the digital sections of this device and also noise from the sur-

rounding circuitry. Ensure that V_{DD}' and V_{DD} are at the same voltage potential at all times. Likewise, V_{SS}' and V_{SS} must be at the same potential at all times. Otherwise, damage to the MC145159 may occur due to latch up.




Figure 5. Analog Phase Detector Timing Diagram (N = 17)




Figure 6. Frequency Steering Output Timing Diagram

PHASE DETECTOR GAIN

As stated earlier, the gain of the analog phase detector on the MC145159 is programmable. The gain is set by V_{DD}' and two external components; the ramp resistor, R_R, and the ramp capacitor, C_R. The user must therefore determine the optimal value of gain for his or her system.

To select the optimal gain for the phase detector, let us assume a PLL system with a reference frequency of 10 kHz. (See Figure 7a.) With this frequency going into the phase detector, consecutive f_R pulses occur 100 μ s apart. Assuming that the Frequency Steering Out pin has already pulled the system into frequency lock and turned off, the Analog Phase Detector Output is in complete control. Therefore, the rising edges of f_R and f_V can be nearly 100 μ s apart. Because f_R initiates the ramp waveform and f_V terminates the charging cycle, the ramp should be at most 100 μ s, or 2 π radians wide. Moreover, the ramp should be capable of charging from VSS' to VDD' during this time. The design equation for phase detector gain given in the data sheet is stated as:

$$K_{\phi} = \frac{l_{charge}}{2\pi f_R C_R} \qquad [V/rad]$$

Substituting in for K_{ϕ} and f_R and selecting a value for C_R, one can solve for I_{charge}. From I_{charge}, the value of ramp resistance, R_R, is taken from Figure 8.

In this example, the gain of the phase detector is V_{DD}'/2π [V/rad]. Larger values of gain can certainly be used. In fact, higher gain results in faster lock times. (See Figure 7b.) There is, however, an upper limit to the amount of gain selected. Higher gain is achieved by increasing V_{DD}' or reducing R_R or C_R (or some combination thereof). Increasing phase detector gain by reducing the size of the ramp capacitor leads to increased noise induced into the ramp, and consequently, hold capacitors.

On the other hand, too little gain results in the ramp capacitor taking slightly longer to reach the required error voltage level,




Figure 7. Determining the Gain of the Analog Phase Detector




Figure 8. Charge Current versus Ramp Resistance

thereby widening the ramp waveform. This increased area under the curve represents more energy being transferred to the hold capacitor. The result is an increased potential to modulate the control voltage, yielding higher sidebands on the VCO output. Therefore, each system must be carefully analyzed and optimized for the gain/noise tradeoff.

The analog phase detector of the MC145159 can track changes in its input over a 2π range with respect to f_R . The digital frequency steering portion of the device produces error signals over a wide range of input frequency differences.

OUTPUT BIAS CURRENT RESISTOR

Included on the MC145159 is a pin dedicated for use with an external component, called the output bias current resistor. A resistor connected from this pin (R_O) to V_{SS}' biases the output N-channel transistor, thereby setting a current sink on the analog phase detector output. With larger values of output resistance, the analog output bias current decreases (See Figure 9.)




Figure 9. APD_{out} Bias Current versus Output Resistance

METHOD OF PROGRAMMING THE COUNTERS

The MC145159 contains three fully-programmable counters. The R, N, and A counters are programmed by a serial data bit stream. (See Figure 10.) Perusing the logic diagram of the device gives insight as to how the counters are loaded with data. (See Figure 1.)

First, the desired values for R. N. and A must be converted to binary form with the proper amount of bit positions. Note that the R counter is 14 bits long, the N counter 10 bits long. and the A counter 7 bits long. To load the data, the Enable pin must be taken low to isolate the counters from changes that occur in the shift registers. With Enable low, data is then loaded into the shift registers on the rising edge of the clock input. Care must be taken to ensure that Data, Clock, and Enable voltage levels and rise, fall, setup, hold, and recovery times are not violated. The divide-by-R word is loaded first with its most-significant bit as the first bit entered. The divideby-N word follows immediately, again with its most-significant bit as the first bit entered. Next is word A, similarly with its most-significant bit entering first. The last bit of the string is the control bit. A logic one for the control bit allows all the counters to be loaded with shift register information when Enable is taken high. A logic zero entered as the control bit inhibits a reference counter latch load. Therefore, only the N and A counters are loaded when Enable is taken high.

Finally, after all the data is properly loaded into the shift registers and the control bit is at the desired logic state, Enable is taken high to program the counters. After satisfying the minimum input pulse width for Enable, that pin must then be taken low to isolate the counters from outside disturbances.

For example, suppose system requirements dictate that the R, N, and A counters be programmed with 40, 200, and 72, respectively. The steps to load the counters are outlined below.

B = 40 (14 bits) 0 0 0 0 n 0 n n 0 1 0 0 0 1 MSB LSB N = 200 (10 bits) 0 0 1 1 0 0 1 0 0 0 MSB I SB A = 72 (7 bits)

1 0 0 1 0 0 0 MSB LSB

Action	Comment
1. Take Enable low	Isolate the counters
(<0.3 V _{DD})	
2. Shift in eight 0s	Start loading R word
3. Shift in one 1	
Shift in one 0	
5. Shift in one 1	
Shift in five 0s	R word entered; start
	loading N word
7. Shift in two 1s	
8. Shift in two 0s	
9. Shift in one 1	
10. Shift in three 0s	N word entered
11. Shift in one 1	Start loading A word
12. Shift in two 0s	
13. Shift in one 1	
14. Shift in three 0s	A word entered
15. Shift in one 1	Control bit high
16. Take Enable high	Load the three counters
(>0.7 V _{DD})	
17. Take Enable low	Isolate the counters
(<0.3 V _{DD})	
86	

Now that the counters are loaded with the correct information and the system is working properly, changing the output frequency is desired. New values of N and A are chosen while keeping R the same. (R is only used in this case to set up the system resolution.) The same method can be used to program the N and A counters while simply ignoring the R counter. Take Enable low, shift in the appropriate binary data for N and A, shift in a control bit of logic zero to isolate the R counter form the Enable line, and pulse high the Enable input.

For example, suppose the new values for N and A are 178 and 13, respectively. The steps to load the counters are outlined below.

N = 178 (10 bits) 0 0 1 0 1 1 0 0 0 1 MSB LSB A = 13 (7 bits) 0 0 ٥ 1 1 0 1 MSB LSB




Figure 10. Data Entry Format

	Action	Comment
1.	Take Enable low	Isolate the counters
2.	Shift in two 0s	Start loading N word
3.	Shift in one 1	
4.	Shift in one 0	
5.	Shift in two 1s	
6.	Shift in two 0s	
7.	Shift in one 1	
8.	Shift in four 0s	N word entered; start
		loading A word
9.	Shift in two 1s	
10.	Shift in one 0	
11.	Shift in one 1	A word entered
12.	Shift in one 0	Control bit low
13.	Take Enable high	Load the two counters
14.	Take Enable low	Isolate the counters

As is evident, the two prior routines are serial in nature. A microprocessor is therefore best suited to program the counters. Also, note that the counter outputs are not available on the MC145159 for checking correct counter operation. However, a shift register output, SR_{out}, is available. (See Figure 1.) Therefore, the same microprocessor that programs the counters can also be used to verify the contents of the shift registers to ensure that the correct data has been loaded. Enable must be held low while verifying shift register contents to avoid affecting the counters.


Although the MC145159 has on-chip logic for control of an external dual modulus prescaler, the device is capable of performing in a single modulus mode simply by leaving the modulus control output unconnected. In this case, the 10-bit divideby-N counter performs the loop divide-by-N function. The A counter must still be loaded with data, but that data is a don't care. However, loading the A counter with all 0s is strongly recommended. In that way, the modulus control output is stuck high and cannot cause any possible interference by switching periodically.

fin, OSCin LIMITS

Although not stated on the data sheet, the f_{in} and OSC_{in} limits for the MC145159 are the same as for the rest of the silicon-gate MC1451XX family of frequency synthesizers. (See Figures 11 and 12.) One limit is 15 MHz for a supply voltage of 5 V and a divide value of six or greater for the N and R counters. For the time being, refer to these graphs for frequency limits.

The analog phase detector component values play a small role in determining the input frequency limits at the input to the phase detector. For high reference frequencies, a large value of I_{charge} is most likely required. Make certain that component values are in specified ranges. For best results, the following limits are recommended. (Low-leakage polystyrene or Mylar capacitors are recommended for C_R and C_H.)

1	kΩ≤R _R	≤1	MΩ
500	pF≤CR	≤0	.1 μF
	10 CH	≤ C	R
10	$k\Omega \leq R_0$	≤1	MΩ



*Data labelled "Typical" is not to be used for design purposes, but is intended as an indication of the IC's potential performance.

Figure 11. OSC_{in} and f_{in} Maximum Frequency versus Total Divide Value




Figure 12. OSCin and fin Maximum Frequency versus Temperature for Sine and Square Wave Inputs

DUAL-MODULUS PRESCALING CONSTRAINTS

The MC145159 contains all the necessary logic for control of an external dual-modulus prescaler. Dual-modulus prescaling is a solution to some of the shortcomings associated with single-modulus prescaling. Inherent in the design of synthesizers using single-modulus prescaling is the fact that the value of the reference frequency into the phase detector is multiplied by the prescale value P, as well as by the counter value, N. (See Figure 13.) This results in a loss of system resolution because any unitary change of N results in the output frequency of the VCO changing by the reference frequency times P, which may be undesired.

Dual-modulus prescaling is a solution to this problem. It allows VCO step sizes equal to the value of the phase detector reference frequency to be obtained. This technique utilizes an additional A counter and a special prescaler which divides by any one of two values, depending upon the state of its control line. (See Figure 14.) In dual-modulus prescaling, the lower speed counters are uniquely configured. Special control logic is necessary to select the divide value, P or P + 1, in the prescaler for the required amount of time.

The modulus control signal is low at the beginning of a count cycle, enabling the prescaler to divide by P + 1, until the A counter has counted down to zero. At this time, modulus control goes high, enabling the prescaler to divide by P, until

the N counter counts down the rest of the way to zero; N minus A additional counts.

$$N_{tot} = (P + 1)A + P(N - A)$$
$$= NP + A$$

Modulus Control is then set back low, the counters preset to their respective programmed values, and the sequence is repeated.

This provides for a total programmable divide value of (N times P) + A. To have a range of total divide values in sequence, the A counter is programmed from zero through P – 1 for a particular value N in the N counter. N is then incremented by 1 and the A counter is sequenced from zero to P – 1 again.

Certain constraints apply when using dual-modulus prescaling: 1) N is greater than or equal to A always applies; 2) the value of P must be large enough so that the maximum frequency of the VCO divided by P must not exceed the frequency capability of the N and A counters; also, 3) P times the period of the maximum VCO frequency must be greater than the sum of the prop delay through the dual-modulus prescaler plus the prescaler setup or release time relative to its control signal plus the propagation delay of frequency in (f_{in}) to Modulus Control.




Figure 13. Single-Modulus Prescaling




Figure 14. Dual-Modulus Prescaling

FREQUENCY SYNTHESIZER EXAMPLE

Suppose the MC145159 is to be used in a system which operates from 118.000 to 135.975 MHz in 25 kHz steps, i.e., aircraft communication transceivers. (See Figure 15.) A prescaler is needed to divide down the maximum VCO output frequency to a frequency that the MC145159 can handle (15 MHz maximum at VDD = 5 V). A minimum prescale value of

10 is required. However, if a divide-by-10 single-modulus prescaler is used, the reference frequency would have to be adjusted to 2.5 kHz in order to maintain the 25 kHz step size. Therefore, dual-modulus prescaling is desired and the MC12016 divide-by-40/41 prescaler is selected due to an input frequency capability of 225 MHz and the ability to divide down the VCO frequency to well under 15 MHz.




Figure 15. Typical System Application

With a reference frequency of 25 kHz, the N and A counters must be loaded with the proper values to achieve 118 to 135.975 MHz at the loop output. For example, at f_{max} :

$$N_{tot} = \frac{135.975 \text{ MHz}}{25 \text{ kHz}}$$

 $N_{tot} = 5,439$

To arrive at programming values for N and A, use:

$$N_{tot} = NP + A$$

Substituting in, and for now, letting A = 0:

N = 135.975

Therefore, N = 135 is used. Now, A must be determined.

$$A = N_{tot} - NP$$

$$A = 5,439 - (135)(40)$$

A = 39

Similarly, at fmin:

$$N_{tot} = \frac{118 \text{ MHz}}{25 \text{ kHz}}$$

$$N_{tot} = 4,720$$

$$N_{tot} = NP + A$$

$$N = \frac{4,720}{40}$$

$$N = 118$$

Therefore N = 118 and A = 0.

A table can be built up showing the values of N and A and their corresponding loop output frequencies.

Table 1. Output Frequencies and Their Corresponding N and A Counter Values

$(f_{ref} = 25 \text{ kHz}, P = 40)$					
Output Frequency (MHz)	N _{tot}	N	A		
118.000	4,720	118	0		
118.025	4,721	118	1		
118.050	4,722	118	2		
•	•	•	•		
•	•	•	·		
	•	•	•		
118.975	4,759	118	39*		
119.000	4,760	119	0		
119.025	4,761	119	1		
	•	•			
	•				
•	•	•	·		
135.950	5,438	135	38		
135.975	5,439	135	39		

*Note that because P = 40, the maximum value of A = 39.

In the example above, a 25 kHz reference frequency is used. This frequency is generally established at the reference input of the phase detector by an on-chip oscillator used with an external crystal. The R counter is programmed to divide down the crystal frequency to the required reference frequency, in this case 25 kHz. With the MC145159, the divide-by-R range is from 3 to 16,383. Therefore, the designer has many options in choosing the crystal frequency. One example is a 3.2 MHz crystal with a divide-by-R of 128 to yield a reference frequency of 25 kHz. Obviously, many other combinations are possible.

Now, a suitable gain must be chosen for the phase detector. With a 25 kHz reference frequency, successive f_R pulses occur 40 μ s apart. For the first attempt, the ramp capacitor is chosen to charge up to V_{DD}' in one-eighth the time, or 5 μ s. (The slope with which the ramp capacitor charges is the phase detector gain.) Therefore, the selected gain is 6.4 V/rad with a 5 V supply. Larger values of gain can be selected to speed up lock times; however, induced noise in the loop may be increased.

Values of phase detector components can now be determined using the equation for phase detector gain.

$$K_{\phi} = \frac{l_{charge}}{2\pi f_{B} C_{B}}$$
 [V/rad]

letting CR = 500 pF and solving for Icharge yields

$$I_{charge} = 500 \ \mu A$$

Figure 8 shows that the graph for V_{DD} = 5 V crosses the 500 μ A axis at R_R = 20 kΩ. With C_R = 500 pF, C_H is chosen to be 50 pF. Slightly larger values for hold capacitance may be required for noise considerations. Finally, the output resistor (R_O) can be any value between 10 kΩ and 1 MΩ, as long as the analog output bias current is compatible with the employed low-pass filter. (See Figure 9.)

A major concern in designs with the MC145159 is combining the analog phase detector output with the Frequency Steering Output properly. Three possible methods are shown in Figure 16. It should be noted that these three connection schemes are theoretical only and have not been tested in the lab. Methods of connecting these two outputs will be the subject of a forthcoming application note.

The low-pass filter and voltage-controlled oscillator must also be planned out carefully for optimal loop performance. For the MC145159, the loop filter can be combined with the connection scheme for the phase detector outputs. Further filtering may be necessary if dictated by the system requirements. In the previous example of aircraft communication transceivers, a VCO must be chosen for the loop. The Motorola MC1648 is a good choice due to an output frequency capability above the f_{max} constraint of 135.975 MHz. Consult the MC1648 data sheet for VCO design considerations.

With the loop all in place and powered up, the counters must be programmed for the synthesizer to tune to the desired channel. From Table 1, suppose 135.975 MHz is the VCO output frequency desired. The N counter should be programmed to 135 and the A counter to 39. Also, with a 3.2 MHz crystal and 25 kHz channel spacing, the R counter should be programmed to 128.




Figure 16. Possible Methods for Combining Analog Phase Detector Output and Frequency Steering Output

CONCLUSION

This application note discussed the open-loop characteristics of the MC145159 PLL frequency synthesizer with analog phase detector. The MC145159 uses an improved method over the traditional sample-and-hold technique while providing an alternative to digital phase detectors in frequency synthesis applications. The Frequency Steering Output together with the Analog Phase Detector Output combine to produce an error signal without the introduction of excessive noise. In fact, this phase detector scheme minimizes filtering requirements, reduces VCO modulation sidebands, and allows for wider loop bandwidths than are normally possible with digital phase detector outputs.

An additional application note is planned to cover the closedloop application of the MC145159, especially the methods for combining the two phase detector outputs.

REFERENCES AND ACKNOWLEDGMENTS

- 1. CMOS/NMOS Special Functions Data, Motorola Inc.
- Manassewitsch, Vadim, Frequency Synthesizers Theory and Design, Wiley and Sons, 1980, pp. 401-407.
- Sample and Hold Phase Detectors/Comparators, Motorola internal memo, signed by John Hatchett and Roy Jones, 10/3/79.
- Sample and Hold Phase Detector Timing, Motorola internal memo, Andy Olesin and John Hatchett, 10/23/79.

AN980

VHF Narrowband FM Receiver Design Using the MC3362 and the MC3363 Dual Conversion Receivers

Prepared by: Jon Stilwell Ricky Ng

Motorola has developed a series of low power narrowband FM dual conversion receivers in monolithic silicon integrated circuits. The MC3362 and the MC3363 are manufactured in Motorola's MOSAIC process technology. This process develops NPN transistors with $f_T = 4$ + GHz, which allows the MC3362 and the MC3363 to have excellent very high frequency (VHF) operation with low power drain. They are ideal for application in cordless phones, narrowband voice and data receivers, CB and amateur band radios, radio frequency (RF) security devices and other applications through 200 MHz.

Features of the MC3362/3 Receiver ICs:

- Broadband RF input frequency capability (to 200 MHz using internal oscillator, over 450 MHz using external oscillator)
- Single supply operation from V_{CC} = 2 to 7 Vdc
- Low power consumption (I_{CC} = 3 mA typical at V_{CC} = 2 Vdc)
- Internally biased NPN RF transistor amplifier (MC3363)
- Complete dual conversion circuitry first mixer and oscillator included
- First local oscillator (LO) includes buffered output and varactor diode to allow phase locked-loop (PLL) frequency synthesis for multichannel operation.
- Buffered second local oscillator output available for PLL reference input (MC3362)
- Multistage limiter and quadrature detection circuitry included
- RSSI (Received Signal Strength Indicator) with Carrier Detect logic included
- Built-in data slicing comparator detects zero crossings of FSK data transmission
- Inverting operational amplifier included for audio muting or active filtering (MC3363)

SCOPE

This application note contains functional descriptions and applications information pertaining to the various functional blocks of the MC3362/3 receiver circuits. Four receiver application circuits are shown. A single channel receiver and a 10 channel frequency synthesized receiver designed for the 49 MHz cordless telephone band are shown. A 256 channel "2 Meter" (144–148 MHz) amateur band receiver is also shown, including an appropriate PLL frequency synthesizer design to control the receiver's local oscillator. Finally, a low cost application featuring the MC3362 as a single chip manually tunable 162 MHz weatherband receiver is shown. A directory of external component manufacturers is included as an appendix.


COMPARISON OF THE MC3362 AND THE MC3363


Figures 1A and 1B show the system block diagrams of MC3362 and MC3363, respectively. The MC3362 and the MC3363 are made from the same die, but a final metal mask difference allows different features to be made available on each. Data pertaining to the common functional blocks are identical on both circuits.

The MC3363 is a complete VHF dual conversion FM receiver including RF amplifier, two mixers and oscillators, limiting IF amplifier and quadrature detection circuitry, received signal strength indicator (RSSI) circuitry, squelch circuitry and a data shaping comparator for detecting FM frequency shift keyed (FSK) data transmissions. Receivers using the MC3363 alone can achieve better than 0.3 μ V input sensitivity for 12 dB SINAD, from a 50 Ω source. The MC3363 comes in a 28-lead plastic wide SOIC package only.

The MC3362 is optimized for cordless telephone applications and as such does not contain the RF preamplifier or squelch circuitry. In addition, the second local oscillator contains a buffered output so that it can serve as the system frequency reference in applications where a 10.240 MHz or 10.245 MHz reference is needed. In general, the MC3362 can be substituted for the MC3363 where:

- A receiver with sensitivity of 0.7 μV at the input for 12 dB SINAD is adequate.
- An external RF preamplifier with AGC is desired (such as MOSFET's 3N211 and MPF211).
- Receiver squelch is not needed.
- Surface mount technology cannot be used. The MC3362 is available in two 24-lead plastic packages (DIP and wide SOIC surface mount).





FEDERAL REGULATIONS, RECOMMENDED STANDARDS

Radios built for certain VHF and UHF bands may qualify under the FCC Code of Federal Regulations Title 47, Part 15, for use by unlicensed operators. It is important to know the federal regulations concerning a particular frequency channel or band of channels before a receiver or transmitter circuit is designed. Contact the FCC/Government Printing Office to order a copy of the Code of Federal Regulations, Title 47, Parts 0–20 which contains Part 15, before designing a radio receiver or transmitter for unlicensed utility applications.

Professional (landmobile) radios come under another part (Part 90) of the Title 47 code. There are a set of standards, published by the Electronic Industries Association, which dictate recommended operating specifications for two way communication equipment. These standards provide useful information about radio performance, terminology and measurement techniques and are useful even if professional radios are not a designer's primary goal. Contact the EIA at (202) 457-4900 to order the standards listed below. The FCC/GPO can be reached at (202) 275-2054 or (213) 894-5841. The pertinent documents are:

Number	Description	Parts Referenced
FCC Title 47, Part 15	Code of Federal Regulations	Radio Frequency Devices
FCC Title 47, Part 90	Code of Federal Regulations	Landmobile Radios
RS-204-C	EIA Recommended Standard	FM/PM Receiver Standards
EIA-152-B	EIA Recommended Standard	FM/PM Transmitter Standards
EIA-316-B	EIA Recommended Standard	Test Conditions, Radio Standards

REFERENCE LITERATURE

The following Motorola literature may be useful when designing with the MC3362/3 receivers:

Number	Description	Parts Referenced
DL128, Rev. 2	Linear and	MC3362, MC3363,
	Interface Device	MC34119, MC2831A,
	Data	MC2833, MC13060,
		MC33171
DL130	CMOS/NMOS	MC1451XX CMOS
	Special	PI_L's
	Functions Data	
DL122	MECL Device	MC12XXX ECL
	Data	Prescalers
DL126	Small Signal	3N211, MPF211
	Transistor Data	

COMPANION DEVICES

- The MC2831A and the MC2833 low power FM transmitter ICs provide all essential functions for cordless telephone and general transmitter and oscillator applications through 60 MHz (MC2831A) and 200 MHz (MC2833, using internal very high frequency [VHF] transistors as frequency multipliers).
- The MC34119 low power audio amplifier with differential outputs provides efficient power transfer and

eliminates the need for the typical large audio coupling capacitor.

- The MC13060 Mini-Watt audio amplifier (for higher powered audio output).
- The MC33171 low power single supply operational amplifier for use as an RSSI buffer or active integrator.
- The MC14516X series of dual PLL frequency synthesizers for development of 10 channel cordless telephone band transceivers.
- The MC12XXX series of ECL prescalers and
- MC1451XX series of CMOS Frequency Synthesizers for development of VHF "high band" radios to 200 MHz
- The MC145442/3 single chip 300 baud modems which allow audio frequency shift keyed (AFSK) RF modem design for very reliable data transmission.
- The 3N211 and MPF211 dual gate MOSFET's for MC3362 RF preamplification with AGC capability.

BLOCK DESCRIPTION

RF Amplifier (MC3363 only)

The MC3363 contains an internal NPN bipolar RF amplifier transistor. The base of the transistor is biased internally to approximately 0.8 Vdc, which simplifies common-emitter amplifier design. Grounding the emitter yields an emitter current I_E = 1.5 mA and voltage gain $A_V = 20$ dB with a collector load R_L = 1 kΩ.

Emitter degeneration resistors can be added to lower current drain, with R_E decoupling used to preserve the gain. With the emitter grounded the input at Pin 2 looks like 180 Ω in parallel with 20 pF at 50 MHz. The noise figure at 50 MHz and unity gain frequency (f_T) of the NPN transistor are approximately 2 dB and 3 GHz, respectively, at I_E = 1.5 mA. The collector load can be resistive, as shown in Figure 10, or tuned as shown in Figure 14. When both input and output are tuned and/or impedance matched care must be taken to prevent unwanted oscillations — this is why the 2 k Ω resistor is included in the collector load of Figure 14.

First Mixer

The first mixer is a doubly balanced multiplier, driven directly from the RF input and from the first local oscillator via a cascode amplifier. It is used to convert the RF input frequency down to the first IF of 10.7 MHz. The input admittance seen at either RF input pin is 670 ohms in parallel with 7 pF at 50 MHz; that is, $Rp = 670 \Omega$ and Cp = 7 pF. The series equivalent impedance at 50 MHz is Rs = 210 Ω and Cs = 10.2 pF. The first mixer's input is differential, but can be driven single-ended with no loss in system gain. If a single-ended input is used, be sure to AC ground the unused pin. This can be done with a bypass capacitor to the negative rail (V_{EE}) or by connecting the pin directly to the V_{CC} supply.

The isolation of the mixer is shown in Table 1, and of particular value in many applications will be the strong attenuation (41 dB) of the local oscillator at the mixer input. The isolation is due to the fully balanced mixer configuration used and helps to reduce LO radiation at the receiver's antenna.

Table '	1. First	Mixer	Isolation	Level	(in	dB) at:	

Signal	LO Tank	Mixer Out (IF)	Mixer In (RF)
LO	0	- 17	- 41
RF	- 16	- 9	0
IF	- 29	0	< - 40




Figure 2. Running the MC3362/3 First Local Oscillator on a Single Channel Under Crystal Control

The open circuit conversion voltage gain of the first mixer is typically 24 dB, flat to 7 MHz. Internal rolloff is provided above 7 MHz to suppress RF and LO signals and spurious products sent on to the second mixer. The gain at 10.7 MHz is typically 18 dB. The output circuit is an emitter follower which is impedance-matched to 330 ohms to drive 10.7 MHz ceramic filters which typically have 330 ohm input and output impedances. For applications which require a high impedance crystal filters, impedance matching will likely need to be added at the first mixer's output to preserve the filter's response.

First Local Oscillator and Varactor Diodes

Associated with the first mixer is the first local oscillator (LO). It is a complete voltage controlled oscillator and only requires an external LC tank circuit (no external varactor diode). For multichannel applications, the oscillator includes varactor tuning and a buffered output suitable for interfacing to a PLL frequency synthesizer. This is the approach used in the receivers of Figures 10 and 11. The maximum oscillator frequency obtained has been approximately 190 MHz, achieved by injecting extra current into the oscillator. To inject current into the local oscillator, connect pull-up resistors of $10-50 \, k\Omega$ from V_{CC} to each LO tank pin. The LO buffered output varies from 400 mVpp to 1100 mVpp with supply voltage and the output waveform appears best with R_{pd} = 3 k Ω , as shown in Figure 3.

There are internal varactor diodes which have capacitance which appears across the local oscillator tank pins. The internal capacitance can range from 10 to 25 pF depending on the control voltage applied to the varactor control pin (MC3362 Pin 23, MC3363 Pin 27). The capacitance is maximum when the voltage applied is at the minimum (0.7 V) value. Applying voltages greater than V_{CC} and lower than 0.7 V to the varactor control pin can cause the oscillator to stop.

The first local oscillator can be crystal controlled to run on a single channel. The procedure of Figure 2 shows how to do this for applications through 65 MHz. The receiver of Figure 10 uses this approach.




Figure 3. First Local Oscillator Buffered Output

A third application of the local oscillator is to drive it from an external source. This is recommended for applications from 75 MHz to 200 MHz and beyond which do not require PLL frequency synthesis. The inputs are differential and they must be driven using a wideband RF transformer or balun. The input voltage seen at either tank pin should be roughly 100 mVrms to ensure proper operation of the mixer and care should be taken so that any inductance present at the LO tank pins does not resonate with the internal varactor capacitance (a small valued resistor of 50-100 Ω should ensure this does not occur). Using this approach, no loss in mixer gain is seen until the RF and LO inputs are taken over 450 MHz. The RF and LO inputs should be run with a 10.7 MHz difference in frequency to accommodate the first IF bandwidth. so image frequency considerations (preselector filter quality) may limit the maximum RF input frequency to less than 450 MHz.

Second Mixer and Second Local Oscillator

After the 10.7 MHz IF signal is filtered using a ceramic filter, it is applied to the second mixer input. The second mixer is also doubly balanced to reduce spurious responses and typically is used to convert the 10.7 MHz IF down to 455 kHz for application to the limiting amplifier and detection circuitry. In the typical low cost application, the mixer is driven single-endedly from a ceramic filter, with one of the mixer inputs bypassed directly to the V_{CC} supply. The open circuit conversion voltage gain is typically 25 dB. For applications which require a high impedance crystal filter, impedance matching will likely need to be added at the second mixer output is rolled off above 500 kHz, to reduce spurious response and idle noise.

The second local oscillator is a Colpitts type which is typically run under crystal control. The crystal used is specified for fundamental mode operation, calibrated for parallel resonance with a load capacitance of 30–40 pF. The typical waveform seen at the base is shown in Figure 4. The oscillator can be run at 10.240 MHz or 10.245 MHz, depending on the first local oscillator frequency desired.

The MC3362 second local oscillator has a buffered output available which can be used to drive the reference frequency input of a PLL synthesizer or a prescaler. An external local oscillator signal can be injected into the local oscillator's base, with the emitter pin left open. The signal should be sinusoidal and should be approximately 300 mVpp to 500 mVpp in level.

The output admittance of the second mixer at 500 kHz is 1500 Ω in parallel with 50 pF; that is, Rp = 1500 Ω and Cp = 50 pF. The series equivalent impedance is Rs = 1420 Ω and Cs = 1065 pF. This impedance matches the typical input impedance of standard 455 kHz ceramic filters, which have 1500–2000 Ω typical input and output impedances.

Limiting IF Amplifier and Quadrature Detector

The 455 kHz IF signal is applied to the limiting IF amplifier, where it is amplified and limited before application to the quadrature detection circuitry. The limiting IF amplifier input has an input impedance of approximately 1.5 kΩ, which provides good power transfer from 1.5 kΩ ceramic filters. The limiting IF circuitry has 10 μ V input sensitivity for -3 dB limiting, flat to 1 MHz. In order to preserve overall power supply current drain, the limiting IF and the receiver in general are not designed for wideband applications.

The coupling capacitor from limiter output to quadrature tank and detector input is provided internally and its value is 5 pF. The 455 kHz oscillator circuit is typically built around an LC tank circuit, with Cp = 180 pF, Lp = 680 μ H. **Typical ceramic resonators can not be driven from the quadrature tank pin.** A waveform like that of Figure 5 should appear at the quadrature tank pin during periods of full receiver quieting and no modulation.

Meter Drive (RSSI)

The amplitude of the RF input signal at the appropriate frequency is monitored by meter drive circuitry. This circuitry detects the amount of limiting in the limiting IF amplifier and produces a linear change in current (nominally 0.1 μ A) at the meter drive pin for each decibel of change in the RF input. The meter drive circuitry is fairly




Figure 4. Second Local Oscillator Waveform




Figure 5. Quadrature Tank Pin Waveform Under Strong Received Signal Condition

linear for input signal levels over a 60 dB range. This output can be used as a meter drive or Received Signal Strength Indicator (RSSI) and needs to be bufffered. In order to provide a linear, wide ranging RSSI output voltage, three things must be accomplished:

- 1. The Meter Drive pin (MC3362 Pin 10, MC3363 Pin 12) should be clamped to within $V_{BE}/2$ (approximately 300 mV) of the MC3362/3 supply voltage, or loading of the Meter Drive's current source will occur. The carrier detect output is disabled (high output) when the Meter Drive pin is clamped in this manner. There are diodes present at the Meter Drive pin which can interfere with the Meter Drive. (See Figure 6 for a schematic representation.) With these diodes present the voltage swing possible at the Meter Drive pin is limited to a diode drop above and below the V_{CC} supply.
- 2. Some type of current to voltage conversion must take place. The RSSI output is typically 4 to 12 μ A.
- Negative feedback must be provided in the output buffer to counteract buffer amplifier gain variations. Some method of output level adjustment may be desirable.




Figure 6. Schematic Representation of Meter Drive "Parasitic Circuits"

Carrier Detect

Another configuration for the meter drive and carrier detect circuitry, is to program the carrier detect output using a resistor from the meter drive pin to the V_{CC} supply. The carrier detect pin is an open collector output so a pull-up resistor is required. The carrier detect is active low, meaning that an RF input above the programmed trip level will yield a low output (<0.1 V) at the carrier detect pin. When the RF input is below the trip level (or is detuned) the carrier detect pin will be at the supply voltage. The trip level is set by the resistor value used between the meter drive pin and supply. A resistor of 130 k Ω sets the trip level to approximately - 110 dBm at the first mixer's input, which is roughly the 12 dB SINAD point of the receivers with no external RF amplification. It should be noted that the meter drive current will not have the same linear 0.1 µA/dB current-input level relationship as when the meter drive is buffered as discussed above, so an analog RSSI output is not really achievable when Carrier Detect is used.




Figure 7. Sample RSSI Buffer

- Recommend MC33171 as the operational amplifier. The MC33171 is a low-power single supply single op amp with offset adjustment capability.
- V_{CC}1 = MC3363 supply (2 V to 7 V)
- $V_{OUT} = V_{CC1} + I_{meter} (R_f)$
- $V_{CC}2 = Op \text{ amp supply. Make this high enough to stay within the op amp's common mode input range equal to <math>V_{CC}1 + 2.2$ V for the MC33171. This voltage also must be high enough to provide the maximum V_{OUT} desired.
- R_{Is} can be added to level shift the output, and is optional. The output voltage will be adjusted downward by a factor of (V_{CC1} V_{CC2})(R_f/R_{Is}).
- Compensation capacitor C_C is added to ensure stability and will limit the circuit's response time.
- This circuit is not recommended for general purpose AM detection.

Muting (MC3363 only)

Audio muting can be provided in two ways. The carrier detect output can be DC coupled to the MC3363 muting op amp input (Pin 15) and the op amp output can serve to mute the audio. That is, the op amp output (Pin 19) serves as a switch to ground in the audio signal path. When the carrier level decreases below the carrier detect trip point, the carrier detect pin will go to V_{CC} and the op amp output will go into saturation, muting the audio. This yields a simple squelch with minimum external components and is shown in Figures 10 and 14.

Another way to mute the audio on MC3363 is to use the op amp as an active filter for detecting noise above the audio passband. The recovered audio is fed through the active filter, rectified, integrated and compared to a reference level. When the level rises above the reference, a squelch gate is triggered. The data slicing comparator on the MC3363 might be used as a squelch gate. This noise triggered squelch would be executed similarly to the squelch in MC3357/59/61 FM IF applications. (See the MC3359 data sheet for details.) This type of squelch frees the Meter Drive circuit to provide a linear output as noted under "Meter Drive (RSSI)" above.

Data Recovery

Both receivers contain a data slicing comparator which provides data shaping and limiting of frequency-shift keyed (FSK) serial data transmissions. The data slicer is a non-inverting type, with the negative input terminal biased internally to V_{CC}/2. Typically the data slicer is AC coupled to the recovered audio pin via a $0.01 \,\mu$ F to $0.1 \,\mu$ F capacitor. Larger coupling capacitors can cause distortion of the detected output and this is seen as negative slew rate limiting in Figures 8 and 9. A pull down resistor from the detector output pin to V_{EE} will reduce this effect if objectionable. The comparator output is an open collector so a pull-up resistor is required.

Comparator hysteresis is available by connecting the comparator output and input using a high-valued resistor. This helps maintain data integrity as the recovered audio becomes noisy, or for long bit strings of one polarity. Resistor values below 120 kΩ are not recommended as the comparator input signal will not be able to overcome the large hysteresis induced. Figure 8A shows data jitter resulting from noisy demodulated data signal. The improvement seen when hysteresis was added is shown in Figure 8B.

The maximum usable FSK data rate for any narrowband FM system is typically 1200 baud subject to IF and quadrature bandwidth and adjacent channel spacing limitations. The approximate bandwidth required to generate or receive a frequency modulated signal is:

 $BW\approx 2~(f_{mod}~+~f_{dev})~kHz,~where~f_{mod}~is~the~mod-ulating~frequency~and~f_{dev}~is~the~frequency~deviation.$

This is known as Carson's Rule and is fairly accurate. Any modulating signal which exceeds the available IF bandwidth will be attenuated and/or distorted. For proper recovery of square waves including the leading and trailing edges approximately the 7th harmonic should be present. For a 1200 baud (600 Hz) square wave with f_{dev} = 3 kHz, f_{mod} = 4.2 kHz (7th harmonic of 600 Hz square wave), the bandwidth needed is: BW $\approx 2(4.2 + 3)$ kHz = 14.4 kHz = ± 7.2 kHz, which is acceptable in narrowband FM channels. Figures 9A and 9B show the effect of trying to pass a 9600 baud modulated carrier through a narrowband channel, with resulting degradation of recovered data.




Figure 8A. Noisy Recovered Data Signal Causes Data Jitter




Figure 9A. FSK Data Recovery at 1200 Baud




Figure 8B. Improvement in Data Jitter Through Addition of Hysteresis




Figure 9B. Distortion of Recovered Audio with 9600 Baud Modulation

For narrowband RF modems where 300 baud is adequate, 'an audio frequency shift keyed (AFSK) approach is recommended. In this application two audio tones (for Logic "0" and Logic "1") are modulated onto an RF carrier and transmitted to the receiver, which reproduces the audio tone sequence. The audio tones can be generated at the transmitter and decoded after the receiver by the MC145442/3 single chip 300 baud modems.

BREADBOARDING

Do not attempt to build a high frequency radio circuit using a wirewrap or plug-in prototype board. While the MC3362 and the MC3363 are "tame" as high gain receivers go, high frequency layout techniques are critical to obtaining optimal receiver performance. This means (typically) a one- or two-sided copper clad board with adequate ground plane connected to VEE potential. It is also important that all VCC interconnections are made using copper traces on the board. Do not use "free floating" point to point wiring for the V_{CC} interconnections! In general, keep all lead lengths as short as possible, with an emphasis on minimizing the highest frequency pathlengths. Decoupling capacitors should be placed close to the IC. If these techniques are not followed then the receiver sensitivity and noise quieting will suffer, and oscillations can occur.

APPLICATIONS CIRCUITS

Single Channel VHF FM Narrowband Receiver

The first application shown is of a complete single channel VHF receiver operating at 49.67 MHz. This application includes a suitable circuit for running the first local oscillator under crystal control on a single channel, which is particularly useful for dedicated remote control links and low cost two-way radios through 75 MHz. The circuit contains a simple carrier level based squelch circuit and audio amplification.

The 49.67 MHz receiver frequency is within the 49 MHz USA cordless telephone band. Radios built for this band may qualify under FCC Code of Federal Regulations Title 47, Part 15, for use by unlicensed operators. It is important to know the federal regulations concerning a particular frequency channel or band of channels before a receiver circuit is design (see the notes on FEDERAL REG-ULATIONS, RECOMMENDED STANDARDS above).

Figure 10 shows the complete receiver schematic. The LC network shown is used to match the input impedance




Figure 10. Single Channel FM VHF Receiver at 49.67 MHz

of the RF amplifier to 50 Ω at this frequency. The amplifier collector load is a single resistor for simplicity and in order to enhance stability. The method of Figure 2 was used to develop the crystal controlled oscillator circuit at 38.97 MHz. The RC integrator rolls off the audio above 2 kHz in order to minimize unwanted noise output. This enhances receiver sensitivity and provides proper audio deemphasis. The receiver, without the audio amplifier, has 6.2 mA current drain at V_{CC} = 5 V for a total dissipation of 31 mW. Using a 455 kHz filter with a 6 dB bandwidth of \pm 10 kHz the receiver has a 12 dB SINAD point of 0.28 μ V, modulation acceptance of 10.4 kHz and distortion below 1.2% with fmod = 1 kHz and modulation deviation f_{dev} = 3 kHz. The maximum (S+N)/N ratio obtained is 60 dB.

The MC34119 audio amplifier adds 3 mA quiescent current drain at 5 V, can deliver 250 mW into an 8 Ω speaker

and has differential outputs which eliminate the need for the typical large audio coupling capacitor. It also has a chip disable input which provides muting and power conservation.

Ten Channel Frequency Synthesized Cordless Telephone Receiver

A demonstration receiver circuit has been built featuring the MC3362 and the MC145160 dual phase locked loop (DPLL). This receiver features frequency synthesis to cover the ten channels allocated in the USA for cordless telephone (CT) receivers in the 46 MHz (handset) and 49 MHz (base station) frequency ranges. The MC14516X series DPLL's feature two complete loops which control both the transmitter output and receiver first LO frequencies.




Figure 11. Ten Channel Frequency Synthesized Receiver




Figure 12. Information on T1 and T2 of Figure 11




Figure 13. Simple Interface of MC3362/3 To DPLL MC14516X

Figure 11 shows the complete schematic diagram. A simple RF transistor amplifier is included to overcome antenna and RF preselector losses. The output of the VCO buffer is amplified by an external transistor amplifier so that the VCO signal strength is large enough to drive the receiver input pin (Fin-R) of the DPLL properly. Gain of the VCO is set at approximately 400 kHz using the LC values shown. The SB (Pin 3) of the MC145160 is grounded to disable the transmit loop to simplify development of the circuit and reduce power consumption. The DC voltage at the varactor control input of the MC3362 (Pin 23) is adjusted to $V_{CC}/2$. The system reference frequency of 10.240 MHz is generated in the MC336160.

With a supply voltage of V_{CC} = 3 V and modulating signal f_{mod} = 1 kHz, f_{dev} = 3 kHz the receiver yields an input sensitivity of 0.6 μ V for 20 dB noise quieting and 0.2 μ V for 12 dB SINAD from a 50 Ω source. The audio distortion is less than 3 percent. The minimum noise floor is less than 80 μV and the maximum (S + N)/ N ratio is 53 dB.

There is a simpler way to interface the MC3362/3 to the MC145160 DPLL as shown in Figure 13. The VCO signal (about 400 mVpp with $V_{CC} = 3$ V using a pull-down resistor of 3 k Ω from the MC3362 Pin 20 to VEE) is fed directly into the Fin-R input (Pin 16) of the MC145160. With this configuration, the noise floor is raised to 245 μ V, 10 dB higher than the circuit of Figure 11.

256 Channel Frequency Synthesized Two Meter Amateur Band Receiver

A more traditional PLL frequency synthesizer approach is needed to provide frequency flexibility and to allow the MC3362/3 receivers to operate in the VHF "high band" (130 MHz to 172 MHz). A receiver is shown which covers the entire Two Meter (referring to radio wavelength) amateur radio band from 144 MHz to 148 MHz in 256 channels spaced at 20 kHz. The complete receiver and PLL frequency synthesizer are shown in Figures 14 and 15. The receiver achieved the same specifications as the 49.67 MHz MC3363 receiver discussed above.

The MC3363 receiver was chosen because squelch and good sensitivity with minimum component count were desired. To obtain good operation of MC3363 VCO above 75 MHz, the first local oscillator must be running well. To ensure this, the V_{CC} supply voltage is kept above 3 V which increases the current in the local oscillator circuitry. Extra current is also injected into the local oscillator via pull-up resistors of 10 kΩ from each of the local oscillator figure 14, the receiver VCO had an average gain of 1.5 MHz/V.

The VCO output is amplified and fed into an MC12017 dual modulus prescaler which drives the input of the PLL frequency synthesizer. The MC145152-1 PLL frequency synthesizer was chosen for its ease of use and parallel input format. The MC33171 bipolar operational amplifier was chosen as the active integrator (loop filter) because of its low power drain, offset adjustment capability and ability to operate from a single supply voltage. The design equations and assumptions used to determine loop filter components are shown below. The MC145152-1 data sheet and other sources go into much more detail on PLL theory and performance.

Calculations of Loop Filter For VCO PLL Frequency Synthesis

Assumptions:

- $f_0 = 135.3 \text{ MHz}$ (local oscillator center frequency)
- f_s = 20 kHz (channel spacing)
- $f_b = 0.01 f_s$ (loop bandwidth)

 $f_{rc} = 20 f_b$ (filter cutoff frequency)

- § = 0.707 (loop damping factor)
- V_{DD} = 5 V (PLL supply voltage)
- K_{VCO}^{-} = 9.4 x 10⁶ rad/V (VCO gain, measured on MC3363 receiver)
- $C1 = 0.1 \ \mu F$ (active integrator component)

Results:
$f_b = 0.01 f_s = 0.01 (20 \text{ kHz}) = 200 \text{ Hz}$
$f_{rc} = 20 f_b = 20 (200) = 4 \text{ kHz}$
$K_{g} = V_{DD} / 2\pi = 0.796$ (phase detector gain)
$\frac{w_n \ = \ 2\pi\ f_b}{\{2\$^2\ +\ 1\ +\ [(2\$^2\ +\ 1)^2\ +\ 1]0.5\}0.5} \!=\! \left(\!\frac{1257}{2.06}\!\right) \!=\! 610\ \text{rad/sec}$
$N_t = f_0 / f_s = 135.3 \text{ MHz} / 20 \text{ kHz} = 6765$
$R_1 = K_{\emptyset} K_{VCO} / (C1 w_n^2 N_t) = 29.7 k\Omega \approx 30 k\Omega$
$R_2 = 2$ § = (w _n C1) = 23.2 k $\Omega \approx 24 \ k\Omega$
$C_{C}^{-} = 4 = (2 R_{1} f_{rc}) \approx 0.017 \mu F$

With an 8 bit parallel input format several possible switch settings and resultant counter values and receiver frequencies are shown in Table 2 below (Note: $N_t = NP + A$, where P = 64 for the MC12017).

Table 2. PLL Frequency Synthesizer Switch Settings and Frequencies

Switches	N	P	A	Nt	fvco (MHz) = N _t f _s	f _{rx} (MHz) = fvco + 10.7 MHz
00000000	104	64	0	6656	133.12	143.82
00000001	104	64	1	6657	133.32	143.84
0100000	105	64	0	3720	134.40	145.10
01111111	105	64	63	6783	135.66	146.36
10000000	106	64	0	6784	135.68	146.38
10001101	106	64	13	6797	135.94	146.64
10011100	106	64	28	6812	136.24	146.94
11010001	107	64	17	6865	137.30	148.00
11111111	107	64	63	6911	138.22	148.92




Figure 14. 2 Meter Frequency Synthesized FM Receiver

Single Chip Weatherband Receiver

An application of the MC3362 as a simple receiver tuned to the NOAA Weatherband (162.4 MHz to 162.55 MHz) is shown in Figure 16. The RF input is applied directly to the mixer input, using a simple "L network" to provide impedance matching of the mixer input to 50 Ω . The system sensitivity for 12 dB SINAD is 0.67 μ V at the input from a 50 Ω source in this application, which is as good as most inexpensive weather cubes and the dual conversion design allows for excellent image protection to be provided.




Figure 15. 256 Channel VCO Control Using PLL Frequency Synthesizer




Figure 16. MC3362 Application as a Tunable Weather Band Receiver

The first local oscillator is free-running in this application and the receiver is manually tunable over a range of ± 1 MHz. The oscillator's frequency and tuning range are determined by the external tank circuit values chosen. Keep in mind that the internal varactor diodes add 10–25 pF of capacity across the tank pins, depending on the varactor control voltage applied.

This circuit is easily built to vefify receiver characteristics on the lab bench, but as shown is not suited for mass production. The local oscillator temperature stability is not nearly adequate in this free-running configuration and microphonic pickup is difficult to avoid. Before a narrowband receiver is production-ready, the first local oscillator must be stable to within approximately \pm 100 Hz. The "First Mixer and Oscillator" section provides notes on driving the first mixer using an external oscillator signal above 50 MHz. The MC2833 FM transmitter IC might serve as the local oscillator source up to 200 MHz.

SUMMARY

The high degree of integration and MOSAIC process used in the MC3362/3 receivers give the radio designer new levels of space and power economy, while providing high performance and considerable design flexibility. The receivers shown and alternate configurations discussed should interest designers of cordless phones, VHF two way radios, remote control receivers, wireless data links and home security systems.

APPENDIX --- DIRECTORY OF COMPONENT MANUFACTURERS

muRata-Erie 2200 Lake Park Drive Smyrna, GA 30080	(404) 436-1300 ceramic filters, coils
Toko America Inc. 1250 Feehanville Drive Mount Prospect, IL 60056 Distributor — Digikey Distributor — Inductor Supply	(312) 297-0070 quadrature coils, crystal filters, coils, transformers (800) 344-4539 (800) 854-1881 (800) 472-8421 (California)
Coilcraft 1102 Silver Lake Road Cary, IL 60013	(312) 639-6400 coils
California Crystal Laboratories	(800) 333-9825 crystals
Comtec	(602) 526-4123 crystals
Fox Electronics	(813) 693-0099 crystals
International Crystals	(405) 236-3741 crystals
Standard Crystal Corporation	(818) 443-2121 crystals

Motorola does not endorse the vendors listed. This is a partial vendor list and no liability is assumed for omissions or errors in address, product line or other information.

NTSC Decoding Using the TDA3330, with Emphasis on Cable In/Cable Out Operation

Prepared by Ben Scott and Khalid Shah Bipolar Analog IC Division

PREFACE

The TDA3330 is a composite video to RGB Color Decoder originally intended for PAL and NTSC color TV receivers and monitors. The data sheet is oriented toward picture tube drive, rather than cable level outputs. This application note is intended to supplement the data sheet by providing circuits for video cable drive, such as used in video processing circuits, frame store, and other specialized applications, and to expand upon the functional details of the TDA3330.

CIRCUIT CONSTRUCTION TECHNIQUES

The best solution is a single or double sided PC board, such as shown in Figure 11, with as much ground plane as possible. The oscillator components at Pins 8 and 9 must be close to the pins. A low profile socket is acceptable for prototyping. Wirewrap is definitely not recommended. In most respects the part is not sensitive to layout, except for the oscillator, however, unwanted picture artifacts, beats and noise are much easier to control with a good ground plane layout.

MEASURING THE OSCILLATOR

The oscillator amplitude at Pin 9 should be about 400 mV_{pp}, measured with an ordinary 4.0 pF/10 MΩ scope probe. Keep in mind that the oscillator frequency is 3.58 MHz and is part of a phase-locked loop with only a few hundred Hz pull-in range. The scope probe loading is enough to push the oscillator into or out of lock. It is recommended that Pin 9 be observed initially to ascertain that it is running, and then leave Pins 8 and 9 alone. A procedure for adjustment will be covered later. Of course, an output buffer (emitter follower) can be connected to Pin 9, permanently, and the Pin 9 tuning capacitor reduced accordingly.

THE SANDCASTLE INPUT

"Sandcastle" is a familiar term to European TV engineers. It is basically a 0 V baseline with a 4.0 V blanking pulse and a 10 V burst-gating pulse on top of it, as shown in Figure 1. Sometimes the expression "super sandcastle" is used, which means that composite blanking is present, i.e. vertical and horizontal blanking, in addition to the burst-gating pulse. Sometimes the vertical blanking is 2.5 V and the horizontal is 4.0 V, sometimes both are at 4.0 V. In the TDA3330, the blanking portion is only used to provide a blanking waveform at the blanking output, Pin 11, which is used to supply "extra" blanking in the picture tube driver application. Pin 11 is not used in other applications, so the blanking portions of the "sandcastle" are not required. For the "cable to cable" decoder, all that the TDA3330 really needs at Pin 15 is the burst-gate pulse. Pin 16 should be grounded.

The burst-gate pulse has 3 functions:

- Gating the color IF gain control (ACC) so that IF gain is adjusted to keep burst amplitude constant;
- 2. Setting the black level in the R, G, B outputs, and
- Gating the color phase detector (APC) so that the VCO can be phase-locked to the burst. See the block diagram in Figure 2.




Figure 1. Sandcastle




Figure 2. Simplified Block Diagram for NTSC Mode

It is important that the burst-gate pulse into Pin 15 be at least 8.0 V and timed correctly with respect to incoming video, as shown in Figure 3. If the gate pulse is too late or too wide it will still be present after the blanking has ended, leading to serious errors in black level, color level and VCO lock. The burst-gate pulse can sometimes be obtained from the same equipment that supplies the video, or it can be generated by a couple of one-shots and a sync separator; see Figure 4. Another method is to separate sync. Use a one-shot pulse stretcher to make an 8–8.5 μ s wide pulse for Pin 15, and then put the separated sync into Pin 16. (Pin 16 could be called the "burstgate inhibit"). This will prevent the first part of the Pin 15 pulse from gating sync, which would upset the black level clamping function; see Figure 5.

THE LUMINANCE PATH

The outputs at Pins 12, 13 and 14 are positive-going video, with the sync pulse almost completely removed. The black level of the output remains constant as the **contrast, saturation** and **hue** are changed. The **contrast** control changes both luminance and chrominance together, so that, for example, output color bar waveforms maintain the same shape. The DC level of all outputs is moved by the **brightness** control, with no change in the peak to peak signal amplitude. The **brightness** control voltage on Pin 18 is raised from about 2.0 V to 5.0 Vdc. See Figure 6. The **contrast** control, Pin 19, is

at maximum at 5.0 Vdc; the output is reduced 6.0 dB when the control is 3.5 Vdc, and is reduced about 40 dB when the control voltage is 1.0 Vdc.




Figure 3. Burst-Gating




Figure 4. Method of Obtaining Burst-Gate from Composite Video

The maximum output voltage, black to white, is about 7 times greater than the *black* to *white* level at Pin 17. For a composite input signal of 1.0 V_{pp} , there is 0.5 V_{pp} at Pin 17, due to the delay line matching resistors. This is about 0.35 V_{pp} *white to black* and gives about 2.5 V_{pp} max at the outputs. The input to the total circuit can be doubled to 2.0 V_{pp} , which then yields about 5.0 V_{pp} at Pins 12, 13, and 14. However, note that any change in input amplitude requires readjustment of the **saturation** control for correct chroma/luma proportion. This is because the luminance component directly follows the input, while the color component is almost unchanged

due to the ACC of the color IF. Therefore, it is important to note that the TDA3330 can be set up to work with different levels of input, but it is not automatically compensated for input changes. Also note that at $5.0 V_{pp}$ out and max **brightness** (black level out 6.7 V) there will be clipping of the positive peaks. The upper limit for the output is about 10 V.

Troubleshooting note: If a proper (positive) video signal is AC coupled into Pin 17, and a proper burst-gate is applied to Pin 15, there should be video out, regardless of any aspects of the color processing portions of the IC




Figure 5. Alternate Method of Gating from Video




Figure 6. Some Normal and Other Waveforms

THE CHROMA PATH

The chroma input is derived from the composite input by a simple 3.58 MHz single-tuned bandpass circuit with about \pm 0.5 MHz (6 dB) bandwidth. The chroma portion of a color bar pattern should look like Figure 7. The circuit components recommended in our application circuit should yield about 100 mV_{pp} of burst at Pin 22, but anything from 10–200 mV_{pp} will work. The output of the chroma IF is at Pin 24, where the burst should be about 150 mV_{pp}. There may or may not be chroma present, depending on the **contrast** and **saturation** control settings. (Both controls have exactly the same effect at Pin 24, changing the picture chroma amplitude between the burst pulses.)




Figure 7. Chroma IF Output, Pin 24

Troubleshooting note: If there is $1.5 V_{pp}$ of burst at Pin 24, the burst-gating pulse is either too small or incorrectly positioned in time.

The chroma IF output from Pin 24 is coupled to the chroma demodulators, Pins 4 and 5 by a small capacitor. (Note: 100 pF performs better than the 1.0 nF on the data sheet; it reduces luminance component feedthrough.) Tweaking of demodulator balance to reduce residual chroma subcarrier in the outputs can be done at Pins 4 and 5 by the trimmer technique shown in Figure 8. This is a fine tuning which is usually not needed, but is available for the demanding application.




Figure 8. Optional Tweak of Demodulator Balance




Figure 9. VCO Lock — Voltage at Pin 7

COLOR LOCKUP

If the required chroma is present at Pins 4, 5 (same as Pin 24), and if the oscillator is known to be running, then lockup is just a matter of adjusting the trimmer on Pin 9. As noted earlier, the scope probe cannot be put on the oscillator for this adjustment. Instead, put the scope on the AFC filter, Pin 7. Waveforms as shown in Figure 9 will be observed as the trimmer is adjusted.

Lock-in range is about 18–22 pF with the typical socket and PC board and ordinary (Radio Shack) 3.58 MHz TV crystal.

BUFFERING THE OUTPUTS

In order to be able to drive a cable, it is necessary to provide an output amplifier. The design shown in Figure 10 has two additional benefits:

- It provides an opportunity to reduce the residual 2nd harmonic of the color subcarrier (7.16 MHz) by means of a trap, and
- 2. It reduces the DC level another 0.7 Vdc at the emitter of the 2N4401, and an additional 2:1 reduction due to the 75 Ω series R into the 75 Ω cable. Therefore, the black level into the cable can be as low as 0.35 V, for the minimum brightness control setting.

MISCELLANEOUS GREMLINS

It has been reported from the field that the internally supplied NTSC mode switch current (I3 in Figure 12 of the data sheet) is occasionally insufficient. This is characterized by a decoder which intermittently decodes and then "color kills." In the killed mode, Pin 3 is above 1.5 V and Pin 2 is below 0.7 V, which holds the **saturation** control low (off). This can be fixed by putting 22 k from Pin 3 to V_{CC}. This supplies additional current into Pin 3, causing an internal latch to pull Pin 3 low (have faith), and **saturation** control.

SUMMARY

The TDA3330 has a wide range of functional capability with relatively simple application circuitry (once understood). It is hoped that this paper will assist users in becoming familiar and satisfied with it.

APPENDIX

Initial Setup Sequence for TDA3330 Evaluation Board

After connecting a Composite Video Signal In and connecting the Sync, Red, Green and Blue outputs to an appropriate RGB monitor, follow the subsequent steps, in order, to adjust the 11 variable components to optimize performance of the RGB decoder:

- 1. Look at the signal out of the collector of the 2N4402 transistor. Adjust POT #9 so that the Composite Video Signal at this point is $1.0 V_{DD}$.
- 2. Set POTS #2 and 3 to approximately the middle of their values (i.e., 50 k(1)). This helps in making the subsequent adjustments.
- 3. POT #7 sets the Burst-Gate Width and POT #8 sets the Burst-Gate Delay relative to the Video Sync Signal. Use a dual input oscilloscope and look at the Video In signal and the Burst-Gate Signal at Pin 15 of the TDA3330. Adjust POT #8 so that the Burst-Gate Signal begins - 250 ns after the Sync Signal ends. Next adjust POT #7 so that the width of the Burst-Gate Signal is 3.5-4 μs. Note: See Figure 3.
- 4. Put the oscilloscope probe on Pin 7 of the TDA3330. Adjust the Variable Capacitor, connected to Pin 9, until the VCO is In Lock. This will happen when the trace signal drops from $\sim 650 \text{ mV}_{pp}$ to less than 100 mV_{pp}. Try to make the signal as small as possible, possibly down to dc. (Make tilt flat) Note: See Figure 9.
- 5. Put the oscilloscope probe on Pin 17 of the TDA3330. Adjust the 10 μ H Variable Inductor to minimize Chroma Signal Feedthrough.
- 6. In order to fine tune chroma demodulator balance, remove the chroma signal from the Composite Video Signal In (or, alternatively, turn the Saturation POT all the way down). Look at the Red output on the oscilloscope and adjust POT #2 to minimize subcarrier from the V Signal (i.e., R-Y) input. Next look at the Blue signal and adjust POT #3 to minimize subcarrier from the U signal (i.e., B-Y) input.
- POTS #1, 4, 5 and 6 can next be adjusted to optimize picture color quality. Suggestion for doing this is to set Saturation (POT #1) and Brightness (POT #5) to middle and then adjust Contrast (POT #4 and Hue POT #6) till picture colors are approximately right. Next adjust POT's 1 and 5. Repeat the above sequence until satisfied with color quality of picture.





Figure 10. TDA3330 RGB NTSC Decoder Circuit



NOTES: 1. For the 390 pF and the 22 pF capacitors in the 3.58 MHz and in the 7.16 MHz traps, silver mica capacitors should be used for better trap performance. 2. The board layout is for Toko part #BTKANS-9439HM.

- Board layout will accommodate a Toko or a TDK 400 ns delay line.
 A 3.58 MHz crystal available through Radio Shack was used.

Figure 11a. TDA3330P RGB NTSC Decoder Evaluation Board, Component Layout

MOTOROLA .075" 4.000"

Figure 11b. TDA3330 RGB NTSC Decoder Evaluation Board, Component Side




Figure 11c. TDA3330P RGB NTSC Decoder Evaluation Board, Bottomside

AN1040

Mounting Considerations for Power Semiconductors

Prepared by Bill Roehr

Staff Consultant, Motorola Semiconductor Sector

TABLE OF CONTENTS

Introduction					1
Mounting Surface Preparation					2
Interface Decisions.					3
Insulation Considerations					4
Fastener and Hardware Characteristics.					7
Fastening Techniques					8
Free Air and Socket Mounting					

INTRODUCTION

Current and power ratings of semiconductors are inseparably linked to their thermal environment. Except for lead-mounted parts used at low currents, a heat exchanger is required to prevent the junction temperature from exceeding its rated limit, thereby running the risk of a high failure rate. Furthermore, the semiconductor industry's field history indicated that the failure rate of most silicon semiconductors decreases approximately by onehalf for a decrease in junction temperature from 160°C to 135°C.⁽¹⁾ Guidelines for designers of military power supplies impose a 110°C limit upon junction temperature.⁽²⁾ Proper mounting minimizes the temperature gradient between the semiconductor case and the heat exchanger.

Most early life field failures of power semiconductors can be traced to faulty mounting procedures. With metal packaged devices, faulty mounting generally causes unnecessarily high junction temperature, resulting in reduced component lifetime, although mechanical damage has occurred on occasion from improperly mounting to a warped surface. With the widespread use of various plastic-packaged semiconductors, the prospect of mechanical damage is very significant. Mechanical damage can impair the case moisture resistance or crack the semiconductor die.

(1) MIL-HANDBOOK - 2178, SECTION 2.2.

(2) "Navy Power Supply Reliability — Design and Manufacturing Guidelines" NAVMAT P4855-1, Dec. 1982 NAVPUBFORCEN, 5801 Tabor Ave., Philadelphia, PA 19120.

Cho-Therm is a registered trademark of Chromerics, Inc. Grafoil is a registered trademark of Union Carbide Kapton is a registered trademark of E.I. Dupont Rubber-Duc is a trademark of AAVID Engineering Sil Pad is a trademark of Berquist Sync-Nut is a trademark of ITW Shakeproof

Thermasil is a registered trademark and Thermafilm is a trademark of Thermalloy, Inc. ICEPAK, Full Pak, POWERTAP and Thermopad are trademarks of Motorola, Inc.

Connecting and Handling Terminals 1	4
Cleaning Circuit Boards	6
Thermal System Evaluation 1	6
Appendix A Thermal Resistance Concepts 1	7
Appendix B Measurement of Interface 1	8
Appendix C Sources of Accessories 1	9
Package Index	20

Figure 1 shows an example of doing nearly everything wrong. A tab mount TO-220 package is shown being used as a replacement for a TO-213AA (TO-66) part which was socket mounted. To use the socket, the leads are bent --an operation which, if not properly done, can crack the package, break the internal bonding wires, or crack the die. The package is fastened with a sheet-metal screw through a 1/4" hole containing a fiber-insulating sleeve. The force used to tighten the screw tends to pull the package into the hole, possibly causing enough distortion to crack the die. In addition the contact area is small because of the area consumed by the large hole and the bowing of the package; the result is a much higher junction temperature than expected. If a rough heatsink surface and/or burrs around the hole were displayed in the illustration, most but not all poor mounting practices would be covered.




Figure 1. Extreme Case of Improperly Mounting A Semiconductor (Distortion Exaggerated)

In many situations the case of the semiconductor must be electrically isolated from its mounting surface. The isolation material is, to some extent, a thermal isolator as well, which raises junction operating temperatures. In addition, the possibility of arc-over problems is introduced if high voltages are present. Various regulating agencies also impose creepage distance specifications which further complicates design. Electrical isolation thus places additional demands upon the mounting procedure.

Proper mounting procedures usually necessitate orderly attention to the following:

- 1. Preparing the mounting surface
- 2. Applying a thermal grease (if required)
- Installing the insulator (if electrical isolation is desired)
- 4. Fastening the assembly
- 5. Connecting the terminals to the circuit

In this note, mounting procedures are discussed in general terms for several generic classes of packages. As newer packages are developed, it is probable that they will fit into the generic classes discussed in this note. Unique requirements are given on data sheets pertaining to the particular package. The following classes are defined:

Stud Mount Flange Mount Pressfit. Plastic Body Mount Tab Mount Surface Mount

Appendix A contains a brief review of thermal resistance concepts. Appendix B discusses measurement difficulties with interface thermal resistance tests. Appendix C indicates the type of accessories supplied by a number of manufacturers.

MOUNTING SURFACE PREPARATION

In general, the heatsink mounting surface should have a flatness and finish comparable to that of the semiconductor package. In lower power applications, the heatsink surface is satisfactory if it appears flat against a straight edge and is free from deep scratches. In high-power applications, a more detailed examination of the surface is required. Mounting holes and surface treatment must also be considered.

Surface Flatness

Surface flatness is determined by comparing the variance in height (Δ h) of the test specimen to that of a reference standard as indicated in Figure 2. Flatness is normally specified as a fraction of the Total Indicator Reading (TIR). The mounting surface flatness, i.e, Δ h/TIR, if less than 4 mils per inch, normal for extruded aluminum, is satisfactory in most cases.

Surface Finish

Surface finish is the average of the deviations both above and below the mean value of surface height. For minimum interface resistance, a finish in the range of 50 to 60 microinches is satisfactory; a finer finish is costly to achieve and does not significantly lower contact resis-




Figure 2. Surface Flatness Measurement

tance. Tests conducted by Thermalloy using a copper TO-204 (TO-3) package with a typical 32-microinch finish, showed that heatsink finishes between 16 and 64 μ -in caused less than $\pm 2.5\%$ difference in interface thermal resistance when the voids and scratches were filled with a thermal joint compound.⁽³⁾ Most commercially available cast or extruded heatsinks will require spotfacing when used in high-power applications. In general, milled or machined surfaces are satisfactory if prepared with tools in good working condition.

Mounting Holes

Mounting holes generally should only be large enough to allow clearance of the fastener. The larger thick flange type packages having mounting holes removed from the semiconductor die location, such as the TO-3, may successfully be used with larger holes to accommodate an insulating bushing, but many plastic encapsulated packages are intolerant of this condition. For these packages, a smaller screw size must be used such that the hole for the bushing does not exceed the hole in the package.

Punched mounting holes have been a source of trouble because if not properly done, the area around a punched hole is depressed in the process. This "crater" in the heatsink around the mounting hole can cause two problems. The device can be damaged by distortion of the package as the mounting pressure attempts to conform it to the shape of the heatsink indentation, or the device may only bridge the crater and leave a significant percentage of its heat-dissipating surface out of contact with the heatsink. The first effect may often be detected immediately by visual cracks in the package (if plastic), but usually an unnatural stress is imposed, which results in an early-life failure. The second effect results in hotter operation and is not manifested until much later.

Although punched holes are seldom acceptable in the relatively thick material used for extruded aluminum heatsinks, several manufacturers are capable of properly utilizing the capabilities inherent in both fine-edge blanking or sheared-through holes when applied to sheet metal as commonly used for stamped heatsinks. The holes are pierced using Class A progressive dies mounted on four-post die sets equipped with proper pressure pads and holding fixtures.

(3) Catalog #87-HS-9 (1987), page 8, Thermalloy, Inc., P.O. Box 810839, Dallas, Texas 75381-0839.

When mounting holes are drilled, a general practice with extruded aluminum, surface cleanup is important. Chamfers must be avoided because they reduce heat transfer surface and increase mounting stress. However, the edges must be broken to remove burrs which cause poor contact between device and heatsink and may puncture isolation material.

Surface Treatment

Many aluminum heatsinks are black-anodized to improve radiation ability and prevent corrosion. Anodizing results in significant electrical but negligible thermal insulation. It need only be removed from the mounting area when electrical contact is required. Heatsinks are also available which have a nickel plated copper insert under the semiconductor mounting area. No treatment of this surface is necessary.

Another treated aluminum finish is iridite, or chromateacid dip, which offers low resistance because of its thin surface, yet has good electrical properties because it resists oxidation. It need only be cleaned of the oils and films that collect in the manufacture and storage of the sinks, a practice which should be applied to all heatsinks.

For economy, paint is sometimes used for sinks; removal of the paint where the semiconductor is attached is usually required because of paint's high thermal resistance. However, when it is necessary to insulate the semiconductor package from the heatsink, hard anodized or painted surfaces allow an easy installation for low voltage applications. Some manufacturers will provide anodized or painted surfaces meeting specific insulation voltage requirements, usually up to 400 volts.

It is also necessary that the surface be free from all foreign material, film, and oxide (freshly bared aluminum forms an oxide layer in a few seconds). Immediately prior to assembly, it is a good practice to polish the mounting area with No. 000 steel wool, followed by an acetone or alcohol rinse.

INTERFACE DECISIONS

When any significant amount of power is being dissipated, something must be done to fill the air voids between mating surfaces in the thermal path. Otherwise the interface thermal resistance will be unnecessarily high and quite dependent upon the surface finishes.

For several years, thermal joint compounds, often called grease, have been used in the interface. They have a resistivity of approximately 60°C/W/in whereas air has 1200°C/W/in. Since surfaces are highly pock-marked with minute voids, use of a compound makes a significant reduction in the interface thermal resistance of the joint. However, the grease causes a number of problems, as discussed in the following section.

To avoid using grease, manufacturers have developed dry conductive and insulating pads to replace the more traditional materials. These pads are conformal and therefore partially fill voids when under pressure.

Thermal Compounds (Grease)

Joint compounds are a formulation of fine zinc or other conductive particles in a silicone oil or other synthetic base fluid which maintains a grease-like consistency with time and temperature. Since some of these compounds do not spread well, they should be evenly applied in a very thin layer using a spatula or lintless brush, and wiped lightly to remove excess material. Some cyclic rotation of the package will help the compound spread evenly over the entire contact area. Some experimentation is necessary to determine the correct quantity; too little will not fill all the voids, while too much may permit some compound to remain between well mated metal surfaces where it will substantially increase the thermal resistance of the joint.

To determine the correct amount, several semiconductor samples and heatsinks should be assembled with different amounts of grease applied evenly to one side of each mating surface. When the amount is correct a very small amount of grease should appear around the perimeter of each mating surface as the assembly is slowly torqued to the recommended value. Examination of a dismantled assembly should reveal even wetting across each mating surface. In production, assemblers should be trained to slowly apply the specified torque even though an excessive amount of grease appears at the edges of mating surfaces. Insufficient torque causes a significant increase in the thermal resistance of the interface.

To prevent accumulation of airborne particulate matter, excess compound should be wiped away using a cloth moistened with acetone or alcohol. These solvents should not contact plastic-encapsulated devices, as they may enter the package and cause a leakage path or carry in substances which might attack the semiconductor chip.

The silicone oil used in most greases has been found to evaporate from hot surfaces with time and become deposited on other cooler surfaces. Consequently, manufacturers must determine whether a microscopically thin coating of silicone oil on the entire assembly will pose any problems. It may be necessary to enclose components using grease. The newer synthetic base greases show far less tendency to migrate or creep than those made with a silicone oil base. However, their currently observed working temperature range are less, they are slightly poorer on thermal conductivity and dielectric strength and their cost is higher.

Data showing the effect of compounds on several package types under different mounting conditions is shown in Table 1. The rougher the surface, the more valuable the grease becomes in lowering contact resistance; therefore, when mica insulating washers are used, use of grease is generally mandatory. The joint compound also improves the breakdown rating of the insulator.

Conductive Pads

Because of the difficulty of assembly using grease and the evaporation problem, some equipment manufacturers will not, or cannot, use grease. To minimize the need for grease, several vendors offer dry conductive pads which approximate performance obtained with grease. Data for a greased bare joint and a joint using Grafoil, a dry graphite compound, is shown in the data of Figure 3. Grafoil is claimed to be a replacement for grease when no electrical isolation is required; the data indicates it does indeed perform as well as grease. Another conductive pad available from Aavid is called KON-DUX. It is made with a unique, grain oriented, flake-like structure (patent pending). Highly compressible, it becomes

Table 1

Approximate Values for Interface Thermal Resistance Data from Measurements Performed in Motorola Applications Engineering Laboratory

Dry interface values are subject to wide variation because of extreme dependence upon surface conditions. Unless otherwise noted the case temperature is monitored by a thermocouple located directly under the die reached through a hole in the heatsink. (See Appendix B for a discussion of Interface Thermal Resistance Measurements.)

Package Type	Interface Thermal Resistance (°C/W)									
JEDEC		Test Torque	Metal-	to-Metal		With Insulate	or	See		
Outlines	Description	In-Lb	Dry	Lubed	Dry	Lubed	Туре	Note		
DO-203AA, TO-210AA TO-208AB	10-32 Stud 7/16" Hex	15	0.3	0.2	1.6	0.8	3 mil Mica			
DO-203AB, TO-210AC TO-208	1/4-28 Stud 11/16" Hex	25	0.2	0.1	0.8	0.6	5 mil Mica			
DO-208AA	Pressfit, 1/2"	_	0.15	0.1		-	_			
TO-204AA (TO-3)	Diamond Flange	6	0.5	0.1	1.3	0.36	3 mil Mica	1		
TO-213AA (TO-66)	Diamond Flange	6	1.5	0.5	2.3	0.9	2 mil Mica			
TO-126	Thermopad 1/4" x 3/8"	6	2.0	1.3	4.3	3.3	2 mil Mica			
TO-220AB	Thermowatt	8	1.2	1.0	3.4	1.6	2 mil Mica	1, 2		

NOTES: 1. See Figures 3 and 4 for additional data on TO-3 and TO-220 packages.

2. Screw not insulated. See Figure 12.

formed to the surface roughness of both the heatsink and semiconductor. Manufacturer's data shows it to provide an interface thermal resistance better than a metal interface with filled silicone grease. Similar dry conductive pads are available from other manufacturers. They are a fairly recent development; long term problems, if they exist, have not yet become evident.

INSULATION CONSIDERATIONS

Since most power semiconductors use are vertical device construction it is common to manufacture power semiconductors with the output electrode (anode, collector or drain) electrically common to the case; the problem of isolating this terminal from ground is a common one. For lowest overall thermal resistance, which is guite important when high power must be dissipated, it is best to isolate the entire heatsink/semiconductor structure from ground, rather than to use an insulator between the semiconductor and the heatsink. Heatsink isolation is not always possible, however, because of EMI requirements, safety reasons, instances where a chassis serves as a heatsink or where a heatsink is common to several nonisolated packages. In these situations insulators are used to isolate the individual components from the heatsink. Newer packages, such as the Motorola Full Pak and EMS modules, contain the electrical isolation material within, thereby saving the equipment manufacturer the burden of addressing the isolation problem.

Insulator Thermal Resistance

When an insulator is used, thermal grease is of greater importance than with a metal-to-metal contact, because two interfaces exist instead of one and some materials, such as mica, have a hard, markedly uneven surface. With many isolation materials reduction of interface thermal resistance of between 2 to 1 and 3 to 1 are typical when grease is used.

Data obtained by Thermalloy, showing interface resistance for different insulators and torques applied to TO-204 (TO-3) and TO-220 packages, are shown in Figure 3, for bare and greased surfaces. Similar materials to those shown are available from several manufacturers. It is obvious that with some arrangements, the interface thermal resistance exceeds that of the semiconductor (junction to case).

Referring to Figure 3, one may conclude that when high power is handled, beryllium oxide is unquestionably the best. However, it is an expensive choice. (It should not be cut or abraided, as the dust is highly toxic.) Thermafilm is a filled polyimide material which is used for isolation (variation of Kapton). It is a popular material for low power applications because of its low cost ability to withstand high temperatures, and ease of handling in contrast to mica which chips and flakes easily.

A number of other insulating materials are also shown. They cover a wide range of insulation resistance, thermal resistance and ease of handling. Mica has been widely used in the past because it offers high breakdown voltage and fairly low thermal resistance at a low cost but it certainly should be used with grease.

Silicone rubber insulators have gained favor because they are somewhat conformal under pressure. Their ability to fill in most of the metal voids at the interface reduces the need for thermal grease. When first introduced, they suffered from cut-through after a few years in service. The ones presently available have solved this problem by having imbedded pads of Kapton or fiberglass. By




Figure 3. Interface Thermal Resistance for TO-204, TO-3 and TO-220 Packages using Different Insulating Materials as a Function of Mounting Screw Torque (Data Courtesy Thermalloy)

comparing Figures 3c and 3d, it can be noted that Thermasil, a filled silicone rubber, without grease, has about the same interface thermal resistance as greased mica for the TO-220 package.

A number of manufacturers offer silicone rubber insulators. Table 2 shows measured performance of a number of these insulators under carefully controlled, nearly identical conditions. The interface thermal resistance extremes are over 2:1 for the various materials. It is also clear that some of the insulators are much more tolerant than others of out-of-flat surfaces. Since the tests were performed, newer products have been introduced. The Bergquist K-10 pad, for example, is described as having about 2/3 the interface resistance of the Sil Pad 1000 which would place its performance close to the Chomerics 1671 pad. AAVID also offers an isolated pad called


Manufacturer	Manufacturer Product			
Wakefield	Delta Pad 173-7	.790	1.175	
Bergquist	Sil Pad K-4	.752	1.470	
Stockwell Rubber	1867	.742	1.015	
Bergquist	Sil Pad 400-9	.735	1.205	
Thermalloy	Thermalsil II	.680	1.045	
Shin-Etsu	TC-30AG	.664	1.260	
Bergquist	Sil Pad 400-7	.633	1.060	
Chomerics	1674	.592	1.190	
Wakefield	Delta Pad 174-9	.574	.755	
Bergquist	Sil Pad 1000	.529	.935	
Ablestik	Thermal Wafers	.500	.990	
Thermalloy	Thermalsil III	.440	1.035	
Chomerics	1671	.367	.655	

Table 2. Thermal Resistance of Silicone Rubber Pads

*Test Fixture Deviation from flat from Thermalloy EIR86-1010.

Rubber-Duc, however it is only available vulcanized to a heatsink and therefore was not included in the comparison. Published data from AAVID shows $R_{\theta}CS$ below 0.3°C/W for pressures above 500 psi. However, surface flatness and other details are not specified so a comparison cannot be made with other data in this note.

The thermal resistance of some silicone rubber insulators is sensitive to surface flatness when used under a fairly rigid base package. Data for a TO-204AA (TO-3) package insulated with Thermasil is shown on Figure 4. Observe that the "worst case" encountered (7.5 mils) yields results having about twice the thermal resistance of the "typical case" (3 mils), for the more conductive insulator. In order for Thermasil III to exceed the performance of greased mica, total surface flatness must be under 2 mils, a situation that requires spot finishing.



Data courtesy of Thermalioy

Figure 4. Effect of Total Surface Flatness on Interface Resistance Using Silicon Rubber Insulators

Silicon rubber insulators have a number of unusual characteristics. Besides being affected by surface flatness and initial contact pressure, time is a factor. For example, in a study of the Cho-Therm 1688 pad thermal interface impedance dropped from 0.90°C/W to 0.70°C/W at the end of 1000 hours. Most of the change occurred during the first 200 hours where $R_{\theta}CS$ measured 0.74°C/W. The torque on the conventional mounting hardware had decreased to 3 in-lb from an initial 6 in-lb. With nonconformal materials, a reduction in torque would have increased the interface thermal resistance.

Because of the difficulties in controlling all variables affecting tests of interface thermal resistance, data from different manufacturers is not in good agreement. Table 3 shows data obtained from two sources. The relative performance is the same, except for mica which varies widely in thickness. Appendix B discusses the variables which need to be controlled. At the time of this writing ASTM Committee D9 is developing a standard for interface measurements. The conclusions to be drawn from all this data is that some types of silicon rubber pads, mounted dry, will out perform the commonly used mica with grease. Cost may be a determining factor in making a selection.

Insulation Resistance

When using insulators, care must be taken to keep the mating surfaces clean. Small particles of foreign matter can puncture the insulation, rendering it useless or seriously lowering its dielectric strength. In addition, particularly when voltages higher than 300 V are encountered, problems with creepage may occur. Dust and other foreign material can shorten creepage distances significantly; so having a clean assembly area is important. Surface roughness and humidity also lower insulation resistance. Use of thermal grease usually raises the withstand voltage of the insulation system but excess must be removed to avoid collecting dust. Because of these factors, which are not amenable to analysis, hi-pot testing should be done on prototypes and a large margin of safety employed.

Insulated Electrode Packages

Because of the nuisance of handling and installing the accessories needed for an insulated semiconductor mounting, equipment manufacturers have longed for cost-effective insulated packages since the 1950's. The first to appear were stud mount types which usually have a layer of beryllium oxide between the stud hex and the can. Although effective, the assembly is costly and requires manual mounting and lead wire soldering to terminals on top of the case. In the late eighties, a number of electrically isolated parts became available from various semiconductor manufacturers. These offerings presently consist of multiple chips and integrated circuits as well as the more conventional single chip devices.

The newer insulated packages can be grouped into two categories. The first has insulation between the semiconductor chips and the mounting base; an exposed area of the mounting base is used to secure the part. The EMS (Energy Management Series) Modules, shown on Figure 8, Case 806 (ICePAK) and Case 388A (TO-258AA) (see Figure 11) are examples of parts in this category. The second category contains parts which have a plastic overmold covering the metal mounting base. The Full Pak,

Table 3. Performance of Silicon Rubber Insulators Tested per MIL-I-49456

	Measured Thermal	Resistance (°C/W)
Material	Thermalloy Data(1)	Berquist Data(2)
Bare Joint, greased	0.033	0.008
BeO, greased	0.082	
Cho-Therm, 1617	0.233	-
Q Pad (non-insulated)		0.009
Sil-Pad, K-10	0.263	0.200
Thermasil III	0.267	
Mica, greased	0.329	0.400
Sil-Pad 1000	0.400	0.300
Cho-therm 1674	0.433	_
Thermasil II	0.500	—
Sil-Pad 400	0.533	0.440
Sil-Pad K-4	0.583	0.440

(1) From Thermalloy EIR 87-1030

(2) From Berguist Data Sheet

Case 221C, illustrated in Figure 13, is an example of parts in the second category.

Parts in the first category — those with an exposed metal flange or tab — are mounted the same as their non-insulated counterparts. However, as with any mounting system where pressure is bearing on plastic, the overmolded type should be used with a conical compression washer, described later in this note.

FASTENER AND HARDWARE CHARACTERISTICS

Characteristics of fasteners, associated hardware, and the tools to secure them determine their suitability for use in mounting the various packages. Since many problems have arisen because of improper choices, the basic characteristics of several types of hardware are discussed next.

Compression Hardware

Normal split ring lock washers are not the best choice for mounting power semiconductors. A typical #6 washer flattens at about 50 pounds, whereas 150 to 300 pounds is needed for good heat transfer at the interface. A very useful piece of hardware is the conical, sometimes called a Belleville washer, compression washer. As shown in Figure 5, it has the ability to maintain a fairly constant pressure over a wide range of its physical deflection - generally 20% to 80%. When installing, the assembler applies torque until the washer depresses to half its original height. (Tests should be run prior to setting up the assembly line to determine the proper torque for the fastener used to achieve 50% deflection.) The washer will absorb any cyclic expansion of the package, insulating washer or other materials caused by temperature changes. Conical washers are the key to successful mounting of devices requiring strict control of the mounting force or when plastic hardware is used in the mounting scheme. They are used with the large face contacting the packages. A new variation of the conical washer includes it as part of a nut assembly. Called a Sync Nut, the patented device can be soldered to a PC board and the semiconductor mounted with a 6-32 machine screw.(4)




Figure 5. Characteristics of the Conical Compression Washers Designed for Use with Plastic Body Mounted Semiconductors

(4) ITW Shakeproof, St. Charles Road, Elgin, IL 60120.

Clips

Fast assembly is accomplished with clips. When only a few watts are being dissipated, the small boardmounted or free-standing heat dissipators with an integral clip, offered by several manufacturers, result in a low cost assembly. When higher power is being handled, a separate clip may be used with larger heatsinks. In order to provide proper pressure, the clip must be specially designed for a particular heatsink thickness and semiconductor package.

Clips are especially popular with plastic packages such as the TO-220 and TO-126. In addition to tast assembly, the clip provides lower interface thermal resistance than other assembly methods when it is designed for proper pressure to bear on the top of the plastic over the die. The TO-220 package usually is lifted up under the die location when mounted with a single fastener through the hole in the tab because of the high pressure at one end.

Machine Screws

Machine screws, conical washers, and nuts (or syncnuts) can form a trouble-free fastener system for all types of packages which have mounting holes. However, proper torque is necessary. Torque ratings apply when dry; therefore, care must be exercised when using thermal grease to prevent it from getting on the threads as inconsistent torque readings result. Machine screw heads should not directly contact the surface of plastic packages types as the screw heads are not sufficiently flat to provide properly distributed force. Without a washer, cracking of the plastic case may occur.

Self-Tapping Screws

Under carefully controlled conditions, sheet-metal screws are acceptable. However, during the tappingprocess with a standard screw, a volcano-like protrusion will develop in the metal being threaded; an unacceptable surface that could increase the thermal resistance may result. When standard sheet metal screws are used, they must be used in a clearance hole to engage a speednut. If a self tapping process is desired, the screw type must be used which roll-forms machine screw threads.

Rivets

Rivets are not a recommended fastener for any of the plastic packages. When a rugged metal flange-mount package or EMS module is being mounted directly to a heatsink, rivets can be used provided press-riveting is used. Crimping force must be applied slowly and evenly. Pop-riveting should never be used because the high crimping force could cause deformation of most semiconductor packages. Aluminum rivets are much preferred over steel because less pressure is required to set the rivet and thermal conductivity is improved.

The hollow rivet, or eyelet, is preferred over solid rivets. An adjustable, regulated pressure press is used such that a gradually increasing pressure is used to pan the eyelet. Use of sharp blows could damage the semiconductor die.

Solder

Until the advent of the surface mount assembly technique, solder was not considered a suitable fastener for power semiconductors. However, user demand has led to the development of new packages for this application. Acceptable soldering methods include conventional belt furnace, irons, vapor-phase reflow, and infrared reflow. It is important that the semiconductor temperature not exceed the specified maximum (usually 260°C) or the die bond to the case could be damaged. A degraded die bond has excessive thermal resistance which often leads to a failure under power cycling.

Adhesives

Adhesives are available which have coefficients of expansion compatible with copper and aluminum.⁽⁵⁾ Highly conductive types are available; a 10 mil layer has approximately 0.3°C/W interface thermal resistance. Different types are offered: high strength types for non-field-servicable systems or low strength types for field-serviceable systems. Adhesive bonding is attractive when case mounted parts are used in wave soldering assembly because thermal greases are not compatible with the conformal coatings used and the greases foul the solder process.

Plastic Hardware

Most plastic materials will flow, but differ widely in this characteristic. When plastic materials form parts of the fastening system, compression washers are highly valuable to assure that the assembly will not loosen with time and temperature cycling. As previously discussed, loss of contact pressure will increase interface thermal resistance.

FASTENING TECHNIQUES

Each of the various classes of packages in use requires different fastening techniques. Details pertaining to each type are discussed in following sections. Some general considerations follow. To prevent galvanic action from occurring when devices are used on aluminum heatsinks in a corrosive atmosphere, many devices are nickel- or gold-plated. Consequently, precautions must be taken not to mar the finish.

Another factor to be considered is that when a copper based part is rigidly mounted to an aluminum heatsink, a bimetallic system results which will bend with temperature changes. Not only is the thermal coefficient of expansion different for copper and aluminum, but the temperature gradient through each metal also causes each component to bend. If bending is excessive and the package is mounted by two or more screws the semiconductor chip could be damaged. Bending can be minimized by:

- 1. Mounting the component parallel to the heatsink fins to provide increased stiffness.
- Allowing the heatsink holes to be a bit oversized so that some slip between surfaces can occur as temperature changes.
- Using a highly conductive thermal grease or mounting pad between the heatsink and semiconductor to minimize the temperature gradient and allow for movement.

Stud Mount

Parts which fall into the stud-mount classification are shown in Figure 6. Mounting errors with non-insulated stud-mounted parts are generally confined to application

(5) Robert Batson, Elliot Fraunglass and James P. Moran, "Heat Dissipation Through Thermalloy Conductive Adhesives," EMTAS '83. Conference, February 1–3, Phoenix, AZ; Society of Manufacturing Engineers, One SME Drive, P.O. Box 930, Dearborn, MI 48128.




Figure 6. A Variety of Stud-Mount Parts

of excessive torque or tapping the stud into a threaded heatsink hole. Both these practices may cause a warpage of the hex base which may crack the semiconductor die. The only recommended fastening method is to use a nut and washer; the details are shown in Figure 7.

Insulated electrode packages on a stud mount base require less hardware. They are mounted the same as their non-insulated counterparts, but care must be exercised to avoid applying a shear or tension stress to the insulation layer, usually a berrylium oxide (BeO) ceramic. This requirement dictates that the leads must be attached to the circuit with flexible wire. In addition, the stud hex should be used to hold the part while the nut is torqued.

R.F. transistors in the stud-mount stripline opposed emitter (SOE) package impose some additional constraints because of the unique construction of the package. Special techniques to make connections to the stripline leads and to mount the part so no tension or shear forces are applied to any ceramic — metal interface are discussed in the section entitled "Connecting and Handling Terminals."




Figure 7. Isolating Hardware Used for a Non-Isolated Stud-Mount Package

Press Fit

For most applications, the press-fit case should be mounted according to the instructions shown in Figure 8. A special fixture meeting the necessary requirements must be used.




Figure 8. Press-Fit Package

Flange Mount

A large variety of parts fit into the flange mount category as shown in Figure 9. Few known mounting difficulties exist with the smaller flange mount packages, such as the TO-204 (TO-3). The rugged base and distance between die and mounting holes combine to make it extremely difficult to cause any warpage unless mounted on a surface which is badly bowed or unless one side is tightened excessively before the other screw is started. It is therefore good practice to alternate tightening of the screws so that pressure is evenly applied. After the screws are finger-tight the hardware should be torqued to its final specification in at least two sequential steps. A typical mounting installation for a popular flange type part is shown in Figure 10. Machine screws (preferred) self-tapping screws, eyelets, or rivets may be used to secure the package using guidelines in the previous section. "Fastener and Hardware Characteristics."

The copper flange of the Energy Management Series (EMS) Modules is very thick. Consequently, the parts are rugged and indestructible for all practical purposes. No




Figure 9. A Large Array of Parts Fit into the Flange-Mount Classification

special precautions are necessary when fastening these parts to a heatsink.

Some packages specify a tightening procedure. For example, with the Power Tap package, Figure 9b, final torque should be applied first to the center position.

The RF power modules (MHW series) are more sensitive to the flatness of the heatsink than other packages because a ceramic (BeO) substrate is attached to a relatively thin, fairly long, flange. The maximum allowable flange bending to avoid mechanical damage has been determined and presented in detail in EB107 "Mounting Considerations for Motorola RF Power Modules." Many of the parts can handle a combined heatsink and flange deviation from flat of 7 to 8 mils which is commonly available. Others must be held to 1.5 mils, which requires that the heatsink have nearly perfect flatness.

Specific mounting recommendations are critical to RF devices in isolated packages because of the internal ceramic substrate. The large area Case 368-1 (HOG PAC) will be used to illustrate problem areas. It is more sen-

sitive to proper mounting techniques than most other RF power devices.

Although the data sheets contain information on recommended mounting procedures, experience indicates that they are often ignored. For example, the recommended maximum torque on the 4–40 mounting screws is 5 in/lbs. Spring and flat washers are recommended. Over torquing is a common problem. In some parts returned for failure analysis, indentions up to 10 mils deep in the mounting screw areas have been observed.

Calculations indicate that the length of the flange increases in excess of two mils with a temperature change of 75°C. In such cases, if the mounting screw torque is excessive, the flange is prevented from expanding in length, instead it bends upwards in the mid-section, cracking the BeO and the die. A similar result can also occur during the initial mounting of the device if an excessive amount of thermal compound is applied. With sufficient torque, the thermal compound will squeeze out of the mounting hole areas, but will remain under the center




Figure 10. Hardware Used for a TO-204AA (TO-3) Flange Mount Part

of the flange, deforming it. Deformations of 2–3 mils have been measured between the center and the ends under such conditions (enough to crack internal ceramic).

Another problem arises because the thickness of the flange changes with temperature. For the 75°C temperature excursion mentioned, the increased amount is around 0.25 mils which results in further tightening of the mounting screws, thus increasing the effective torque from the initial value. With a decrease in temperature, the opposite effect occurs. Therefore thermal cycling not only causes risk of structural damage but often causes the assembly to loosen which raises the interface resistance. Use of compression hardware can eliminate this problem.

Tab Mount

The tab mount class is composed of a wide array of packages as illustrated in Figure 11. Mounting considerations for all varieties are similar to that for the popular TO-220 package, whose suggested mounting arrangements and hardware are shown in Figure 12. The rectangular washer shown in Figure 12a is used to minimize distortion of the mounting flange; excessive distortion could cause damage to the semiconductor chip. Use of

the washer is only important when the size of the mounting hole exceeds 0.140 inch (6-32 clearance). Larger holes are needed to accommodate the lower insulating bushing when the screw is electrically connected to the case; however, the holes should not be larger than necessary to provide hardware clearance and should never exceed a diameter of 0.250 inch. Flange distortion is also possible if excessive torque is used during mounting. A maximum torque of 8 inch-pounds is suggested when using a 6-32 screw.

Care should be exercised to assure that the tool used to drive the mounting screw never comes in contact with the plastic body during the driving operation. Such contact can result in damage to the plastic body and internal device connections. To minimize this problem, Motorola TO-220 packages have a chamfer on one end. TO-220 packages of other manufacturers may need a spacer or combination spacer and isolation bushing to raise the screw head above the top surface of the plastic.

The popular TO-220 Package and others of similar construction lift off the mounting surface as pressure is applied to one end. (See Appendix B, Figure B1.) To counter this tendency, at least one hardware manufacturer offers a hard plastic cantilever beam which applies more even pressure on the tab.⁽⁶⁾ In addition, it separates

(6) Catalog, Edition 18, Richco Plastic Company, 5825 N. Tripp Ave., Chicago, IL 60546.






Figure 11. Several Types of Tab-Mount Parts





the mounting screw from the metal tab. Tab mount parts may also be effectively mounted with clips as shown in Figure 15c. To obtain high pressure without cracking the case, a pressure spreader bar should be used under the clip. Interface thermal resistance with the cantilever beam or clips can be lower than with screw mounting.

The ICePAK (Case 806-02) is basically an elongated TO-220 package with isolated chips. The mounting precautions for the TO-220 consequently apply. In addition, since two mounting screws are required, the alternate tightening procedure described for the flange mount package should be used.

In situations where a tab mount package is making direct contact with the heatsink, an eyelet may be used, provided sharp blows or impact shock is avoided.

Plastic Body Mount

The Thermopad and Full Pak plastic power packages shown in Figure 13 are typical of packages in this group. They have been designed to feature minimum size with no compromise in thermal resistance. For the Thermopad (Case 77) parts this is accomplished by die-bonding the silicon chip on one side of a thin copper sheet; the opposite side is exposed as a mounting surface. The copper sheet has a hole for mounting; plastic is molded enveloping the chip but leaving the mounting hole open. The low thermal resistance of this construction is obtained at the expense of a requirement that strict attention be paid to the mounting procedure.

The Full Pak (Case 221C-01) is similar to a TO-220 except that the tab is encased in plastic. Because the mounting force is applied to plastic, the mounting procedure differs from a standard TO-220 and is similar to that of the Thermopad.

Several types of fasteners may be used to secure these packages; machine screws, eyelets, or clips are preferred. With screws or eyelets, a conical washer should be used which applies the proper force to the package over a fairly wide range of deflection and distributes the force over a fairly large surface area. Screws should not be tightened with any type of air-driven torque gun or equipment which may cause high impact. Characteristics of a suitable conical washer is shown in Figure 5.

Figure 14 shows details of mounting Case 77 devices. Clip mounting is fast and requires minimum hardware, however, the clip must be properly chosen to insure that the proper mounting force is applied. When electrical isolation is required with screw mounting, a bushing inside the mounting hole will insure that the screw threads do not contact the metal base.

The Full Pak, (Case 221C, 221D and 340B) permits the mounting procedure to be greatly simplified over that of a standard TO-220. As shown in Figure 15c, one properly chosen clip, inserted into two slotted holes in the heatsink, is all the hardware needed. Even though clip pressure is much lower than obtained with a screw, the thermal resistance is about the same for either method. This occurs because the clip bears directly on top of the die and holds the package flat while the screw causes the package to lift up somewhat under the die. (See Figure B1 of Appendix B.) The interface should consist of a layer of thermal grease or a highly conductive thermal pad. Of course, screw mounting shown in Figure 15b may also be used but a conical compression washer should be included. Both methods afford a major reduction in hardware as compared to the conventional mounting method with a TO-220 package which is shown in Figure 15a.




Figure 13. Plastic Body-Mount Packages




Figure 14. Recommended Mounting Arrangements for TO-225AA (TO-126) Thermopad Packages

Surface Mount

Although many of the tab mount parts have been surface mounted, special small footprint packages for mounting power semiconductors using surface mount assembly techniques have been developed. The DPAK, shown in Figure 16, for example, will accommodate a die up to 112 mils x 112 mils, and has a typical thermal resistance around 2°C/W junction to case. The thermal resis-




Figure 15. Mounting Arrangements for the Full Pak as Compared to a Conventional TO-220

tance values of the solder interface is well under 1°C/W. The printed circuit board also serves as the heatsink.


Standard Glass-Epoxy 2-ounce boards do not make very good heatsinks because the thin foil has a high thermal resistance. As Figure 17 shows, thermal resistance assymtotes to about 20°C/W at 10 square inches of board area, although a point of diminishing returns occurs at about 3 square inches.


Boards are offered that have thick aluminum or copper substrates. A dielectric coating designed for low thermal resistance is overlayed with one or two ounce copper foil for the preparation of printed conductor traces. Tests run on such a product indicate that case to substrate thermal resistance is in the vicinity of 1°C/W, exact values depending upon board type.⁽⁷⁾ The substrate may be an effective heatsink itself, or it can be attached to a conventional finned heatsink for improved performance.

Since DPAK and other surface mount packages are designed to be compatible with surface mount assembly techniques, no special precautions are needed other than to insure that maximum temperature/time profiles are not exceeded.

of the various metal power packages are not designed to support the packages; their cases must be firmly supported to avoid the possibility of cracked seals around the leads. Many plastic packages may be supported by their leads in applications where high shock and vibration stresses are not encountered and where no heatsink is used. The leads should be as short as possible to increase vibration resistance and reduce thermal resistance. As a general practice however, it is better to support the package. A plastic support for the TO-220 Package and other similar types is offered by heatsink accessory vendors.

In many situations, because its leads are fairly heavy, the CASE 77 (TO-225AA) (TO-127) package has supported a small heatsink; however, no definitive data is available. When using a small heatsink, it is good practice to have the sink rigidly mounted such that the sink or the board is providing total support for the semiconductor. Two possible arrangements are shown in Figure 18. The arrangement of part (a) could be used with any plastic package, but the scheme of part (18b) is more practical





FREE AIR AND SOCKET MOUNTING

In applications where average power dissipation is on the order of a watt or so, most power semiconductors may be mounted with little or no heatsinking. The leads

(7) Herb Fick, "Thermal Management of Surface Mount Power Devices," Powerconversion and Intelligent Motion, August 1987.




Figure 18. Methods of Using Small Heatsinks With Plastic Semiconductor Packages

with Case 77 Thermopad devices. With the other package types, mounting the transistor on top of the heatsink is more practical.

In certain situations, in particular where semiconductor testing is required or prototypes are being developed, sockets are desirable. Manufacturers have provided sockets for many of the packages available from Motorola. The user is urged to consult manufacturers' catalogs for specific details. Sockets with Kelvin connections are necessary to obtain accurate voltage readings across semiconductor terminals.

CONNECTING AND HANDLING TERMINALS

Pins, leads, and tabs must be handled and connected properly to avoid undue mechanical stress which could cause semiconductor failure. Change in mechanical dimensions as a result of thermal cycling over operating temperature extremes must be considered. Standard metal, plastic, and RF stripline packages each have some special considerations.

Metal Packages

The pins and lugs of metal packaged devices using glass to metal seals are not designed to handle any significant bending or stress. If abused, the seals could crack. Wires may be attached using sockets, crimp connectors or solder, provided the data sheet ratings are observed. When wires are attached directly to the pins, flexible or braided leads are recommended in order to provide strain relief.

EMS Modules

The screw terminals of the EMS modules look deceptively rugged. Since the flange base is mounted to a rigid heatsink, the connection to the terminals must allow some flexibility. A rigid buss bar should not be bolted to terminals. Lugs with braid are preferred.

Plastic Packages

The leads of the plastic packages are somewhat flexible and can be reshaped although this is not a recommended procedure. In many cases, a heatsink can be chosen which makes lead-bending unnecessary. Numerous leadand tab-forming options are available from Motorola on large quantity orders. Preformed leads remove the users risk of device damage caused by bending.

If, however, lead-bending is done by the user, several basic considerations should be observed. When bending the lead, support must be placed between the point of bending and the package. For forming small quantities of units, a pair of pliers may be used to clamp the leads at the case, while bending with the fingers or another pair of pliers. For production quantities, a suitable fixture should be made.

The following rules should be observed to avoid damage to the package.

- A leadbend radius greater than 1/16 inch is advisable for TO-225AA (CASE 77) and 1/32 inch for TO-220.
- 2. No twisting of leads should be done at the case.
- 3. No axial motion of the lead should be allowed with respect to the case.

The leads of plastic packages are not designed to withstand excessive axial pull. Force in this direction greater than 4 pounds may result in permanent damage to the device. If the mounting arrangement imposes axial stress on the leads, a condition which may be caused by thermal cycling, some method of strain relief should be devised. When wires are used for connections, care should be




Figure 19. Mounting Details for SOE Transistors

exercised to assure that movement of the wire does not cause movement of the lead at the lead-to-plastic junctions. Highly flexible or braided wires are good for providing strain relief.

Wire-wrapping of the leads is permissible, provided that the lead is restrained between the plastic case and the point of the wrapping. The leads may be soldered; the maximum soldering temperature, however, must not exceed 260°C and must be applied for not more than 5 seconds at a distance greater than 1/8 inch from the plastic case.

Stripline Packages

The leads of stripline packages normally are soldered into a board while the case is recessed to contact a heatsink as shown in Figure 19. The following rules should be observed:

- 1. The device should never be mounted in such a manner as to place ceramic-to-metal joints in tension.
- The device should never be mounted in such a manner as to apply force on the strip leads in a vertical direction towards the cap.
- 3. When the device is mounted in a printed circuit board with the copper stud and BeO portion of the header passing through a hole in the circuit boards, adequate clearance must be provided for the BeO to prevent shear forces from being applied to the leads.
- Some clearance must be allowed between the leads and the circuit board when the device is secured to the heatsink.
- The device should be properly secured into the heatsinks before its leads are attached into the circuit.
- The leads on stud type devices must not be used to prevent device rotation during stud torque application. A wrench flat is provided for this purpose.

Figure 19b shows a cross-section of a printed circuit board and heatsink assembly for mounting a stud type stripline device. H is the distance from the top surface of the printed circuit board to the D-flat heatsink surface. If H is less than the minimum distance from the bottom of the lead material to the mounting surface of the package. there is no possibility of tensile forces in the copper stud - BeO ceramic joint. If, however, H is greater than the package dimension, considerable force is applied to the cap to BeO joint and the BeO to stud joint. Two occurrences are possible at this point. The first is a cap joint failure when the structure is heated, as might occur during the lead-soldering operation; while the second is BeO to stud failure if the force generated is high enough. Lack of contact between the device and the heatsink surface will occur as the differences between H and the package dimension become larger, this may result in device failure as power is applied.

Figure 19c shows a typical mounting technique for flange-type stripline transistors. Again, H is defined as the distance from the top of the printed circuit board to the heatsink surface. If distance H is less than the minimum distance from the bottom of transistor lead to the bottom surface of the flange, tensile forces at the various joints in the package are avoided. However, if distance H exceeds the package dimension, problems similar to those discussed for the stud type devices can occur.

CLEANING CIRCUIT BOARDS

It is important that any solvents or cleaning chemicals used in the process of degreasing or flux removal do not affect the reliability of the devices. Alcohol and unchlorinated Freon solvents are generally satisfactory for use with plastic devices, since they do not damage the package. Hydrocarbons such as gasoline and chlorinated Freon may cause the encapsulant to swell, possibly damaging the transistor die.

When using an ultrasonic cleaner for cleaning circuit boards, care should be taken with regard to ultrasonic energy and time of application. This is particularly true if any packages are free-standing without support.

THERMAL SYSTEM EVALUATION

Assuming that a suitable method of mounting the semiconductor without incurring damage has been achieved, it is important to ascertain whether the junction temperature is within bounds.

In applications where the power dissipated in the semiconductor consists of pulses at a low duty cycle, the instantaneous or peak junction temperature, not average temperature, may be the limiting condition. In this case, use must be made of transient thermal resistance data. For a full explanation of its use, see Motorola Application Note, AN569.

Other applications, notably RF power amplifiers or switches driving highly reactive loads, may create severe current crowding conditions which render the traditional concepts of thermal resistance or transient thermal impedance invalid. In this case, transistor safe operating area, thyristor di/dt limits, or equivalent ratings as applicable, must be observed.

Fortunately, in many applications, a calculation of the average junction temperature is sufficient. It is based on the concept of thermal resistance between the junction and a temperature reference point on the case. (See Appendix A.) A fine wire thermocouple should be used, such as #36 AWG, to determine case temperature. Average operating junction temperature can be computed from the following equation:

 P_D = power dissipated in the device (W)

The difficulty in applying the equation often lies in determining the power dissipation. Two commonly used empirical methods are graphical integration and substitution.

Graphical Integration

where

Graphical integration may be performed by taking oscilloscope pictures of a complete cycle of the voltage and current waveforms, using a limit device. The pictures should be taken with the temperature stabilized. Corresponding points are then read from each photo at a suitable number of time increments. Each pair of voltage and current values are multiplied together to give instantaneous values of power. The results are plotted on linear graph paper, the number of squares within the curve counted, and the total divided by the number of squares along the time axis. The quotient is the average power dissipation. Oscilloscopes are available to perform these measurements and make the necessary calculations.

Substitution

This method is based upon substituting an easily measurable, smooth dc source for a complex waveform. A switching arrangement is provided which allows operating the load with the device under test, until it stabilizes in temperature. Case temperature is monitored. By throwing the switch to the "test" position, the device under test is connected to a dc power supply, while another pole of the switch supplies the normal power to the load to keep it operating at full power level. The dc supply is adjusted so that the semiconductor case temperature remains approximately constant when the switch is thrown to each position for about 10 seconds. The dc voltage and current values are multiplied together to obtain average power. It is generally necessary that a Kelvin connection bc used for the device voltage measurement.

APPENDIX A THERMAL RESISTANCE CONCEPTS

where

The basic equation for heat transfer under steady-state conditions is generally written as:

$$q = hA\Delta T$$
 (1)

- where q = rate of heat transfer or power dissipation (P_D)
 - h = heat transfer coefficient,
 - A = area involved in heat transfer,
 - ΔT = temperature difference between regions of heat transfer.

However, electrical engineers generally find it easier to work in terms of thermal resistance, defined as the ratio of temperature to power. From Equation 1, thermal resistance, R_{θ} , is

$$R_{\theta} = \Delta T/q = 1/hA$$
 (2)

The coefficient (h) depends upon the heat transfer mechanism used and various factors involved in that particular mechanism.

An analogy between Equation (2) and Ohm's Law is often made to form models of heat flow. Note that T could be thought of as a voltage thermal resistance corresponds to electrical resistance (R); and, power (q) is analogous to current (I). This gives rise to a basic thermal resistance model for a semiconductor as indicated by Figure A1.

The equivalent electrical circuit may be analyzed by using Kircnoff's Law and the following equation results:

$$T_{J} = P_{D}(R_{\theta JC} + R_{\theta CS} + R_{\theta SA}) + T_{A}$$
(3)

$T_J = junction temperature,$
P _D = power dissipation
$R_{\theta JC}$ = semiconductor thermal resistance
(junction to case)

- $R_{\theta CS}$ = interface thermal resistance (case to heatsink),
- $R_{\theta}SA =$ heatsink thermal resistance (heatsink to ambient),
- T_A = ambient temperature.

The thermal resistance junction to ambient is the sum of the individual components. Each component must be minimized if the lowest junction temperature is to result.

The value for the interface thermal resistance, $R_{\theta CS}$, may be significant compared to the other thermalresistance terms. A proper mounting procedure can minimize $R_{\theta CS}$.

The thermal resistance of the heatsink is not absolutely constant; its thermal efficiency increases as ambient temperature increases and it is also affected by orientation of the sink. The thermal resistance of the semiconductor is also variable; it is a function of biasing and temperature. Semiconductor thermal resistance specifications are normally at conditions where current density is fairly uniform. In some applications such as in RF power amplifiers and short-pulse applications, current density is not uniform and localized heating in the semiconductor chip will be the controlling factor in determining power handling ability.




Figure A1. Basic Thermal Resistance Model Showing Thermal to Electrical Analogy for a Semiconductor

APPENDIX B MEASUREMENT OF INTERFACE THERMAL RESISTANCE

Measuring the interface thermal resistance $R_{\theta CS}$ appears deceptively simple. All that's apparently needed is a thermocouple on the semiconductor case, a thermocouple on the heatsink, and a means of applying and measuring DC power. However, $R_{\theta CS}$ is proportional to the amount of contact area between the surfaces and consequently is affected by surface flatness and finish and the amount of pressure on the surfaces. The fastening method may also be a factor. In addition, placement of the thermocouples can have a significant influence upon the results. Consequently, values for interface thermal resistance presented by different manufacturers are not in good agreement. Fastening methods and thermocouple locations are considered in this Appendix.

When fastening the test package in place with screws, thermal conduction may take place through the screws, for example, from the flange ear on a TO-3 package directly to the heatsink. This shunt path yields values which are artificially low for the insulation material and dependent upon screw head contact area and screw material. MIL-1-49456 allows screws to be used in tests for interface thermal resistance probably because it can be argued that this is "application oriented."

Thermalloy takes pains to insulate all possible shunt conduction paths in order to more accurately evaluate insulation materials. The Motorola fixture uses an insulated clamp arrangement to secure the package which also does not provide a conduction path.

As described previously, some packages, such as a TO-220, may be mounted with either a screw through the tab or a clip bearing on the plastic body. These two methods often yield different values for interface thermal resistance. Another discrepancy can occur if the top of the package is exposed to the ambient air where radiation and convection can take place. To avoid this, the package should be covered with insulating foam. It has been estimated that a 15 to 20% error in R_{BCS} can be incurred from this source.

Another significant cause for measurement discrepancies is the placement of the thermocouple to measure




Figure B1. JEDEC TO-220 Package Mounted to Heatsink Showing Various Thermocouple Locations and Lifting Caused by Pressure at One End

the semiconductor case temperature. Consider the TO-220 package shown in Figure B1. The mounting pressure at one end causes the other end — where the die is located — to lift off the mounting surface slightly. To improve contact, Motorola TO-220 Packages are slightly concave. Use of a spreader bar under the screw lessens the lifting, but some is inevitable with a package of this structure. Three thermocouple locations are shown:

a. The Motorola location is directly under the die reached through a hole in the heatsink. The thermocouple is held in place by a spring which forces the thermocouple into intimate contact with the bottom of the semi's case.

b. The JEDEC location is close to the die on the top surface of the package base reached through a blind hole drilled through the molded body. The thermocouple is swaged in place.

c. The Thermalloy location is on the top portion of the tab between the molded body and the mounting screw. The thermocouple is soldered into position.

Temperatures at the three locations are generally not the same. Consider the situation depicted in the figure. Because the only area of direct contact is around the mounting screw, nearly all the heat travels horizontally along the tab from the die to the contact area. Consequently, the temperature at the JEDEC location is hotter than at the Thermalloy location and the Motorola location is even hotter. Since junction-to-sink thermal resistance must be constant for a given test setup, the calculated junction-to-case thermal resistance values decrease and case-to-sink values increase as the "case" temperature thermocouple readings become warmer. Thus the choice of reference point for the "case" temperature is quite important.

There are examples where the relationship between the thermocouple temperatures are different from the previous situation. If a mica washer with grease is installed between the semiconductor package and the heatsink, tightening the screw will not bow the package; instead, the mica will be deformed. The primary heat conduction path is from the die through the mica to the heatsink. In this case, a small temperature drop will exist across the vertical dimension of the package mounting base so that the thermocouple at the EIA location will be the hottest. The thermocouple temperature at the Thermalloy location will be lower but close to the temperature at the EIA location as the lateral heat flow is generally small. The Motorola location will be coolest.

The EIA location is chosen to obtain the highest temperature on the case. It is of significance because power ratings are supposed to be based on this reference point. Unfortunately, the placement of the thermocouple is tedious and leaves the semiconductor in a condition unfit for sale.

The Motorola location is chosen to obtain the highest temperature of the case at a point where, hopefully, the case is making contact to the heatsink. Once the special heatsink to accommodate the thermocouple has been fabricated, this method lends itself to production testing and does not mark the device. However, this location is not easily accessible to the user. The Thermalloy location is convenient and is often chosen by equipment manufacturers. However, it also blemishes the case and may yield results differing up to 1°C/W for a TO-220 package mounted to a heatsink without thermal grease and no insulator. This error is small when compared to the thermal resistance of heat dissipaters often used with this package, since power dissipation is usually a few watts. When compared to the specified junction-to-case values of some of the higher power semiconductors becoming available, however, the difference becomes significant and it is important that the semiconductor manufacturer and equipment manufacturer use the same reference point.

Another EIA method of establishing reference temper-

atures utilizes a soft copper washer (thermal grease is used) between the semiconductor package and the heatsink. The washer is flat to within 1 mil/inch, has a finish better than 63 μ -inch, and has an imbedded thermocouple near its center. This reference includes the interface resistance under nearly ideal conditions and is therefore application-oriented. It is also easy to use but has not become widely accepted.

A good way to improve confidence in the choice of case reference point is to also test for junction-to-case thermal resistance while testing for interface thermal resistance. If the junction-to-case values remain relatively constant as insulators are changed, torque varied, etc., then the case reference point is satisfactory.

	Joint Compound				ไกรเ	lators			
Manufacturer		Adhesives	BeO	AIO2	Anodize	Mica	Plastic Film	Silicone Rubber	Heatsinks
Aavid Eng.	X	х	-	-			-	x	X
AHAM-TOR	-	-		-	_	-	-		х
Astrodynamis	x	—	_	-	-	-	_	-	X
Delbert Blinn	-	—	х	-	х	x	x	x	X
IERC	X		-	-	—	-		_	X
Staver	_	_	-	_	_	-	-	-	X
Thermalloy	X	х	х	X	х	x	х	x	X
Tran-tec	_	-	х	X	х	x	-	x	x
Wakefield Eng.	x	×	х	_	х	-		x	x

APPENDIX C Sources of Accessories

Other sources for silicone rubber pads: Chomerics, Berquist

Suppliers Addresses

Aavid Engineering, Inc., 30 Cook Court, Laconia, New Hampshire 03246 (603) 524-4443

AHAM-TOR Heatsinks, 27901 Front Street, Rancho, California 92390 (714) 676-4151

Astro Dynamics, Inc., 2 Gill St., Woburn, Massachusetts 01801 (617) 935-4944

Berquist, 5300 Edina Industrial Blvd., Minneapolis, Minnesota 55435 (612) 835-2322

Chomerics, Inc., 16 Flagstone Drive, Hudson, New Hampshire 03051 1-800-633-8800

Delbert Blinn Company, P.O. Box 2007, Pomona, California 91769 (714) 629-3900 International Electronic Research Corporation, 135 West Magnolia Boulevard, Burbank, California 91502

(213) 849-2481

The Staver Company, Inc., 41-51 Saxon Avenue, Bay Shore, Long Island, New York 11706 (516) 666-8000

Thermalloy, Inc., P.O. Box 34829, 2021 West Valley View Lane, Dallas, Texas 75234 (214) 243-4321

Tran-tec Corporation, P.O. Box 1044, Columbus, Nebraska 68601 (402) 564-2748

Wakefield Engineering, Inc., Wakefield, Massachusetts 01880 (617) 245-5900

PREFACE

When the JEDEC registration system for package outlines started in 1957, numbers were assigned sequentially whenever manufacturers wished to establish a package as an industry standard. As minor variations developed from these industry standards, either a new, non-related number was issued by JEDEC or manufacturers would attempt to relate the part to an industry standard via some appended description.

In an attempt to ease confusion, JEDEC established the present system in late 1968 in which new packages are assigned into a category, based on their general physical appearance. Differences between specific packages in a category are denoted by suffix letters. The older package designations were re-registered to the new system as time permitted.

For example the venerable TO-3 has many variations. Can heights differ and it is available with 30, 40, 50, and 60 mil pins, with and without lugs. It is now classified in the TO-204 family. The TO-204AA conforms to the original outline for the TO-3 having 40 mil pins while the TO-204AE has 60 mil pins, for example.

The new numbers for the old parts really haven't caught on very well. It seems that the DO-4, DO-5 and TO-3 still convey sufficient meaning for general verbal communication.

Motorola	JEDE	C Outline				Motorola	JEDE	C Outline				Motorola	JEDE	C Outline			
Case Number	Original System	Revised System	Notes	Mounting Class	See Page	Case Number	Originai System	Revised System	Notes	Mounting Class	See Page	Case Number	Original System	Revised System	Notes	Mounting Class	See Page
001	TO-3	TO-204AA		Flange	9	211-11				Flange	9	337-02				Flange	9
003	TO-3		2	Flange	9	215-02				Flange	9	340		TO-218AC		Tab	11
009	TO-61	TO-210AC		Stud	8	221	_	TO-220AB	-	Tab	11	340A-02				Plastic	12
011	TO-3	TO-204AA	-	Flange	9	221C-02				Plastic	12	340B-03			Isolated	Plastic	12
011A	TO-3		2	Flange	9	221D-01	-	-	Isolated	Plastic	12				TO-218		
012	TO-3		2	Flange	9				TO-220			342-01				Flange	9
036	TO-60	TO-210AB		Stud	8	235	-	TO-208	1	Stud	8	357B-01	ļ			Flange	9
042A	DO-5	DO-203AB		Stud	8	235-03				Stud	8	361-01				Flange	9
044	DO-4	DO-203AA		Stud	8	238	-	TO-208	1	Stud	8	368-01				Flange	9
054	TO-3	-	2	Flange	9	239		TO-208	-	Stud	8	369-03		TO-251		Insertion	14
056	DO-4	-		Stud	8	244-04				Stud	8	369A-04		TO-252		Surface	13
058	DO-5	-	2	Stud	8	245	DO-4	-	-	Stud	8	373-01			Isolated	Flange	9
61-03				Flange	9	257-01	DO-5	-	-	Stud	8	383-01			Isolated	Flange	10
63-02	TO-64	TO-208AB		Stud	8	263	-	TO-208	-	Stud	8	387-01		TO-254AA	Isolated 2	Tab	11
63-03	TO-64	TO-2088AB		Stud	8	263-04				Stud	8	388A-01		TO-258AA	Isolated 2	Tab	11
077	TO-126	TO-225AA		Plastic	12	283	DO-4	-	-	Stud	8	744-02				Flange	9
080	TO-66	TO-213AA		Flange	. 9	289		TO-209	1	Stud	8	744A-01				Flange	9
086	-	TO-208	1	Stud	8	305-01				Stud	8	806-02			Isolated	Flange	9
086L		TO-298	1	Stud	8	310-02				Pressfit	9	807-01			Isolated	Flange	9
144B-05				Stud	8	311-01			Isolated	Stud	8	807-02			Isolated	Flange	9
145A-09				Stud	8	311-02				Pressfit	9	807A-01			Isolated	Flange	9
145A-10				Stud	8	311-02				Stud	8	808-01			isolated	Flange	9
145C	TO-232		1	Stud	8	3148-01				Tab	11	809-01			Isolated	Flange	9
157		DO-203	1	Stud	8	314D-01			1.1	Tab	11	812-01			isolated	Flange	9
160-03	TO-59	TO-210AA		Stud	8	316-01				Flange	9	813-01			Isolated	Flange	9
167	_	DO-203	1	Stud	8	319-04				Flange	9	814-01			Isolated	Flange	9
174-04				Pressfit	9	328A-01				Flange	9	814A-01			Isolated	Flange	9
175-03	-			Stud	8	332-04				Stud	8	084B-01			isolated	Flange	9
197		TO-204AE		Flange	9	333-03				Flange	9	816-01			Isolated	Flange	9
211-07				Flange	9	333A-01				Flange	9	819-01			Isolated	Flange	9
211-09				Flange	9	336-03				Flange	9	043-02	DO-21	DO-208AA		Pressfit	9

Notes: 1. Would fit within this family outline if registered with JEDEC. 2. Not within all JEDEC dimensions.

AN1041

Mounting Procedures for Very High Power RF Transistors

Prepared by Helge O. Granberg RF Engineering Advanced Products Group

RF power semiconductors such as MRF153, MRF154, MRF155, MRF156 and MRF430 are housed in Case 368-01, whereas MRF141G, MRF151G, MRF175G and MRF176G use Case 375-01 (both shown below). All of these are high power devices (200-600 W), which results in an abnormally large amount of heat dissipated within a small physical area. For such high power transistors, special attention must be paid to the heat sink material as well as the finish and flatness of the mounting surface. The material should have at least a thermal conductivity equal to or better than copper and for the mounting surface flatness ±0.0005" can be considered sufficient. The heat sink can be made of material with lower thermal conductivity such as aluminum, but in that case a copper heat spreader should be used. The heat spreader should have a minimum thickness of 0.25" for case 375-01 and 0.375" for 368-01 and should extend at least 0.5" to 1.0" beyond the flange edges, depending on the device type and the amount of dissipation involved. For die temperature calculations of devices in case 368-01, the Δ temperature between the mounting screw areas and the bottom center of the flange is approximately 5°C and 10°C under normal operating conditions and dissipations of 150 W and 300 W respectively.


Although the data sheets contain information on the subject above as well as the mounting procedures of these devices, very few designers actually follow them. The maximum recommended torque on the #4 size mounting screws is 4–5 in.-lbs. along with split lock- and flat-washers, of which the latter should be in immediate contact with the flange's top surface. Experiments have shown that merely compressing the split lock washer to its full flatness produces enough torque for sufficient pressure against the heat sink. The split lock washers are available with various spring tensions. Bell type compression washers would be an even better choice if found with 5 in.-lbs. or lower torque specifications.

Calculations indicate that the length of the case 368-01 copper flange increases in excess of two thousands of an inch with a temperature change of 75°C. In such case, if the mounting screws are torqued too tight, the flange cannot expand in length but will bend upwards in the mid section, cracking the Beryllium Oxide insulators as well as the dice. It must also be noted that the thickness of the flange increases with temperature. For the excurt

sion mentioned above, the amount is around 0.25 mils, which results in further tightening of the mounting screws, thus increasing the effective torque from the initial value. However the amount of increase is difficult to measure and depends on the exact type of mounting hardware used. The copper-tungsten flange of case 375-01 has a much lower expansion coefficient than copper, but if mounted on a copper or aluminum heat sink, it can be similarly bent during a cooling cycle as the heat sink material contracts.

Deformation can also occur during the initial mounting of the device if an excessive amount of thermal compound is applied along with sufficient screw torque. The thermal compound will squeeze out of the mounting hole areas, but will remain under the center of the flange, deforming it in a similar manner. Depending on the amount of thermal compound and its type, deflections of 2–3 mils have been measured between the flange center and corners created by such conditions. The same can happen with all flange mounted RF devices, but with thicker Beryllium Oxide insulators and lower dissipation levels the problem is less severe.

The maximum operating junction temperature and the total dissipation are usually given in the data sheets. It should be able for the device to be operated within these limits if the case temperature can be kept at 25° C or the derating factor is taken into account. The 150° C storage temperature indicated implies that the device can be operated at that case temperature, which is true but at a much derated dissipation rating. However good engineering practices would limit the case temperature to $70-80^{\circ}$ C and the die temperature to not higher than twice that.



The MC1378 — A Monolithic Composite Video Synchronizer

Prepared by Geoffrey Perkins

INTRODUCTION

The MC1378 was designed to enable an interface to be made between remote composite color video sources and a locally controlled RGB source of video. It contains the necessary synchronizing circuits, plus a complete color encoder.

The NTSC/PAL color encoding circuitry is very similar to the MC1377 and a detailed discussion of this subject can be found in AN932. The major differences between the MC1378 and MC1377 color encoding sections are that in the MC1378 the burst flag and color subcarrier quadrature accuracy are determined digitally and are not externally adjustable, and the MC1378 is designed to operate from a 5 V supply.

The MC1378 contains all the necessary circuitry to lock a computer to a remote color composite video source and to switch between the remote and the locally generated signals to create overlays in composite video. By using an additional device, the TDA3301/3, simultaneous overlays in RGB can be created. Because the MC1378, when operated in the remotely locked mode, passes the remote signal directly to its output without decoding and re-encoding, no loss in picture quality is experienced as can happen in less sophisticated systems.

SYSTEM DESCRIPTION: LOCAL MODE

(SEE FIGURE 1 AND BLOCK DIAGRAM)

Because the MC1378 operates in two basic modes, local and remote, it is logical to describe them separately. No external video is required in the local mode and the main function of the MC1378 is to encode the 1 V RGB signals into NTSC or PAL and to drive the graphics system's clock using the 4X subcarrier crystal oscillator as a reference.

A double balanced phase detector, PD5, is used to compare the now free running 4X subcarrier oscillator divided by four with the returning subcarrier signal at pin 8 and control the clock oscillator. The clock is divided down by the appropriate number within the graphics system to subcarrier frequency. This forms a PLL using the crystal oscillator at pins 10 and 11 as a reference. A separate clock could be used if it is not a multiple of subcarrier frequency — the disadvantage being that the encoded video signal's subcarrier will not be related to the horizontal frequency, and unpleasant dot crawl or beating on the display may result. PD1 is a digital phase detector that compares the horizontal TTL sync fed into pin 40 with the MC1378's internal horizontal sync and controls the 4 MHz VCO to form a PLL. The 4 MHz VCO signal is internally divided by 256 to horizontal frequency. The eight stage divider is also used to develop the burst gate and burst flag signals by decoding the countdown. Burst gate is used extensively within the device for gating and clamping chroma and video signals. Burst gate is 4 μ s wide and is centered about the 2.2 μ s burst flag signal. Burst gate is also fed out of pin 5 to drive other devices that should be locked to horizontal frequency; e.g. TDA3301/3. Phase detectors PD2, 3 & 4 are not actively used in the LOCAL MODE but PD4 sets an arbitrary oscillator phase to the two electronic phase shifters.


In the PAL mode the R-Y modulator is phase inverted line by line and a burst flag is sent to both R-Y and B-Y modulators. The PAL flip-flop runs at an arbitrary phase in the local mode when the ident circuit is disabled by an external diode connected to pin 29. If a particular PAL phase is required, the PAL flip-flop can be reset at this pin.

The overlay enable (pin 25) should be set low in the LOCAL MODE to view the NTSC or PAL encoded RGB signals at pin 27.

REMOTE MODE

In the remote mode all phase detectors are active except PD5. An external valid video signal or remote signal must be fed into pin 24 to provide all the timing information to the host computer. Composite sync is separated from the remote signal and then fed to the vertical sync separator to detect vertical sync. The separated composite sync is used to lock the 4 MHz VCO using PD1, the vertical sync being fed out to the graphics system to lock its sync generator. The 4 MHz is divided by 256 to horizontal frequency and this is compared in PD2 with the TTL negative going H sync signal at pin 40. The output of PD2 is used to lock the system clock VCO, the frequency of which can range from 14 to 36 MHz depending upon the host computer's requirement. The system clock is divided down to Horizontal syne frequency within the host system and fed into pin 40.


The color burst from the remote signal is used to lock the 4X color subcarrier oscillator using PD3 which is




MC1378 Composite Video Overlay System Block Diagram


Figure 1. MC1378 Application Schematic

XTAL Specifications							
ATAL Specifi							
Frequency	14.318180 MHz						
or	17.734475 MHz						
Mode:	Fundamental						
Frequency Tolerance at 25°C	40 PPM Max						
Frequency							
Temperature	40 PPM Max						
Tolerance ∆f/fo							
0–70°C							
Load	10 pE						
Capacitance	18 pF						
Equivalent	50.0.1						
Series Resistance	50 Ω Max						
C ₁	15 mpF'						



takes longer), use these values for either NTSC or PAL.





Horizontal Pull-In (Typ)	Ceramic Resonators	СК	RA	RB	CA
	For MURATA Resonator				
+ 400, - 400	525 Line CSA4.03MTF102	47p	1.8 k	680	0.022
+ 400, - 400	625 Line CSA4.00MTF102	47p	1.8 k	680	0.022

the two burst amplitudes are compared in the ACC detector and made equal using a variable gain ACC amplifier in the locally generated chroma path.

The absolute burst amplitude of the remote signal only is detected by the kill detector, the chroma of the locally generated signal being turned off when the remote burst falls below a predetermined level. The kill level can be adjusted by changing the value of the resistor at pin 31. 470 k Ω kills at about 10–20 mVp-p remote burst (normal = 300 mVp-p).

gated with burst gate. By using PD4 and comparing the burst of the locally generated composite video from the encoder section with the same subcarrier reference used to lock PD3, the subcarrier phases of both the local and the remote signals are made essentially equal. Similarly, In the PAL mode the phase of the ident of the remote burst is compared with the half line signal from the PAL flip-flop. If an error is detected, indicating that the local ident is not compatible with the remote ident, the flipflop is reset using the ident processor. If a continuous ident error is detected, i.e. fixed or no burst on remote signal, the chroma in the local signal is killed.

Because the black levels, burst phases, burst amplitudes, and in the case of PAL, ident states are compatible between local and remote signals, the fast video switch operated by the overlay enable signal fed into pin 25 can be used to switch from one signal to the other to create overlays in composite video. Even portions of the timing waveforms (sync, burst, etc.) can be selected from either the local or remote sources for specific purposes, such as noise reduction due to wcak signal remote, or VCR tape jitter reduction.

PHASE DETECTOR OPERATION SUMMARY

(SEE BLOCK DIAGRAM)

LOCAL MODE

PD1 — compares the internal horizontal frequency derived from the 4 MHz VCO with the Horizontal sync derived from the master clock from the host computer. The PLL formed locks the internal horizontal signal to the host computer's signal.

PD2 — not used in LOCAL MODE.

PD3 — not used in LOCAL MODE.

PD4 — active, but providing an arbitrary phase-shift setting between the subcarrier reference and the output chroma phase of the locally generated composite video.

PD5 — locks the master clock VCO (divided down to subcarrier frequency within the host computer) to the four times subcarrier crystal oscillator. The crystal oscillator becomes the system timing standard in the LOCAL MODE.

REMOTE MODE

PD1 — compares and locks the internally counted down 4 MHz VCO to the incoming remote horizontal sync. It is fast acting to follow VCR source fluctuations, etc.

PD2 — locks the master clock oscillator by comparing the internal horizontal signal with the H sync returning from the host computer.

PD3 — a gated phase detector, which locks the crystal oscillator frequency divided by four to the incoming remote signal burst.


PD4 — controls an internal phase shifter to assure that the outgoing local color burst has the same phase as the incoming remote burst at PD3.

PD5 — not used in REMOTE MODE.

TYPICAL MASTER CLOCK FREQUENCY CONFIGURATIONS

Many applications require a Master Clock frequency different from the one shown in the standard schematic. The figure to the right shows the circuit and component values for typical clock frequencies. It is recommended that silver mica capacitors be used for accuracy and temperature stability except for the 0.001 μ F coupling caps which can be standard ceramics.

Figure 2. Typical Master Clock Frequency Configurations




PICTURE IN PICTURE

Another test fixture that can be used with the RGB color bar generator (see schematic, Appendix D, in AN932) to insert video into color bars or vice-versa is the "picture in picture" circuit shown in Figure 3. Six one-shot monostables create variable delays and blanking pulses to drive the overlay input on the MC1378. T1, T2, T3, and T4 are variable delays such that the inserted picture window's size, position and aspect ratio may be adjusted.

TEST FIXTURES TO SIMULATE A COMPUTER

Sometimes major problems can be avoided if, before connecting the MC1378 to a computer system, the MC1378 application is tried using a test fixture. The major problems can be solved using the fixture leaving smaller details to be fixed in the total system. Two types of test fixture are shown in Figures 4 and 5. Both use a 36 MHz Master Clock, one for 525/60 Hz NTSC and the other for 625/50 Hz PAL. Other clock frequencies can be accommodated by changing the divide ratios.

Figure 3. Picture In Picture



The Master Clock output from the MC1378 can be delivered using a short length (<12") of 50 Ω coax. The clock is amplified using one section of the MC74LS04 hex buffer-inverter connected with shunt feedback, followed by another stage to drive the first dividers. The first dividers the first dividers the first dividers. The first dividers down to 3.58 MHz or 4.43 MHz accordingly, to drive PD5 in the LOCAL MODE. This TTL output is reduced and rounded off using an RC network. Additional dividers are used to reach horizontal sync frequency. A one-shot MC74LS221 produces the 5 μ s wide negative going horizontal sync signal to feed the MC1378 at pin 40. Other variations are possible and the two schematics are shown only as a guide.


MC1378 SET-UP PROCEDURE USING TEST FIXTURE

- 1. Switch to LOCAL MODE (pin 1 = 0 V). Ground pin 25.
- Using a source of *accurate* subcarrier frequency, as an oscilloscope trigger, adjust the variable capacitor at pin 10 so that the burst appearing at pin 20 is the correct frequency to within 10 Hz.

NTSC = 3.579545 MHz PAL = 4.4333619 MHz

 Disconnect the signal feeding into pin 8 (3.58/ 4.43 MHz). Measure this frequency and adjust the Clock Oscillator until the meter reads 3.58 MHz (NTSC) or 4.43 MHz (PAL) ± 10 kHz. Reconnect the signal to pin 8. This signal should now be phase-locked to the burst frequency at pin 20. 4. If a coil is used in the 4 MHz oscillator, adjust it to give the correct horizontal frequency at pin 5 (use pin 40 as a scope trigger). When the oscillator has phase locked, adjust the coil to give the correct waveform at pin 2.

Pin 2 waveform




- 5. Switch to "REMOTE" MODE (pin 1 = +5 V).
- Adjust the 100 k potentiometer at pin 9 to give the correct subcarrier frequency to within 50 Hz at pin 20 as in #2.
- Feed 1 V p-p composite color video into pin 24. Color burst and composite sync should now appear at pin 27. The color burst will be absent if the 100 k pot was incorrectly adjusted.

MC1378 APPLICATION UPDATE: CLOCK OSCILLATOR ALIGNMENT

Two new circuits are shown in Figure 6 to improve the pull-in range and speed of the Clock Oscillator phaselocked loop. Figure 6b shows a circuit that has no compromise between the characteristics in both the local and remote modes. Both circuits allow a much wider tolerance on the alignment of the Clock Oscillator.

Figure 4. Test Fixture, NTSC 525/60 Hz









Figure 6. Clock Oscillator Alignment



RGBI TTL TO RGB, 1 V ANALOG CONVERSION

Figure 7 shows a circuit to interface a TTL RGBI output personal computer to the RGB analog inputs of the MC1378. If the circuit is used with the values shown, no coupling capacitors are required to the RGB inputs of the MC1378. The +5 volt supply to the 390 Ω resistors should be very clean to prevent interference on the encoded signal. IC4 is used to simulate 'brown' to be compatible with TTL display monitors.

USING THE MC1378 IN CONJUNCTION WITH THE TDA3301/3 FOR OVERLAYS IN BOTH RGB AND COMPOSITE VIDEO

In some video applications both RGB overlay and composite video overlay are required. In these situations the MC1378 can be used as a time base locked to the remote source, not only for the graphics computer, but also for the color decoder.

The burst gate output of the MC1378 appearing at pin 5 can be used to drive the sandcastle pulse input of the TDA3301/3 at pin 27. Because the output level of the MC1378 is too low to drive the TDA3301/3 directly, a small noninverting buffer is used, as shown in Figure 8, to enable the burst gate pulse to exceed the required slice level at the TDA3301/3. A vertical pulse for the TDA3301/3 clamping system can be obtained at pin 38 of the MC1378 operating in the REMOTE MODE only when a valid video signal is applied. The vertical output must be inverted as shown in Figure 9. If a continuous vertical pulse is required so that the output clamps of the TDA3301/3 are always operating, a locked 50/60 Hz oscillator will have to be used. This could consist of a MC1455 type timer circuit. If a vertical pulse is produced by the microcomputer graphics source, it should be used instead. When in LOCAL MODE, an alternative source of vertical sync must be found to drive the TDA3301/3.

The overlay fast video switches in the MC1378 and TDA3301/3 operate in the opposite sense to each other. Therefore an inverter must be used between pin 25 of the MC1378 and pin 23 of the TDA3301/3.

The delay produced by the use of a delay line in the luminance path of the MC1378 must be compensated by using a similar delay in the overlay enable line as shown in Figure 10. The RGB inputs are essentially compatible between the MC1378 and the TDA3301/3, and can be connected as shown in Figure 11.

Figure 7. RGBI to RGB Converter




Figure 8. Noninverting Buffer, Level Changer




Figure 9. Vertical Output Inverter




Figure 10. Overlay Input Inverter and Delay




Figure 11. RGB Input Connection





Figure 13. RGB Output Blanking Circuit (One of Three Required Shown)



A 3.58 MHz chroma trap for the luminance input is shown in Figure 12. For more general information, see the TDA3301/3 data sheet.

A circuit for blanking, filtering and driving a 75 Ω load with 1 V p-p is shown in Figure 13. The 5 V composite blanking could be developed by using part of the circuit shown in Figure 4.

Figure 14 shows a method for balancing the 3.58 MHz or 4.43 MHz demodulator leakage appearing at the RGB outputs. Normally this is not necessary, but for more exacting applications it may be required.

MC1378 SUBCARRIER NOTCH FILTER

Cross color can cause annoying rainbow effects on fast luminance edges especially in noninterlaced pictures. Figure 15 shows a simple subcarrier notch filter in the luminance delay path of the MC1378 to remove some of the offending cross color artifacts at the expense of luminance bandwidth. The cross color problem can be especially bad when attempting to record on consumer type VCRs because on playback the chroma-horizontal interleaving becomes random. The notch method is equally effective on PAL or NTSC.

IMPROVED REMOTE VIDEO INPUT ISOLATION CIRCUIT

Because of certain limitations in the device and its packaging, the cross talk from remote composite video input to composite video output can be troublesome when operating in the LOCAL MODE with a video signal present

Figure 12. 3.58 MHz Chroma Trap




Figure 14. NTSC Components for TDA3301/3 for Coupling the Color I.F. to the Demodulators




Figure 15. MC1378 Subcarrier Notch Filter





Figure 16. Improved Remote Video Input Isolation Circuit



at the composite video input. Typically, the cross talk is about -35 dB at 4.43 MHz and better at 3.58 MHz. Low frequencies are better than -60 dB. The circuit shown in Figure 16 will improve the isolation in the LOCAL MODE by an additional -20 dB.

MC1378 NTSC LUMINANCE COMB FILTER

To avoid loss of luminance bandwidth while removing color artifacts, a simple comb filter can be used in NTSC (see Figure 17). For 625 line PAL, a more complex arranagement has to be made which would be beyond the scope of this application note. The NTSC comb filter is only effective on interlaced color and horizontal signals. Noninterlaced signals could become worse with this arrangement. However, it may be possible to short the delay line input, pins 1 and 2, on noninterlaced signals.

The amplitude and phase adjustments are made when a small amount (550 mVp-p) of 3.58 MHz subcarrier is added at the output of the 400 ns delay line. The two adjustments are trimmed for minimum subcarrier at pin 22. By using this technique, virtually all the cross color artifacts are removed without loss of luminance bandwidth.




Figure 17. MC1378 NTSC Luminance Comb Filter (For Interlaced Video Only)

NTSC DECODER COMB FILTER FOR THE TDA3301/3

Figure 18 shows a circuit similar to Figure 17 to improve the luminance bandwidth by removing the 3.58 MHz notch in the luminance channel of the TDA3301/3. Again, this filter, as shown, is only applicable to NTSC. Both luminance and chrominance are combed of chroma and luma respectively to remove colored artifacts in interlaced video. The setup is accomplished by adjusting the amplitude and phase for minimum subcarrier at the luminance output.





Figure 18. NTSC Decoder Comb Filter for the TDA3301/3

CARRIER BALANCE OF COLOR MODULATORS

Certain applications require perfect carrier balance of the color modulators. This is simply realized in Figure 19. The two 100 k potentiometers should be adjusted with a black signal for minimum subcarrier at the video output.







Figure 20. Printed Circuit Board Layout (not full size)

Component Side Pattern



Circuit Side Pattern





Figure 21. Printed Circuit Board Components Layout

Figure 22. Photo



MC1378 EXPECTED WAVEFORMS

- Pin 1 Local-0 Volts, Remote-5 Volts
 - 2 3 Vdc Approximate (See Application Note)
 - 3 4 MHz, 200-300 mVp-p Sine Wave (Oscilloscope Probe will disturb the Horizontal PLL)
 - 4 Distorted 4 MHz Signal
 - 5 4 V, 4 µs Wide Pulse Locked to Horizontal
 - 6 NTSC-0 V/PAL-Open
 - 7 Ground
 - 8 3.58 MHz/4.43 MHz 300–800 mVp-p Sine or Square Wave from RMI in Local Mode Shows Beat Between Remote Signal and Local Subcarrier, but otherwise unimportant
 - 10 14.32/17.73 MHz, 150-300 mVp-p Sinewave (Scope Probe will disturb PLL)
 - 11 Distorted 14.32/17.73 MHz Signal
 - 12/13 3.5 Vdc Approximate
 - 14/15/16 1 Vp-p RGB Color Signals, Low for Black, High for Color. All Blanking at Black Level both for Horizontal and Vertical. These are Analog Inputs, so any Noise on RGB will appear at the Output.
 - 17 Inverted Luma Signal 1 Vp-p for 100% Color Bars (1.8 V White/2.8 V Black)
 - 18 Chroma Output 3.58/4.43 MHz with Harmonics, Burst 100 mVp-p, Chroma 300 mVp-p, 100% Color Bars (Approximate Amplitudes)
 - 19 3.4 Vdc Approximate
 - 20 Chroma Input 3.58/4.43 MHz, Burst 100 mVp-p, Chroma 300 mVp-p, 100% Color Bars (Approximate Amplitudes)
 - 21 3.3 Vdc Approximate
 - 22 Inverted Luma 0.5 Vp-p, 100% Color Bars (0.9 White/1.4 V Black)
 - 23 3.5 Vdc Approximate
 - 24 Remote Video Input 1 Vp-p, Negative SYNC
 - 25 Overlay Enable Input; Low Encoded RGB, High Remote Signal Threshold = Approximately 1.4 V
 - 26 Ground
 - 27 Composite Video Output
 - 28 V_{CC} +5 Vdc
 - 29 PAL Identification Pin (Not Used in NTSC)
 - In PAL Stepped Waveform at Vertical Rate
 - In NTSC DC 0.5 V
 - 30 2.7 Vdc Approximate
 - 31 DC 0.6 V with 100 mV Vertical Ripple When Color Unkilled, 4.2 Vdc Approximate When Color Killed
 - 32/33 36 MHz 200 mVp-p. Difficult to Observe with Conventional Oscilloscope Probe because of Grounding Problems
 - 34 Ground
 - 35 Clock Output 36 MHz, Sinewave 300 mVp-p, Open Circuit Approximate. When used at Lower Frequencies the Output may become Bigger and Clipped. Also same Scope Problem as with 32/33 at 36 MHz
 - 36 V_{CC} + 5 Vdc
 - 37 2.2 Vdc Approximate (See Application Note)
 - 38 Local Composite SYNC Input in LOCAL MODE TTL Negative Remote Vertical SYNC Output in REMOTE MODE TTL Negative
 - 39 Composite SYNC TTL Output In REMOTE MODE TTL Negative
 - 40 Horizontal SYNC Input TTL Negative

APPENDIX DIRECTORY OF COMPONENT MANUFACTURERS

California Crystal Laboratories

Coilcraft 1102 Silver Lake Road Cary, IL 60013

Comtec

Fox Electronics

GTE Sylvania Electronic Components Division 2401 Reach Road Williamsport, PA 17701

International Crystals

muRata-Erie 2200 Lake Park Drive Smyrna, GA 30080 Distributor — Time Electronics Distributor — Sterling Electronics

Phillips/Amperex Optoelectronics Division

Standard Crystal Corporation

TDK Corporation of America 1600 Feehanville Drive Mount Prospect, IL 60056

Toko America Inc. 1250 Feehanville Drive Mount Prospect, IL 60056 Distributor — Digikey Distributor — Inductor Supply (800) 333-9825 crystals

(312) 639-6400 coils

(602) 526-4123 crystals

(813) 693-0099 crystals

(717) 326-6591 crystals, ultrasonic delay lines (for comb filter)

(405) 236-3741 crystals

(404) 436-1300 coils

see local directory contact muRata for nearest location

(401) 232-0500 ultrasonic delay lines (for comb filter)

(818) 443-2121 crystals

(312) 803-6100 400 ns delay lines

(312) 297-0070 coils, transformers, 400 ns delay lines

(800) 344-4539 (800) 854-1881 (800) 472-8421 (from within California)

MOTOROLA DOES NOT ENDORSE THE VENDORS LISTED. THIS IS A PARTIAL VENDOR LIST, AND NO LIABILITY IS ASSUMED FOR OMISSIONS OR ERRORS IN ADDRESS, PRODUCT LINE OR OTHER INFORMATION.

TRANSMISSION LINE EFFECTS IN PCB APPLICATIONS

A thorough digital design must transcend the "1" and "0" scope of strictly digital considerations and venture into the traditionally analog world of transmission lines. The effects of transmission lines are evident in all interconnections. However, with the advent of devices possessing extremely fast rise and fall times, these effects are more pronounced. The results of these effects, delays or ringing along an interconnection, can cause unpredictable behavior. To minimize these undesirable events, additional care is required during the design of interconnections and termination. Figure 1 illustrates stair-stepping delays and ringing.

The basic guideline used to determine if a printed circuit board (PCB) trace needs to be examined for transmission line effects is that, if the smaller of the driving device's rise or fall time is less than the twice the time required for a switching wave to propagate through a trace, the transmission line effects are not masked during the rise or fall time of the driving device. The factor of twice the propagation time through a trace is not as arbitrary as it might seem; this factor allows for the switching wave to be transmitted from the driving device, travel through the PCB trace to the receiving device, reflect off the receiving device, and return to the driving device. With this guideline established, the rise and fall times and propagation times of a trace become paramount in transmission line analysis.

^{1.} QUAD DESIGN's Transmission Line Calculator (TLC) 1385 Del Norte Rd., Camarillo, California

^{2.} PARASITIC PARAMETERS is a registered trademark of Pacific Numerix Corp., 1200 Prospect St., Suite 300, La Jolla, California.

Viewsim System Development (View/SD) is a subset of Workview Series II which are registered trademarks of Viewlogic Systems Inc., 293 Boston Post Rd. West, Marlborough, MA.

Green field is a registered trademark of Quantic Laboratories Inc., Suite 200, 281 McDermot Ave., Winnipeg, Canada.

^{5.} Saber is a trademark of Analogy, Inc., 9205 S. W. Gemini Drive, Beaverton, Oregon and CADAT is a trademark of Racal-Redac, Inc., 100 Wychoff Ave., Mahwah, New Jersey.




Figure 1. Transmission Line Effects

As devices have been designed to run at higher speeds, their rise and fall times have diminished. Propagation times through a PCB trace depend on the PCB materials and the routing and loading of the trace. Conventional PCB materials have not changed to sustain performance at the faster rise and fall times of driving devices. This situation, as well as the fact that routing and loading can vary greatly from trace to trace, has elevated the importance of investigating PCB traces for transmission line effects.

The lumped capacitive load model shown in many data books is not sufficient for a detailed examination of transmission line effects in PCBs.

Two key elements to consider in transmission line analysis are the PCB traces' characteristic impedance, Z_O , and propagation delay, T_{PD} . The characteristic impedance is the ratio of the voltage to the current in a circuit; thus it describes what current and voltage parameters the driving and receiving devices connected to a trace will experience. Mismatches in impedance between segments of the trace and devices connected to the trace cause reflections, which result in performance-limiting ringing and delays. The propagation delay is important

because it predicts if the effects of these reflections will be hidden during the rise and fall times of a circuit. To account for these elements, more detailed handanalysis methods, such as the lattice diagram and the Bergeron plot methods presented in this document, are required. The lattice diagram requires the following information: the rise and fall times of the driving devices, the output impedances of the driving devices, the input impedances of the receiving devices, and the capacitive loading values of the receiving devices. The Bergeron plot method requires the output voltage versus current curves for the driving devices and the input voltage versus current curves and the capacitive loading values of the receiving devices. A complete study also requires information about the PCB, such as the dielectric constant for the insulating materials used, the cross-section trace geometry, and the trace length.

Transmission line effects need to be examined prior to final PCB layout. Not all scenarios can be improved by adding termination. Occasionally, a trace with several segments and loads will have too much delay associated with the reflections and the characteristics of the driving device. In some cases, termination may absorb the reflections, but in other cases, it may overload the driving device, preventing it from operating at its prescribed rate. Hand analysis helps to highlight potential problem areas and can provide general rules used in PCB layout once a system designer gains expertise with an output driver type. but, to account for complex routing patterns, computer programs with transmission line and layout emphasis provide more detailed solutions than hand analysis. More comprehensive solutions using computer programs that provide graphical analysis are available, such as QUAD DESIGN's TLC¹, Pacific Numerix's PARASITIC EXTRACTOR^{™2}, Viewlogic's Viewsim/SD^{™3}, Quantic Laboratories Greenfield®⁴ and Racal-Redac's Saber/CADAT^{™5}. The Simulation Program with Integrated Circuit Emphasis (SPICE) also has provisions for transmission line analysis. It is important that the designer knows basic transmission line theory to evaluate these programs' limitations and features.

Motorola understands the importance and complexity of this issue and is developing a solution that includes a tutorial on basic transmission line theory, a set of enhanced input and output electrical characteristics, and the release of models of the M88000 Family output buffers for use in transmission line programs. Solutions, from hand-analysis methods to results of transmission line programs, are useful in predicting transmission line effects, which need to be correlated with the hardware to verify the basic observations from the paper calculations and simulations. This application note serves as the tutorial intended to emphasize the importance of understanding transmission line effects in the application of PCBs. It covers the following subjects: PCB traces as transmission lines, transmission line analysis methods, termination schemes, general notes concerning layout, and examples for loaded traces and termination. Discussions of termination and examples are presented for exercise only and do not imply behavior of any Motorola devices.

Some techniques promoted in this document have been in practice over 20 years in ECL designs. The premier source for ECL designs is the *MECL Design Handbook* (see Reference 1). Since the techniques presented there are designed for ECL applications, they do not automatically work for all CMOS and TTL applications. CMOS and TTL outputs are different from ECL outputs in that ECL has similar output impedances for the low-to-high-driven and the high-to-low-driven cases; whereas, CMOS and TTL outputs impedances often vary by an order of magnitude from their low-to-high-driven and high-to-low-driven cases. Also, many CMOS and TTL outputs drive 5-V swings in less than 2 ns (some actually reach down into the 500-ps range for rise and fall times). ECL outputs drive a 1-V swing in roughly 1 ns. These differences require close examination of the basic, entrenched termination schemes for ECL before they are used with CMOS and TTL.

PCB TRACES

The following paragraphs discuss PCB traces as transmission lines, the four trace types, and device loading.

PCB Traces as Transmission Lines

The key factor in determining if a trace should be treated as a transmission line rather than a lumped load is the relationship between the driving device's rise or fall time and the propagation delay of the signal through the trace. Specifically, the trace should be analyzed as a transmission line if

$$2 \times T_{PD} \times \text{trace length} > T_R \text{ or } T_F \text{ (minimum of the two)}$$
 (1)


 T_{PD} is the unit propagation delay of the signal, usually given in nanoseconds per unit length. T_{R} and T_{F} are the rise and fall times of the driving device. Note that the fastest of the rise and fall time values should be used. The high-level interpretation of Equation (1) is that, if the round-trip time for the switching waveform is greater than the rise or fall time of the driving device, the settling of the transmission line effects are not hidden during the rise and fall times of the driving device.

PCB traces have resistive, inductive, and capacitive effects distributed throughout them. These characteristics are used to develop transmission line models, and the basic means for approximating the distributed effects is a

lumped load model. Figure 2 shows a transmission line modeled in lumped, constant terms, using the intrinsic resistance, inductance, and capacitance of a trace. This representation is reduced to a transmission line circuit that uses the characteristic impedance (Z_O) and propagation delay (T_{PD}) values to describe the trace. Referring to Figure 2, the effects of the intrinsic resistance (R_O) on Z_O are negligible, leaving only the effects of L_O and C_O to be considered in the calculation of the characteristic impedance and propagation delay per unit length:

$$Z_{\rm O} = \sqrt{(L_{\rm O}/C_{\rm O})} \ \Omega \tag{2}$$

$$T_{PD} = \sqrt{(L_O \times C_O)} \text{ ns/length}$$
(3)



 R_0 = INTRINSIC RESISTANCE OF TRANSMISSION LINE L₀ = INTRINSIC INDUCTANCE OF TRANSMISSION LINE

C₀ = INTRINSIC CAPACITANCE OF TRANSMISSION LINE


Z_{LOAD} = LOAD IMPEDANCE

Figure 2. Lumped Transmission Line Approximation

If the intrinsic capacitance and inductance are known, they can be used in Equations (2) and (3). Usually, the propagation delay and the characteristic impedance are calculated from cross-section geometries and dielectric materials used in the PCB traces. The equations using the geometries and materials are based on Equations (2) and (3), but then require considerations that treat the traces as if they are operating in the transverse electromagnetic mode. If more information is desired for that derivation, see Reference 1. For this discussion, only multilayer board types (microstrip and stripline) are analyzed. For wire-wrapped applications, consult Reference 1.


PCB Trace Types

The two basic trace types are the microstrip and stripline. Each type can be modified to form derivatives such as the embedded microstrip and the dual stripline configurations. Cross-section diagrams of these trace types are shown in Figure 3.



(b) Embedded Microstrip

Figure 3. PCB Trace Types (Sheet 1 of 3)



(c) Stripline

Figure 3. PCB Trace Types (Sheet 2 of 3)




Figure 3. PCB Trace Types (Sheet 3 of 3)

The most frequently used types of dielectrics are glass-epoxy (G-10) and one of its derivatives (FR-4). The dielectric constants (or more specifically in relation to its derivation, relative permittivity) for G-10 can be characterized generally as 4.5 to 5.0, and the dielectric constant for FR-4 can be characterized as 4.5 to 5.2, although PCB manufacturers have seen values as low as 4.0 for both constants. The dielectric constant varies with frequency; Reference 2 provides a discussion on this. Trace dimensions can vary greatly depending on their applications. For multilayer boards with overall board thicknesses of 0.062 in, dielectric thicknesses of layers range from 0.005–0.016 in. Controlled impedance boards, in which all traces on the board have characteristic impedances within a specified range of several ohms, usually have the controlled characteristic impedance in the range of 55–75 ohms due to constraints on manufacturing PCB traces, such as maximum dielectric thicknesses and minimum trace widths.

Device Loading

When a trace is loaded with devices, inductance and capacitance from the devices add to the trace's inductance and capacitance. Figure 4 illustrates the loading down the line. This loading alters propagation delay and characteristic impedance values as shown in Equations (4) and (5):


$$T_{PD}' = T_{PD} \times \sqrt{1 + (C_D / C_O)} \text{ ns/length}$$

$$Z_O' = Z_O / \sqrt{1 + (C_D / C_O)} \Omega$$
(5)


where C_D is the distributed capacitance of the receiving devices (i.e., total load capacitance/trace length) and C_O is intrinsic capacitance of the trace. Sockets and vias also add to the distributed capacitance (sockets $\approx 2 \text{ pF}$ and vias $\approx 0.3-0.8 \text{ pF}$). Since T_{PD} = $\sqrt{L_O \times C_O}$ and Z_O = $\sqrt{L_O/C_O}$, C_O can be calculated as follows:


$$C_{O} = 1000 \times (T_{PD} / Z_{O}) \text{ pF/length}$$
(6)

This loaded propagation delay value must be used when deciding whether a trace should be considered a transmission line (2 x T_{PD} ' x trace length > T_R or T_F).





(a) Transmission Line Representation with $Z_{\mbox{O}}{}^{\prime}$ and Load Resistance





(b) Voltage Divider and Incident Wave at Driving Device





(d) Reflected Wave at Source

NOTE: These are simplified, intermediate representations of the transmission line model.

Figure 4. Simplified Transmission Line Representation

The results of these equations are not as straightforward as they seem. C_D , the distributed capacitance per length of the trace, depends on the capacitive load of the receiving devices, sockets, and vias. To mask transmission line effects, slower rise and fall times are recommended. A heavily loaded trace slows the rise and fall times of the devices due to the increased RC time constant associated with the increased distributed capacitance and the filtering of high-frequency components out of the switching signal. Heavily loaded traces seem advantageous until the loaded trace condition is examined. A high C_D raises the loaded propagation delay and lowers the loaded characteristic impedance. The higher loaded propagation delay value increases the likelihood that transmission line effects will not be masked during the rise and fall times, and a lower loaded characteristic impedance often exaggerates impedance mismatches between the driving device and the PCB trace. Thus, the apparent benefits of a heavily loaded trace are not realized unless the driving device is designed to drive large capacitive loads.

A higher intrinsic capacitance (C_0) reduces the effects of the distributed capacitance (C_D). A higher C_0 correlates to a higher unloaded propagation delay. The higher C_0 counteracts the higher C_D values, but often the unloaded propagation delay is too high for transmission line effects to be avoided. Examples 1 and 2 in **APPENDIX A TRANSMISSION LINE EXAMPLES** illustrate these considerations. Calculations are performed on microstrip and stripline PCB configurations to demonstrate how loading affects each configuration. The microstrip has lower unloaded propagation delay and intrinsic capacitance values than the stripline. These examples show that the microstrip may be faster than the stripline, but it is affected by loading more than the stripline, which is the consequence of having a lower intrinsic capacitance. In each of these configurations, the best way to limit transmission line effects is to keep PCB traces as short as possible, which lowers the round-trip time of the signal, increasing the likelihood that transmission line effects will be masked during the rise and fall times of the signal.

Loading also alters the characteristic impedance of the trace. As with the loaded propagation delay, a high ratio between the distributed capacitance and the intrinsic capacitance exaggerates the effects of loading on the characteristic impedance. Because $Z_O = \sqrt{L_O/C_O}$ and the load adds capacitance, the loading factor ($\sqrt{1 + C_D/C_O}$) divides in Z_O , and the characteristic impedance is lowered when the trace is loaded. Reflections on a loaded PCB trace, which cause ringing and stair-stepped switching delays are more extreme when the loaded characteristic impedance differs substantially from the driving device's output impedance and the receiving device's input impedance. A complete discussion of these reflections is presented in LATTICE DIAGRAM.

TRANSMISSION LINE ANALYSIS TECHNIQUES

After the loaded characteristic impedance and the loaded propagation delay values of the PCB traces are calculated, the interaction between the devices and the trace can be defined. The two basic occurrences are ringing and stair-stepping delays (see Figure 1). Ringing causes unwanted crossings of logic thresholds, which can be detected by receiving devices with inputs that recognize very fast switching events. In cases with severe ringing, undershoot is produced, which can cripple receiving devices by violating the minimum voltage level allowed at their inputs. Delays caused by stair-stepped voltages limit the overall switching speed of an interconnection. Transmission line analysis methods, from hand-analysis methods to sophisticated computer programs, must be able to predict this behavior.

Lattice diagram and Bergeron plot methods are recommended for hand analysis of transmission line effects. The lattice diagram method requires several calculations to derive reflection coefficients, which are then used to determine the amplitude of reflections at points of unequal impedance throughout a transmission line. This method applies well to computer programs. References 1 and 3 provide a complete derivation of this method. The Bergeron plot is a graphic approach requiring little calculation. It uses the current versus voltage curves of the devices tied to the trace as well as the loaded characteristic impedance of the trace to determine voltages at the driving and receiving devices. References 4, 5, and 6 give basic descriptions of this method. These methods provide information necessary to compile voltage versus time plots, which show the severity and occurrence of transmission line effects.

Lattice Diagram

The following explanation of the lattice diagram method is derived from the finitelength transmission line with a resistive load representation (see Figure 4(a)). The first event in this derivation is that a voltage wave (ΔV_{out}) is sent down the line in the positive-X direction (toward the load). At the output of the driving device, the voltage is split in proportion to the ratio of the output impedance of the driving device and the loaded characteristic impedance (see Figure 4(b)). A new voltage (ΔV_0), called the incident voltage, now travels down the transmission line.

Throughout the transmission line portion of this circuit, the voltage-to-current ratio equals the loaded characteristic impedance $(\Delta V_0/\Delta I_0 = Z_0)$. At the load, the voltage-to-current ratio equals the load impedance $(V_L/I_L = Z_L)$. At the junction of the transmission line and the load, to satisfy Kirchoff's circuit equations, a new reflected voltage wave traveling in the negative-X direction (toward the driving device) is introduced; the voltage-to-current ratio as it travels down the

transmission line equals the loaded characteristic impedance $(\Delta V_1/\Delta I_1 = Z_0')$. The incident voltages and currents add with the reflected voltages and currents to equal the voltage and current at the load $(V_L = \Delta V_1 + \Delta V_0 \text{ and } I_L = \Delta I_1 + \Delta I_0)$. This concept is depicted in Figure 4(c).

The identical situation of accounting for Kirchoff's circuit equations by adding new, reflected voltages and currents occurs at the driving device's output. The voltage and current equations at the driving device's output are derived identically as those at the load, which require that a new voltage and current (ΔV_2 and ΔI_2) be introduced, using the Kirchoff circuit equations to derive voltage and current at the driving device ($V_D/I_D = Z_D$, $V_D = \Delta V_1 + \Delta V_2$, and $I_D = \Delta I_1 + \Delta I_2$). Figure 4(d) is a representation of this concept.

The ratio of the reflected voltage to that of the incident voltage at the load is defined as the load reflection coefficient, ρ_L ; the ratio of the reflected voltage and its subsequent reflected voltage at the source is defined as the source reflection coefficient, ρ_S . They are described as follows:

$$\rho_{\rm L} = \frac{Z_{\rm L} - Z_{\rm 0}'}{Z_{\rm L} + Z_{\rm 0}'} \tag{7}$$

$$\rho_{\rm S} = \frac{Z_{\rm D} - Z_{\rm O}'}{Z_{\rm D} + Z_{\rm O}'} \tag{8}$$

where Z_L is the impedance at the receiving device's input, Z_D is the impedance at the driving device's output, and Z_O' is the loaded characteristic impedance.

Once computed, the reflection coefficients are used to determine the voltage and current reflected at each discontinuity by multiplying the incoming voltage and current by the reflection coefficients. The voltages and currents traveling into and out of each discontinuity sum to equal the voltages and currents at the discontinuity. If Z_L or $Z_D >> Z_O'$, then the reflected wave is positive; if Z_L or $Z_D << Z_O$, then the reflected wave is negative. See Figure 5(a) for this representation of the lattice diagram.

The two basic types of transmission line effects are ringing and stair-stepped switching events. When CMOS and TTL devices are the receiving devices because they have large input impedances ($\rho_L \approx 1$), indicating that the full incident wave from the driving device is reflected back to the driving device. The ringing or stair-stepping events depend on ρ_S which is calculated from the driving device's output impedance and the trace's loaded characteristic impedance. Specifically, when $\rho_L \approx 1$, ringing is caused when the loaded characteristic impedance is greater than the driving device's output impedance, resulting in a negative source reflection coefficient and a large initial voltage step; stair-

stepping is present when the loaded characteristic impedance is less than the driving device's output impedance, resulting in a positive source reflection coefficient and a small initial voltage step. Some CMOS or TTL devices have grossly different output impedances for the low-to-high-driven and high-to-low-driven states, which produce ringing in high-to-low switching and stair-stepping delays in low-to-high switching. Termination often reduces ringing while increasing the stair-stepping, requiring the designer to choose which effect is worse and to terminate appropriately. Examples 3–5 in **APPENDIX A TRANSMISSION LINE EXAMPLES** illustrate the effects of loading and termination for transmission line effects.

This derivation of the lattice diagram method illustrates several details concerning transmission line effects. If the load impedance matches the loaded characteristic impedance, there are no reflections after the incident wave arrives at the load, which is the goal of most termination schemes. Also, this derivation uses a single transmission line with discontinuities at the load and driving device only. Often, a loaded trace connected to several devices is approximated in this manner rather than using a separate discontinuity for each device input. This approximate transmission line representation is accurate if the stubs off the main trace are very short (< 1 in) or if the trace is laid out using a daisy-chain format. If the designer is not afraid of a lattice diagram that looks like random molecules bouncing off various surfaces, then the nonapproximate method is straightforward, because the derivation for reflection coefficients at each discontinuity is identical to the derivation of the reflection coefficients at the driving device and receiving device. An example of this multiple discontinuity situation is shown on page 222 of Reference 1. Reference 2 provides an explanation of different layout and loading configurations.

The detailed mathematical representation of the lattice diagram is described as follows:

$$\begin{split} \mathsf{V}(t) &= \Delta \mathsf{V}_0(t) \times \{ \ \mathsf{U}(t - \mathsf{T}_{\mathsf{PD}}) + \rho_L \times \mathsf{U}[t - \mathsf{T}_{\mathsf{PD}}(2l - X)] + \\ \rho_L \times \rho_S \times \mathsf{U}[t - \mathsf{T}_{\mathsf{PD}}(2l + X)] + \rho_L^2 \times \rho_S \times \mathsf{U}[t - \mathsf{T}_{\mathsf{PD}}(4l - X)] + \\ \rho_L^2 \times \rho_S^2 \times \mathsf{U}[t - \mathsf{T}_{\mathsf{PD}}(4l + X)] + \ldots \} + \mathsf{V}_{\mathsf{INITIAL}} \end{split}$$

where:


 $\Delta V_0(t)$ = voltage at driving device from the voltage divider equation

 $\Delta V_0(t) = \Delta V_{OUT} \times [Z_O' / (Z_O' + Z_D)]$

where ΔV_{OUT} is the voltage output swing of the driving device, Z_D is the output impedance of the driving device, and Z_O' is the loaded characteristic impedance of the PCB trace.

T _{PD}	= propagation delay of the line
U(t)	= unit step function
I	= length of trace
Х	= any point along the trace
ρ _L	= load reflection coefficient
Ps	= source reflection coefficient
VINITIAL	= quiescent voltage throughout the trace prior to switching

The derivation of this representation is found on page 123 of Reference 1. The simplified representation, complete with equations, is given in Figure 5(a), which shows how to compute the voltages at the driving and receiving ends of a transmission line using reflection coefficients. The vertical line on the left represents the starting position (X = 0) of the incident wave (driving device); whereas, the vertical line on the right represents the end position (X = L) of the incident wave and the point of the first reflected wave (receiving device). The voltages and currents at each endpoint are equal to the voltages and currents flowing into and out of them. The time required to travel the length of the transmission line (PCB trace) is equal to T_{PD}', which are the units of the vertical scale.



NOTE: ρ_{L} and ρ_{S} are reflection coefficients and V_{INTIAL} is the steady-state voltage prior to the switching of the gate. Each TD is a propagation delay(T_{PD}) in duration. A and B indicate the driving and receiving ends of the trace, respectively.

(a) Lattice Diagram

Figure 5. Lattice Diagram Representation (Sheet 1 of 2)




Figure 5. Lattice Diagram Representations (Sheet 2 of 2)

The lattice diagram method does make an important assumption in that unless the Z_D and Z_L are specifically given by a data sheet, they have to be calculated over the particular voltage of interest. Not all devices behave linearly over the range of interest. For instance, if a high-to-low transition is to be analyzed, V_{OL}/I_{OL} is used to calculate Z_D for the driving device; for a low-to-high transition, V_{OH}/I_{OH} is used. Frequently, these voltage and current values are given as test conditions or worst-case numbers in a device's specification and do not represent the typical or best-case performance of the device. It is also difficult to find input voltage and current curves, but they are usually approximated by using Schottky diode clamps for CMOS and TTL devices. If the device does not respond linearly and the V_{OUT}/I_{OUT} curves for the driving device and if the V_{IN}/I_{IN} curves for the receiving device are available, then the Bergeron plot method is advised.


The lattice diagram is translated into a voltage versus time plot to show the response at each end of the transmission line (see Figure 5(b)). The time required for each voltage wave to travel through the trace is T_{PD} ; therefore, each

voltage level is plotted versus T_{PD} ' directly from the lattice diagram. In general, the voltage changes at the driving device at time 2n x T_{PD} '; the voltage changes at the receiving device at time (2n + 1) x T_{PD} '.

Bergeron Plot

The Bergeron plot provides the same basic information as the lattice diagram (voltage and current versus time) but with fewer calculations. It relies on a graphic means of describing the reflections on the trace.

The current versus voltage curves for the devices connected to the trace and the loaded characteristic impedance of the trace itself are required for this method. The axes are the voltage and current ranges for the driving device and receiving device. The curves plotted on the graph are the V_{OH}/I_{OH} and V_{OL}/I_{OL} of the driving device and the V_{IN}/I_{IN} of the receiving device. See Figure 6 for a basic representation.




NOTE: V_{0L}/I_{0L} and V_{0H}/I_{0H} are output curves for the driving device; V_{IN}/I_{IN} is the input curve for the receiving device.

Figure 6. Bergeron Plot

The starting point for a transition depends on the quiescent values of the circuit, which are determined by the intersections of the output curves of the driving device with the input curves of the receiving device. These points are the voltage and current values to which the circuit settles in a stable high or low state prior to the transition. In tracking either a high-to-low or a low-to-high transition, a line of slope $\pm Z_0'$ is drawn between the curves. The means for calculating Z_0' is presented in Equation (5).

For the low-to-high transition, the first line is drawn starting at the logic low quiescent point (intersection of V_{OL}/I_{OL} and V_{IN}/I_{IN}) and has a slope of +Z_O' (see Figure 7). The line ends at the V_{OH}/I_{OH} line, with the intersection indicating the

voltage and current values at the output of the driving device and the input of the transmission line.



NOTE: V_{0L}/I_{0L} and V_{0H}/I_{0H} are output curves for the driving device; V_{IN}/I_{IN} is the input curve for the receiving device; and Z $_0$ is the loaded characteristic impedance of the trace.

Figure 7. Bergeron Plot with Transitions

The second line drawn has a Z_0 ' slope from this second intersection point to the V_{IN}/I_{IN} line. This point indicates the current and voltage at the input of the receiving device and the end of the transmission line after one propagation delay since the signal has traveled one trace length.

The third line is drawn from this point to the V_{OH}/I_{OH} line at a slope of $+Z_O'$. This point is the voltage and current at the driving device after two propagation delays since the signal is reflected back to the driving device from the receiving device.

The fourth line on the plot has a slope of $-Z_O'$ and ends at the V_{IN}/I_{IN} . This procedure continues until the logic-high quiescent point is reached.

The high-to-low transition is handled similarly. The starting point is at the logic-high quiescent point. The first line has a -Z_O' slope drawn to the V_{OL}/I_{OL} line. The second line has a +Z_O' slope drawn from the intersection to the V_{IN}/I_{IN} line. In either case, intersection points that lie on a V_{OH}/I_{OH} or V_{OL}/I_{OL} line are values at the driving device; those on the V_{IN}/I_{IN} line are values at the receiving device.

The Bergeron plot results are easily transferred to a voltage versus time plot The first intersection in the plot gives voltage at time T_0 , which is the instant that the driving device switches. The second intersection marks the voltage and current at the receiving device, which occurs at time T_1 (T_{PD} ' after T_0). The next change at the driving device occurs at $2T_{PD}$ '. In general, the voltage switches at the driving device at time $2n \times T_{PD}$ '; whereas, the voltage switches at the receiving device at time $(2n + 1) \times T_{PD}$ '. The two graphs can be superimposed if desired. See Figure 5(b) from the lattice diagram illustration.

Basic Bergeron plot exercises are shown in Examples 6 and 7 (see **APPENDIX A TRANSMISSION LINE EXAMPLES**). Examples 8–10 (see **APPENDIX A TRANSMISSION LINE EXAMPLES**) step through series and parallel termination results for various values.


TERMINATIONS

To dissipate the undesired effects of unmatched traces and loads, termination of traces may be utilized. No standard termination works universally due to the complexities of layout geometries, power considerations, component count, and other factors that are discussed in the following paragraphs. In some cases, a combination of these schemes works best. In cases in which a driving device is overloaded, termination adds to the loading of the circuit, further degrading the performance. When the effects of transmission lines rather than overloaded driving devices are dominant, termination may improve performance.

Five of the most frequently used terminations are as follows:

- 1. Series Termination Resistor
- 2. Parallel Termination Resistor
- 3. Thevenin Network
- 4. RC Network
- 5. Diode Network

Figure 8 and Table 1 provide a synopsis of these implementations.



NOTES:

1. A - driving device; B- receiving device.

2. Termination near A should be at the driving device's output, and those near B should be the receiving device's input.

Figure 8. Termination Types

Termination Type	Added Parts	Delay Added	Power Required	Parts Values	Comments
Series [.]	1	Yes	Low	R _{S =} Z _O ' ₋ R _D	Good dc Noise Margin
Parallel	1	Small	High	R = Z _O '	Power Consumption Is a Problem
Thevenin	2	Small	High	R = 2 x Z _O '	High Power for CMOS
RC Network	2	Small	Medium	R = Z _O ' C = 300 pF	Check Bandwidth and Added Capacitance
Diode	2	Small	Low	_	Limits Undershoot; Some Ringing at Diodes

Table 1. Termination Types and Their Properties

The series termination resistor is preferred when the load is lumped at the end of the trace, when the driving device's output impedance (Z_D) is less than the loaded characteristic impedance of the trace (Z_O') , or when a minimum number of components is required. It is placed near the driving device, and its value is equal to $(Z_O' - Z_D)$. When the series resistance and output impedance equal Z_O' , as prescribed, the voltage wave is split evenly, causing half of the voltage to be transmitted to the receiving device. A receiving device with a very high input impedance sees the full waveform immediately (due to the reflection at its end of the trace), but the driving device does not see the full waveform until 2 x T_{PD}' (see Example 4). Because devices often have different output impedance values for their high and low cases, choosing a series resistance value is not always straightforward.

Parallel Termination Resistor

The parallel termination resistor utilizes a single resistor whose value equals Z_0 ' tied to ground, V_{CC}, or +3 V. It adds some delay because the RC time-constant effects of the trace are increased when the termination resistance is included. Its major disadvantage is that it dissipates much dc power since its value is small (50–150 ohms). Examples 5 and 8 illustrate these considerations concerning parallel termination.

Thevenin Network

The Thevenin network connects one resistor to ground and a second resistor to V_{CC} . To avoid settling of the voltage at a point between the high and low logic levels that causes reduced noise margins, careful consideration of the ratio of resistors is required. This technique works well with TTL families, but care is required when using CMOS devices because the switching voltage is at 50% of the waveform. A balanced level near the threshold causes greater power dissipation and potential crossings of the threshold, resulting in unreliable output states. Because this method serves as a pullup and a pulldown termination scheme, it works well for clock signals.

RC Network

The RC network performs well in CMOS and TTL systems. The resistor serves to match the impedance of the trace; the capacitor holds the dc signal component, allowing the ac current to flow to the ground during the switching of logic states. Some delay is presented, but the power dissipation is much less than the parallel scheme. The resistor equals Z_0 ', and the capacitor is very small (200–600 pF). Their RC time constant must be greater than twice the loaded line propagation delay. This scheme is highly recommended for buses that have similar layouts for all lines (and similar Z_0 s) because RC termination networks are available in single-in-line packages (SIPs), which require much less space than a two-discrete-component solution.

Diode Network

The diode termination network is used frequently for termination on differential networks. It limits overshoot to approximately 1 V and has low power dissipation, but the diodes' response at the switching frequency needs to be verified. An important observation is that the energy is not absorbed in this method. Overshoot is limited at each receiver that has these diodes at their inputs, but the overall energy is not absorbed as it is in the resistive terminations; thus, reflections occur throughout the trace.

MISCELLANEOUS FACTORS

Supply voltage, temperature, processes, crosstalk, and layout are factors affecting PCBs. The following paragraphs describe the factors involved.

Supply Voltage

The supply voltage to the devices affects their rise and fall times. Specifically, a higher supply voltage creates faster rise and fall times because the output transistors are being driven by a higher-than-nominal voltage.

Temperature

Temperature alters the performance of the output devices. A higher temperature adds to CMOS devices' propagation delay times, slowing the rise and fall times.

Process

The best-case and worst-case processes can have a large effect on the devices. Generally, best-case factors speed up the switching, and worst-case factors delay the switching. Since devices with best-case processes have faster rise and fall times, they may cause more transmission line situations than typical devices and become the worst-case devices for system designers.

Crosstalk

To reduce transmission line effects, the most compact layout with short traces is advised. However, traces that run close to each other for several inches are suspect to crosstalk problems. To avoid this problem, increased spacing or shielding between traces must be implemented. Increasing space between traces is difficult in dense layouts, which causes crosstalk to be another complicated issue. References 1, 7, 8, and 9 discuss this subject in detail.

Layout

The following general comments relate to PCB layout and components:

- 1. Evenly distributed devices along a trace are preferred to lumped loads because there are fewer large discontinuities in impedances.
- 2. Avoid stubs and T's in layout for critical signals, which cause impedance discontinuities. A daisy-chain method is preferred.
- Sockets and vias add small amounts of capacitance (less than 2 pF and 0.5 pF, respectively). This amount can be added into calculations for distributed capacitance, if desired.

- 4. One package type of the future is tape-automated bonding (TAB). The pin orientation and package size require less interconnect area, potentially reducing trace lengths and transmission line effects. Another method used for layout is the multichip module, which mounts several devices together on silicon substrates to reduce interconnect area.
- 5. Although exotic materials are available, they are not normally used in digital PCB construction. Generally, they have lower dielectric constants, meaning their traces have smaller propagation delays. Reference 10 provides a list of these materials.
- 6. Controlled-impedance PCBs give a predictable environment for transmission line behavior. They can be expensive, but they are recommended for high-performance or prototype applications.
- 7. Bidirectional signals often use parallel, RC, or Thevenin terminations at both ends of the PCB trace.
- Multiwire configurations for PCBs have applications in this high-speed world of digital designs. They have lower dielectric constants, providing faster unloaded propagation delay times.
- 9. A detailed means of accounting for all types of signal integrity issues is described in Reference 11. It focuses on noise budgets that examine powerdrops and tolerances throughout a system

TIME-DOMAIN REFLECTOMETER

Reference 1 promotes a means of lab verification using a time-domain reflectometer (TDR), which is basically a step generator that stimulates a PCB trace for an oscilloscope display to monitor. The TDR is recommended for designers who desire to observe transmission lines on a PCB. Because it has a 1-V swing and uses an unpopulated PCB, some expertise is necessary to translate the results to the CMOS and TTL world.

CONCLUSION

PCB layout is not trivial. A poor layout can prevent a well-simulated conventional design from working properly. With devices achieving faster rise and fall times and PCB materials not improving, the transmission line effects must be resolved, usually by using terminations. This solution involves more components and more power consumed by the printed circuit assembly, but it provides improved performance and greater reliability.

The discussions presented in this document are designed to give a background into transmission line effects. To fully understand these effects, predicted results, whether from hand analysis or computer-aided programs, need to be correlated with actual hardware. This complete investigation reduces the unpredictability associated with transmission line effects.

REFERENCES

- 1. Blood, William R., MECL System Design Handbook, Motorola Inc., 1983.
- 2. IPC-D-317., Design Guidelines for Electronic Packaging Utilizing High-Speed Techniques, Lincolnwood, II: 1989
- 3. Seshadri, S. R., *Fundamentals of Transmission Lines and Electromagnetic Fields*, Reading, MA: Addison-Wesley Publishing Co., Inc., 1971.
- 4. Morris, Robert L. and Miller, John R., *Designing with TTL Integrated Circuits*, New York, NY: McGraw-Hill Book Company, 1971.
- 5. Stehlin, Robert A., "Bergeron Plots Predict Delays in High-Speed TTL Circuits," *EDN*, vol. 41, no. 22, Nov. 1984, pp. 293-298.
- 6. Singleton, Robert S., "No Need to Juggle Equations to Find Reflection--Just Draw Three Lines," *Electronics*, vol. 41, no. 22, Oct. 1968, pp. 93-99.
- 7. Motorola FACT Data, Motorola Inc., 1988.
- 8. Wakeman, Larry, "Transmission-Line Effects Influence High-Speed CMOS," *EDN*, vol. 29, no. 12, June, 1984, pp. 171-177.
- 9. DeFalco, John A., "Reflection and Crosstalk in Logic Circuit Interconnections," *IEEE Spectrum*, vol. 7, no. 7, July 1970, pp. 44-50.
- Ritchey, Lee W., "Controlled Impedance PCB Design", *Printed Circuit Design*, vol. 6, no. 6, June/July.1989, pp. 23-28; (Errata, vol. 6, no.8, Aug. 1989, pp 78).
- 11. Tummala and Kymaszewski, *Microelectronics Packaging Handbook*, NY, NY: Van Nostrand Reinhold, 1989.

ADDITIONAL READING

- 1. Pace, Charles, "Terminate Bus Lines to Avoid Overshoot and Ringing," *EDN*, vol. 32, no. 19, Sept. 17, 1987, pp. 227-34.
- 2. Burton, Edward, "Transmission-Line Methods Aid Memory-Board Design", *Electronic Design*, vol. 36, no. 27, Dec. 1988, pp. 87-91.
- 3. Cutler, R. D., "Your Logic Simulation Is Only As Good As Your Board Layout," *VLSI Systems Design*, vol. 8, no. 8, July 1987, pp. 40-42.
- 4. Royle, Dave, "Designer's Guide to Transmission Lines and Interconnections," *EDN*, vol. 33, no. 13, June 23, 1988, pp. 131-160.

APPENDIX A TRANSMISSION LINE EXAMPLES

EXAMPLE 1: LOADED MICROSTRIP

An MC68030 with 3-ns rise and fall times drives a unidirectional 4-in surface microstrip trace with six devices (e.g., FAST family) distributed along the trace. Is termination necessary for transmission line effects?

Microstrip Geometry

Given as W = 0.010 in, T = 0.002 in, H = 0.012 in, and $E_R = 4.7$.

Calculate Characteristic Impedance and Propagation Delay:

Using the surface microstrip equations in Figure 3(a):

 $Z_{O} = \frac{87}{\sqrt{E_{R} + 1.41}} x \ln\left\{\frac{5.98 \times H}{0.8 \times W + T}\right\} = \frac{87}{\sqrt{4.7 + 1.41}} x \ln\left\{\frac{5.98 \times 12}{0.8 \times 10 + 2}\right\} = 69.4 \Omega$

 $T_{PD} = 1.017 \text{ x} \sqrt{.475 \text{ x} \text{ E}_{\text{R}} + 0.67} = 1.73 \text{ ns/ft} = 0.144 \text{ ns/in}.$

Consider Loading

C_D is the distributed capacitance per length of the load, which is the total input capacitance of the receiving devices divided by the length of the trace. The loading of each device is given in its specifications For this case, each $C_L = 7$ pF. Since there are six devices distributed along the 4-in trace, $C_D = 6 \times C_L/Trace$ Length = 42 pF/4 in = 10.5 pF/in.

C_O is the intrinsic capacitance of the trace. $C_O = T_{PD}/Z_O = 0.0250 \text{ nF/ft} =$

25.0 pF/ft = 2.08 pF/in.

 $T_{PD}' = T_{PD} \times \sqrt{1 + 10.5/2.08} = 4.26$ ns/ft. This is the new one-way propagation time for the signal from the MC68030.

Transmission Line Effects

If 2 x T_{PD}' x Trace Length \leq T_R or T_F, then the ringing and other transmission line effects are masked during the rise and fall times, and no termination will be needed.

 $2 \times T_{PD}' \times Trace Length = 2 \times 4.25 \text{ ns/ft } \times 1/3 \text{ ft} = 2.83 \text{ ns.}$

 T_R and $T_F = 3$ ns; since $2.83 \le 3$, no termination is required, but this is a marginal case. Note that, if the guideline promoted by some device manufacturers of 3 x T_{PD} ' x Trace Length is used, then termination would be required.

For comparison, if a 69- Ω stripline was used instead of a 69- Ω microstrip, would termination be required?

 $T_{PD} = 1.017 \text{ x } \sqrt{E_R} = 2.20 \text{ ns/ft.}$

 $C_O = T_{PD}/Z_O = 35 \text{ pF/ft} = 2.91 \text{ pF/in}.$

 C_D is same as above (= 10.5 pF/in).

 $T_{PD}' = T_{PD} \times \sqrt{1 + C_D/C_0} = 4.72 \text{ ns/ft.}$

 $2 \times T_{PD}' \times Trace Length = 2 \times 4.72 \text{ ns/ft } \times 1/3 \text{ ft} = 3.14 \text{ ns.}$

The rise and fall times are 3 ns. Since 3.14 > 3 ns, termination is needed for the $69-\Omega$ stripline case.

In comparison, note that C_O is greater for the stripline, which tends to lessen the effect of loading in the T_{PD} ' equation. However, the unloaded T_{PD} is substantially greater for the stripline than the microstrip, and this factor prevents the transmission line effects from being masked during the rise and fall times, according to these equations. Notice that the unloaded propagation delay calculations depend only on E_R , the dielectric constant, and not on the trace geometries.

EXAMPLE 2: LOADED STRIPLINE

An MC88100 with rise and fall times of 2 ns drives four MC88200s distributed over an 8-in stripline trace.

Stripline Geometry

Assume a stripline with B = 0.020 in, W = 0.006 in, T = 0.0014 in, and $E_r = 4.6$.

From Figure 3(c), the equations for Z_O and T_{PD} for a stripline are:

$$Z_{O} = \frac{60}{\sqrt{E_{R}}} \times \ln \left\{ \frac{4 \times B}{0.67\pi W \times (0.8 + T/W)} \right\}$$
$$= \frac{60}{\sqrt{4.6}} \times \ln \left\{ \frac{4 \times 20}{0.67\pi \times 6 \times (0.8 + 1.4/6)} \right\} = 50.7 \Omega$$

 $T_{PD} = 1.017 \text{ x } \sqrt{E_R} = 2.18 \text{ ns/ft} = 0.182 \text{ ns/in}.$

Calculate the intrinsic capacitance of the trace:

$$C_O = T_{PD}/Z_O = 0.043 \text{ nF/ft} = 43.0 \text{ pF/ft} = 3.58 \text{ pF/in}.$$

Consider Loading

Each MC88200 has a capacitive load of 15 pF. The total load is 60 pF for the four MC88200s. C_D is the distributed load per length for the trace: $C_D = 60$ pF/ 8 in = 7.5 pF/in.

 $T_{PD}' = T_{PD} \times \sqrt{1 + C_D/C_0} = 2.18 \times \sqrt{1 + 7.50/3.58} = 3.84 \text{ ns/ft.}$

Transmission Line Effects

 $2 \times T_{PD}' \times Trace Length < T_R \text{ or } T_F$ is the condition of interest.

2 x 3.84 ns/ft x 2/3 ft = 5.10 ns. Since this is not less than T_R or T_F (2 ns), termination is recommended to absorb transmission lines effects.

Look at a 50.7- Ω microstrip line loaded similarly.

 $T_{PD} = 1.017 \text{ x} \sqrt{0.475 E_{R} + 0.67} = 1.72 \text{ ns/ft.}$

 $C_{O} = T_{PD}/Z_{O} = 2.83 \text{ pF/in.}$

 $T_{PD}' = T_{PD} \times \sqrt{1 + C_D/C_0} = 3.29 \text{ ns/ft.}$

Is this a transmission line? $2 \times T_{PD}' \times T_{race}$ Length = 2×3.29 ns/ft x 2/3 ft = 4.38 ns. Since this is greater than T_R or T_F , termination is recommended.

For a trace this long, the rise and fall times are too fast to handle without termination. Trace length does not directly figure into the calculations for T_{PD} or Z_O , but it is an important factor in the relationship that determines if a trace is a transmission line.

EXAMPLE 3: LATTICE DIAGRAM

Chip A is driving an 8-in 90- Ω stripline trace on a glass-epoxy PCB (Er = 4.7) loaded with four devices (chip B) of 15-pF load capacitance each. Chip A has an output low impedance of 20 Ω and an output high impedance of 120 Ω . Chip B has a very large input impedance (100 k Ω). Examine voltages at each end of the trace by using a lattice diagram.

Calculate Zo' and TPD'

 $Z_{0}' = Z_{0} / \sqrt{1 + C_{D} / C_{0}}$

 $T_{PD} = T_{PD} \times \sqrt{1 + C_D/C_0}$

 $C_D = (4 \text{ devices x } (15 \text{ pF/device})) / 8 \text{ in of trace} = 7.5 \text{ pF/in}.$

To calculate C_O, first calculate T_{PD} for a stripline of $E_R = 4.7$ using the equations in Figure 3(c). T_{PD} = 2.20 ns/ft.

Calculate intrinsic capacitance: $C_O = T_{PD}/Z_O = 2.04 \text{ pF/in}.$

Inserting the C_D and C_D values yields: $Z_{O}' = 41.6 \Omega$ and $T_{PD}' = 4.76$ ns/ft.

The following procedure is outlined in LATTICE DIAGRAM (see Figure 5(a)).

Switching Levels

V_{OH} = 4.75 V, V_{OL} = 0.25 V.

Output High to Output Low

 $\Delta V_{OUt} = V_{FINAL} - V_{INITIAL} = V_{OL} - V_{OH} = -4.50 V.$

Use $Z_D = 20 \Omega$ because the final value is the driven low case.

The voltage divider at the driving end of the trace for $Z_D = 20 \ \Omega$ and $Z_O' = 41.6 \ \Omega$ gives: $\Delta V_0 = \Delta V_{OUT} \times \frac{Z_O'}{Z_O' + Z_D} = -3.04 \ V$.

Calculate Reflection Coefficients

$$\rho_{\rm S} = \frac{Z_{\rm D} - Z_{\rm O}'}{Z_{\rm D} + Z_{\rm O}'} = \frac{20 - 41.6}{20 + 41.6} = -0.351$$
$$\rho_{\rm L} = \frac{Z_{\rm L}' - Z_{\rm O}'}{Z_{\rm L} + Z_{\rm O}'} = \frac{100k - 41.6}{100k + 41.6} \approx 1 \ (=0.999)$$

The voltages and currents down the trace are modified proportionally with the reflection coefficients. $V_{INITIAL} = V_{OH} = 4.75 V$.

$$\begin{split} &V_0 = \Delta V_0 + V_{\text{INITIAL}} = 1.71 \text{ V.} \\ &V_1 = \Delta V_0 \times (1 + \rho_L) + V_{\text{INITIAL}} = -1.33 \text{ V.} \\ &V_2 = \Delta V_0 \times \rho_L \times (1 + \rho_S) + V_0 = -0.261 \text{ V.} \\ &V_3 = \Delta V_0 \times \rho_L \times \rho_S \times (1 + \rho_L) + V_1 = 0.803 \text{ V.} \\ &V_4 = \Delta V_0 \times \rho_L^2 \times \rho_S \times (1 + \rho_S) + V_2 = 0.430 \text{ V.} \\ &V_5 = \Delta V_0 \times \rho_L^2 \times \rho_S^2 \times (1 + \rho_L) + V_3 = 0.058 \text{ V.} \\ &V_6 = \Delta V_0 \times \rho_L^3 \times \rho_S^2 \times (1 + \rho_S) + V_4 = 0.188 \text{ V.} \\ &V_7 = \Delta V_0 \times \rho_L^3 \times \rho_S^3 \times (1 + \rho_L) + V_5 = 0.319 \text{ V.} \end{split}$$

From Figure 5(a), V_{FINAL} is calculated:

$$V_{\text{FINAL}} = \Delta V_{\text{OUT}} \times \frac{Z_{\text{L}}}{Z_{\text{L}} + Z_{\text{D}}} + V_{\text{INITIAL}} = -4.5 \times \frac{100 \text{ k}}{100 \text{ k} + 20} + 4.75 = 0.251 \text{ V}.$$

Notice that the voltages are settling towards 0.251 V, which is the final value in this transition.

The voltage versus time plots are shown in Figure A-1:




Figure A-1. Example 3 Unterminated High-to-Low Switching Results

Output Low to Output High

 $\Delta V_{OUT} = V_{FINAL} - V_{INITIAL} = V_{OH} - V_{OL} = 4.50 \text{ V}.$

For this case, $Z_D = 120 \Omega$, since the final state is the high-driving state.

The voltage divider at the driving end of the trace for $Z_D = 120 \ \Omega$ and $Z_O' = 41.6 \ \Omega$ gives: $\Delta V_0 = \Delta V_{OUT} x \frac{Z_O'}{Z_O' + Z_D} = 1.16 \ V.$

Calculate Reflection Coefficients

$$\rho_{S} = \frac{Z_{D} - Z_{O}'}{Z_{D} + Z_{O}'} = \frac{120 - 41.6}{120 + 41.6} = 0.485$$
$$\rho_{L} = \frac{Z_{L} - Z_{O}'}{Z_{L} + Z_{O}'} = \frac{100k - 41.6}{100k + 41.6} \approx 1 \ (=0.999)$$

The voltages and currents down the trace are modified proportionally with the reflection coefficients. The initial voltage is the logic-low state = 0.25 V.

$$\begin{split} &\mathsf{V}_0 = \Delta\mathsf{V}_0 + \mathsf{V}_{\mathsf{INITIAL}} = 1.41 \; \mathsf{V}. \\ &\mathsf{V}_1 = \Delta\mathsf{V}_0 \; \mathsf{x} \; (1 + \rho_L) + \mathsf{V}_{\mathsf{INITIAL}} = 2.57 \; \mathsf{V}. \\ &\mathsf{V}_2 = \Delta\mathsf{V}_0 \; \mathsf{x} \; \rho_L \; \mathsf{x} \; (1 + \rho_S) + \mathsf{V}_0 = 3.13 \; \mathsf{V}. \\ &\mathsf{V}_3 = \Delta\mathsf{V}_0 \; \mathsf{x} \; \rho_L \; \mathsf{x} \; \rho_S \; \mathsf{x} \; (1 + \rho_L) + \mathsf{V}_1 = \; 3.69 \; \mathsf{V}. \\ &\mathsf{V}_4 = \Delta\mathsf{V}_0 \; \mathsf{x} \; \rho_L^2 \; \mathsf{x} \; \rho_S \; \mathsf{x} \; (1 + \rho_S) + \mathsf{V}_2 = 3.96 \; \mathsf{V}. \\ &\mathsf{V}_5 = \Delta\mathsf{V}_0 \; \mathsf{x} \; \rho_L^2 \; \mathsf{x} \; \rho_S^2 \; \mathsf{x} \; (1 + \rho_L) + \mathsf{V}_3 = 4.23 \; \mathsf{V}. \\ &\mathsf{V}_6 = \Delta\mathsf{V}_0 \; \mathsf{x} \; \rho_L^3 \; \mathsf{x} \; \rho_S^2 \; \mathsf{x} \; (1 + \rho_S) + \mathsf{V}_4 = 4.36 \; \mathsf{V}. \\ &\mathsf{V}_7 = \Delta\mathsf{V}_0 \; \mathsf{x} \; \rho_L^3 \; \mathsf{x} \; \rho_S^3 \; \mathsf{x} \; (1 + \rho_L) + \mathsf{V}_5 = \; 4.50 \; \mathsf{V}. \\ &\mathsf{V}_{\mathsf{FINAL}} = \Delta\mathsf{V}_{\mathsf{OUT}} \; \mathsf{x} \; \frac{\mathsf{Z}_{\mathsf{L}'}}{\mathsf{Z}_{\mathsf{L}'} \; \mathsf{Z}_{\mathsf{D}}} + \mathsf{V}_{\mathsf{INITIAL}} = 4.5 \; \mathsf{x} \; \frac{100k}{100k \; + \; 20} \; + 0.25 = 4.75 \; \mathsf{V}. \end{split}$$

In this case, the voltage creeps up toward the final value of 4.75 V. The ringing effects are not as severe as the high-to-low case, but the high-voltage value is not reached until several propagation delays have transpired. The stair-stepping occurs because the loaded characteristic impedance is lower than the output impedance of the driving device. In the first case, ringing occurs because the output impedance of the driving device is lower than the loaded characteristic impedance than the loaded characteristic impedance of the driving device is lower than the loaded characteristic impedance of the trace.

The voltage versus time plots are shown in Figure A-2:




Figure A-2. Example 3 Unterminated Low-to-High Switching Results

EXAMPLE 4: LATTICE DIAGRAM WITH SERIES TERMINATION

The conditions are the same as Example 3. A series termination resistor of 25 Ω is inserted to reduce ringing in the high-to-low switching state. The lattice diagram analysis for both states is performed to show the series termination tradeoffs in this situation.

Series Termination

For series termination, a resistor is placed in series at the driving device's output, altering the output impedance value used in the calculations.

 $Z_D' = Z_D + R_S$, where R_S is the series resistor and Z_D' is the new output impedance value used in calculations.

Output-High to Output-Low Switching

Choose $R_S = 25 \Omega$. Now $Z_D' = Z_D + R_S = 25 + 20 = 45 \Omega$.

 Z_0 ' remains the same (41.6 Ω).

Recalculate ps

$$\rho_{\rm S} = \frac{Z_{\rm D} - Z_{\rm D}'}{Z_{\rm D} + Z_{\rm O}'} = \frac{45 - 41.6}{45 + 41.6} = 0.0393$$
$$\rho_{\rm L} = \frac{Z_{\rm L} - Z_{\rm O}'}{Z_{\rm L} + Z_{\rm O}'} = \frac{100k - 41.6}{100k + 41.6} \approx 1 \ (=0.999)$$

Calculate Voltages

Output voltage levels are $V_{OH} = 4.75 \text{ V}$, $V_{OL} = 0.25 \text{ V}$.

For the high-to-low case, $\Delta V_{OUT} = V_{FINAL} - V_{INITIAL} = V_{OL} - V_{OH} = -4.5 V$.

The voltage divider at the driving end of the trace yields:

$$\Delta V_0 = \Delta V_{OUT} \times \frac{Z_0'}{Z_0' + Z_D} = -2.16 \text{ V}.$$

The voltages and currents down the trace are modified proportionally with the reflection coefficients. Use initial voltage of high case (= 4.75 V).

 $V_0 = \Delta V_0 + V_{INITIAL} = 2.59 V.$

$$\begin{split} &\mathsf{V}_1 = \Delta \mathsf{V}_0 \times (1+\rho_L) + \mathsf{V}_{\mathsf{INITIAL}} = 0.429 \; \mathsf{V}. \\ &\mathsf{V}_2 = \Delta \mathsf{V}_0 \times \rho_L \times (1+\rho_S) + \mathsf{V}_0 = 0344 \; \mathsf{V}. \\ &\mathsf{V}_3 = \Delta \mathsf{V}_0 \times \rho_L \times \rho_S \times (1+\rho_L) + \mathsf{V}_1 = \; 0.259 \; \mathsf{V}. \\ &\mathsf{V}_4 = \Delta \mathsf{V}_0 \times \rho_L^2 \times \rho_S \times (1+\rho_S) + \mathsf{V}_2 = 0.256 \; \mathsf{V}. \\ &\mathsf{V}_5 = \Delta \mathsf{V}_0 \times \rho_L^2 \times \rho_S^2 \times (1+\rho_L) + \mathsf{V}_3 = 0.252 \; \mathsf{V}. \\ &\mathsf{V}_6 = \Delta \mathsf{V}_0 \times \rho_L^3 \times \rho_S^2 \times (1+\rho_S) + \mathsf{V}_4 = 0.252 \; \mathsf{V}. \\ &\mathsf{V}_7 = \Delta \mathsf{V}_0 \times \rho_L^3 \times \rho_S^3 \times (1+\rho_L) + \mathsf{V}_5 = 0.252 \; \mathsf{V}. \end{split}$$

The termination reduces the ringing as the voltage settles to its final voltage level of 0.252 V. It is important to note that the first waveform (V₀) is a half-voltage waveform. This places the output in the region between logic levels in which noise on the trace may cause receiving devices to switch unpredictably, but only for a short time $(2 \times T_{PD})$. Also, the devices at the receiving end of trace see the full waveform after one propagation delay; whereas, the driving device (and devices near it) see it after two propagation delays.

The voltage versus time plots are shown in Figure A-3:




Figure A-3. Example 4 Series Terminated High-to-Low Switching Results

This is a good fix for the ringing in the high-to-low switching event. To get a complete idea of the impact of the series resistor, the low-to-high event must be examined.

Output-Low to Output-High Switching

 $\Delta V_{OUT} = V_{FINAL} - V_{INITIAL} = V_{OH} - V_{OL} = 4.5 V.$

For this case, $Z_D' = Z_D + R_S = 120 \Omega + 25 \Omega = 145 \Omega$, since the final state is the high-driving state and $Z_{OH} = 120 \Omega$.

The voltage divider at the driving end of the trace for $Z_D' = 145 \ \Omega$ and $Z_O' = 41.6 \ \Omega$ yields: $\Delta V_0 = \Delta V_{OUT} \times \frac{Z_O'}{Z_O' + Z_D} = 1.00 \ V.$

Calculate Reflection Coefficients

$$\rho_{\rm S} = \frac{Z_{\rm D} - Z_{\rm O}'}{Z_{\rm D} + Z_{\rm O}'} = \frac{145 - 41.6}{145 + 41.6} = 0.554$$

$$\rho_{\rm L} = \frac{Z_{\rm L} - Z_{\rm O}'}{Z_{\rm L} + Z_{\rm O}'} = \frac{100k - 41.6}{100k + 41.6} \approx 1 \ (=0.999)$$

The voltages and currents down the trace are modified proportionally with the reflection coefficients. The initial voltage is the logic-low state = 0.25 V.

$$\begin{split} &V_0 = \Delta V_0 + V_{\text{INITIAL}} = 1.25 \text{ V.} \\ &V_1 = \Delta V_0 \times (1 + \rho_L) + V_{\text{INITIAL}} = 2.25 \text{ V.} \\ &V_2 = \Delta V_0 \times \rho_L \times (1 + \rho_S) + V_0 = 2.81 \text{ V.} \\ &V_3 = \Delta V_0 \times \rho_L \times \rho_S \times (1 + \rho_L) + V_1 = 3.37 \text{ V.} \\ &V_4 = \Delta V_0 \times \rho_L^2 \times \rho_S \times (1 + \rho_S) + V_2 = 3.67 \text{ V.} \\ &V_5 = \Delta V_0 \times \rho_L^2 \times \rho_S^2 \times (1 + \rho_L) + V_3 = 3.98 \text{ V.} \\ &V_6 = \Delta V_0 \times \rho_L^3 \times \rho_S^2 \times (1 + \rho_S) + V_4 = 4.15 \text{ V.} \\ &V_{\text{FINAL}} = \Delta V_{\text{OUT}} \times \frac{Z_L'}{Z_L' + Z_D} + V_{\text{INITIAL}} = 4.5 \times \frac{100k}{100k + 145} + 0.25 = 4.74 \text{ V.} \end{split}$$

The series termination exaggerates the low-to-high stair-stepping from the unterminated state because the output impedance of the driving device is larger than the unterminated state (Z_D ' = 145 Ω ; Z_D = 120 Ω), which is exaggerated when the termination is added. This illustrates one of the sequences involved in terminating lines—one undesirable effect is reduced while another is exaggerated.

The voltage versus time plots are shown in Figure A-4:




Figure A-4. Example 4 Series Terminated Low-to-High Switching Results

EXAMPLE 5: LATTICE DIAGRAM WITH PARALLEL TERMINATION

The trace characteristics are identical to the previous two examples. Now a parallel resistor is placed at the end of the trace to absorb the energy of the switching wave. This implementation also represents the ac switching events that occur when a RC network is not changed when the voltage initially switches.

In the parallel termination scheme, a resistor of value Z_0' is placed at the receiving device's end of the trace. Since $Z_0' = 41.6 \Omega$, choose $Z_L' = 40 \Omega$.

Output High to Output Low

 $Z_D = 20 \Omega$ in the low-driving case. $Z_O' = 41.6 \Omega$.

Recalculate Reflection Coefficients

$$\rho_{\rm S} = \frac{Z_{\rm D} - Z_{\rm O}'}{Z_{\rm D} + Z_{\rm O}'} = \frac{20 - 41.6}{20 + 41.6} = -0.351$$

$$\rho_{L} = \frac{Z_{L} - Z_{O}'}{Z_{L} + Z_{O}'} = \frac{40 - 41.6}{40 + 41.6} = 0.0196$$

This is the same source reflection coefficient as the unterminated case. The change in reflection coefficients due to the parallel termination is seen in ρ_{I} :

Calculate Voltages

 $\Delta V_{OUT} = V_{FINAL} - V_{INITIAL} = V_{OL} - V_{OH} = -4.5 V.$

The voltage divider at the driving end of the trace gives:

$$\Delta V_0 = \Delta V_{OUT} \times \frac{Z_0'}{Z_0' + Z_D} = -4.5 \times \frac{41.6}{41.6 + 20} = -3.04 \text{ V}.$$

Using $V_{INITIAL} = 4.75$ V, the voltages are:

$$V_0 = \Delta V_0 + V_{\text{INITIAL}} = 1.71 \text{ V}.$$

$$V_1 = \Delta V_0 \times (1 + \rho_L) + V_{\text{INITIAL}} = 1.65 \text{ V}.$$

$$V_2 = \Delta V_0 \times \rho_1 \times (1 + \rho_S) + V_0 = 1.67 \text{ V}.$$

$$V_3 = \Delta V_0 \times \rho_1 \times \rho_S \times (1 + \rho_1) + V_1 = 1.67 V.$$

The effect of driving the line low is not achieved because of the relationship between Z_D and Z_L '. The final value depends on the voltage divider at the load where Z_L ' is the value of the parallel impedance of the termination resistor and the load impedance. Since the termination resistor (R_T) is much smaller than the load impedance ($R_T = 40 \ \Omega$, $Z_L = 100 \ k\Omega$), it is effectively the parallel impedance value. (Recall calculations for parallel resistance from circuit theory:

$$Z_{L}' = \frac{R_{T} \times Z_{L}}{R_{T} + Z_{L}} \approx 40\Omega).$$

$$V_{\text{FINAL}} = \Delta V_{\text{OUT}} \times \frac{Z_{L}'}{Z_{L}' + Z_{D}} + V_{\text{INITIAL}} = -4.5 \times \frac{40}{40 + 20} + 4.75 = 1.75 \text{ V}.$$

Most driving devices can drive to the low-logic state because the output impedance of the driving device changes as additional current is pumped into the circuit. With the nondynamic impedances used in the lattice diagram method, the final output low value is not reached, which is a limitation of this hand-analysis method.

For illustration of the parallel method, choose a larger Z_L' that allows the final output low value to be reached. For this case, choose Z_L' = 300 Ω . Check final voltage: V_{FINAL} = $\Delta V_{OUT} \times \frac{Z_L'}{Z_L' + Z_D} + V_{INITIAL} = -4.5 \times \frac{300}{300 + 20} + 4.75 = 0.531$ V. This is an acceptable final voltage because it is less than the maximum input logic-low level (0.8 V).

Recalculate Reflection Coefficients

$$\rho_{\rm S} = \frac{Z_{\rm D} - Z_{\rm O}'}{Z_{\rm D} + Z_{\rm O}'} = \frac{20 - 41.6}{20 + 41.6} = -0.351$$
$$\rho_{\rm L} = \frac{Z_{\rm L} - Z_{\rm O}'}{Z_{\rm L} + Z_{\rm O}'} = \frac{300 - 41.6}{300 + 41.6} = 0.756.$$

The voltage divider at the driving end of the trace yields:

$$\Delta V_0 = \Delta V_{OUT} \times \frac{Z_0'}{Z_0' + Z_D} = -3.04 \text{ V}.$$

Using $V_{INITIAL} = 4.75$ V, the voltages at each end are:

$$V_0 = \Delta V_0 + V_{INITIAL} = 1.71 V.$$

$$\begin{split} &V_1 = \Delta V_0 \times (1 + \rho_L) + V_{\text{INITIAL}} = -0.588 \text{ V.} \\ &V_2 = \Delta V_0 \times \rho_L \times (1 + \rho_S) + V_0 = 0.218 \text{ V.} \\ &V_3 = \Delta V_0 \times \rho_L \times \rho_S \times (1 + \rho_L) + V_1 = 0.828 \text{ V.} \\ &V_4 = \Delta V_0 \times \rho_L^2 \times \rho_S \times (1 + \rho_S) + V_2 = 0.614 \text{ V.} \\ &V_5 = \Delta V_0 \times \rho_L^2 \times \rho_S^2 \times (1 + \rho_L) + V_3 = 0.453 \text{ V.} \\ &V_6 = \Delta V_0 \times \rho_L^3 \times \rho_S^2 \times (1 + \rho_S) + V_4 = 0.509 \text{ V.} \\ &V_7 = \Delta V_0 \times \rho_L^3 \times \rho_S^3 \times (1 + \rho_L) + V_5 = 0.552 \text{ V.} \end{split}$$

The voltage versus time plots are shown in Figure A-5:




Figure A-5. Example 5 Parallel Terminated High-to-Low Switching Results

As shown earlier, the final voltage is 0.531. In this case, notice that the first voltage ($V_0 = 1.71$ V) at the driving device falls in the intermediate zone between logic states because Z_0 ' and Z_D are close in value (41.6 and 20.0 Ω 's, respectively), similarly to the unterminated case. The ringing is reduced at the

load but still exists. As with the series termination, this reduces the ringing in the high-to-low-switching event. The low-to-high-switching event must be examined, too.

Output-Low to Output-High Switching

$$\Delta V_{OUT} = V_{FINAL} - V_{INITIAL} = V_{OH} - V_{OL} = 4.5 V.$$

For this case, $Z_D = 120 \Omega$, since the final state is the high-driving state. The voltage divider at the driving end of the trace for $Z_D = 120 \Omega$ and $Z_O' = 41.6 \Omega$:

$$\Delta V_0 = \Delta V_{OUT} \times \frac{Z_0'}{Z_0' + Z_D} = 1.16 \text{ V}.$$

Calculate Reflection Coefficients

$$\rho_{\rm S} = \frac{Z_{\rm D} - Z_{\rm O}'}{Z_{\rm D} + Z_{\rm O}'} = \frac{120 - 41.6}{120 + 41.6} = 0.485$$
$$Z_{\rm L} - Z_{\rm O}' = 300 - 41.6$$

$$\rho_{\rm L} = \frac{Z_{\rm L} - Z_{\rm O}}{Z_{\rm L} + Z_{\rm O}} = \frac{300 + 41.6}{300 + 41.6} = 0.756$$

The initial voltage is the logic-low state = 0.25 V.

$$\begin{split} &V_0 = \Delta V_0 + V_{\text{INITIAL}} = 1.41 \text{ V.} \\ &V_1 = \Delta V_0 \times (1 + \rho_L) + V_{\text{INITIAL}} = 2.29 \text{ V.} \\ &V_2 = \Delta V_0 \times \rho_L \times (1 + \rho_S) + V_0 = 2.71 \text{ V.} \\ &V_3 = \Delta V_0 \times \rho_L \times \rho_S \times (1 + \rho_L) + V_1 = 3.04 \text{ V.} \\ &V_4 = \Delta V_0 \times \rho_L^2 \times \rho_S \times (1 + \rho_S) + V_2 = 3.19 \text{ V.} \\ &V_5 = \Delta V_0 \times \rho_L^2 \times \rho_S^2 \times (1 + \rho_L) + V_3 = 3.31 \text{ V.} \\ &V_{\text{FINAL}} = \Delta V_{\text{OUT}} \times \frac{Z_L}{Z_L} + V_{\text{INITIAL}} = 4.5 \times \frac{300}{300 + 120} + 0.25 = 3.46 \text{ V.} \end{split}$$

The voltage versus time plots are shown in Figure A-6:




Figure A-6. Example 5 Parallel Terminated Low-to-High Switching Results

The final voltage predicted (3.46 V) is not the final output high voltage desired (4.75 V), but it is the new quiescent value, assuming the driving device does not supply additional current. Since the output impedance of the driving device is greater than the loaded characteristic impedance, stair-stepping occurs during the switching. Any additional load exaggerates the stair-stepping, which is the case when either parallel or series termination is added.

The major drawback with the parallel method of termination is the current consumed. The dc current for the high state would be:

$$I_{FINAL} = \frac{\Delta V_{OUT}}{Z_{L} + Z_{D}} + I_{INITIAL} = \frac{4.5}{320} + 14.9 \text{ mA} = 28.9 \text{ mA}$$

This dc current requirement violates the drive capability of many devices.

To solve this dc current drive issue, the RC termination scheme is recommended. In the first switching events of the circuit, the capacitor is not charged thus it acts identically as the parallel resistor tied to ground. After the voltage settles, the capacitor charges to the final voltage level and no dc current flows. The capacitor's value ranges between 200-600 pF, and the resistor's value is near Z_0 '. The RC time constant must be less than twice the loaded propagation delay; otherwise, the RC network adds to the ringing.

For this case, use $Z_L' = 300 \ \Omega$ and $C = 300 \ pF$. Since the time constant is 90 ns, this scheme should be satisfactory. The voltage and current levels during switching follow those given in the parallel termination resistor calculations for $R_T = 300 \ \Omega$.

For designers who would like to experiment with various trace configurations and termination schemes, a spreadsheet of the formulas provides quick comparisons of the trade-offs involved in transmission line effects. Sample spreadsheets for Examples 1–3 are as follows:

ER (Dielectric Constant)	4.700	4.700	
H (Dielectric Thickness)	12.000 in/1000	12.000 in/1000	
T (Trace Thickness)	2.000 in/1000	2.000 in/1000	
W (Trace Width)	10.000 in/1000	10.000 in/1000	
ZO (Characteristic Impedance)	69.363 Ω	69.363 Ω	
TPD (Unit Propagation Delay)	1.733 ns/ft	1.7.33 ns/ft	
CO (Intrinsic Capacitance)	2.082 pF/in	2.082 pF/in	
L(Length of Trace)	4.000 in	6.000 in	
n (Number of Devices on Trace)	6.000	4.000	
CI (Load Capacitance of Each Device)	7.000 pF	7.000 pF	
CD (Distributed Capacitance)	10.500 pF/in	4.667 pF/in	
ZO' (Loaded Characteristic Impedance)	28.214 Ω	38.524 Ω	
TPD' (Loaded Propagation Delay)	4.260 ns/ft	3.120 ns/ft	
TR or TF (Lesser of Rise and Fall Times)	3.000 ns	3.000 ns	
Round-Trip Time (2*TPD'*I)	2.840 ns	3.120 ns	
Need Termination? $(2^{T}PD'^{*} \leq T_R \text{ or } T_F)$	0.160 ns	-0.120 ns	
If results from previous line < 0, then further investigation is needed.			

Calculations of Surface Microstrip PCB Traits (Example 1 Configuration)

ER (Dielectric Constant)	4.600	4.600
B (Overall Dielectric Thickness)	20.000 in/1000	20.000 in/1000
T (Trace Thickness)	1.400 in/1000	1.400 in/1000
W (Trace Width)	6.000 in/1000	6.000 in/1000
ZO (Characteristic Impedance)	50.725 Ω	50.725 Ω
ZO Formula Valid for W/(B-T)<0.35 and T/B<0.25	0.323 0.070	0.323 0.070
TPD (Unit Propagation Delay)	2.181 ns.ft	2.181 ns/ft
Co (Intrinsic Capacitance)	3.583 pF/in	3.583 pF/in
L (Length of Trace)	8.000 in	4.000 in
n (Number of Devices on Trace)	4.000	2.000
CI (Load Capacitance of Each Device)	15.000 pF	15.000 pF
CD (Distributed Capacitance)	7.500 pF/in	7.500 pF/in
ZO' (Loaded Characteristic Impedance)	28.843 Ω	28.843 Ω

3.836 ns/ft

3.000 ns

5.115 ns

3.836 ns/ft

3.000 ns

2.557 ns 0.443 ns

Calculations of Surface Microstrip PCB Traits (Example 2 Configuration)

Need Termination? ($2^{T}PD'^{*} \leq TR$ or	-2.115 ns	
T _F)		
If results from previous line < 0, then furt	her investigation is needed	•

TPD'(Loaded Propagation Delay)

Round-Trip Time (2*TpD**I)

TR or TF (Lesser of Rise and Fall Times)

Lattice	Dia	gram Worksheet
		High-to-low Case)

Z _O (Characteristic Impedance)	90.000 Ω	
TPD (Propagation Delay)	2.200 ns/ft	
CO (Intrinsic Capacitance)	2.037 pF/in	
L(Length of Trace)	8.000 in	
n (Number of Devices on Trace)	4.000	
CI (Load Capacitance of Each Device)	15.000 pF	
CD (Distributed Capacitance)	7.500 pF/in	
ZO' (Loaded Characteristic Impedance)	41.594 Ω	
TPD' (Loaded Propagation Delay)	4.760 ns/ft	
VOH (Output High Voltage)	4.750 V	
VOL (Output Low Voltage)	0.250 V	
Z _D (Output Impedance of Driving Device) 20.000 Ω		
ZI (Input Impedance of Driving Device)	100000.000 Ω	
VINITIAL = VOH	4.750 V	
$\Delta V_{OUT} = V_{OL} - V_{OH}$	-4.500 V	
$\Delta V_0 = \Delta V_{OUT} + (Z_O'/(Z_O' + Z_D))$	-3.039 V	
$V_{FINAL} = \Delta V_{OUT} * (Z_I '/(Z_I' + Z_D)) + V_{INITIAL}$	0.251 V	
$\rho_{S} = (Z_{D} - Z_{O})/(Z_{D} + Z_{O})$	-0.351	
$\rho_{L} = (Z_{I} - Z_{O}')/(Z_{I} + Z_{O}')$	0.999	

Voltages	Source Voltage	Receiver Voltage	Time
VINITIAL	4.750	4.750	Τį
Vo	1.711	4.750	T ₀
V ₁	1.711	-1.325	Τ1
V ₂	-0.261	-1.325	Т2
V ₃	-0.261	0.803	Тз
V4	0.430	0.803	Т4
V5	0.430	0.803	T5
V ₆	0.188	0.058	Т6
٧7	0.188	0.319	Τ7
Final Voltages	0.251	0.251	

Z _O (Characteristic Impedance)	90.000 Ω	
TPD (Propagation Delay)	2.200 ns/ft	
CO (Intrinsic Capacitance)	2.037 pF/in	
I (Length of Trace)	8.000 in	
n (Number of Devices on Trace)	4.000	
CI (Load Capacitance of Each Device)	15.000 pF	
CD (Distributed Capacitance)	7.500 pF/in	
ZO' (Loaded Characteristic Impedance)	41.594 Ω	
TPD' (Loaded Propagation Delay)	4.760 ns/ft	
VOH (Output High Voltage)	4.750 V	
VOL (Output Low Voltage)	0.250 V	
ZD (Output Impedance of Driving Device)	120.000 Ω	
ZI (Input Impedance of Driving Device)	100000.000 Ω	
VINITIAL = VOH	0.250 V	
ΔVOUT = VOL-VOH	4.500 V	
$\Delta V_0 = \Delta V_{OUT} * (Z_O '/(Z_O' + Z_D))$	1.158 V	
$V_{FINAL} = \Delta V_{OUT} (Z_I / (Z_I + Z_D)) + V_{INITIAL}$	4.745 V	
$\rho_{\rm S} = (Z_{\rm D} - Z_{\rm O})/(Z_{\rm D} + Z_{\rm O})$	0.485	
$\rho_{L} = (Z_{I} - Z_{O})/(Z_{I} + Z_{O})$	0.999	

Lattice Diagram Worksheet (Example 3: Low-to-High Case)

Voltages	Source Voltage	Receiver Voltage	Time
VINITIAL	0.250	0.250	TI
Vo	1.408	0.250	T ₀
V ₁	1.408	2.566	T ₁
V2	3.127	2.566	T2
V3	3.127	3.688	Тз
V4	3.960	3.688	T4
V5	3.960	4.232	Т5
V ₆	4.364	4.232	Т6
٧7	4.364	4.496	T7
Final Voltages	4.745	4.745	ş

EXAMPLE 6: BERGERON PLOT

A Motorola FACT device drives two MC88200s over an unterminated 5-in surface microstrip laid out in a daisy-chain configuration with a characteristic impedance of 70 Ω and a dielectric constant of 4.7.

The Bergeron plot method will be used as outlined in Reference 6 (page 2-3). The V_{IN} versus I_{IN} curve for the MC88200s is given in this example. These are hand-drawn approximations, not simulated or measured values (i.e., these are for exercise only).

Calculate Zo'

$$Z_{O}' = \frac{Z_{O}}{\sqrt{1 + C_{D}/C_{O}}}$$

Find the intrinsic and distributed capacitance values:

 C_{O} = T_{PD} / Z_{O} = 1.017 x $\sqrt{0.475E_{R}+0.67}$ / Z_{O} = 1.73 ns/ft / 70 Ω = 2.06 pF/in.

$$C_D = 2 \times 15 \text{ pF} / 5 \text{ in} = 6 \text{ pF/in}.$$

$$Z_{O}' = \frac{70}{\sqrt{1 + 6.00/2.06}} = 35.4 \,\Omega.$$
 For simplicity, use 35 Ω.

This value of 35 Ω is used as a slope throughout the Bergeron plot analysis. To graph it, select voltages and currents whose differences provide an impedance of 35 Ω . For example, to get a 35- Ω slope, choose one voltage and current point at the 0-V and 0-mA point. The second point should be 3.5 V and 100 mA for a positive 35- Ω slope or 3.5 V and -100 mA for a negative 35- Ω slope (Z_O' = V/I). Lines drawn parallel to this are used throughout the plot.

Bergeron Plot Method

- Start at a quiescent point (intersection of V_{OL}/I_{OL} or V_{OH}/I_{OH} and V_{IN}/I_{IN}). For the high-to-low transition, start at the high quiescent point; for the low-to-high transition, start at the low quiescent point.
- 2. Draw line with slope of $+Z_O'$ for a low-to-high transition or $-Z_O'$ for a high-tolow transition. This intersects with a V_{OL}/I_{OL} or V_{OH}/I_{OH} line, indicating the voltage and current seen at the discontinuity between the output driving device and the trace.


- 3. Draw a line of slope $\pm Z_0$ ' whose sign is opposite to that of the first line drawn. This line intersects with the VIN/IIN line, which provides the voltage and current seen at the receiving device's input from the trace.
- 4. Repeat steps 2 and 3 until the Z_O' lines converge on the new quiescent point.
- 5. Take the voltage values at the intersections and plot these with respect to time. Intersection points on the V_{OL}/I_{OL} or V_{OH}/I_{OH} curves are voltages at the driving device; whereas, points on the V_{IN}/I_{IN} curves are voltages at the receiving device.

Each voltage step from a V_{OL}/I_{OL} or V_{OH}/I_{OH} line to a V_{IN}/I_{IN} line occurs in time T_{PD}'.

Comments

In the low-to-high case, the receiving devices experience voltages as high as 6.4 V; in the high-to-low case, they experience voltages as low as -1 V.

The Bergeron method (see Figure A-7) requires much less calculation than the lattice diagram method. It also does not assume a linear value for Z_O of the driving device. One drawback for the Bergeron plot is the availability of V/I curves. If the devices used have these curves available, then this is the preferred method of hand analysis. Also, these V/I curves vary over temperature, process, and supply voltage. To account for these factors in a worst-case manner may not always be straightforward. It is important to note this as a limitation.




LEGEND:

- - - - HIGH-TO-LOW TRANSITION - - - LOW-TO-HIGH TRANSITION

Figure A-7. Bergeron Plot

And the second second



The voltage versus time plots are shown in Figures A-8 and A-9:

Figure A-8. Example 6 Unterminated Low-to-High Switching Results




Figure A-9. Example 6 Unterminated High-to-Low Switching Results

EXAMPLE 7: BERGERON PLOT FOR DEVICES WITH HIGH-DRIVE CAPABILITIES

Determine the transmission line effects when a device designed to drive a heavy load is connected to four devices with a load capacitance of 15 pF each over an 8-in stripline trace that is laid out in daisy-chain configuration.

Trace Characteristics

B = 0.016 in, W = 0.006 in, T = 0.0014 in, and $E_R = 4.5$.

From stripline equations in Figure 3(c), Z_O = 45 Ω and T_{PD} = 2.16 ns/ft = 0.180 ns/in.


Calculate Effects of Load

 $C_D = 4$ devices x 15 pF/device/8 in = 7.5 pF/in.

 $C_0 = T_{PD} / Z_0 = 2.16 \text{ ns/ft}/45 \Omega \times 1000 \text{ pF/1 nF} \times 1 \text{ ft}/12 \text{ in} = 4 \text{ pF/in}.$

$$Z_{O}' = \frac{Z_{O}}{\sqrt{1 + C_{D}/C_{O}}} = 26.5 \ \Omega \approx 25 \ \Omega.$$

The Bergeron plot for $Z_0' = 25 \Omega$ is shown in Figure A-10.




LEGEND:

- · --- · -- HIGH-TO-LOW TRANSITION - --- LOW-TO-HIGH TRANSITION


Figure A-10. Bergeron Plot for Zo' = 25 Ω

The voltage versus time plots are shown in Figures A-11 and A-12:



NOTE: The load matches the drive capability of the driving device fairly well; there is some stairstepping in the low-to-high case but little undershoot in the high-to-low case.





NOTE: The load matches the drive capability of the driving device fairly well; there is some stairstepping in the low-to-high case but little undershoot in the high-to-low case.

Figure A-12. Unterminated High-to-Low Switching Results

EXAMPLE 8: BERGERON PLOT WITH PARALLEL TERMINATION

The device and trace configuration is identical to Example 7. The parallel form of termination is examined to demonstrate how the V/I curves are altered when it is used.

For parallel terminations, the V_{IN}/I_{IN} curve is modified such that its slope matches the value of the termination. Several different values are shown in Figure A-13.

Notice that the clamping effect from the diodes is applied, but the linear region follows the value of the termination.





Figure A-13. Bergeron Plot with Assorted Parallel or RC Terminations

To terminate the trace used in Example 7, use a 66.7- Ω resistor tied to ground. The V_{in}/I_{in} curve is altered by changing the linear region of the curve to follow the slope of the parallel resistor (66.7 Ω). This can be implemented as the RC, Thevenin, or parallel method.

Although the ringing is reduced, there is not much difference from the unterminated state because this particular driving device handles the heavily loaded trace well.



- LOW-TO-HIGH TRANSITION

Figure A-14. Bergeron Plot for Z_0 ' = 24 Ω with 66.7- Ω Parallel or RC Termination

EXAMPLE 9: BERGERON PLOT FOR A HEFTY OUTPUT DRIVING DEVICE CONNECTED TO A LIGHTLY LOADED TRACE

The same driving and receiving curves are used as in Examples 7 and 8, but a different characteristic impedance is used to illustrate what happens when a driving device that handles the heavily loaded trace (see Figure A-15) well is loaded lightly. Notice that the undershoot is greater and the ringing is substantial in the high-to-low switching case. There is less stair-stepping than in the case with $Z_0' = 25 \Omega$. The characteristic of this output buffer shown in Examples 7–9 is, if the trace is heavily loaded to match the high-to-low drive capabilities, then stair-stepping occurs in the low-to-high drive case; if the trace is lightly loaded to match the high-to-low drive is lightly loaded to match the low-to-high drive case is worse for the design and account for it accordingly.





Figure A-15. Bergeron Plot with $Z_0' = 70 \Omega$

To alleviate the ringing from the lightly loaded condition shown previously, terminate using a 100- Ω resistor implemented in parallel or RC fashion. The V_{IN}/I_{IN} curve is modified by using the slope of the parallel termination (100 Ω) for the linear region (see Figure A-16). This absorbs the ringing and overshoot well.



EXAMPLE 10: BERGERON PLOT FOR SERIES TERMINATION

For demonstration, use a trace with a loaded characteristic impedance of 50 Ω and devices with voltage versus current curves similar to the devices used in Examples 7, 8, and 9. The driving devices have similar output impedances for the high-to-low and low-to-high cases.

If a series resistor method is chosen for termination, the output curves of the driving device are modified. Z_D , the output impedance of the driving device, adds to R_S , the series resistor, to give the new output impedance, $Z_D' = 25 \Omega$. This is the slope of the output curves for the driving device at both the high and low quiescent points.

An example of a 25- Ω series termination is shown in Figure A-17. The total output impedance is shown in the high and low states as a line with slope of 25. In this case, overshoot and undershoot occur. The stair-stepping is no longer evident, and the ringing is minimal.




Figure A-17. Bergeron Plot for Z₀' = 50 Ω with 25- Ω Series Termination

AN1076

Speeding Up Horizontal Outputs

Prepared by Warren Schultz Motorola Discrete Applications August 1989

There are at least two ways to speed up a horizontal output stage. One is to design the transistor specifically for the application. That has been done with the SCANSWITCH series of horizontal output transistors. Another is to optimize the base drive. A very effective technique is to design the base drive backwards, i.e., start with the output transistor's device physics and work back to the horizontal oscillator. The base drive circuit described here takes this approach, and produces some rather interesting results.

TRANSISTOR SELECTION

In horizontal outputs, it turns out that most of the dissipation occurs as collector-emitter voltage rises during storage time. In other words, there is a tendency for the voltage rise waveform to be soft and rounded as opposed to abrupt and square. The parameter that describes this behavior is called dynamic desaturation. SCANSWITCH transistors are specifically designed to minimize dynamic desaturation, and simultaneously avoid collector current tailing.

Minimizing dynamic-desaturation requires a relatively wide base width. Monitor specific transistors, therefore, have wider bases than is normal for high voltage bipolars, and a somewhat unique set of characteristics. A drive strategy that optimizes the performance of the SCANSWITCH structure is outlined as follows.


DRIVE STRATEGY

Optimum drive strategy is driven by transistor physics. The conditions are:

- 1. Provide adequate drive just prior to turn-off to minimize dynamic desaturation.
- Avoid overdrive during any portion of the turn-on time to avoid tailing.
- Provide reverse base current that is independent of forward base current so that transistor performance can be optimized.
- Provide for a controlled rate of transition from forward to reverse drive to avoid tailing.
- Avalanche the base-emitter junction during fall time. This is especially important for wide base SCANSWITCH transistors.

SCANSWITCH is a trademark of Motorola Inc.

Typical techniques for driving horizontal outputs rely on a pulse transformer to supply forward base current, and a turn-off network that includes a series base inductor to limit the rate of transition from forward to reverse drive. The resulting base current waveform is shown in Figure 1A. If this waveform is compared to the representation of collector current that is shown in dashed lines, it can readily be seen that condition number 2 is violated. As is evident from Figure 1B, heavy overdrive is present at the beginning of the collector current ramp. In addition, condition number 1 is violated since heavy overdrive at the beginning is compensated by underdrive just prior to turn-off.



a.) Base and Collector Current Waveforms






Figure 1. Typical Base Drive

Heavy overdrive at the beginning of the collector current ramp is particularly significant since, bipolar transistors have a memory effect. In other words, the transistor will remember that it has been previously overdriven, for some period of time. For the 1000 volt to 1500 volt transistors that are used in horizontal outputs, there is a first order memory effect for roughly 5 µs, a second order effect for approximately 10 µs, and virtually no memory after 25 µs. As horizontal scan frequencies go up the memory effect becomes more and more important, since the time from which the worst overdrive occurs until the time that turn-off occurs gets shorter. At 64 kHz the memory effect is a first order design constraint. To comply with this constraint and satisfy condition number 1, it is necessary to ramp the base current, such that forced gain is approximately held constant.

A circuit that produces the required ramp and also meets all of the other conditions is shown schematically in Figure 2. In this circuit, a ramped forward current is produced when high side switch Q₂ applies B⁺ to the primary of T1. While Q2 is conducting, D1 is reverse biased and no current flows in the secondary. Forward base current, therefore, is a ramp that is determined by B⁺ and the primary inductance of T₁. When Q₂ is turned off, virtually all of the energy that was stored in T1 is available to produce reverse base current through the secondary winding, forward biased diode D1, and LB. With this arrangement, the amount of reverse base current is determined by the turns ratio and can be optimized for the type of device that is being driven. In addition, at turn-off the secondary of T1 is a true current source, with a compliance voltage high enough to avalanche the output transistor's base-emitter junction. As is common in horizontal output circuits, LB controls the rate of transition from forward to reverse drive.

At the front end, high side drive for T_1 is produced when an open collector horizontal input switches to ground, thereby turning on Q_1 . With this arrangement, Q_1 is configured as a current source. The values of R_1 , R_2 , & R_3 are specific to a 24 volt power supply and are designed to generate 20 milliamps at the collector of Q_1 . When present, this 20 milliamps flows through a forward biased diode in the MPSG1000 to turn on the gate of Q_2 . Gate voltage is limited by an 11 volt zener in the MPSG1000, which is the reason for current source drive. In the absence of an input current, the MPSG1000 switches R_3 to Q_2 's source, turning off the high side switch when the horizontal oscillator input goes high. A schematic of the MPSG1000 is included in the appendix.

In addition to meeting all of the conditions that are necessary for a high performance base drive, this approach has two important advantages. First, the configuration of T₁ allows L_B to be placed outside the path of forward base current. Therefore, at turn-off it is not necessary to expend energy to reverse current flow in a series base inductor. For a given LB more negative drive is obtained, and with it faster switching. The second advantage is also an important design constraint. Note that there is no resistor to limit forward base current, and therefore no power loss associated with setting the value of forward base current. The process of generating a ramp stores rather than dissipates energy. If the stored energy is used rather than wasted, forward base drive can be essentially "lossless." This will happen if the amount of energy stored in T1 to produce the ramp is equal to the amount of energy (EB(off)) that is required to turn off the output transistor. In other words, if B+ and the primary inductance of T1 (LP) are chosen such that $1/2L_{PlB}^2 = E_{B(off)}$, then the forward drive is essentially lossless. EB(off) is a new specification that is




Figure 2. Base Drive Schematic

included in the SCANSWITCH data sheets. It assumes an RBE of 22 ohms and targets a base-emitter avalanche time of 500 ns. If B + and Lp are not chosen in this way, either enough energy to adequately avalanche the output transistor's base-emitter junction will not be provided, or excess energy will show up in the output transistor as dissipation due to excess base-emitter avalanche time.

DESIGN EXAMPLE

A few simple steps are all that is required to compute nominal design values. As an example, let's assume a 64 kHz application with peak collector current of 6 amps and on-time (t_{On}) of 6.25 μ s. To start, base current is computed from data sheet test conditions for switching time. For the MJH16206 switching times are measured at 6.5 amps with a base drive of 1.5 amps, which implies a forced gain of 6.5/1.5 = 4.33. Applying the same forced gain to operation at 6 amps gives a base current of 1.4 amps. For this transistor E_B(off) is specified at 30 μ joules. Using this value, Lp and B⁺ are selected to give 1.4 amps of base current in a 6.25 μ s on-time and produce 1/2LpIB² = E_B(off) = 30 μ J. These values are computed in two steps given by equations 1 & 2.

(1) Lp = $2 \cdot E_{B(off)} / |B^2 = 2 \cdot 30 \cdot 10^{-6} / (1.4)^2 = 31 \ \mu H$ (2) B⁺ = Lp+ $|B/t(on) + 1 = 31 \cdot 10^{-6} \cdot 1.4 / 6.25 \cdot 10^{-6} + 1 = 8 \ Volts$

In this example the turns ratio for T₁ (n) is chosen as 13:4 and Lg is specified as 0.5 μ H. These values are found on the SCANSWITCH data sheet. When this information is not available, a good place to start for 1000 volt to 1500 volt horizontal output transistors is E_{B(off)} = 30 μ J, n = 12:4, and Lg = 1 μ H.

Data sheet values take into account the gain variation that is normally expected in a production environment. When using these values, performance of the distribution, as opposed to performance of individual units is optimized. The average part will look better with less forward base drive (lower B⁺), and all parts will perform better with a lower value of L_B if B⁺ has been adjusted for gain. Therefore, at very high frequencies, it is possible to further optimize performance by adjusting B⁺ to accommodate individual transistor characteristics.

RESULTS

The resulting base drive waveform is shown in Figure 3. It produces the output waveforms that are plotted in Figure 4, and a storage time of only 1 μ s. Both crossover losses and storage time are roughly half of what more common base drive techniques produce. Base-emitter voltage is plotted versus time along with collector current in Figure 5. Note that the base-emitter junction is avalanched for somewhat less than 1 μ s, which minimizes fall time. In very high frequency monitors, the avalanche time can also be used to provide immunity to dV/dt produced by the flyback pulse.

CONCLUSION

In order to get optimum performance from SCANSWITCH horizontal output transistors, there are

5 conditions which the base drive circuit must meet. When these conditions are all met, it is possible to significantly speed up horizontal outputs.





Figure 5. Avalanched VBE



/

AN1080

External-Sync Power Supply with Universal Input Voltage Range for Monitors

By S.K. Tong and K.T. Cheng

ABSTRACT

This paper describes the design of a low-cost 90 W flyback switching power supply for a multi-sync color monitor. In order to minimize the screen interference from the switching noise, the power supply can be automatically synchronize at the fixed frequency of the horizontal scanning frequency (15 to 32 kHz) of the color monitor. The line and load regulations of the power supply are excellent. Also, a new universal input-voltage adaptor enables the power supply to operate at two input voltage ranges, 90-130 Vac or 180-260 Vac. It can minimize the ripple current requirement of the input bulk capacitors and the stresses on the power switch. The design demonstrates how to use recently introduced components in a low-cost power supply. The state-ofthe-art perforated emitter epi-collector bipolar power transistor MJE18004 and opto-isolator MOC8102 are utilized.

1. INTRODUCTION

As the resolution of modern color display increases, the power supply for these high-definition monitors become critical in its features and performance. Nowadays, switching power supplies replace the linear regulators due to high efficiency and light weight. However, the EMI/RFI generated by switching power supplies has adverse effects on the resolution of high-definition color monitors (e.g. 800x600 or higher). Asynchronous switching noise beat with the horizontal scanning frequency of the color monitor, creating undesirable interferences and jitter on the screen. It affects the horizontal resolution of the high-definition color monitor because the random pulses generated by the asynchronous switching operation and also deflect the electron beams and blur their precisely controlled positions. Thus, the switching power supply for the high-definition monitors or TVs must be synchronous with the horizontal frequency.

Recently, multi-sync color monitors became popular because they can adapt to several modes of computer displays. For examples, CGA, EGA and VGA display modes are used in IBM PCs. The three display modes have different horizontal resolutions and scanning frequencies, ranging from 15.7 kHz to 31.5 kHz. Hence, the switching power supply developed in this note can be synchronize to the horizontal scanning frequencies of the multi-sync color monitor, as shown in Figure 1. It provides three d.c. outputs. The specifications are:




Figure 1. Block Diagram of Modern Multi-Sync Color Monitor

Outputs

+110 V 0.7 A for HV. RGB drivers and deflection. +12 V 0.3 A for auxilary use. +5 V

0.2 A for logic ICs.

Inputs

90-130 Vac or 180-260 Vac 50/60 Hz

Power

90 W with overload protection

Conversion Efficiency

Minimum 70% at full load

Others

External synchronization with d.c. isolation (15 kHz to 32 kHz) which are regarded power supply standards for modern color monitors. The two low-voltage outputs are obtained by post-regulators of the +15 V and +8 V inputs

In Figure 2, the block diagram of the switching power supply, according to the specifications, is shown. Besides the input filter, it mainly consists of three parts - the rectification circuit, the universal input-voltage adaptor and the 90 W flyback converter.

The universal input-voltage adaptor can automatically select the input-voltage range and controls the triac in order to provide the rectified d.c. voltage VCC in between 200 to 370 V. In 90-130 V range, the triac is continuously fired and the whole rectification circuit forms a voltage doubler. In 180-260 V range, the triac turns off and the rectification circuit works as normal. This design can significantly reduce the current ripples of the two smoothing capacitors, Cin, and the switching stresses on the power transistor(s) due to wide range of V_{CC}. Some previous designs without the universal adaptor handle the full input-voltage range only by simple bridge rectification. The current ripple of the smoothing capacitors are usually several amperes for 90 W power converters. Furthermore, the output voltage ripple (at V_{CC}) is generally higher for the same value of smoothing capacitors at low line.

In section 2, the design of the flyback converter is reviewed, whereas the design of the universal inputvoltage adaptor is given in section 3. Then, in section 4, the performance and further improvements of the power supply are discussed. In the last section, the conclusions include a summary of the design of the power supply and the future developments of switching power converters suitable for multi-sync monitors.

2. DESIGN OF THE FLYBACK POWER SUPPLY

2.1 TOPOLOGY SELECTION

The single-ended discontinuous-mode flyback topology is selected to perform the major power transfer from the rectified output (V_{CC}) to the load. Advantages and disadvantages of this topology are:

Advantages

- 1. It has smaller transformer size and output choke. The power density and cost of the power supply are lowered.
- Current mode operation is excellent because the current waveform fed to the current mode controller is strictly triangular. It can improve the noise immunity of the current sensing circuit.
- 3. Single-pole roll-off characteristic of the power converter simplifies the design of feedback circuits. [1]
- Simplified in design if single-ended configuration is used.
- 5. Good cross regulation. [1]
- 6. The working duty cycle can be greater than 50%. This is particularly important for multi-sync monitor power supply.
- 7. Lower cost than other topologies.

Disadvantages

- 1. High RMS and peak transformer currents result in high losses in power switch, windings and voltage clamp.
- 2. The large air gap in the flyback transformer causes higher EMI/RFI and flux fringe.
- 3. Higher ripple current appearing in output capacitors produces greater output ripple voltage which may cause screen interference. The switching frequency of the power supply is designed in synchronization with the horizontal frequency. The adverse effect due to this point becomes less significant.




Figure 2. Block Diagram of Switched-Mode Power Supply for Multi-Sync Monitor

 Transformer and snubber capacitor ring after the magnetic energy stored in the magnetic core is completely released. This phenomenon can be often found in the previous designs.

With the considerations of cost effectiveness, size, and cross regulations, flyback topology is selected. It is particularly suitable for 90 W switching power converter application. Disadvantages are minimized through careful design (see later).

Current-mode control is employed in this power supply because:

- 1. Inherent line ripple rejection ($\delta V_0 / \delta V_{CC} = 0$)
- Eliminate the possible double-pole characteristics in continuous mode. This would cause instability of the power supply under some critical conditions.
- Discontinuous mode flyback topology has excellent current mode operation due to large current amplitude.
- Synchronization is easier to implement without greatly affecting the converter performances and circuit configuration.
- Simple and low cost as commercial current-mode controller IC is available.

UC3842A/3843A, Motorola current mode control IC, is used in the power supply to perform the current mode operation. The feedback from secondary side to primary is through MOC8102, a new Motorola opto-isolator.

2.2 DESIGN OF FLYBACK TRANSFORMER

The lowest value of V_{CC} is assumed to be 200 V, i.e. 50 V below the rectified low-line peak voltage ($180 \times 1.414 = 255$ V), and the highest value is about 370 V. Therefore, the flyback converter shown in Figure 3 should operate within 200–370 Vdc. The total power is 90 W, slightly higher than the sum of all three outputs. The switching frequency is from 15 kHz to 32 kHz with external synchronization.




Figure 3. Flyback Converter (Discontinuous Inductor-Current Mode)

If the efficiency is taken into account and it is assumed that the typical conversion efficiency is about 70%, the total input power $P_{\rm in}$ is,

$$P_{in} = 90/0.7 = 128.6 W$$

Then, the following problem is how to determine suitable primary inductance L_p and maximum working duty cycle D of the power transistor. Assuming that the primary inductance and input power are constant,

$$P_{in} = L_p I_{pk}^2 f_s/2 \text{ (Energy law)}$$
(1)

$$V_{CC} = L_p I_{pk}/t_c$$
 (Faraday's law) (2)

where t_c = conduction time of the switch = DT, T = 1/f_s = switching period.

 $P_{in} = (V_{CC} t_c) I_{pk} f_{s/2} = V_{CC} I_{pk} D/2$ (3)

If we set D = 0.4 at V_{CC} = 200 V, f_s = 15 kHz and P_{in} = 128.6 W, we have, from (3), I_{Dk} = 3.215 A.

The current waveform is shown in Figure 4. Put I_{pk} into (1) or (2), then the primary inductance is calculated to be,

 $L_{D} = 1.66 \text{ mH}$

The duty cycle at V_{CC} = 370 V is 0.216 under full-load condition. It becomes smaller as the load decreases. Also from (1), at same power level,

$$\frac{l_{pk} \text{ at } 32 \text{ kHz}}{l_{pk} \text{ at } 15 \text{ kHz}} = \sqrt{\frac{15}{32}} = 0.6847$$

$$I_{pk}$$
 at 32 kHz = (0.6847) (3.215) = 2.2 A

and D_{max} at 32 kHz = 0.4/0.6847 = 0.584

For the flyback converter operating in discontinuous mode at 32 kHz, the duty cycle with respect to secondary side of transformer D' = t_d/T is set to 0.4, which is slightly less than (1–0.584) = 0.416, because the remaining switching time is used to compensate other non-idealities such as leakage inductances, stray capacitances, finite switching fall and rise times, etc. To calculate the secondary inductances, the power relation is used again. If the output power (90 W) was lumped to +110 V output, from (3), at $f_s = 32$ kHz and V_{CC} = 200 V,




Figure 4. Switching Waveforms of Flyback Converter

 $P_0 = 90 W = V_0 I_{pk'} D'/2$ where P_0 = net output power $V_0 =$ output voltage of +110 V Ipk' = peak inductor current of +110 V windings $\vec{D}' = t_d/T = 0.4$ (referred to Figure 3).

Hence, $I_{pk}' = 4.1$ A and $t_d = 12.5 \ \mu s$.

Then, substitute Ipk' into (1) or (2), we have,

L_{s(110)} = inductance of +110 V winding = 0.334 mH

And, the inductances of other two windings are,

 $\begin{array}{rll} {\sf L}_{S}(15) &=& {\sf L}_{S}(110) \ (16/111)^2 &=& 6.9 \ \mu {\sf H} \\ {\sf L}_{S}(8) &=& {\sf L}_{S}(110) \ (9/111)^2 &=& 2.2 \ \mu {\sf H}. \end{array}$

The diode drops of the output rectifiers are taken into consideration for the two low-voltage outputs. The turn ratio n is equal to.

$$n = N_p/N_s(110) = [L_p/L_s(110)]^{1/2} = 2.22$$
 (4)

where $N_p =$ number of turns of L_p (primary inductance) $N_{s(110)}$ = number of turns of L_{s(110)}.

Two magnetic cores are found to be suitable for the implementation of the flyback transformer. They are EE40 core and ETD39 core. The spacing factors are just around 0.4 for both. The maximum working flux density Bmax is set to 0.25T. For EE40 core, the effective cross-sectional area Ae is 130.65 mm².

 $N_p = (V_{CC} t_c)/(B_{max} A_e) = (200 \times 0.4 \times 66.67)/(0.25)$ x 130.65) = 163 $N_{s(110)} = 163/2.22 = 73$ $N_{s(15)} = 11$ $N_{s(8)} = 6$

where $N_{s(15)}$ = number of turns of $L_{s(15)}$, and $N_{S}(8) =$ number of turns of $L_{S}(8)$.

For ETD39 core, Ae is 124.15 mm². The required wire gauges of each winding are also listed in the following. I_{rms} value is equal to (D/3)^{1/2} I_{pk} . At $f_s = 15$ kHz, $I_{pk}' =$ 6 A and $t_d = 18.2 \ \mu s$, hence,

The ETD39 core will be used in the power supply due to its round bobbin shape and efficient AP product [1]. The temperature rise of the transformer core is about 30°C. To obtain an approximate length of air gap I_a, the calculation is based on:

- 1. the reluctances of the magnetic core are negligible.
- 2. the air gap are in the middles of the three limbs, all equal to Ia.
- 3. the relative permeability μ_r is constant and equals 2000 for TDK H7C4 material.

Hence,
$$L_p = \mu_0 N P^2 A_e / (2I_g)$$
 (5)
or $I_n = 1.4 \text{ mm}$

But, a 4 mm air gap is used practically to obtain the required inductance due to flux fringe and other nonidealities. The transformer construction diagram is shown in Figure 10. To meet with the world safety regulations (e.g. VDE, UL, CSA, etc.) for the transformer, readers should refer to corresponding regulation books and (4).




Figure 5a. Current-Mode Controller and Sync Circuit for MTP4N90 (MOSFET)




Figure 5b. Current-Mode Controller and Sync Circuit for MJE18004 (Bipolar Junction Transistor)

2.3 DESIGN OF OUTPUT CIRCUITS

The following paragraphs describe how to determine the values of output capacitors and to select output rectifiers as shown in Figure 3. The ultrafast recovery rectifier MUR140 is chosen for D_{110} due to its fast recovery time (75 ns), reliability and low cost. The maximum reverse voltage of this diode is 110 + 370/n = 277 V, so 400 V device is selected. The average current of D_{110} is 0.7 A maximum. D_{15} and D_8 are schottky diodes, MBR160 and 1N5819 respectively, because schottky rectifiers are more suitable for low voltage outputs.

During t_d , the output voltage rises from its minimum value to its peak.

$$V_{O} = \frac{1}{C_{O}(110)} \int_{O}^{t} \left[\frac{I_{Pk}(110) - \frac{I_{Pk}(110)}{t_{d}} t}{t_{d}} t \right] dt + V_{O}(min)$$
$$= \frac{1}{C_{O}(110)} \left[\frac{I_{Pk}(110) t - \frac{I_{Pk}(110)}{2 t_{d}} t^{2}}{t_{d}} + V_{O}(min) \right]$$

It consists of a linearly increasing term and a convex parabolic curve. Thus,

$$V_{o}(max) = \frac{1}{C_{o}(110)} \left[I_{pk}(110) t - \frac{I_{pk}(110)}{2 t_{d}} t^{2} \right]_{t=t_{d}} + V_{o}(min)$$

$$= \frac{1}{2} \frac{I_{pk(110)} t_d}{C_0(110)} + V_0(min)$$

and output ripple voltage is;

$$\delta V_0 = V_0(max) - V_0(min)$$

$$= \frac{1}{2} \frac{I_{pk(110)} t_d}{C_{o(110)}}$$

Since the maximum inductor current $I_{pk(110)}$ at 110 V rail is 5.13 A, and the output ripple voltage is maximum at $f_s = 15$ kHz,

$$t_d = 0.273 \times 66.67 \ \mu s = 18.2 \ \mu s \\ t_i = idle time (as shown in Figure 4) \\ = T - t_C - t_d = 21.8 \ \mu s$$

If the output ripple voltage is set to 1% of Vo, i.e. 1 V,

$$\delta V_0 = 1 = 0.5 \times 5.13 \times 18.2/C_{0(110)}$$

$$C_0(110) = 46.68 \ \mu F$$

However, the output ripple current (1.55 A) is so large that two or more capacitors are needed to be connected in parallel in order to lower their individual ripple currents and the additional output ripple caused by ESR and ESL of the output capacitors. As a result, two of 22 μ F to 33 μ F capacitors each with maximum ripple current of 0.8 A are used in the power supply. Their maximum working voltage is 160 Vdc.

The dummy resistors R_{110} , R_{15} and R_8 are used to maintain minimum load currents of the three outputs. R_{110} is set to 5.6 k Ω and dissipates 2 W.

LC filter is cascaded with each output to lower the output ripple voltage. They are shown in Figure 8. The corner frequency for that at +110 V output is about 6.2 kHz and the approximate output ripple voltage is,

 $1/[1 + (15/6.2)^4]^{1/2} = 0.1684 V$ (peak-to-peak).

2.4 SELECTION OF SWITCHING TRANSISTOR, SNUBBERS AND VOLTAGE CLAMP

Two types of power switches are considered for the flyback power supply. They are TMOS power FETs, and the state-of-the-art perforated emitter bipolar transistors introduced in 1988. The new series of Motorola TMOS FETs simplifies the design of driving circuits and provides extremely fast switching transitions. These MOSFETs can operate in the MHz range. In this power supply, although the switching frequency is relatively low, it still provides several advantages such as simple drive circuit, less supply current for the MOS driver, fast switching times which result in less energy loss at switching transitions, and hence a smaller value of snubber capacitor C1 (1000 pF) is required. Since the maximum drain voltage of M1 is near 850 V (see later), and the peak drain current is 3.2 A, MTP4N90 is selected for M₁, with 4 Ω r_{DS(on)} [5]. Thus, the approximate conduction loss in M_1 is $[(0.4/3)^{1/2} x]$ $(3.2)^2 \times 4 = 5.5 \text{ W}$ at $f_s = 15 \text{ kHz}$, $V_{CC} = 200 \text{ V}$ and full load. The power dissipation is well below the maximum power that can be dissipated by the device.

To demonstrate the switching improvement of the newly introduced perforated-emitter BJT family, the design of the flyback power supply also provides an alternative for a new device. MJE18004 is chosen for M1 because its breakdown voltage V(BR)CES is above 1000 V, the continuous collector current is 5 A and its switching times are excellent for switchers below 70 kHz $(t_{fi} = 70 \text{ ns and } t_{si} = 0.6 \ \mu \text{s at } \text{l}_{\text{C}} = 2 \text{ A}, \ \text{l}_{\text{b1}} = 250 \text{ mA}$ and $V_{BE(off)} = -5 V$ [6]. Another two important features are its lower cost and power loss than the MOSFET. Its performance is quite different from the previous bipolar transistors. For the triple diffused power transistors, which are still widely used in Japan (e.g. BU508), these devices face three major problems: long switching times, dispersion of device characteristics, and her degradations after several thousand operating hours. The epicollector technologies which MJE18004 uses, improve the switching speed and control of device characteristics. Since the emitter of BJT affects the device performance very much, various emitter structures have evolved. With

Motorola SWITCHMODE III, with hollow emitter structure, the speed and RBSOA improvements are accompanied by the increased die size (about 125% of standard technology). For the perforated emitter structure, the emitter is interleaved by the base, thus, this increases the emitter perimeter to area ratio. That means higher speed switching transistor can be fabricated in a smaller die size. It improves the operating frequencies and lowers the cost.

In Figure 3, a dissipated RC turn-off snubber is shown. Its function is to reduce the power loss of the transistor M1 at turn-off by limiting the rising slope of VDS. It is also called the dV/dt limiter. When M1 turns off, the inductor current begins to commutate from the power switch to the snubber capacitor C1 through the diode D1 within tfi. The snubber capacitor slows down the increasing rate of VDS, so the VDS Is product area (during cross-over time) can be limited to certain acceptable value. This snubber is particularly important for the old and slow bipolar transistors. With the advents of TMOS FETs and perforated emitter bipolar power transistors, the snubber capacitance can be chosen to be as low as 1000 pF. As the current fall-time of power transistor given in data sheets includes the effect of transistor output capacitance (Coss), it is difficult to calculate an optimum value of C1 which requires the fall-time information without the effect of Coss [2],[3].

Theoretically, the charge stored in C₁ at turn-off should be completely dissipated in R₁ when the switch M₁ turns on. However, in the discontinuous-mode flyback power supply, it cannot always have that because severe stray oscillation which is caused by L_p and C₁ occurs when the energy stored in the magnetic core is completely discharged to the loads. This phenomenon is often seen in previous designs. Therefore, the resistor R₁ has another function that it acts as a damper for the L_p-C₁ resonant circuit. Then, a compromise between the two opposing operations should be considered. For a series LCR resonant circuit, the damping ratio can be used to control the envelope of the damped sinusoidal oscillation. From any standard text on linear control systems,

Damping ratio =
$$\frac{R_1}{2} \sqrt{\frac{C_1}{L_p}}$$
 (7)

If the damping ratio is set to 1, no undershoot below $V_{\mbox{CC}}$ will result.

Thus,

$$1 = 0.5 \times R_1 \times (1000 p/1.66 m)^{1/2}$$
 or $R_1 = 2.58 k\Omega$

In practice, a smaller value of R₁ will increase the discharge rate of C₁ at turn-on. So, a standard value of 2.4 kΩ is used. The maximum power dissipation of R₁ is equal to C₁ VCC(max)² $f_{s}(max)/2 = 2.2$ W, for complete discharge of C₁ during the conduction time of M₁. But, due to the stray oscillation caused by C₁, L_p and R₁, the resistor R₁ should have a power dissipation of 3 W.

Another RC snubber of 180 Ω and 470 pF used in the power supply is to damp the stray oscillation caused by the junction capacitance of D₁₁₀ and the leakage inductance [2].

In Figure 4, a high-voltage spike (point A) in V_{DS} is caused by the discharge of leakage magnetic energy in the transformer. The time between A and B represents

this period. Since the discontinuous-mode flyback converter has greater peak inductor current, the effect of leakage inductance can be the dominant source of power loss. As shown in Figure 3, a voltage clamp for the leakage inductance limits the spike voltage to a designated value, V_{spk} . In [3], it points out that voltage clamp is more effective than shunt snubber in limiting the spike voltage. It is actually a boost converter with an input voltage of approximately nV_o and the leakage inductance as switching inductor. From power relation, neglecting the minor effect of the shunt RC snubber,

$$L_3 \ I_{pk}^2 \ f_s/2 \ + \ nV_0 \ t_{spk} \ f_s \ I_{pk}/2 \ = \ (V_{spk} \ - \ V_{CC})^2/R_2$$
 for $C_2R_2 \ \$ 1/f_s

and from Faraday's law,

 $I_{pk} L_{3}/(V_{spk} - V_{CC} - nV_{o}) = t_{spk}$

where $L_3 =$ leakage inductance in primary side. On substitution,

$$\frac{1}{2} L_3 I_{pk}^2 f_s \left[1 + \frac{nV_0}{V_{spk} - V_{CC} - nV_0} \right] = \frac{(V_{spk} - V_{CC})^2}{R_2} \quad (8)$$

Note that although the above result is similar to that shown in [3], the leakage inductance which stores energy to be dissipated is merely L₃, and the leakage inductances in the secondary side only come into effect between point A and B in Figure 4. The power loss due to L₃ is essentially same for all switching frequencies because $I_{Dk}^2 f_s$ is constant for same power level and V_{CC}. At 15 kHz, the primary inductance was measured to be 0.15 mH with major secondary winding (110 V output) short-circuited at zero bias current. It is about one-tenth of L_p. So, L₃ is equal to 0.15 mH/2 = 75 μ H. If the peak voltage of M₁ is limited to 850 V for MTP4N90, then,

 $\begin{array}{l} 0.5 \times 75 \ \mu \times 3.2^2 \times 15 \ k \times \left[1 \ + \ 244/(850\text{-}370\text{-}244)\right] \ = \ (850 - 370)^2/R_2 \end{array}$

 $R_2 = 19.67 \text{ k}\Omega (11.7 \text{ W})$

For MJE18004, V_{Spk} is limited to 950 V and R₂ = 33.8 k Ω (9.95 W). Practical values of 20 k Ω (10 W) and 33 k Ω (10 W) are used for MTP4N90 and MJE18004, respectively.

2.5 CONTROL, BASE DRIVE AND EXTERNAL SYNC CIRCUITS

The current-mode control IC selected is the UC3842A or UC3843A. For MOSFET, MTP4N90, UC3842A is used to provide sufficient gate voltage because it is operated at 20 V. The circuit configuration is shown in Figure 5(a). The maximum current-sense (CS) voltage on pin 3 of UC3842A is 0.9 V (minimum) [9]. Hence, the current sensing resistor R_s is 0.9/3.2 = 0.28 Ω with power dissipation less than 0.5 W. Three 1 Ω (1/4 W) and one 2.2 Ω (1/4 W) are connected in parallel to obtain the required resistance. A RC filter (1 $k\Omega$ and 470 pF) is added to "kill" the voltage spikes. The corner frequency of the filter is 339 kHz.

To be able to synchronize externally, the power supply must have a free-running frequency below 15 kHz. For the simplification of the design and operation of the oscillation in UC3842A, a constant current source I₁ is used instead of a resistor R_T. Since the internal current source I₂ in UC3842A provides a discharging current of 8.4 mA, the dead time t_2 and switching frequency can be deterined as follows.

$$I_{1} = C_{T} \frac{1.6}{t_{1}} \text{ and } I_{2} - I_{1} = C_{T} \frac{1.6}{t_{2}} \qquad (I_{2} > I_{1})$$

$$\frac{I_{2} - I_{1}}{I_{1}} = \frac{t_{1}}{t_{2}} \qquad (9)$$

$$T = t_{1} + t_{2} = 1/f_{s}$$

The hysteresis voltage of the oscillator is 1.6 V. The time periods t₁ and t₂ are the rise and fall times of the triangular waveforms (V_{CT}). Due to the effect of leakage inductance, other parasitics and snubber circuits at f_s = 32 kHz, the dead time t₂ is set to 6–8 μ s. Then, if the freer running frequency is assumed to be 12.5 kHz, t₁/T = 0.91,

$$\frac{l_2 - l_1}{l_1} = \frac{0.91}{1 - 0.91}$$

or $I_1 = 0.756$ mA and $C_T = 0.036 \ \mu F$

The constant current source I₁ is implemented using a single PNP transistor Q₃. The current gain of 2N3906 is about 200. The current through R_{B1} and R_{B2} is assumed to be 20 x I_{B3}, and the emitter voltage is set to 4 V since the peak voltage of V_{CT} is 3 V. Then, we have,

$$\begin{split} R_E &= 1/I_1 = 1.32 \ \text{k}\Omega \\ \text{and } I_{B3} &= 0.756 \ \text{mA}/200 \approx 4 \ \mu\text{A}. \\ \text{Since } V_{B3} &= 5 - 1 - 0.7 = 3.3 \ \text{V}, \\ 5 \ \text{x} \ \text{Rg}_2/(\text{Rg}_1 + \text{Rg}_2) &= 3.3 \\ \text{Rg}_1/\text{Rg}_2 &= 0.515 \\ \text{Rg}_1 &\approx 20 \ \text{k}\Omega \ \text{and} \ \text{Rg}_2 &\approx 39 \ \text{k}\Omega \end{split}$$

The practical values for R_E and C_T are 1.2 k Ω and 39 nF, and the free-running switching frequency is around 13 kHz. The constant current source I₁ can be directly replaced by Motorola current regulating diode (1N5294), which is a JFET with gate-source short-circuited. The regulated output current is actually its saturation current IDSS at pinch-off.

The external synchronization is achieved by the oneshot triggering circuit built around Q₂. It is active once when the falling edge of sync pulse appears. Then, a single high pulse of 2 to 3 μ s charges the timing capacitor C_T through the charging resistor R_C at a very fast rate (about 50–100 times the normal rate). The value of R_C can be calculated by,

$$(5 - 2.8 - 0.5) / (100 \times 0.756) \approx 47 \Omega$$

The minimum voltage drop on R_C is approximately 5 – 2.8 – 0.5 = 1.7 V because V_{CT} swings between 1.2 to 2.8 V, with respect to ground [9], and the saturation voltage of O₂ is about 0.5 V. The choices of the input capacitance and BE resistance can vary the pulse period. The anti-parallel BE diode, 1N4148 is to prevent the BE junction from possible avalanche breakdown if the amplitude of V_{SVRC} is above 5 V.

It is also possible to combine the sync circuit into the constant current source by injecting the sync signal into the base of the current source transistor.

The feedback scheme is selected as follows. A voltage reference with comparator (linear error amplifier) TL431 detects and amplifies the error signal, and drives the LED of the opto-coupler MOC8102. The gain of the error amplifier (EA) in UC3842A is set to unity for better noise

immunity and stability. Since the output voltage of the error amplifier is from 1.4 (two diode drops) to 4.1 V (1.4 + 0.3 x 3) typically [9], and V_e is equal to (5 — output voltage of EA), the voltage V_e across R_{opE} is from 0.9 to 3.6 V.

In the past opto-couplers have suffered from current transfer ratio (CTR) degradation. The main cause for CTR degradation is the reduction in efficiency of the LED within the opto-coupler due to the increase in spacecharge recombination within the diode. Past industry LED burn-in data under accelerated conditions indicated that a 15% to 20% degradation after 1000 hours was not unusual. Of even more concern was the fact that the population also contained "fliers" units through infant mortality mechanisms eventually exhibited degradations approximately 50%. A typical percentage degradation is 40% after 10⁵ hours normal operation at $I_f = 25$ mA. In 1987, Motorola's Optoelectronics Operation decided to resolve the industry-wide problem of LED light output degradation. They concentrated their efforts to improve and control certain critical LED wafer processing steps and eventually, 5000 hours of accelerated stress burn-in testing shows zero degradation. This means that low degradation characteristics are now achieveable not only on an average (mean) basis, but also that "fliers" can be eliminated. Therefore, the opto-isolator can be regarded as a low-cost, reliable, simple but high performance component to be used in future power supplies. Besides the zero degradation of CTR, the new MOC810X series optocoupler that are specifically designed for switching power supplies provides two additional features. Their specifications include tightly controlled window values of CTR. Also, each device's internal base connection has been eliminated, effectively minimizing the noise susceptibility problem. Noise is further minimized by coplanar die placement, which puts the LED and phototransistor endto-end, rather than one above the other. The result is a mere 0.2 pF coupled capacitance, which minimizes the amount of capacitively coupled noise that is injected by the optoisolator.

MOC8102 is selected due to its moderate CTR (from 0.73 to 1.17 at I_F = 10 mA) [11]. Then, two extreme cases are considered. For the lowest I_f delivered by TL431, it should provide sufficient coupled current to develop a minimum voltage of 0.9 V on R_{opE}. The operating current range of I_f is chosen to be 0.5 to 20 mA. For the highest limit of the selected I_f range, i.e. 20 mA, the value of R_{opE} is 3.6 V/0.5 x 20 mA) = 360 Ω, if CTR is at the lowest value, i.e. 0.5 approximately. Then, nearly whole ranges of CTR and I_f are covered by the design with R_{opE} equal to 360 Ω. The practical value for R_{opE} is selected to be 390 Ω. For the determination of R_{opD} is (8 – 1) V/20 mA = 350 Ω. A 330 Ω resistor is used in practice.

The feedback point is directly taken from the positive terminal of the output capacitors $C_{0(110)}$. This point must be placed before the output LC filter because the filter forms an additional double-pole in the feedback loop. Since the internal reference voltage of TL431 is 2.5 V, the values of $R_{\rm X}$ and $R_{\rm Y}$ (the voltage divider) are chosen to be $R_{\rm X}$ = 142 k Ω and $R_{\rm Y}$ = 3.3 k Ω because, 110 $R_{\rm Y}/(R_{\rm X}+R_{\rm Y})$ = 2.5 or $R_{\rm X}/R_{\rm Y}$ = 43

The gate drive circuit consists of a series 10 Ω resistor to minimize the "gate ring" problem. But for MJE18004, the base drive circuit is not as simple as that for MOSFET. It is shown in Figure 5(b). The supply voltage of the current-mode controller is lowered to 10 V in order to minimize the power loss in base drive circuit, and meanwhile, UC3843A is used instead of UC3842A, which has a lower ON threshold of supply voltage. Other functions are identical to UC3842A. The typical her value for MJE18004 is 14 [6], and thus, it is assumed that the minimum her value is 10 partly because of the tight control in manufacture. Then, the minimum base current Ig is 3.2/10 = 0.32 A to maintain transistor saturation at full load. A slightly larger base current of 0.35 A is used practically. From [9], the voltage drop on the source output transistor of UC3843A is about 2 V at an output current of 0.35 A. And the value of VBF(sat) of MJE18004 is 0.95 V [6]. Therefore, the value of base resistor Rp is,

 $R_B = (10 - 0.95 - 2)/0.35 = 20 \Omega$ (1.2 W)

The base drive capacitor C_B can be determined by 1/ $(2\pi C_B R_B) \leq f_{s(min)}/2$, i.e. C_B $\approx 1 \mu F$. Note that the BE junction of MJE18004 will not have avalanche breakdown because the breakdown voltage of BE junction is about 9 V. Other optimum base drive circuits can be found in [7] (e.g., how to use base inductor to improve the turnoff operation of power transistor).

As shown in Figures 3 and 5, the primary control circuitry is self-supplied. The required power is delivered from the transformer winding N_A through D_A and R_A. A zener diode of appropriate voltage rating is used to regulate the supply voltage for IC₁. For UC3842A and MTP4N90, the supply voltage is 20 V and the total supply current is about 20 to 50 mA. Thus, N_A is chosen to be 18 turns to provide an extra 5 V for regulation. R_A is set to 47 Ω . Th smoothing capacitor C_A is for filtering, but an unobvious effect of its capacitance is on the start-up transients of the primary control circuitry. Since the current-mode controller UC3842A/3843A has a voltage hysteresis in under-volt lockout, the capacitance of C_A must be large enough to maintain the initial switching operations, i.e. the supply voltage must be kept above the lower threshold point, before the power can be fed from the transformer. The practical values of C_A are 3.3 μ F for UC3842A and 2200 μ F for UC3843A. The much larger capacitance used in the latter case is due to the small hysteresis of the supply voltage of UC3843A and the relatively large base current. N_A and R_A for MJE18004 are 13 turns and 10 Ω (1 W) respectively.

It is also possible to minimize the value of CA to several μ F and to avoid long start time using a "kick" starter described in previous Motorola Application Notes. The "kick" starter is actually a NPN high voltage, small-power transistor connected as a simple voltage regulator for the control circuit. The reference voltage is derived from a zener diode biased by a resistor connected across +V_{CC} and the base of the "kick" transistor. Its emitter is regarded as output of the regulator and its collector can be tied to $+V_{CC}$. When the power supply is connected to a.c. mains, the "kick" starter charges CA above the start-up threshold of UC3842A/3843A guickly. Then, the power for the control circuitry is fed from the auxiliary windings (NA), which raises the d.c. voltage at the emitter of the "kick" transistor, and the transistor will be turned off. Thus, the "kick" transistor conducts for a very short time and dissipates very small power.

2.6 CLOSING THE FEEDBACK LOOP

After determination of almost all the component values and configurations for the flyback power supply, the last but not the least piece to design is the feedback loop. Figure 6(a) shows the gain-block diagram of the flyback power supply. The input of the system is the internal reference voltage in the TL431, which is 2.5 V \pm 1%, and is compared to the feedback signal. The H-block is purely




Figure 6a. Approximate d.c. and Low-Frequency a.c. Model of the Flyback Power Supply

a voltage divider formed by $R_{\rm X}$ and $R_{\rm Y}$, thus the gain value in this block is 3.3/(142 + 3.3) = 0.0227 = $H_{\rm O}$. The difference or error signal is then amplified by the error amplifier in TL431, which is compensated externally. The compensation network is chosen to consist of an integrating capacitor Cf and a resistor Rf. Thus, we have,

$$A \approx \frac{-1}{sC_f R_f}$$
(10)

where s = Laplace transform operator (jw for sinusoidal analysis),

 $R_f = R_X R_V / (R_X + R_V) = 3.23 \text{ k}\Omega.$

The capacitance value of C_f can be determined for overall stability of the power supply once when the forward gain G is known under the worst condition.

The low-frequency a.c. model for the discontinuousmode current-injected flyback converter consists of a d.c. gain block cascaded with a single-pole roll-off network which has a pole frequency at 1/($\pi C_0 R_L$), where C_0 is the total output capacitance and R_L is the total load resistance at V_0 [1]. The equivalent maximum load resistance $R_L(max)$ is approximated by experimental measurements at no load, f_s = 32 kHz and V_{CC} = 200 V (for MTP4N90). The input current was measured to be 0.06 A and thus,

 $R_{L(max)} \approx 110^{2}/(200 \times 0.06) \approx 1 \text{ k}\Omega$

For the equivalent total output capacitance (for MTP4N90), the capacitances at three output circuits are lumped to +110 V output, and by charge relation,

$$C_0 = [(110 V) (66 \mu F) + (15 V) (330 \mu F) + (8 V) (470 \mu)]/110 V \approx 145 \mu F$$

Hence, the lowest corner frequency fp of the flyback power supply is approximately 2.2 Hz. If the ESR and ESL of the output capacitors are neglected, the G-block has a transfer function [1] as,

$$G = G_0/(1 + s/W_P)$$
 (11)

where $W_P = 2\pi f_P = 13.8 \text{ rad/s}$.

The forward gain block G is subdivided into its individual elemental blocks in Figure 6(a). They are the resistor R_{0pD} which converts the output voltage of TL431 into the diode current for the LED of MOC8102, the non-linear CTR (0.65 to 4.5 from data sheet), the resistor R_{0pE} which generates a voltage V_e from the coupled current I_C, the internal one-third divider of UC3842A/3843A (the minus sign is due to the inverting configuration of the op amp), the current sensing resistor R_s which relates V_C to I_{pk}, and finally, the gain of the power stage which includes the signal pole. The d.c. gain of the power stage can be directly derived from the power relation.

$$\frac{V_{O}^{2}}{R_{L}} = \frac{1}{2} L_{P} l_{pk}^{2} f_{s}$$

or $\frac{V_{O}}{l_{pk}} = \sqrt{\frac{L_{P} R_{L} f_{s}}{2}}$
Thus,
 $G_{O} = \frac{-(R_{OPE}/R_{OPD})}{3 R_{s}} (CTR) \sqrt{\frac{R_{L} L_{P} f_{s}}{2}}$ (12)

The value of d.c. gain G₀ can be determined analytically by substituting parameters under worst case, i.e. f_S = 32 kHz and R_L = 1 k Ω (including +8 V and +15 V rails), when the value of G₀ is highest. On substituting the known parameters,

 $\begin{array}{l} \mathsf{R}_{opE} = \mbox{ 390 } \Omega \ \ \mathsf{R}_{opD} = \mbox{ 330 } \Omega \ \ \mathsf{CTR} = \mbox{ 1 (for MOC8102)} \\ \mathsf{R}_s = \mbox{ 0.28 } \Omega \ \ \ \mathsf{Lp} = \mbox{ 1.66 mH}, \end{array}$

we have,

 $|G_0| = 229 \text{ or } 47.2 \text{ dB}$

It is observed that a local feedback occurs in the TL431 output circuit and the LED of the opto-coupler. Its end effects are:

1. loop-gain enhancement by the additional block connected in parallel with A-block, i.e. $9/(111 H_0) = 3.57$;

 a proportional-integral (PI) controller resulted, instead of a pure integrator.

The overall gain (transconductance) of the feedback error amplifier can be derived as follows.

$$i_{F} = V_{O} (9/111) - V_{O} H_{O} A$$

= [9/(111 H_O) - A] H_O V_O
or i_F/(H_O V_O) = 9/(111 H_O) - A (13)

where $v_0 = a.c.$ component of V_0

 $i_F = a.c.$ component of I_F (LED current).

To simulate the equation (13), an additional block consisting of $9/(111 \text{ H}_0)$ only is placed in Figure 6(a). The zero frequency of the error amplifier is,

$$w_f = 1/(3.57 C_f R_f)$$
 (14)

when $|A| = 9/(111 H_0)$.

After knowing all equivalent a.c. gains of the converter circuit, we can determine the value of C_f for optimum circuit dynamic performance. Since there is merely one




Figure 6b. Bode Plot of the Flyback Converter at $f_s = 32$ kHz and No Load

parameter that can be varied, i.e. C_f, and only one optimum condition (either gain or phase) can be satisfied, we set the minimum phase of the loop gain to -120° to guarantee the relative stability. That means W_f should be placed 30/45 = 0.667 decade beyond W_p or,

$$W_{f} = 100.667 W_{P}$$

= 4.64 Wp = 64 rad/s

because the down slope of the phase of the flyback converter gain is $-45^{\circ}/decade$ and the PI controller has an initial phase shift of -90° . Then,

 $C_f = 1/[(3.23 \text{ k}) (3.57) (64)] = 1.355 \,\mu\text{F}$

A practical value of 1.5 μ F is used. Plots for the overall loop gain of the power supply at f_s = 32 kHz and minimum load is shown in Figure 6(b), with the following equations.

 $H_0 = 0.0227$

Gain (f) = $0.2 \log_{10} |A'(f) \times G \times H_0|$

Phase (f) = Arg[A' (f) x G xI H₀]

The unity gain bandwidth is about 40 Hz (at f_T) and the phase margin is about 82°. But, the dominant value in the phase plot is its lowest value of -128° at w_f, where the gain is greater than 0 dB. It determines nearly all transient load responses.

2.7 OTHER OPTIONS

Under normal circumstances, the output voltage should not exceed 150 V. But, as protection for the monitor circuits (it would generate X-ray if extremely high anode voltage appears), an optional high-voltage zener diode 1N5953A (1 W) is connected across the 110 V output rail. If abnormally high voltage (>150 V) continuously appears on this rail, the zener diode will be zapped to form a permanent short-circuit. Other better OVP circuits such as SCR crowbar circuit and 0 V shutdown circuit can be used with higher unit cost.

Another option which may be required in the power supply is short-circuit (not just overload) protection. Since the flyback power converter is operated with current-mode control, it is inherently over-power protected. But, if the outputs are short-circuited, maximum power will be delivered to the low voltages with high output currents. Then, the output rectifiers and windings are likely to be damaged. Short circuit protection is generally best installed in secondary output(s). Shutdown or foldback signal(s) can be fed to the UC3842A/3843A by a Motorola optocoupler.

To improve and control the start-up transients, a softstart circuit may be added to the current-mode controller. Typical example can be found in [9].

3. UNIVERSAL INPUT-VOLTAGE ADAPTOR

The universal input-voltage adaptor is used with bridge rectification circuit to provide a rather narrower range of rectified d.c. output voltage at either low or high range of input voltage, i.e. 90-130 Vac or 180-260 Vac. A simplified circuit block diagram has been shown in Figure 2, and the detailed circuits are shown in Figure 7(a) and (b). The voltage range selection is performed by an overvoltage detector and the adaptor is supplied from a charge pump circuit. At low range, the triac is fired continuously by the adaptor, and a voltage doubler is formed, while simple bridge rectification is retained at high range. The rectified output voltage (V_{CC}) range is from 200 to 370 Vdc.




Figure 7a. Negative Gate (Triac) Current — Preferred




Figure 7b. Positive Gate (Triac) Current

3.1 ADVANTAGES OF USING UNIVERSAL INPUT-VOLTAGE ADAPTOR

Three advantages are gained by using the universal input-voltage adaptor. They are:

- smaller ripple current in the smoothing bulk capacitors for fixed output power;
- less output ripple voltage at the rectified d.c. output (V_{CC}) at constant output power;
- greatly reducing the stresses (voltage and current) on the power switch of the flyback converter for constant output voltage (V_o).

3.2 DETAILS OF CIRCUIT DESIGN

To select a suitable capacitance for the input bulk capacitors C_{in} , the ripple voltage at V_{CC} is considered. Sketches of voltage and current ripples are shown in Figure 7(c) and (d) for the following analysis. Figure 7(c) is for normal bridge rectification, while Figure 7(d) is for voltage doubler.

For simple bridge rectification, the ripple voltage δV_{CC} is related to the capacitance of C_{in} as follows, from the power relation. It applies provided that t_a is much less T/2,

$$P_{in} \approx 1/2 (C_{in}/2) [V_{CC(pk)}^2 - V_{CC(min)}^2] (2f_{in})$$

or

$$C_{in} = \frac{2 P_{in}}{V_{CC(pk)}^2 - V_{CC(min)}^2} \frac{1}{f_{in}}$$
(16)

and $\delta V_{CC} = V_{CC}(pk) - V_{CC}(min)$ where $V_{CC}(pk) =$ peak voltage at $V_{CC} = 1.414$ x input voltage (rms), $V_{CC}(min) =$ lowest voltage at V_{CC} , $f_{in} =$ frequency of input voltage. For the worst case, $V_{CC(pk)} = 180 \times 1.414 = 255 V$, $V_{CC(min)} = 200 V$, $P_{in} = 128.6 W$ and $f_{in} = 50 Hz$ since the lowest working voltage of the flyback power supply is 200 V, and the frequency of input voltage is from 50 Hz to 60 Hz. Therefore.

$$C_{in} = 205.6 \ \mu F$$

The time period t_a , the conduction time of the bridge rectifiers, is given by,




Figure 7c. Waveforms of Bridge Rectification




Figure 7d. Waveforms of Voltage Doubler

$$t_{a} \approx \frac{\cos^{-1} \left[\frac{V_{CC(min)}}{V_{CC(pk)}} \right]}{2\pi f_{in}}$$
(17)
= 2.13 ms

In order to evaluate the rms ripple current $I_{cap(rms)}$ of the smoothing capacitors C_{in} , a triangular approximation is used to simplify the derivation. The a.c. peak current $I_{cap(pk)}$ of C_{in} is,

$$I_{cap}(pk) = \frac{C_{in}}{2} \frac{dV_{CC}}{dt}$$

$$= \pi f_{in} C_{in} \sqrt{V_{CC}(pk)^2 - V_{CC}(min)}^2$$

$$\approx 5.5 \text{ A for the practical value of } C_{in} \text{ equal}$$
to 220 μ F.

Thus,

$$I_{cap(rms)} \approx I_{cap(pk)} \sqrt{\frac{D}{3}} = I_{cap(pk)} \sqrt{\frac{t_a}{3T/2}}$$
 (19)
= 1.47 A

assuming that the a.c. component contributed by the switching operation of the flyback converter is negligible. This assumption holds because the high-frequency (switching frequency) ripple current is filtered by the additional small-valued capacitor (0.1 μ F) connected across V_{CC}.

With reference to Figure 7(d), for the voltage doubler, the two capacitors are alternatively charged to peak line voltage. Note that whenever the rectified voltage V_{CC} is at instantaneous minimum $V_{CC(min)}$, the voltage of one

capacitance is at its minimum, but the voltage on the other capacitor is at half way between peak and minimum voltages, $V_{C(pk)}$ and $V_{C(min)}$ respectively. The value of $V_{C(min)}$ can be determined as follows.

$$\begin{split} V_{CC(min)} &= V_{C(min)} + [V_{C(min)} + V_{C(pk)}]/2 \\ \text{or } V_{C(min)} &= [2V_{CC(min)} - V_{C(pk)}]/3 \\ &= 91 \text{ V for } V_{C(pk)} = 90 \text{ x } 1.414 = 127 \text{ V} \\ &\text{ and } V_{CC(min)} = 200 \text{ V.} \end{split}$$

From energy law,

 $P_{in}/2 \approx 1/2 \ C_{in} \ [V_{C(pk)}^2 - V_{C(min)}^2] \ f_{in}$

or

1

$$C_{in} = \frac{P_{in}}{V_{C(pk)}^2 - V_{C(min)}^2} \frac{1}{f_{in}}$$
(21)

= 327.5 μ F at f_{in} = 50 Hz and full load.

The time $t_a,$ ripple currents $l_{\mbox{cap}(\mbox{pk})}$ and $l_{\mbox{cap}(\mbox{rms})}$ are given by,

$$t_{a} \approx \frac{\cos^{-1} \left[\frac{V_{C(min)}}{V_{C(pk)}} \right]}{2\pi f_{in}} = 2.46 \text{ ms}$$
(22)

$$cap(pk) = 2\pi f_{in} C_{in} \sqrt{VC(pk)^2 - VC(min)^2}$$
(23)

≈ 9.18 A for C_{in} = 330
$$\mu$$
F (practical value).

$$l_{cap(rms)} \approx l_{cap(pk)} \sqrt{\frac{l_a}{3T}}$$
 (24)

= 1.86 A

As the power supply is designed to operate at both input ranges, the latter case defines the relevant maximum ripple current. In order to demonstrate the effectiveness of the universal input-voltage adaptor, the ripple current and voltage assuming no doubler are calculated to be, with C_{in} = 330 μ F, V_{in} = 90 Vac and Pin = 128.6 W at 50 Hz,

$$t_a = 4.4 \, ms$$

I_{cap(pk)} ≈ 6.5 A

$$cap(rms) \approx 3 A$$
 (nearly double of the value with voltage doubler).

Such a large ripple voltage at V_{CC} will greatly stress the switching transistor and will degrade the overall performance, especially the conversion efficiency and regulation.

The bridge rectifiers are selected to be 1N5398, a 1.5 A device because the highest average line input current is 0.9 x 128.6/90 \approx 1.3 A. The two 1 W resistors, in parallel with C_{in}, are used to discharge the input capacitor after powered off. Note that one of them is connected to "start-up" at one end instead of the ground (the inverted triangular sign). It provides the starting current for the current-mode controller and drive circuit at initial poweron, when the courtent is limited to approximately 2 to 4.6 mÅ.

The inrush input current is limited to an acceptable level by the thermistor which has a resistance of 5 Ω at room temperature and 1 Ω after heated up.

MAC229A8 has been found suitable for the triac in the universal input-voltage adpator because of the following points:

- It is a sensitive gate device with IGT of 10 mA maximum for operation quadrants I, II and III [13]. The small gate current requirement will minimize the power dissipation in the adaptor and will lower the capacitance of the charge-pump capacitor C.
- 2. Its breakdown voltage is 600 V, which exceeds all input voltage limits.
- Guaranteed 25 V/μs, rate of rise of off-state voltage ensures the accurate operation of MAC229A8 [13].
- 4. Low power loss in the device due to its low voltage drop across MT1 and MT2 at operation.

MC3423 is originally designed for overvolt "crowbar" sensing circuit, but it is also applicable in the universal input-voltage adaptor because of the similar working condition [14]. It has a temperature-compensated internal reference voltage of 2.6 V which is connected to one terminal of the input comparator. Thus, if the trip point at which the triac is turned off is set to 135 Vac or 191 Vdc, the divider ratio in Figure 7(a) is,

 $2.6 = 191 \times R_2/(R_1 + R_2)$

or $R_1/R_2 = 72.5$

 $R_1 = 2.2 M\Omega$ and $R_2 = 30 k\Omega$.

The internal constant current source (pin 4) can provide a time delay before tripping the "crowbar" SCR. It results in better noise immunity and controlled start-up transients of the adaptor. The practical values of the capacitor and resistor connected at pin 4 to ground are 50 nF and 560 kΩ, respectively, which has a time delay of approximate 650 μs. The output is connected, through a resistive divider, to a small-power SCR (MCR102 with I_K(max) = 0.8 A). When the input voltage is detected to be above the trip point, the SCR is fired to shunt all the incoming off.

The MC3423 can operate from 4.5 V to 40 V of supply voltage [15]. Hence, a 6.2 V zener diode is used to clamp the supply voltage of the crowbar senser to 6.2 + 0.7 \approx 7 V for stable operation. A 100 pF filtering capacitor for the sensing divider and a small-signal diode 1N4148 for clamping the input of MC3423 are also added in the circuit.

To calculate a suitable value for the charge-pump capacitor C, the working principle of the charge pump is first considered. It consists of two diodes (1N4001), a coupling capacitor C, and a smoothing capacitor (100 μ F). C is charged during the rise time of input voltage and is discharged during fall time. Assuming that the voltage drop on the charge pump circuit is much less than the peak of input voltage (Vp), from charge balance principle,

$$Q = (2V_P)C = IT$$

or C = $(IT)/(2V_P)$

where I = average d.c. current supplied to the line adaptor.

The boundary case is at low line, low range, where Vp = 127 V and I = 10 mA for gate current plus 6 mA for bias current. Thus,

 $C = [(10 + 6) (1/50)]/(2 \times 127) \approx 1.2 \ \mu F$

At high line, high range, Vp \approx 370 V and the maximum value of 1 is 53 mA at 60 Hz. The maximum power consumption of the line adaptor is 7 x 0.053 = 0.37 W. The 10 Ω resistor in series with C is used to limit the inrush current when starting.

So far in the design of the universal input-voltage adaptor, an important point which has not yet been considered is the hazard of severe overvoltage at VCC during startup. If the power supply is started at high line, high range, $V_{in} = 260$ Vac, during the falling edge of input voltage, and the supply voltage of MC3423 is charged to about 7 V, the triac will be turned on for the doubler operation in the remaining negative cycle of input voltage, without the gate capacitor CG, since MC3423 had not yet and would not be tripped until the next positive cycle. Then, the lower bulk capacitor will be stressed to nearly double of its normal voltage rating. This harmful effect not only damages the bulk capacitor, but also produces abnormally high input voltage (VCC) for the flyback converter, in a small instant. Therefore, CG is connected to the gate and MT1 terminal of the triac to serve two purposes:

- 1. to delay the turn-on of triac for nearly a quarter of one cycle.
- 2. to increase the dV/dt blocking capability of the triac (> 200 V/ μ s) and hence, the overall system reliability [13].




Figure 7e. Worst Case Consideration for the Universal Input-Voltage Adaptor (Negative Gate Current)




Figure 8. Complete Circuit Schematics of 90 W Off-the-Line Power Supply

The determination of the capacitance of CG is determined as follows, with reference to Figure 7(e). At high line, high range, and 60 Hz, the average current I is maximum (53 mA). All discussions below are referred to a falling edge and the consecutive rising edge of less than 1/4 cycle of input voltage, because the charge-pump capacitor C is discharging to the adaptor circuit during fall time and the crowbar senser cannot be tripped if Vin falls beyond +200 V. If the supply voltage for MC3423 is just about 4.5 V, the crowbar sensing IC functions, and meanwhile, the instantaneous input voltage is at the trip point (200 V) and is going to the negative cycle, the gate capacitor CG must be large enough to delay the conduction of the triac before the input voltage rises again, i.e. at the negative peak. Assume that, for simplicity, the supply voltage of MC3423 rises to about 6.2 V (zener voltage) when the input voltage falls to -200 V. Then,

t_X = charging time of the capacitor across the supply voltage of MC3423

 $= 2 \times \sin^{-1} (200/367) / (2\pi \times 60) = 3 \text{ ms}$

 \approx (6.2 - 4.5) V x (Capacitance value) / (53 - 6) mA

or capacitance value \approx 100 μF (connected across supply voltage of MC3423)

But this capacitance is necessary to meet the ripple voltage requirement of the adaptor circuit. Afterwards, the zener diode (1N4735A) conducts, and the two capacitors connected in parallel are needed to delay the remaining time t_y before the input voltage rises from its negative peak again, within the same negative cycle. Therefore,

 t_{γ} = (16.67/4 - 3/2) ms \approx 0.7 V x (C_G + 100) $\mu F/47$ mA since the threshold gate voltage of MAC229A8 is 0.7 V typically.

 $C_{G} = 79 \ \mu F$

A practical value of 100 μ F is used in Figure 8. Note that the discharging current of C at zero-crossing of input voltage is greater than the average value I. The time constant of the gate capacitance and gate resistor (1 k Ω) is 0.1s, which is sufficient for resetting the triac between consecutive power-off and on. The 10 k Ω resistor is for discharge of the 100 μ F capacitor, and the corresponding time constant is 1 second. Time constants too long in the above design may result in failure of the universal inputvoltage adaptor if the power supply which was previously socketed in 110 V line is quickly plugged in 220 V line.

It should be noted that two optional power zener diodes (1N5956A) are connected across each bulk capacitor $C_{\mbox{in}}$ because:

- they can absorb short transient voltages (>200 V) on C_{in},
- they can prevent any failure of the universal inputvoltage adaptor from damaging the flyback converter and the two bulk capacitors.


Although such failures are rare the consequences are to be avoided since failure of the line adaptor poses a safety hazard to the human beings (especially the eyes radiated by X-ray).

Common-mode and differential-mode EMI/RFI filters are generally required for all switching power supplies. They are included in Figure 8, but are excluded in the DEMO board.

4. PERFORMANCE OF THE FLYBACK POWER SUPPLY

4.1 COMPLETE CIRCUITRY

Figure 8 shows the complete circuit schematic of the 90 W flyback power supply. The triac in the universal adaptor is negatively driven by the charge pump, since



TOP VIEW




Figure 9b. Universal Input-Voltage Adaptor (-IG)




Figure 9. P.C.B. and Component Layouts




Figure 10. Flyback Transformer Construction

it is least sensitive to noise in this mode. Drive circuits for MTP4N90 and MJE18004 are also shown.

Sometimes, it is unnecessary to have the universal input-voltage adaptor because the power supply may be used only at one range. Then, a modular approach for the adaptor can lower the system cost and can increase the flexibility of manufacture. The universal input-voltage adaptor board can be simply removed or unplugged from the power supply board without affecting the normal operation of the power supply, if the adaptor is not needed. Therefore, using this approach, the adaptor becomes optional. The printed circuit board and component layouts of the universal input-voltage adaptor(s) and the main board of power supply are shown in Figure 9. The construction diagram of the power transformer is shown in Figure 10. Table 1 lists all Motorola semiconductor components used in this power supply.

Table 1. List of Motorola Semiconductor Components	Table '	1. List	of Motorola	Semiconductor	Components
--	---------	---------	-------------	---------------	------------

	Part Numbers	Qty.
lc	UC3842A (for MTP4N90) UC3843A (for MJE18004)	1
	MC3423P TL431CLP	1
Opto	MOC8102	1
MOSFET	MTP4N90	1
SCR	MCR102	1
TRIAC	MAC229A8	1
BJT	MJE18004 2N3906	1 2
Rectifier	1N4001 1N5819 1N5398 MUR140 MUR180 MBR160	2 1 4 1 2 2
Zener	1N4735A 6.2 V 1N4740A 10 V (for MJE18004) 1N4747A 20 V (for MTP4N90) 1N5953A 150 V (optional) 1N5956A 200 V	1 1 1 1 2

4.2 EXPERIMENTAL MEASUREMENTS AND RESULTS

D.C. measurements are summarized in Table 2. Line and load regulation are excellent (better than 0.5%) for the + 110 V output. Regulation for other two rails is within 10%, if the transformer is properly manufactured. Conversion efficiency, is close to the expected figure (70%), and the best one is 73.7% at $I_0(110) = 0.7 A$, $f_S = 15.7 \text{ kHz}$ and $V_{CC} = 360 \text{ V}$ for MTP4N90; whereas for the bipolar power transistor MJE18004, the best efficiency is 74.2% at $I_0(110) = 0.7 A$, $f_S = 15.7 \text{ kHz}$ and $V_{CC} = 360 \text{ V}$. Although MJE18004 has lower conduction loss than MTP4N90, it has higher power losses in the base drive circuit and in the switching transitions. This is why MOSFETs can compete with advanced BJT even with higher conduction loss at relatively low switching frequency.

The maximum ripple voltage at 110 V output is approximately 150 mV (peak-to-peak) which is less than 0.2% of the output voltage, as predicted in section 2.3. The power supply is observed to be stable over the entire range of load currents. The dynamic response is also satisfactory, with an overshoot of less than 8 V at $f_s = 15.7$ kHz and V_{CC} = 200 V, from half-load to full-load (see Figure 1). Also in Figure 12, the transient responses of the power supply are introduced for very large-signal disturbances — from no load to full-load. The overshoot is about 20 V and the undershoot is over 30 V, which is quite satisfactory. The overshoot can be further reduced by increasing the integrating capacitance Cf in the feedback loop. But, this will result in slower transient responses.

Typical experimental switching waveforms are shown in Figure 11, at different load currents, input voltages and switching frequencies. Also, Figure 13 shows the photo of the 90 W off-the-line power supply.

5. CONCLUSION

A low-cost 90 W flyback power supply with external synchronization and universal input-voltage adaptor for multi-sync color monitor has been discussed in detail. The power supply has excellent line and load regulation and is found to be suitable in the application of low-cost multi-sync color monitors or TVs. Also, it can operate at both a.c. mains, i.e. 90–130 V or 180–260 V, without greatly affecting the system cost and performance.

l _o (110 V)	V _o (110 V)	(15 V)	(8.0 V)	fs	lin	Vcc	Efficiency
0.2	110.1	16.01	8.88	15.7	0.12	300	61.2
0.5	110.0	16.23	9.05	15.7	0.26	300	70.5
0.7	109.9	16.31	9.10	15.7	0.35	300	73.3
0.7	109.9	16.32	9.10	15.7	0.55	200	69.9
0.7	109.9	16.30	9.10	15.7	0.29	360	73.7
0.2	110.1	15.99	8.88	25.0	0.13	300	56.5
0.5	110.0	16.19	9.03	25.0	0.26	300	70.5
0.7	110.0	16.25	9.08	25.0	0.35	300	73.3
0.7	110.0	16.26	9.07	25.0	0.53	200	72.6
0.7	109.9	16.25	9.08	25.0	0.29	360	73.7
0.2	110.1	15.98	8.88	32.0	0.13	300	56.5
0.5	110.0	16.17	9.03	32.0	0.26	300	70.5
0.7	110.0	16.23	9.07	32.0	0.35	300	73.3
0.7	110.0	16.24	9.07	32.0	0.53	200	72.6
0.7	110.0	16.23	9.07	32.0	0.30	360	71.3
Α	v	V	v	kHz	А	V	%


MTP4N90 (MOSFET)


MJE18004 (Bipolar)

l _o (110 V)	V _o (110 V)	(15 V)	(8.0 V)	fs	lin	Vcc	Efficiency
0.2	110.8	14.41	8.82	15.7	0.12	300	61.6
0.5	110.7	14.65	9.00	15.7	0.26	300	71.0
0.7	110.6	14.82	9.11	15.7	0.35	300	73.7
0.7	110.6	14.73	9.06	15.7	0.54	200	71.7
0.7	110.6	14.83	9.11	15.7	0.29	360	74.2
0.2	110.8	14.44	8.83	25.0	0.13	300	56.8
0.5	110.8	14.70	9.02	25.0	0.27	300	68.4
0.7	110.7	14.78	9.09	25.0	0.36	300	71.8
0.7	110.7	14.77	9.08	25.0	0.53	200	73.1
0.7	110.7	14.78	9.09	25.0	0.30	360	71.8
0.2	110.8	14.43	8.83	32.0	0.13	300	56.5
0.5	110.8	14.68	9.01	32.0	0.27	300	68.4
0.7	110.7	14.75	9.07	32.0	0.36	300	71.8
0.7	110.7	14.75	9.07	32.0	0.54	200	71.8
0.7	110.7	14.75	9.08	32.0	0.30	360	71.8
A	v	V	v	kHz	А	v	%

*Ripple voltage at 110 V output is about 150 mVpp at V_{CC} = 300 V, f_s = 15.7 kHz & I_o = 0.7 A.

Figure 11. Experimental Oscillograms









Figure 11b. V_{CE} and V_{BE} at f_{S} = 25 kHz and V_{CC} = 300 V (for MJE18004)

Figure 11. Experimental Oscillograms







Figure 12. Large-Signal Transient Load Responses






Figure 12c. For MJE18004, From No Load to Full-Load at $f_s = 15.7$ kHz.




Figure 12e. For MTP4N90, From No Load to Full-Load at $f_{\rm S}~=~32$ kHz.




Figure 12b. For MTP4N90, From Half-Load to Full-Load at $f_S = 15.7$ kHz.




Figure 12d. For MJE18004, From Half-Load to Full-Load at $f_s = 15.7$ kHz.




Figure 12f. For MTP4N90, From Half-Load to Full-Load at $f_s = 32$ kHz.

ACKNOWLEDGEMENTS

In the course of preparing of the manuscript, several persons gave their contributions to aid the completion of this application note. Mr. T.S. Au, a summer student from H.K. Polytechnic helped to draft all P.C.B. and component layouts and to prepare demo boards. Mr. Cedric Lai, a cooperative student from H.K. University, reviewed the script with great care. Also, continual supports from Power Group of Discrete Business, Motorola Semiconductors H.K. Ltd. was proved to be essential to the success of our works. We, Cheng and Tong, must express our thanks to these helpful people at the end of our article.

REFERENCES

- [1] SEM-500, Unitrode Power Supply Design Seminar. Unitrode Corporation: Lexington, MA. 1986.
- [2] K. Harada, T. Ninomiya & M. Kohmo, "Optimum Design of RC Snubbers for Switching Regulators," IEEE Trans. on Aerospace and Electronic Systems, Vol. AES-15, No. 2, p. 209–218, Mar. 1979.
- [3] W. McMurray, "Selection of Snubbers and Clamps to Optimize the Design of Transistor Switching Converters," PESC '79, p. 62–74, 1979.

- [4] G. Chryssis, "High-Frequency Switching Power Supplies: Theory and Design." (2nd edition) McGraw-Hill Publishing Company, 1988.
- [5] Data sheets for MTP4N90 (Motorola Power MOSFET Transistor Data — DL135 R3)
- [6] Advanced data sheets for MJE18004 (Motorola Semiconductors Ltd.)
- [7] W. Hetterscheid, "Base Circuit Design for High-voltage Switching Transistors in Power Converters," Mullard Technical Note 6, p. 1–14, 1974.
- [8] Al Pshaenich, "The Effect of Emitter-base Avalanching on High-voltage Power Switching Transistors," Motorola Application Note AN803, p. 1–16, 1979.
- [9] Data sheets for UC3842A (Motorola Linear and Interface ICs — DL128 R2)
- [10] Advanced data sheets for MC44602 (Motorola Semiconductors Ltd.)
- [11] Advanced data sheets for MOC810X (Motorola Semiconductors LTd.)
- [12] "Guide to Thyristor Applications," Motorola Application Note AN849, p. 1–7, 1982.
- [13] Data sheets for MAC229A8 (Motorola Thyristor Device Data — DL137 R1)
- [14] Data sheets for MC3423P (Motorola Linear and Interface ICs — DI128 R2)




Figure 13. Photo of 90 W Off-the-Line Power Supply

AN1103


Using the CR3424 for High Resolution CRT Applications


by Curtis Gong RF Products Division

Motorola RF Devices have used their unique high frequency RF semiconductor capabilities and thin film hybrid expertise to produce a hybrid video amplifier with less than 2.9 ns rise and fall time for a 40 V output swing. This device is the CR3424. This video amplifier provides a low power dissipation solution to a problem that has been limiting the performance of ultra-high resolution CRT monitors: video amplifier speed. This paper will discuss several points including effect of video amplifiers on CRT picture quality, basic drive requirements of the CR3424 and drive circuits for the CR3434 (example circuits and their performance will be provided).

THE VIDEO AMPLIFIER AND ITS EFFECT ON CRT PICTURE QUALITY

As stated previously, the problem that has been limiting the performance of ultra-high resolution CRT monitors is video amplifier speed. Many of the 1024 x 1024 and 1280 x 1024 pixel, 64 kHz horizontal sweep rate displays that are used in CAD/CAM and other high resolution graphics applications, have not realized their potential performance because of the speed of their video amplifiers. For these high resolution displays, the pixel width is approximately 10 ns. A video amplifier must be able to charge and discharge its load capacitance during a one pixel time period of 10 ns. A rule-of-thumb for minimum picture quality is that the pixel





charge and discharge time (the rise and fall time of the video amplifier) should be no larger than 1/3 the pixel width; in this case 3.3 ns. Using this rule, the typical 3.4–4 ns rise time video amplifiers that are used in high resolution CRTs will not provide optimum picture quality. As a result, the slow video amplifier will produce dimmer vertical lines than horizontal lines. To solve this problem, monitor designers have been forced to a lower vertical refresh rate, which produces more flicker or lower the cathode voltage, which results in





Figure 2. Test Set-Up

a dimmer overall picture. The CR3424 with its less than 2.9 ns (typically 2.6 ns) rise times for a 40 V output swing, and maximum output swing of 70 V, will easily provide the speed and output swing necessary for optimum picture quality (maximum flicker-free brightness).

CR3424 INPUT CHARACTERISTICS

Current Requirements

The CR3424 is a trans-impedance amplifier. To drive the CR3424 to its maximum rise time performance (V_{OUT} = $40 V_{p-p}$ pulse), the input current profile must look like Figure 1. The current profile is shaped by the peaking network of



R, C and R_G shown in Figure 2, the standard test set-up. The characteristic equation for the input current is as follows:

$$I_{in}(S) = \frac{V}{R_g} * \frac{S + \frac{1}{R_c}}{S + \frac{1}{R_c} + \frac{1}{R_g C}}$$
(1)




Figure 4. Iin versus Vout for the CR3424

When deriving the equation, it is assumed that the input node to the CR3424 is a virtual ground. Bode plots of the equation are shown in Figure 3. The peak-to-peak current values listed on the plots are for a 40 V_{D-D} output pulse.

Biassing the CR3424 for a Specific DC Output Level

The l_{in} versus V_{out} characteristics of the CR3424 is shown in Figure 4. To set the DC output level, the input current l_{in} must be set according to Figure 4. The input current can be set by one of two methods. Method 1 refers to Figure 5a.

V1 R Lin CR3424

The DC level of V_{in} is constant at 1.4 V for the CR3424, so the input current I_{in} can be set by adjusting V₁ such that

$$l_{in} = \frac{V_1 - V_{in}}{B}$$
(2)

Often V₁ cannot be adjusted, so a different method must be used to control I_{in} . Method 2 refers to Figure 5b. In this method I_{in} can be set by adjusting R₁. In this case

$$l_{in} = \frac{V_1 - V_{in}}{R} - \frac{V_{in} - (-V)}{R_1 + R_{min}}$$
(3)

Note: R_{min} should be 400 Ω or greater to avoid changing the CR3424's internal thermal compensation network.

CR3424 DRIVER CIRCUITS

A. Drive Circuit Design Approaches

Any driver circuit being used to drive the CR3424 must be able to match the input current profile previously described. There are two major points that must be considered when designing a driver circuit.

- 1. The frequency response of the current profile must be matched.
- The driver circuit must be able to provide the peak currents (up to ±40 mA)

There are two approaches to building a driver circuit:

1. Voltage mode

A circuit is designed that has an equivalent circuit similar to that of the generator in the test circuit (50 Ω output impedance). This circuit must be able to provide the peak currents. The frequency response would be obtained by using the same peaking network used in the test circuit. This network would also make the necessary voltage to current conversion.




Figure 5a. Input Current Adjustment, Method 1

Figure 5b. Input Current Adjustment, Method 2




Figure 6. Driver Equivalent Circuits

2. Current mode

A current source with the same frequency response as previously described would be designed. This current source would then be amplified to provide the necessary peak currents. This circuit could then be used to drive the CR3424 directly, without a peaking network. The equivalent circuits for both drivers are shown in Figure 6.

B. Example Circuits

1. Emitter Follower:

The most widely used driver circuit is the emitter follower in Figure 7. This circuit is capable of providing the peak currents without any degradation in the CR3424's performance. Rise times of 2.2 ns have been seen for a 40 V_{p-p} output driving an 8.5 pF load. It is important that this circuit is biased at I_C = 50 mA because this circuit must work in a Class "A"

+5 V R1 C2 120 C1 F4239 16 R4 R5 CR3424 50 µF 287 47 R2 R3 ş 82 120 Q --5 V

Figure 7. Emitter Follower

mode.

There are two ways the DC offset adjustment can be made on this circuit. The previously mentioned method 1 can be implemented by replacing R1 with a potentiometer. This potentiometer could be used to vary the voltage on the emitter of the transistor which would change l_{in} going to the CR3424. Method 2 can also be implemented for this circuit.

2. Common Emitter Driver

Another useful driver circuit is the common emitter driver shown in Figure 8. This circuit provides a voltage gain of 2. For a 40 V_{p-p} output and an 8.5 pF load, the rise time is 2.2 ns. If some gain is needed to compensate a gain-bandwidth problem of a pre-amp, then this circuit would be a good choice. The best method to use to adjust the DC offset is method 2.




Figure 8. Common Emitter




Figure 9. Driver Circuit Frequency Response




Figure 10. Driver Circuit Transfer Curves

Figures 9, and 10 show the performance of the CR3424 when driven by one of the previously mentioned drivers. Figure 9 shows the frequency response of the two driver circuits. Figure 10 shows the transfer characteristics of the driver circuits. V_{in} is the input voltage to the base of the transistor and V_{OUT} is the output of the CR3424.

SUMMARY

The performance of a video amplifier can seriously affect CRT picture quality. Fast rise times and large output swing capabilities are essential. The CR3424 has more than enough speed and output swing to satisfy the needs of today's high resolution CRTs. To drive the CR3424 to its optimum performance, an input current profile must have the frequency response and peak currents as previously described. Two circuits, the emitter follower and the common emitter, are examples of circuits with the capability to drive the CR3424.

Considerations in Using The MHW801 and MHW851 Series RF Power Modules

by Norm Dye and Mike Shields RF Products Division

INTRODUCTION

The MHW801/851 Series of power modules are designed primarily for applications in cellular portable radios. The -1 module is frequency compatible with the American system called AMPS; the -2 module is frequency compatible with the European TACS system; the -3 module is frequency compatible with the Scandanavian system called NMT; and the -4 module is frequency compatible with the NTACS system in Japan. Other than frequency of operation, all models of the MHW801 and MHW851 are identical and meet the general electrical specifications set forth on the data sheet. The only difference in the MHW801 and MHW851 Series of modules is the flange design. In the case of the MHW801, the flange does not extend any appreciable distance beyond the PCB substrate/cap and it is intended that mounting to a heatsink will be accomplished by attaching the flange to the heatsink with solder. The MHW801 modules are considered to be surface mount modules. The MHW851 modules were introduced to offer similar modules with the more conventional method of mounting. The flange extends beyond the substrate/cap and attachment to a heatsink is intended to be by means of mounting screws.

A significant amount of applications information is contained in the MHW801/MHW851 Series data sheet. Also included are a block diagram of the module and decoupling networks used in the test fixture; typical performance curves showing parameters such as V_{Cont}, efficiency, input VSWR and output power as functions of frequency; and output power and V_{Cont} as functions of temperature.

GENERAL ELECTRICAL CONSIDERATIONS

Modules are matched to an impedance of 50 ohms for both input and output. Thus their application in a sub-system such as the transmitter portion of a portable radio is relatively straightforward. However, there are certain precautions that should be observed. First, it is important that DC inputs to the module be de-coupled by means of by-pass capacitors and/or chokes to prevent bias and power supply circuitry contributing to circuit instabilities (spurious oscillations). It is recommended that the module user pay careful attention to the decoupling information presented in the data sheet. Second, grounding of the module should be adequate to prevent low-level Impedances that result in signal feedback with consequent module instabilities. Remember that the back of the circuit substrate is ground and this is soldered to the module flange which then becomes the ground connection to external circuitry. Third, the board layout should be such that isolation of input lines from output lines is at least 50 dB.

Normal use of the module is to amplify CW signals that are frequency modulated. The first two stages of the module are biased Class A: however, the last two stages are biased Class C. Significant distortion will result if the signal contains amplitude information, such as amplitude modulation. However, it is possible to operate the module in less than a CW condition. In a pulse mode of operation, any duty cycle up to 100% should create no problems provided the peak power does not exceed the rated CW output power of the module. Note, however, that case temperature can no longer be tied to die temperature by the same constant difference used for CW operation. The thermal time constant of the die is approximately 10 micro-seconds which says that for moderately long pulse trains with low duty cycles, die temperature could be much higher than that predicted from CW measurements

The modules have not been characterized for pulse power operation. It is to be assumed that greater than rated CW output power can be obtained from the module in a pulse mode of operation; however, this is not recommended without first consulting the factory because of concern for maximum voltage swings as well as maximum die temperature.

NOISE CHARACTERISTICS

One parameter of power modules frequently not specified is noise. Most applications of power modules have been in radios where transmitting and receiving did not occur simultaneously. Today, cellular radios are duplexed, i.e, they are capable of transmitting and receiving at the same time. Thus radio manufacturers are concerned about the noise characteristics of the transmitter in the receive frequency band, which is normally 45 MHz above the transmit frequency. For this reason, Motorola has begun to characterize and guarantee noise performance of modules designed primarily for use in duplexed cellular radios. Noise power for the MHW801/851 Series modules is guaranteed in a 30 kHz bandwidth, 45 MHz above f₀. This is shown visually in Figure 1. Note that the noise is specified for two widely different temperatures and for rated output power only. A characteristic of the MHW801/851 Series modules is that the small signal (noise) gain of the amplifier is approximately 35 dB at rated output power but increases by as much as 3 dB as the control voltage (V_{Cont}) is decreased.




Figure 1. Noise Power In Receive Band




Figure 2. Block Diagram For Sideband Noise Measurement

order. First, the signal source must be extremely low noise, as close to kTB noise as possible. The HP8614A signal generator uses a cavity oscillator and satisfies the requirement of low noise. On the other hand, a frequency synthesized source such as the HP8656 (or Wavetek 2520A) signal generator does not. If this type of signal generator is used to make noise measurements, it is necessary to add a bandpass filter which will reject any signals 45 MHz above the output frequency.

The block diagram for noise measurements is shown in

Figure 2. Several comments about the block diagram are in

Remember that any noise at the input of the MHW801/851 Series module is amplified by approximately 35 dB. This noise amplification should not be confused with internally generated noise which could be caused by a high stage noise figure or by regeneration in one of the module stages, neither of which is a factor in the MHW801/851 Series module design.

Second, it is essential that the module be terminated in a circulator which will prevent out-of-band impedances of the subsequent RF network from affecting the stability (and, thus noise) of the module. Third, care must be taken to prevent the carrier frequency from saturating the input stages of the spectrum analyzer used to measure the noise level. Again, it is critical in accurate noise measurements to be certain that the sensitivity of the spectrum analyzer be at least 10 dB better than the noise level being measured.

Normally to accomplish this it is necessary to reduce the resolution bandwidth (RBW) of the spectrum analyzer to 30 kHz and set the video filter to 100 Hz bandwidth. The manufacturer (Hewlett Packard) of the spectrum analyzer recommends a video bandwidth 100 times less than the RBW for best noise averaging.

The filters, "H" and "G" (in Figure 2) are stagger tuned to obtain adequate selectivity for rejecting the carrier frequency at the input to the spectrum analyzer. Obviously a single filter can be used if it has a rejection level of approximately 60 dB, 45 MHz away from the bandpass of the filter. The actual rejection needed depends on whatever is required to prevent saturation of the spectrum analyzer by the carrier signal.

GAIN CONTROL

The data sheet recommends gain control by keeping input power at 0 dBm and varying the control voltage. Output power versus control voltage is shown in the typical characteristics of the data sheet. Gain control in the MHW801/851 Series module is obtained by controlling the bias to the Class A input stage as opposed to other modules that controls the voltage to Class C driver stages. The benefit of this method of control is significantly less control current and a lower slope of the output power versus control voltage curve.

It is possible to control output power from the module by controlling input power with the control voltage maintained at a fixed level (generally maximum). This is somewhat intuitive; however, a major benefit of this method for power out control may not be obvious. This benefit is the best noise performance of the module because the small signal gain is approximately 3 dB less at high control voltage as compared to low control voltage. Other important factors such as stability, input VSWR, harmonics, efficiency and load mismatch are essentially unaffected by the method of output power control.

OTHER CIRCUIT CONSIDERATIONS

Performance of the module at less than rated output power is sometimes of significance in typical module applications. Regardless of output power control, the noise characteristics, efficiency and harmonics will degrade at reduced output power. As output power is reduced, the class C stages of the module operate further and further from their optimum load line resulting in significantly poorer efficiency. As their operation approaches the more non-linear region of the transistor transfer function, noise will likely increase and harmonics will increase with respect to carrier power. Generally these degradations in performance are not serious because they are relative to carrier power level. For example, efficiency becomes much less at output power levels of 100 mW; but current drain is much lower than for the case a problem in radio applications.

Other circuit considerations external to the module that are sometimes overlooked are source and load impedances. Note that the stability of the module is guaranteed only for source VSWR's of 3:1 and load VSWR's of 6:1. Frequently the load for the module is the transmit portion of a duplex filter. The out-of-band impedance presented by the filter can affect the stability of the module. The impedance reflected to the module depends on the length of transmission line between the module and the filter thereby causing line length to be an additional circuit consideration. It should be remembered that the MHW801/851 Series of modules are not unconditionally stable for all load and source impedances.

Out-of-band impedances of filters result in significantly high VSWR's at out-of-band frequencies. If these impedances are reflected to the module such that the module is terminated in impedances that lead to regions of instability, the module will oscillate.

Input power to the module can vary from a low value of 0 mW to a recommended maximum of 3 mW. Input powers greater than 3 mW are not recommended because of the potential damage that might result from overdriving the two final class C stages in the module. Overdrive results in excessive power dissipation particularly for the simultaneous condition of maximum supply voltage of 7.5 volts. Overdriving the final Class C stages can also lead to circuit instabilities because of changing impedances. Likewise, supply voltages greater than 7.5 volts should not be applied to the module for the same reasons of overdissipation and potential instabilities.

MOUNTING CONSIDERATIONS GENERAL

In mounting power modules, consideration must be given to heat dissipation and grounding. Motorola specifies the range of case temperatures over which the module will perform safely. The upper temperature is determined by thermal resistances between each die and the case with the guideline that die temperature will be maintained below 200°C, which is considered a safe temperature for silicon transistors. All the user has to do is provide sufficient heat sinking for the module to be certain that the flange of the module does not exceed the maximum operating temperature rating. The maximum power dissipated by the module can be determined by determining the maximum DC power input less the RF power output. Another way to determine the maximum power to be dissipated is to divide the rated output power by the minimum efficiency and then subtract the rated output power.

Maximum power dissipation for either the MHW801 or MHW851 Series modules is 2.44 watts (2 Watts divided by .45 minus 2 Watts). This relatively small amount of power can normally be dissipated by minimal thermal contact between the flange of the module and the heatsink provided in the application. Calculations using the MHW851 module attached to a heatsink only at the mounting screws indicate that the rise in flange temperature (at center of flange) above the temperature at the ends of the flange should not exceed 10°C.

Grounding the module to external circuitry through mounting screws only should be adequate to prevent spurious oscillations provided the ground contact does not become excessively resistive as a result of nickel oxide forming on the nickel plated flange. Nickel oxide (unlike copper and silver oxide) is resistive and its formation can lead to intermittent ground paths between the module and external circuits.

MHW801 Series

MHW801 modules are designed without "ears" on the flange. They should be attached to a heatsink with solder. When soldering, the primary consideration should be to prevent any part of the module flange from achieving a temperature greater than 165°C. A low temperature solder such as 52% In and 48% Sn (along with "R" type flux) is recommended because this solder liquifies below 150°C. Keep in mind that the internal construction of the module has been achieved using 36% Sn, 62% Pb and 2% Ag solder which liquifies at 179–180°C. If the module flange is allowed to achieve a temperature greater than 165°C, serious mechanical damage could occur with consequent failure to function electrically being the end result. Also, as stated on the data sheet, do not permit the module to be immersed in a flux removal system. The part is not hermetically sealed, and liquids could penetrate into the circuitry with potentially disasterous results.

MHW851 Series

MHW851 type modules have flanges with "ears" for attachment to a heatsink by means of screws. The cutouts at each end of the flange will accommodate 4–40 screws and these should be torqued to an amount no greater than 2 to 3 inch-pounds. The use of thermal grease is not recommended for the MHW851 Series module because the relatively low output power does not require intimate (thermal) contact of the flange surface to the heatsink. Use of thermal grease is permissible but care must be taken to prevent using an excessive amount. Since it is not needed, it is Motorola's recommendation that it not be used.

Flatness of the heatsink when using MHW851's is much less critical than that required for higher power modules. Motorola recommends that the heatsink surface be flat to within + or - 0.003 inches, a dimension that should be relatively easy to attain. The MHW801/851 Series module is constructed with a printed circuit board substrate which negates the stringent requirements for bending that are placed on ceramic substrate modules. Motorola believes that the MHW801/851 Series module can be distorted as much as 0.020 inches either concave or convex without damage to the module.

Because bending requirements are relaxed, it is also unnecessary to worry about tightening sequence as described in EB107 — "Mounting Considerations for Motorola RF Power Modules." This EB was written primarily for ceramic substrate modules and does not apply in total to printed circuit board substrate modules such as the MHW801/851 Series.

Understanding RF Data Sheet Parameters

by Norman E. Dye RF Products Division

INTRODUCTION

Data sheets are often the sole source of information about the capability and characteristics of a product. This is particularly true of unique RF semiconductor devices that are used by equipment designers all over the world. Because the circuit designer often cannot talk directly with the factory, he relies on the data sheet for his device information. And for RF devices, many of the specifications are unique in themselves. Thus it is important that the user and the manufacturer of RF products speak a common language, i.e., what the semiconductor manufacturer says about his RF device is understood fully by the circuit designer.

This paper reviews RF transistor and amplifier module parameters from maximum ratings to functional characteristics. It is divided into 5 basic sections: 1) DC Specifications, 2) Power Transistors, 3) Low Power Transistors, 4) Power Modules and 5) Linear Modules. Comments are made about critical specifications, about how values are determined and what are their significance. A brief description of the procedures used to obtain impedance data and thermal data is set forth; the importance of test circuits is elaborated; and background information is given to help understand low noise considerations and linearity requirements.

DC SPECIFICATIONS

Basically RF transistors are characterized by two types of parameters: DC and functional. The "DC" specs consist (by definition) of breakdown voltages, leakage currents, hFE (DC beta) and capacitances, while the functional specs cover gain, ruggedness, noise figure, Z_{in} and Z_{out} . S-parameters, distortion, etc. Thermal characteristics do not fall cleanly into either category since thermal resistance and power dissipation can be either DC or AC. Thus, we will treat the spec of thermal resistance as a special specification and give it its own heading called "thermal characteristics." Figure 1 is one page of a typical RF power data sheet showing DC and functional specs.

A critical part of selecting a transistor is choosing one that has breakdown voltages compatible with the supply voltage available in an intended application. It is important that the design engineer select a transistor on the one hand that has breakdown voltages which will NOT be exceeded by the DC and RF voltages that appear across the various junctions of the transistor and on the other hand has breakdown voltages that permit the "gain at frequency" objectives to be met by the transistor. Mobile radios normally operate from a 12 volt source; portable radios use a lower voltage, typically 6 to 9 volts; avionics applications are commonly 28 volt supplies while base station and other ground applications such as medical electronics generally take advantage of the superior performance characteristics of high voltage devices and operate with 24 to 50 volt supplies. In making a transistor, breakdown voltages are largely determined by material resistivity and junction depths (Figure 2). It is for these reasons that breakdown voltages are intimately entwined with functional performance characteristics. Most product portfolios in the RF power transistor industry have families of transistors designed for use at specified supply voltages such as 7.5 volts, 12.5 volts, 28 volts and 50 volts.

Leakage currents (defined as reverse biased junction currents that occur prior to avalanche breakdown) are likely to be more varied in their specification and also more informative. Many transistors do not have leakage currents specified because they can result in excessive (and frequently unnecessary) wafer/die yield losses. Leakage currents arise as a result of material defects, mask imperfections and/or undesired impurities that enter during wafer processing. Some sources of leakage currents are potential reliability problems; most are not. Leakage currents can be material related such as stacking faults and dislocations or they can be "pipes" created by mask defects and/or processing inadequacies. These sources result in leakage currents that are constant with time and if initially acceptable for a particular application will remain so. They do not pose long term reliability problems

On the other hand, leakage currents created by channels induced by mobile ionic contaminants in the oxide (primarily sodium) tend to change with time and can lead to increases in leakage current that render the device useless for a specific application. Distinguishing between sources of leakage current can be difficult, which is one reason devices for application in military environments require HTRB (high temperature reverse bias) and burn-in testing. However, even for commercial applications particularly where battery drain is critical or where bias considerations dictate limitations, it is essential that a leakage current limit be included in any complete device specification.

Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Breakdown Voltage (I _C = 20 mAdc, I _B = 0)	V(BR)CEO	16			Vdc
Collector-Emitter Breakdown Voltage (I _C = 20 mAdc, V _{BE} = 0)	V(BR)CES	36	—		Vdc
Emitter-Base Breakdown Voltage ($I_E = 5.0 \text{ mAdc}, I_C = 0$)	V(BR)EBO	4.0	—		Vdc
Collector Cutoff Current (V_{CE} = 15 Vdc, V_{BE} = 0, T_C = 25°C)	ICES	_	-	10	mAdc
ON CHARACTERISTICS					
DC Current Gain (I _C = 4.0 Adc, V _{CE} = 5.0 Vdc)	hFE	20	70	150	_
DYNAMIC CHARACTERISTICS					
Output Capacitance (VCB = 12.5 Vdc, IE = 0, f = 1.0 MHz)	C _{ob}		90	125	pF
FUNCTIONAL TESTS			1		
Common-Emitter Amplifier Power Gain (V _{CC} = 12.5 Vdc, P _{OUt} = 45 W, I _C (Max) = 5.8 Adc, f = 470 MHz)	G _{pe}	4.8	5.4		dB
Input Power (V _{CC} = 12.5 Vdc, P _{out} = 45 W, f = 470 MHz)	P _{in}		13	15	Watts
Collector Efficiency (V _{CC} = 12.5 Vdc, P _{OUt} = 45 W, I _C (Max) = 5.8 Adc, f = 470 MHz)	η	55	60		%
Load Mismatch Stress (V _{CC} = 16 Vdc, P _{in} = Note _. 1, f = 470 MHz, VSWR = 20:1, All Phase Angles)	ψ*	No E	Degradation	in Output F	ower
Series Equivalent Input Impedance (V _{CC} = 12.5 Vdc, P _{OUt} = 45 W, f = 470 MHz)	Z _{in}		1.4+j4.0		Ohms
Series Equivalent Output Impedance (V _{CC} = 12.5 Vdc, P _{Out} = 45 W, f = 470 MHz)	Z _{OL} *	_	1.2+j2.8		Ohms

Notes: 1. P_{in} = 150% of Drive Requirement for 45 W output @ 12.5 V the electrical criterion establishe

* y = Mismatch stress factor — the electrical criterion established to verify the device resistance to load mismatch failure. The mismatch stress test is accomplished in the standard test fixture (Figure 1) terminated in a 20:1 minimum load mismatch at all phase angles

Figure 1. Typical DC and Functional Specifications




Figure 2. The Effect of Curvature and Resistivity on Breakdown Voltage

DC parameters such as hFE and C_{ob} (output capacitance) need little comment. Typically, for RF devices, hFE is relatively unimportant because the functional parameter of gain at the desired frequency of operation is specified. Note, though, that DC beta is related to AC beta (Figure 3). Functional gain will track DC beta particularly at lower RF frequencies. Generally RF device manufacturers do not like to have tight limits placed on hFE. Primarily the reasons that justify this position are:

- a) Lack of correlation with RF performance
- b) Difficulty in control in wafer processing
- c) Other device manufacturing constraints dictated by functional performance specs which preclude tight limits for hFF.

A good rule of thumb for h_{FE} is to set a maximum-to-minimum ratio of not less than 3 and not more than 4 with the minimum h_{FE} value determined by an acceptable margin in functional gain.




Figure 3. Beta versus Frequency

Output capacitance is an excellent measure of comparison of device size (base area) provided the majority of output capacitance is created by the base-collector junction and not parasitic capacitance arising from bond pads and other top metal of the die. Remember that junction capacitance will vary with voltage (Figure 4) while parasitic capacitance will not vary. Also, in comparing devices, one should note the voltage at which a given capacitance is specified. No industry standard exists. The preferred voltage at Motorola is the transistor V_{CC} rating, i.e., 12.5 volts for 12.5 volt transistors and 28 volts for 28 volt transistors, etc.

MAXIMUM RATINGS and THERMAL CHARACTERISTICS

Maximum ratings (shown for a typical RF power transistor in Figure 5) tend to be the most frequently misunderstood group of device specifications. Ratings for *maximum junction voltages* are straight forward and simply reflect the minimum values set forth in the DC specs for breakdown voltages. If the device in question meets the specified minimum breakdown voltages, then voltages less than the minimum will not cause junctions to reach reverse bias breakdown with the potentially destructive current levels that can result.




Figure 4. Junction Capacitance versus Voltage

The value of V_{(BR)CEO} is sometimes misunderstood. Its value can approach or even equal the supply voltage rating of the transistor. The question naturally arises as to how such a low voltage can be used in practical applications. First, V_{(BR)CEO} is the breakdown voltage of the collector-base junction plus the forward drop across the base-emitter junction with the base open, and it is never encountered in amplifiers where the base is at or near the potential of the emitter. That is to say, most amplifiers have the base shorted or they use a low value of resistance such that the breakdown value of interest approaches V_{(BR)CEO}. Second, V_{(BR)CEO} involves the current gain of the transistor and increases as frequency increases. Thus the value of V_{(BR)CEO} at RF frequencies is always greater than the value at DC.

The maximum rating for *power dissipation* (P_D) is closely associated with thermal resistance (θ_{JC}). Actually maximum P_D is in reality a fictitious number — a kind of figure of merit — because it is based on the assumption that case temperature is maintained at 25°C. However, providing everyone arrives at the value in a similar manner, the rating of maximum P_D is a useful tool with which to compare devices.

The rating begins with a determination of thermal resistance — die to case. Knowing θ_{JC} and assuming a maximum die temperature, one can easily determine maximum PD (based on the previously stated case temperature of 25°C). Measuring θ_{JC} is normally done by monitoring case temperature (T_C) of the device while it operates at or near rated output power (P_O) in an RF circuit. The die temperature (T_J) is measured simultaneously using an infra-red microscope (see Figure 6) which has a spot size resolution as small as 1 mil in diameter. Normally several readings are taken over the surface of the die and an average value is used to specify T_J.

It is true that temperatures over a die will vary typically 10–20°C. A poorly designed die (improper ballasting) could result in hot spot (worst case) temperatures that vary 40–50°C. Likewise, poor die bonds (see Figure 7) can result in hot spots but these are not normal characteristics of a properly designed and assembled transistor die.

The RF Line NPN Silicon RF Power Transistor

... designed for 12.5 Volt Volt UHF large-signal amplifier applications in industrial and commercial FM equipment operating to 520 MHz.

- Guaranteed 440, 470, 512 MHz 12.5 Volt Characteristics Output Power = 50 Watts Minimum Gain = 5.2 dB @ 440, 470 MHz Efficiency = 55% @ 440, 470 MHz IRL = 10 dB
- Characterized with Series Equivalent Large-Signal Impedance Parameters from 400 to 520 MHz
- · Built-In Matching Network for Broadband Operation
- Triple Ion Implanted for More Consistent Characteristics
- · Implanted Emitter Ballast Resistors
- · Silicon Nitride Passivated
- 100% Tested for Load Mismatch Stress at all Phase Angles with 20:1 VSWR @ 15.5 Vdc, 2.0 dB Overdrive

MAXIMUM RATINGS			
Rating	Symbol	Value	Unit
Collector-Emitter Voltage	VCEO	16.5	Vdc
Collector-Emitter Voltage	VCES	38	Vdc
Emitter-Base Voltage	VEBO	4.0	Vdc
Collector-Current — Continuous	lc	12	Adc
Total Device Dissipation @ T _C = 25°C Derate above 25°C	PD	135 0.77	Watts W/°C
Storage Temperature Range	T _{stg}	65 to +150	°C
THERMAL CHARACTERISTICS			
Characteristic	Symbol	Мах	Unit
Thermal Resistance, Junction to Case	R _{0JC}	1.3	°C/W

By measuring T_C and T_J along with P_O and P_{in} — both DC and RF — one can calculate θ_{JC} from the formula θ_{JC} = (T_J - T_C)/(P_{in} - P_O). Typical values for an RF power transistor might be T_J = 130°C; T_C = 50°C; V_{CC} = 12.5 V; I_C = 12 A; Pin (RF) = 10 W; P_O (RF) = 50 W. Thus θ_{JC} = (130 - 50)/(10 + {12.5 x 12} - 30) = 80/80 = 1°C/W.

Several reasons dictate a conservative value be placed on θ_{JC} . First, thermal resistance increases with temperature (and we realize Tc = 25°C is NOT realistic). Second, T_J is not a worst case number. And, third, by using a conservative value of θ_{JC} , a realistic value is determined for maximum P_D. Generally, Motorola's practice is to publish θ_{JC} numbers approximately 25% higher than that determined by the measurements described in the preceding paragraphs, or for the case illustrated, a value of $\theta_{JC} = 1.25^{\circ}$ C/W.

Now a few words are in order about die temperature. Reliability considerations dictate a safe value for an all Au (gold) system (die top metal and wire) to be 200°C. Once T_J max is determined, along with a value for θ_{JC} , maximum P_D is simply

 P_D (max) = (T_J (max) - 25°C)/ θ_{JC} .

Specifying maximum P_D for T_C = 25°C leads to the necessity to derate maximum P_D for any value of T_C above 25°C. The derating factor is simply the reciprocal of θ_{JC} !

Maximum collector current (IC) is probably the most subjective maximum rating on the transistor data sheets. It has

MRF650

50 WATTS, 512 MHz RF POWER TRANSISTOR NPN SILICON






Figure 6. Equipment Used To Measure Die Temperature




Figure 7. An Example of Incomplete Die Attach

been, and is, determined in a number of ways each leading to different maximum values. Actually, the only valid maximum current limitations in an RF transistor have to do with the current handling ability of the wires or the die. However, power dissipation ratings may restrict current to values far below what should be the maximum rating. Unfortunately, many older transistors had their maximum current rating determined by dividing maximum PD by collector voltage (or be V(BR)CEO for added safety) but this is not a fundamental maximum current limitation of the part. Many lower frequency parts have relatively gross top metal on the transistor die, i.e., wide metal runners and the "weak current link" in the part is the current handling capability of the emitter wires (for common emitter parts). The current handling ability of wire (various sizes and material) is well known; thus the maximum current rating may be limited by the number, size and material used for emitter wires.

Most modern, high frequency transistors are die limited because of high current densities resulting from very small current carrying conductors and these densities can lead to metal migration and premature failure. The determination of I_C max for these types of transistors results from use of Black's equation for metal migration which determines a mean time between failures (MTBF) based on current densi

ty, temperature and type of metal. At Motorola, MTBF is generally set at >7 years and maximum die temperature at 200°C. For plastic packaged transistors, maximum T_J is set at 150°C. The resulting current density along with a knowledge of the die geometry and top metal thickness and material allows the determination of $I_{\rm C}$ max for the device.

It is up to the transistor manufacturer to specify an I_C max based on which of the two limitations (die, wire) is paramount. It is recommended that the circuit design engineer consult the semiconductor manufacturer for additional information if I_C max is of any concern in his specific use of the transistor.

Storage temperature is another maximum rating that is frequently not given the attention it deserves. A range of -55°C to 200°C has become more or less an industry standard. And for the single metal, hermetic packaged type of device, the upper limit of 200°C creates no reliability problems. However, a lower high temperture limitation exists for plastic encapsulated or epoxy sealed devices. These should not be subjected to temperatures above 150°C to prevent deterioration of the plastic material.

POWER TRANSISTORS — Functional Characteristics

The selection of a power transistor usually involves choosing one for a frequency of operation, a level of output power, a desired gain, a voltage of operation and preferred package configuration consistent with circuit construction techniques.

Functional characteristics of an RF power transistor are by necessity tied to a specific test circuit (an example is shown in Figure 8). Without specifying a circuit, the functional parameters of gain, reflected power, efficiency - even ruggedness - hold little meaning. Furthermore, most test circuits used by RF transistor manufacturers today (even those used to characterize devices) are designed mechanically to allow for easy insertion and removal of the device under test (D.U.T.). This mechanical restriction sometimes limits achievable device performance which explains why performance by users frequently exceeds that indicated in data sheet curves. On the other hand, a circuit used to characterize a device is usually narrow band and tunable. This results in higher gain than attainable in a broadband circuit. Unless otherwise stated, it can be assumed that characterization data such as PO vs frequency is generated on a point-by-point basis by tuning a narrow band circuit across a band of frequencies and, thus, represents what can be achieved at a specific frequency of interest provided the circuit presents optimum source and load impedances to the D.U.T.

Broadband, fixed tuned test circuits are the most desirable for testing functional performance of an RF transistor. Fixed tuned is particularly important in assuring everyone — the manufacturer and the user — of product consistency, i.e., that devices manufactured tomorrow will be identical to devices manufactured today.

Tunable, narrow band circuits have led to the necessity for device users and device manufacturers to resort to the use of "correlation units" to assure product consistency over




Figure 8. Typical RF Power Test Circuit

a period of time. Fixed tuned circuits minimize (if not eliminate) the requirements for correlation and in so doing tend to compensate for the increased constraints they place on the device manufacturer. On the other hand, manufacturers like tunable test circuits because their use allows adjustments that can compensate for variations in die fabrication and/or device assembly. Unfortunately gain is normally less in a broadband circuit that it is in a narrow band circuit, and this fact frequently forces transistor manufacturers to use narrow band circuits to make their product have sufficient attraction when compared with other similar devices made by competitors. This is called "specsmanship." One compromise for the transistor manufacturer is to use narrow band circuits with all tuning adjustments "locked" in place. For all of the above reasons, then, in comparing functional parameters of two or more devices, the data sheet reader should observe carefully the test circuit in which specific parameter limits are guaranteed.

For RF power transistors, the parameter of ruggedness takes on considerable importance. Ruggedness is the characteristic of a transistor to withstand extreme mismatch conditions in operation (which causes large amounts of output power to be "dumped back" into the transistor) without altering its performance capability or reliability. Many circuit environments particularly portable and mobile radios have limited control over the impedance presented to the power amplifier by an antenna, at least for some duration of time. In portables, the antenna may be placed against a metal surface; in mobiles, perhaps the antenna is broken off or inadvertently disconnected from the radio. Today's RF power transistor must be able to survive such load mismatches without any effect on subsequent operation. A truly realistic possibility for mobile radio transistors (although not a normal situation) is the condition whereby an RF power device "sees" a worst case load mismatch (an open circuit, any phase angle) along with maximum V_{CC} AND greater than normal input drive - all at the same time. Thus the ultimate test for ruggedness is to subject a transistor to a test wherein Pin (RF) is increased up to 50% above that value necessary to create rated PO; VCC is increased about 25% (12.5 V to 16 V for mobile transistors) AND then the load reflection coefficient is set at a magnitude of unity while its phase angle is varied through all possible values from 0 degrees to 360 degrees. Many 12 volt (land mobile) transistors are routinely given this test at Motorola Semiconductors by means of a test station similar to the one shown in Figure 9.




Figure 9. A Typical Functional Test Station

Ruggedness specifications come in many forms (or guises). Many older devices (and even some newer ones) simply have NO ruggedness spec. Others are said to be "capable of" withstanding load mismatches. Still others are guaranteed to withstand load mismatches of 2:1 VSWR to ∞ :1 VSWR at rated output power. A few truly rugged transisters are guaranteed to withstand 30:1 VSWR at all phase angles (for all practical purposes 30:1 VSWR is the same as ∞ :1 VSWR) with both over voltage and over drive. Once again it is up to the user to match his circuit requirements against device specifications.

Then as if the whole subject of ruggedness is not sufficiently confusing, the semiconductor manufacture slips in the ultimate "muddy the water" condition in stating what constitutes passing the ruggedness test. The words generally say that after the ruggedness test the D.U.T. "shall have no degradation in output power." A better phrase would be "no measurable change in output power." But even this is not the best. Unfortunately the D.U.T. can be "damaged" by the ruggedness test and still have "no degradation in output power." Today's RF power transistors consist of up to 1K or more low power transistors connected in parallel. Emitter resistors are placed in series with groups of these transistors in order to better control power sharing throughout the transistor die. It is well known by semiconductor manufacturers that a high percentage of an RF power transistor die (say up to 25-30%) can be destroyed with the transistor still able to deliver rated power at rated gain, at least for some period of time. If a ruggedness test destroys a high percentage of cells in a transistor, then it is likely that a 2nd ruggedness test (by the manufacturer or by the user while in his circuit) would result in additional damage leading to premature device failure.

A more scientific measurement of "passing" or "failing" a ruggedness test is called ΔV_{RE} — the change in emitter

resistance before and after the ruggedness test. V_{RE} is determined to a large extent by the net value of emitter resistance in the transistor die. Thus if cells are destroyed, emitter resistance will change with a resultant charge in Vre. Changes as small as 1% are readily detectable, with 5% or less normally considered an acceptable limit. Today's more sophisticated device specifications for RF power transistors use this criteria to determine "success" or "failure" in ruggeness testing.

A circuit designer must know the input/output characteristics of the RF power transistor(s) he has selected in order to design a circuit that "matches" the transistor over the frequency band of operation. Data sheets provide this information in the form of large signal impedance parameters, Zin and Zout (commonly referred to as ZOL*). Normally, these are stated as a function of frequency and are plotted on a Smith Chart and/or given in tabular form. It should be noted that Zin and Zout apply only for a specified set of operating conditions, i.e., PO, VCC and frequency. Both Zin and Zout of a device are determined in a similar way, i.e., place the D.U.T. in a tunable circuit and tune both input and output circuit elements to achieve maximum gain for the desired set of operating conditions. At maximum gain, D.U.T. impedances will be the conjugate of the input and output network impedances. Thus, terminate the input and output ports of the test circuit, remove the device and measure Z looking from the device - first, toward the input to obtain the conjugate of Zin and, second, toward the output to obtain ZOL which is the output load required to achieve maximum Po

A network analyzer is used in the actual measurement process to determine the complex reflection coefficient of the circuit using, typically, the edge of the package as a plane of reference. A typical measurement setup is shown in Figure 10. Figure 11 shows the special fixture used to obtain the short circuit reference while Figure 12 illustrates the adapter which allows the circuit impedance to be measured from the edge of the package.




Figure 10. The HP Network Analyzer

Once the circuit designer knows Z_{IN} and Z_{OL}* of the transistor as a function of frequency, he can use computer




Figure 11. Short Circuit Reference Fixture




Figure 12. Adapter Used To Measure Circuit Impedance From Package

aided design programs to design L and C matching networks for his particular application.


The entire impedance measuring process is somewhat laborious and time consuming since it must be repeated for each frequency of interest. Note that the frequency range permitted for characterization is that over which the circuit will tune. For other frequencies, additional test circuits must be designed and constructed, which explains why it is sometimes difficult to get a semiconductor manufacturer to supply impedance data for special conditions of operation such as different frequencies, different power levels or different operating voltages.

LOW POWER TRANSISTORS — Functional Characteristics

Most semiconductor manufacturers characterize low power RF transistors for linear amplifier and/or low noise amplifier applications. Selecting a proper low power transistor involves choosing one having an adequate current rating, in the "right" package and with gain and noise figure capability that meets the requirements of the intended application,

One of the most useful means of specifying a linear device is by means of scattering parameters, commonly referred to as S-Parameters which are in reality voltage reflection and transmission coefficients when the device is embedded into a 50 ohm system. See Figure 13. $|S_{11}|$, the magnitude-of the input reflection coefficient is directly related to input VSWR by the equation VSWR = $(1 + |S_{11}|) / (1 - |S_{11}|)$ Likewise, $|S_{22}|$, the magnitude of the output reflection coefficient is directly related to output VSWR. $|S_{21}|^2$, which is the square of the magnitude of the input-to-output transfer function, is also the power gain of the device. It is referred to on data sheets as "Insertion Gain." Note, however, that $|S_{21}|^2$

is the power gain of the device when the source and load impedances are 50 ohms. An improvement in gain can always be acheived by matching the device's input and output impedances (which are almost always different from 50 ohms) to 50 ohms by means of matching networks. The larger the linear device, the lower the impedances and the greater is the need to use matching networks to achieve useful gain.



Another gain specification shown on low power data sheets contou is called "Associated Gain." The symbol used for Associated which

Gain is "G_{NF}." It is simply the gain of the device when matched for minimum noise figure. Yet another gain term is shown on some data sheets and it is called "Maximum Unilateral Gain." It's symbol is G_U max. As you might expect, G_U max is the gain achievable by the transistor when the input and output are conjugately matched for maximum power, transfer (and S₁₂ = 0.). One can derive a value for G_U max using scattering parameters:

GU max = $|S_{21}|^2 / \{(1 - |S_{11}|^2 (1 - |S_{22}|^2)\}$.

Simply stated, this is the 50 ohm gain increased by a factor which represents matching the input and increased again by a factor which represents matching the output.

Many RF low power transistors are used as low noise amplifiers which has led to several transistor data sheet parameters related to noise figure. NF_{min} is defined as the minimum noise figure that can be achieved with the transistor. To achieve this NF requires source impedance matching which is usually different from that required to achieve maximum gain. The design of a low noise amplifier, then, is always a compromise between gain and NF. A useful tool to aid in this compromise is a Smith Chart plot of constant gain and Noise Figure contours which can be drawn for specific operating conditions — typically bias and frequency. A typical Smith Chart plot showing constant gain and N.

contours is shown in Figure 14. These contours are circles which are either totally or partially complete within the confines of the Smith Chart. If the gain circles are contained entirely within the Smith Chart, then the device is unconditionally stable. If portions of the gain circles are outside the Smith Chart, then the device is considered to be "conditionally stable" and the device designer must concern himself with instabilities, particularly outside the normal frequency range of operation.

If the data sheet includes Noise Parameters, a value will be given for the optimum input reflection coefficient to achieve minimum noise figure. Its symbol is Γ_0 or sometimes Γ_{opt} , But remember if you match this value of input reflection coefficient you are likely to have far less gain than is achievable by the transistor. The input reflection coefficient for maximum gain is normally called Γ_{MS} , while the output reflection coefficient for maximum gain is normally called Γ_{MI} .

Another important noise parameter is noise resistance which is given the symbol R_n and is expressed in ohms. Sometimes in tabular form, you may see this value normalized to 50 ohms in which case it is designated r_n. The significance of r_n can be seen in the formula below which determines noise figure NF of a transistor for any source reflection coefficient $\Gamma_{\rm S}$ if the three noise parameters —




Figure 14. Gain & Noise Figure Contours

 NF_{min} , r_n and Γ_0 (the source resistance for minimum noise figure) — are known. Typical noise parameters taken from the MRF942 data sheet are shown in Figure 15.

(the NF_{min} circle being a point); thus, by choosing different values of NF one can plot a series of noise circles on the Smith Chart. Incidentally, r_n can be measured by measuring noise figure for $\Gamma_S = 0$ and applying the equation stated above.

NF = NF_{min} + $\{4r_n | \Gamma_s - \Gamma_o|^2\} / \{(1 - |\Gamma_s|^2) | 1 + \Gamma_o|^2\}$. The locus of points for a given NF turns out to be a circle

	MRF942									
V _{CE} (Vdc)	IC (mA)	f (MHz)	NF _{min} (dB)	G _{NF} (dB)	Го (MAG, ANG)	R _N (ohms)	NF _{50 Ω} (dB)			
6	3	1000 2000 4000	1.3 2.0 2.9	16 11 8.0	.36 ∠ 94 .37 ∠ -145 .50 ∠ -134	17.5 15.5 21.5	1.7 2.6 4.3			
	15	1000 2000 4000	2.1 2.7 4.3	19 14 9.0	.25 ∠ 150 .26 ∠ −173 .48 ∠ −96	13 16.5 47	2.6 3.1 5.4			


Figure 15. Typical Noise Parameters

A parameter found on most RF low power data sheets is commonly called the current gain-bandwidth product. It's symbol is f_τ . Sometimes it is referred to as the cutoff frequency because it is generally thought to be the product of low frequency current gain and the frequency at which the current gain becomes unity. While this is not precisely true (see Figure 16), it is close enough for practical purposes. And it is true that f_τ is an excellent figure-of-merit which becomes useful in comparing devices for gain and noise figure capability. High values of ft are normally required to achieve higher gain at higher frequencies, other factors being equal. To the device designer, high f_τ mean decreased spacings between emitter and base diffusions and it means shallower diffusions

--- things which are more difficult to achieve in making an RF transistor.

The complete RF low power transistor data sheet will include a plot of f_τ versus collector current. Such a curve (as shown in Figure 17) will increase with current, flatten and then begin to decrease as I_C increases thereby revealing useful information about the optimum current with which to achieve maximum device gain.


Another group of characteristics associated with linear (or Class "A") transistors has to do with the degree to which the device is linear. Most common are terms such as "P₀, 1 dB Gain Compression Point" and "3rd Order Intercept Point (or ITO as it is sometimes called)." More will be said about



- WHERE |hfe| = MAGNITUDE OF SMALL-SIGNAL COMMON-EMITTER (CE) SHORT-CIRCUIT (SC) CURRENT GAIN, hfe
 - hfeo = LOW-FREQUENCY VALUE OF hfe fB = 3 dB CUTOFF FREQUENCY FOR CE, SC CURRENT GAIN
 - $\begin{array}{ll} f_{\tau} & = & TRANSITION \mbox{ FREQUENCY} = |h_{fe}| * f_{MEAS} \\ \mbox{ WHERE } f_{MEAS} = \mbox{ FREQUENCY} \mbox{ OF MEASUREMENT} \\ (NOTE: 2 \le |h_{fe}| \le \frac{h_{feo}}{2} \) \end{array}$

f1 = FREQUENCY AT WHICH |hfe| = 1





-igure 17. Gain-Bandwidth Product versus Collector Current

non-linearities and distortion measurements in the section about Linear Amplifiers; however, suffice it to be said now that "P₀, 1 dB Gain Compression Point" is simply the output power at which the input power has a gain associated with it that is 1 dB less than the low power gain. In other words, the device is beginning to go into "saturation" which is a condition where increases in input power fail to realize increases in output power. The concept of gain compression is illustrated in Figure 18.

The importance of the "1 dB Gain Compression Point" is that this is generally accepted as the limit of non-linearity that is tolerable in a "linear" amplifier and leads one to the dynamic range of the low power amplifier. On the low end of dynamic range is the limit imposed by noise, and on the




Figure 18. Linear Gain and 1 dB Compression Point

high end of dynamic range is the limit imposed by "gain compression."

LINEAR MODULES — Functional Characteristics

Let's turn now to amplifiers and examine some specifications encountered that are unique to specific applications. Amplifiers intended for cable television applications are selected to have the desired gain and distortion characteristics compatible with the cable network requirements. They are linear amplifiers consisting of 2 or more stages of gain each using a push-pull cascode configuration. Remember that a cascode stage is one consisting of 2 transistors in which a common emitter stage drives a common base stage. A basic circuit configuration is shown in Figure 19. Most operate from a standard voltage of 24 volts and are packaged in an industry standard configuration shown in Figure 20. Because they are used to "boost" the RF signals that have been attenuated by the losses in long lengths of coaxial cable (the losses of which increase with frequency), their gain characteristics as a function of frequency are very important. These are defined by the specifications of "slope" and "flatness" over the frequency band of interest. Slope is defined simply as the difference in gain at the high and low end of the frequency band of the amplifier. Flatness, on the other hand, is defined as the deviation (at any frequency in the band) from an ideal gain which is determined theoretically by a universal cable loss function. Motorola normally measures the peak-to-valley (high-to-low) variations in gain across the frequency band, but specifies the flatness as a "plus, minus" quantity because it is assumed that cable television system designers have the capability of adjusting overall gain level.

The frequency band requirements of a CATV amplifier are determined by the number of channels used in the CATV system. Each channel requires 6 MHz bandwidth (to handle conventional color TV signals). Currently available models in the industry have bandwidths extending from 40 to 550 MHz and will accommodate up to 77 channels, the center




Figure 19. Basic CATV Amplifier




Figure 20. Standard CATV Package (Case 714-04)

frequencies of which are determined by industry standard frequency allocations.


Because CATV amplifiers must amplify TV signals and they must handle many channels simultaneously, these amplifiers must be extremely linear. The more linear, the less distortion that is added to the signal and, thus, the better is the quality of the TV picture being viewed. Distortion is generally specified in 3 conventional ways — 2nd Order Intermodulation Distortion (IMD), Cross Modulation Distortion (XMD) and Composite Triple Beat (CTB). In order to better understand what these terms mean, a few words need to be said about distortion in general

First, let's consider a perfectly linear amplifier. The output signal is exactly the same as the input except for a constant gain factor. Unfortunately, transistor amplifiers are, even under the best of circumstances, not perfectly linear. If one were to write a transfer function for a transistor amplifier, a typical input-output curve for which is shown in Figure 21, he would find the region near zero to be one best represented by "squared" terms, i.e., the output is proportional to the square of the input. And the region near saturation, i.e., where the amplifier produces less incremental output for incremental increases in input is best represented by "cubed" terms, i.e., the output is proportional to the mathematically rigorous analysis of the transfer function of an amplifier would include an infinite number of higher order terms. However, an excellent approximation is obtained by

considering the first three terms, i.e., make the assumption we can write

 $F(x) = C_1 x + C_2 x^2 + C_3 x^3,$

where F is the output signal and x is the input signal. C_1 , C_2 and C_3 are constants that represent the transfer function (gain) for the first, second and third order terms.






Now consider a relatively simple input signal consisting of 3 frequencies each having a constant amplitude A. (In the case of CATV amplifiers, there could be 50-60 channels each having a carrier frequency and associated modulation frequencies spread over a bandwidth approaching 6 MHz.) The input signal x then equals Acosont + Acosont + Acosont. If we apply this input signal to the transfer function and calculate F(x), we will find many terms involving x, x² and x³. The "x" terms represent the "perfect", linear amplification of the input signal. Terms involving x² when analyzed on a frequency basis result in signal components at two times the frequencies of f1, f2 and f3. Also created by x2 terms are signal components at sums and difference frequencies of all combinations of f1, f2 and f3. These are called 2nd order intermodulation components. Likewise, the terms involving x³ result in frequency components at three times the frequencies of f1, f2 and f3. And there are also frequency components at sum and difference frequencies (these are called 3rd order IMD). But in addition there are frequency components at f1 +,- f2 +,- f3. These are called "triple beat" terms. And this is not all! A close examination reveals additional amplitude components at the original frequencies of f1, f2 and f3. These terms can both "enhance" gain (expansion) or "reduce" gain (compression). The amplitude of these expansion and compression terms are such that we can divide the group of terms into two categories - "self-expansion/compression" and "cross-expansion/compression." Self-expansion/compression terms have amplitudes determined by the amplitude of a single frequency while cross-expansion/compression terms have amplitudes determined by the amplitudes of two frequencies. A summary of the terms that exist in this "simple" example is given in Table 1.

Table 1.							
Terms in Output for Three Frequency Signal at Input							
FIRST ORDER COMPONENTS k1A cos a + k1B cosb + k1C cosc	COMMENTS Linear Amplification						
SECOND ORDER DISTORTION COP $k_2A^2/2 + k_2B^2/2 + k_2C^2/2$	MPONENTS 3 DC components						
k ₂ AB cos(a+,-b) + k ₂ AC cos(a+,-c) + k ₂ BC cos(b+,-c)	6 Sum & Difference Beats						
k ₂ A ² /2 cos2a + k ₂ B ² /2 cos2b + k ₂ C ² /2cos2c	3-2nd Harmonic Component						
THIRD ORDER DISTORTION COMP $k_3A^3/4\cdot\cos3(a)$ + $k_3B^3/4\cos3(b)$ + $k_3C^3/4\cos3(c)$							
$\begin{array}{l} 3k_3A^2B/4\cos(2a+,-b)+3k_3A^2C/4\\ \cos(2a+,-c)+\\ 3k_3B^2A/4\cos(2b+,-a)+3k_3B^2C/4\\ \cos(2b+,-c)+\\ 3k_3C^2A/4\cos(2c+,-a)+3k_3C^2B/4\\ \cos(2c+,-b) \end{array}$	12 Intermodulation Beats						
3k3ABC/2 cos(a+,-b+,-c)	4 Triple Beat Components						
$3k_3A^3/4\cos(a) + 3k_3B^3/4\cos(b) + 3k_3C^3/4\cos(c)$	3 Self Compression (k_3 is +) or Self Expansion (k_3 is –)						
$3k_3AB^2/2 \cos(a) + 3k_3AC^2/2 \cos(a) + 3k_3BA^2/2 \cos(b) + 3k_3BC^2/2 \cos(b) + 3k_3CA^2/2 \cos(c) + 3k_3CB^2/2 \cos(c)$							

Before going into an explanation of the tests performed on linear amplifiers such as CATV amplifiers, it is appropriate to review a concept called "intercept point." It can be shown mathematically that 2nd order distortion products have amplitudes that are directly proportional to the square of the input signal level, while 3rd order distortion products have amplitudes that are proportional to the cube of the input signal level. Hence, it can be concluded that a plot of each response on a log-log scale (or dB/dB scale) will be a straight line with a slope corresponding to the order of the response. Fundamental responses will have a slope of 1, the 2nd order responses will have a slope of 2 and the 3rd order responses a slope of 3. Note that the difference between fundamental and 2nd order is a slope of 1 and between fundamental and 3rd order is a slope of 2. That is to say, for 2nd order distortion, a 1 dB change in signal level results in a 1 dB change in 2nd order distortion; however, a 1 dB change in signal level results in a 2 dB change in 3rd order distortion. This is shown graphically in Figure 22. Using the curves of Figure 22, if the output level is 0 dBm, 2nd order distortion is at -30 dBc and 3rd order distortion is at -60 dBc. If we change the output level to -10 dBm, then 2nd order distortion should improve to -40 dBc (-50dBm) but 3rd order distortion will improve to -80 dBc (-90 dBm). Thus we see that a 10 dB decrease in signal has improved 2nd order distortion by 10 dB and 3rd order distortion has improved by 20 dB.

Now for "intercept point." We define the "intercept point" as the point on the plot of fundamental response and 2nd (or 3rd) order response where the two straight lines intercept each other. It is also that value of signal (hypothetical) at which the level of distortion would equal the initial signal level. For example, if at our point of measurement, the 2nd order






distortion is -40 dBc and the signal level is -10 dBm; then the 2nd order intercept point is 40 dB above -10 dBm or +30 dBm. Note in Figure 22 that +30 dBm is the value of output signal at which the fundamental and 2nd order response lines cross. The beauty of the concept of "intercept point" is that once you know the intercept point, you can determine the value of distortion for any signal level provided you are in a region of operation governed by the mathematical relationships stated, which typically means IMD's greater than 60 dB below the carrier.

Likewise to determine 3rd order intercept point, one must measure 3rd order distortion at a known signal level. Then take half the value of the distortion (expressed in dBc) and add to the signal level. For example, if the signal level is +10 dBm and the 3rd order distortion is -40 dBc, the 3rd order intercept point is the same as the 2nd order intercept point or 10 dBm + 20 dB = 30 dBm. Both 2nd order and 3rd order intercept points are illustrated in Figure 22 using the values assumed in the preceding examples. Note, also, that in general the intercept point for 2nd and 3rd order distortion will have the same value unless circuits are used that suppress even-order spurious responses, etc. However, even in this situation the concept of intercept point is still valid; the slopes of the responses are still 1, 2 and 3 respectively and all that needs to be done is to specify a 2nd order intercept point different from the 3rd order intercept point.

With this background information, let's turn to specific distortion specifications listed on many RF linear amplifier data sheets. If the amplifiers are for use in cable television distribution systems, as previously stated, it is common practice to specify Second Order Intermodulation Distortion, Cross Modulation Distortion and Composite Triple Beat. We will examine these one at a time. First, consider Second Order Intermodulation Distortion (IMD). Remember these are

unwanted signals created by the sums and differences of any two frequencies present in the amplifier. IMD is normally specified at a given signal output level and involves 3 channels - two for input frequencies and one to measure the resulting distortion frequency. The channel combinations are standardized in the industry but selected in a manner that typically gives a worst case condition for the 2nd order distortion results. An actual measurement consists of creating output signals (unmodulated) in the first two channels listed and looking for the distortion products that appear in the 3rd channel. If one wishes to predict the 2nd order IMD that would occur if the signals were stronger (or weaker), it is only necessary to remember the 1:1 relationship that led to a 2nd Order Intercept Point. In other words, if the specification guarantees an IMD of -68 dB Max. for a Vout = +46 dBmV per channel, then one would expect an IMD of -64 dB Max for a Vout = +50 dBmV per channel, etc.

Cross Modulation' Distortion (XMD) is a result of the cross-compression and cross-expansion terms generated by the third order non-linearity in the amplifier's input-output transfer function. In general, the XMD test is a measurement of the presence of modulation on an unmodulated carrier caused by the distortion contribution of a large number of modulated carriers. The actual measurement consists of modulating each carrier with 100% square wave modulation at 15.75 kHz. Then the modulation is removed from one channel and the presence of residual modulation is measured with an amplitude modulation (AM) detector such as the commercially available Matrix RX12 distortion analyzer. Power levels and frequency relationships present in the XMD test are shown in Figure 23.






Figure 23. Frequency — Power Relationships for XMD

Composite Triple Beat (CTB) is quite similar to XMD except all channel frequencies are set to a specified output level without modulation. Then one channel frequency is removed and the presence of signal at that frequency is measured. The signals existing in the "off" channel are a result of triple beats (the mixing of 3 signals) among the host of carrier frequencies that are present in the amplifier. A graphical representation of the CTB test is shown in Figure 24.

European cable television systems usually invoke an additional specification for linear amplifiers which is called the DIN test. DIN is a German standard meaning Deutsche






Figure 24. Frequency — Power Relationships for CTB

Industrie Norm (German Industrial Standard) and the standard that applies for CATV amplifiers is #45004B. DIN45004B is a special case of a three channel triple beat measurement in which the signal levels are adjusted to produce a -60 dBc distortion level. An additional difference from normal triple beat measurements is the fact that the levels are different for the three combining signals. If we call the four frequencies involved in the measurement F, F1, F2 and Fm, then F is set at the required output level that, along with F1 and F2 lead to a distortion level 60 dB below the level of F, and F1 and F2 are adjusted to a level 6 dB below the level of F. Distortion is measured at the frequency Fm. Frequency relationships (used by Motorola) between F, F1, F2 and Fm are as follows: $F_1 = F - 18$ MHz; $F_2 = F - 12$ MHz and F_m = F + F₂ - F₁. Figure 25 illustrates the frequency and power level relationships that exist in the DIN test.





Linear amplifiers aimed at television transmitter applications will generally have another distortion test involving 3 frequencies. Basically it is another 3rd order intermodulation test with power levels and frequencies that simulate a TV signal. Relative power levels and frequencies are shown in Figure 26.

Thermal resistance ratings of CATV modules (as well as Power modules described in the next section) are, perhaps,




Figure 26. 3rd Order IMD Test for TV

conspicuous by their absence. Because the amplifiers have several heat sources that are contained within the amplifier, it is necessary for the user to provide sufficient heat sinking to the case of the amplifier such that the operating case temperature never exceeds its maximum rating. Actual power dissipation can be determined by considering the operating voltage and the maximum current rating of the device. Actual RF power output of most CÁTV modules is at most a few milliwatts which means that most of the power consumed by the module is dissipated in the form of heat. Typically this power dissipation runs in the range of 5 watts for conventional modules such as the MHW5122A but can increase to 10 watts for a power doubler such as the MHW5185.

Because linear (and power) modules have inputs and outputs that are matched to standard system impedances (75 ohms for CATV amplifiers and 50 ohms for power amplifiers), test circuits and fixtures are generally less important than for discrete devices. Basically test fixtures for modules are simply means of making RF and DC power connections to the module being tested. It is important if you build your own test fixture that you carefully decouple the DC power lines and that you provide adequate heat sinking for the device under test (D.U.T.). However, if the fixture is for linear modules involving low values of input and output VSWR, then it is extremely important, for accuracy, that the input and output networks (lines and connectors) be designed to exhibit return losses greater than 35 dB. Motorola modifies the RF connectors used in the fixture and, then, calibrates their fixtures to be sure that the fixture does not introduce errors in measuring module return loss.

POWER MODULES — Functional Characteristics

Power modules are generally used to amplify the transmit signals in a 2-way radio to the desired level for radiation by the antenna. They consist of several stages of amplification (usually common emitter, Class C except for some low level stages that are Class A) combined in a hybrid integrated assembly with nominally 50 ohm RF input and output impedances. Selection of a module involves choosing one having the proper operating voltage, frequency range, output power, overall gain and mechanical form factor suitable for a particular application.

Power modules for mobile and portable radios also have unique specifications related to their applications. One of the most significant is that of stability. The stability of a module is affected not only by its design but also by many external factors such as load and source impedances, by the value of supply voltage and by the amount of RF input signal. External factors influencing stability are highlighted in Figure 27. Combinations of these factors over a range of values for each factor must be considered to be certain the module will remain stable under typical conditions of operation. The greater the range of values for which stability is guaranteed. the more stable is the module. Of particular importance is the degree of load mismatch which can be tolerated as evidenced by the stated value of load VSWR (the larger the value, the better). Stability specifications are generally evaluated thoroughly during the pre-production phase and then guaranteed but not tested on a production basis.




Figure 27. External Factors Affecting Stability

Efficiency is becoming an increasingly important specification particularly in modules for portable radio applications. The correct way to specify efficiency is to divide the net increase in RF power (output power minus input power) by the total DC power consumed by the module. It is generally specified at rated output power because efficiency will decrease when the module is operated at lower power levels. Be careful that the specification includes the current supplied for biasing and for stages other than the output stage. Overlooking these currents (and the DC power they use) results in an artifically high value for module efficiency.

Most power module data sheets include a curve of output power versus temperature. Some modules specify this "power slump" in terms of a minimum power output at a stated maximum temperature; others state the maximum permissible decrease in power (in dB) referenced to rated power output. It is important to note the temperature range and the other conditions applied to the specification before passing judgement on this specification.


Generally power modules, like linear modules, do not have thermal resistance specified from die to heatsink. For multiple stage modules, there would need to be a specific thermal resistance from heatsink to each die. Thermal design of the module will take care of internal temperature rises provided the user adheres to the maximum rating attached to the operating case temperature range. This is an extremely important specification, particularly at the high temperature end because of two factors. First, exceeding the maximum case temperature can result in die temperatures that exceed 200°C. This, in turn, will lead as a minimum to decreased operating life and as a maximum to catastrophic failure as a result of thermal runaway destroying the die. Second, hybrid modules have components that are normally attached to a circuit board and the circuit board attached to the flange with a low temperature solder which may become liquid at temperatures as low as 125°C. Again, the power to be dissipated can be determined by considering the RF output power and the minimum efficiency of the module. For example, for the MHW607, output power is 7 watts and input power is 1 mW; efficiency is 40% minimum. Thus the DC power input must be 7/0.4 =17.5 watts. It follows that power dissipation would be 17.5-7 = 10.5 watts worst case.

Storage temperature maximum values are also important as a result of the melting temperatures of solder used in assembly of the modules. Another factor is the epoxy seal used to attach the cover to the flange. It is a material similar to that used in attaching caps for discrete transistors and, as stated earlier, is known to deteriorate at temperatures greater than 150°C.

Modules designed for use in cellular radios require wide dynamic range control of output power. Most modules provide for gain control by adjusting the gain of one (or two) stages by means of changing the voltage applied to that stage(s). Usually the control is to vary the collector voltage applied to an intermediate stage. A maximum voltage is stated on the data sheet to limit the control voltage to a safe value. This form of gain control is guite sensitive to small changes in control voltage as is evidenced by viewing the output power versus control voltage curves provided for the user (an example is shown in Figure 28). An alternative control procedure which uses much less current is to vary the base-to-emitter voltage of the input stages (which are generally class A) as illustrated in Figure 29. This is of particular significance in portables because of the power dissipated in the control network external to the module.

While not stated on most data sheets, it is always possible to control the output power of the module by controlling the RF input signal. Normally this is done by means of a PIN diode attenuator. Controlling the RF input signal allows the module to operate at optimum gain conditions regardless of output power. Under these conditions, the module will produce less sideband noise, particularly for small values of output power, when compared to the situation that arises from gain control by gain reduction within the module.

Noise produced by a power module becomes significant in a duplexed radio in the frequency band of the received signal (see Figure 30). A specification becoming more prominent, therefore, in power modules is one that controls the maximum noise power in a specified frequency band a given



distance from the transmit frequency. Caution must be taken in making measurements of noise power. Because the levels are generally very low (-85 dBm), one must be assured of a frequency source driving the module that has extremely low noise. Any noise on the input signal is amplified by the module and cannot be discerned from noise generated within the module. Another precaution is to be sure that the noise floor of the spectrum analyzer used to measure the noise power is at least 10 dB below the level to be measured.

DATA SHEETS OF THE FUTURE

World class data sheets in the next few years will tend to provide more and more information about characteristics of the RF device; information that will be directly applicable by the engineer in using the device. Semiconductor manufacturers such as Motorola will provide statistical data about parameters showing mean values and sigma deviations. For discrete devices, there will be additional data for computer aided circuit design such as SPICE constants. The use of typical values will become more widespread; and, the availability of statistical data and the major efforts to make more consistent products (six-sigma quality) will increase the usefulness of these values.




Figure 30. Noise Power in Receive Band

SUMMARY

Understanding data sheet specifications and what they mean can be a major asset to the circuit designer as he goes about selecting and using RF semiconductors for his specific application. This paper has emphasized some unique data sheet parameters of RF transistors and amplifiers and has explained what these mean from the semiconductor manufacturer's point-of-view. It is hoped this effort will help the circuit engineer make his selection and use of RF semiconductor more efficient and effective.

The RF transistor and the amplifiers made with RF transistors are unusually complex semiconductor products and difficult to fully characterize. Not all information about RF device characteristics has been explained in this paper. Nor can all be covered in a data sheet. The circuit design engineer should contact the device manufacturer for more detailed information whenever it is appropriate. Most if not all current manufacturers of RF transistors and amplifiers have extensive applications support for the express purpose of assisting the circuit designer whenever and wherever assistance is needed.

ANE416

MC68HC05B4 RADIO SYNTHESIZER

By: Peter Topping, Microprocessor Applications, Motorola, East Kilbride

The MC68HC05B4 is a general purpose single-chip microcomputer with 4K of ROM. It shares with the other members of the M6805 family of devices a powerful instruction set including versatile bit-manipulation instructions. It incorporates an SCI which is used in this application to control a six digit LCD-driver and a standby mode in which the clock is stopped. This mode has the dual benefits of saving power and, in this application, eliminating the problem of interference with the radio. When a key is pressed the microprocessor "wakes", performs the required function and then goes back into the standby mode. The synthesizer software is included in the mask programmed code in parts marked MC68HC05B4 DEMO. Alternatively it could be programmed into an MC68HC805B6.

Other members of the MC68HC05B family include the 68HC05B6 with 6K of ROM and 256 bytes of EEPROM and the 68HC805B6 which is similar to the 68HC05B6 but with the ROM replaced with EEPROM. The 68HC805B6 is thus suitable for prototyping and small volume production not justifying a mask ROM part.

Synthesis of the local oscillator (LO) in a superheterodyne radio provides many advantages over mechanical tuning. The main benefits are tuning accuracy, stability and the storing of often used frequencies. The accuracy and stability result from the fact that the oscillator is phase locked to a crystal oscillator. Prior to the availability of synthesizers, crystals were used to obtain


this degree of accuracy but with the disadvantage that a separate crystal was required for each frequency. Using a PPL synthesizer similar performance can be achieved with an unlimited number of frequencies using only one crystal. The accurate drift-free tuning is particularly important for standby use when nobody is on hand to provide fine tuning.

A synthesizer can be added to almost any design of radio by replacing the tuning capacitor with a varicap diode as shown in figure 1. The voltage biasing this varicap is supplied by the synthesizer and can also be used to provide RF tuning. A simpler solution is to leave the existing tuning control, at least initially, as an RF "preselector." This means that tracking, which can be a problem with multi-band designs, need not be considered.

SYNTHESIZER

The Motorola MC145157 CMOS synthesizer is one of a series offering a variety of options including serial or parallel interfacing and single or dual modulus prescaling. In this synthesizer only single modulus prescaling is used. Serial interfacing was chosen to minimize the number of interconnections required to control the MC145157 from the MC68HC05B4.

Figure 2 shows a block diagram of the MC145157. The counters are both 14 bits long and are loaded from shift registers which are loaded from the microprocessor






Figure 2. MC145157 block diagram

starting with the MSB. After loading the 14 data bits a 15th control bit is loaded and the information is transferred to the selected latch using LE (latch enable). If the control bit is a one then the reference divider latch is loaded, if it is zero the variable divider latch is loaded.

The reference counter divides the crystal oscillator down to the reference frequency (in this case 1kHz) at which the comparison is made with the (also divided down) local oscillator and the filtered output of the phase comparator supplies the tuning voltage to the local oscillator. The numbers chosen as the divide ratios determine the frequency at which this oscillator stabilises. The equation below shows the relationship between the various frequencies where P is the LO prescaler. The received frequency can be changed by altering the LO divide ratio. The microprocessor takes care of the decimal to binary conversion, IF offset and the other required arithmetic.

LO freq. = $RF + IF = P \times \frac{Xtal freq.}{ref. div. ratio} \times LO div. ratio$

REFERENCE FREQUENCY

The synthesizer's 10 MHz crystal oscillator is divided down by 10,000 to obtain the reference frequency at which the phase comparator operates. By choosing a high reference the filter design is made simpler. The disadvantage is that the minimum step size of the synthesizer is determined by this reference frequency. A reference of 1 kHz is a reasonable compromise for a broadcast receiver.

The MC145157 is specified to operate up to 20 MHz so pre-scaling is required on FM and SW (10.7 MHz IF). For this SW band divide by 5 pre-scaling is used and for FM divide by 10 is used. This increases the minimum step size to 10 kHz of FM which is ideal for this band and to 5 kHz on SW which is suitable for most broadcast stations but too large for some short wave applications. This can, however, be alleviated by the use of an RIT (receiver incremental tuning) control. The low IF SW options do not use prescaling and thus have a step of 1 kHz but a maximum frequency of just under 16 MHz (2 to the power 14 – IF).

The RIT adjustment is made by slightly changing the reference frequency. This is accomplished by replacing the usual trimming capacitors on the crystal pins of the MC145157 with varicap diodes. Adjustment is thus by a DC voltage allowing the control to be placed remote from the synthesizer. This type of adjustment necessarily gives a control range which is dependant on the tuned frequency but a high IF ensures that this is not too significant. The circuit shown gives the required range of +/-2.5kHz at the bottom of the SW band (1.6 MHz) and just over twice this range at 15 MHz.

If an RIT control is not required, pins 1 & 2 should have a 47pF capacitor and a 30pF trimmer respectively. The trimmer should be adjusted to provide a reference frequency of 1kHz. This adjustment can be made with a frequency meter or simply by tuning into a strong broadcast of known frequency and adjusting for optimum reception or symmetric off-channel response.

FILTER

An important part of any phase locked loop is the loop filter. The filter shown in figure 3 is an active filter using the double ended phase detector output from the MC145157 feeding a 741 operational amplifier. An active filter has the advantage of increasing the available voltage swing beyond the supply rail of the MC145157.

The combination of active filter and double ended phase detector outputs makes it simple to select the correct relationship between voltage and frequency. Usually the fixed side of the varicap diode is earthed so increased




Figure 3. Synthesizer module

voltage increases the frequency of the oscillator but in some oscillator designs, where the varicap is already installed, the fixed side may be taken to the supply rail and increasing the voltage will decrease the frequency. With the filter design shown the choice can be made simply by switching the connections to pins 15 and 16 on the MC145157.

Resistors R1 through R4 may need to be adjusted empirically to stabilize the loop and eliminate any trace of the reference frequency from the output of the radio.

DISPLAY

The software controls a 6-digit LCD display (Hamlin type 4200) via an MC145000 display driver. This display indicates the current frequency and memory number and assists with the entry of new frequencies. The MC145000 is fed serially with 48 bits corresponding to 6 digits of 8 segments (including the decimal point). It formats this data into the four backplane and 12 front-plane waveforms required to drive the LCD. This type of display (figure 4) has the advantage of using only one 24-pin driver employing only 16 connections between the display and the driver.

More readily available static displays require about 45 connections and thus normally uses more than one driver IC. The MC144115 driver is based on a shift register and

can thus be configured to be compatible in software with the MC145000. The only difference is that it requires an LE (latch enable) signal, but this function can be derived from the clock using the circuit shown in figure 5. The static display also has the advantages of improved contrast and reduced current consumption. The consumption reduces from about 70µa (using an MC145000) to about 40µa (using 3 MC144115s). The 5v supply can be used directly with the static display, there being no need for a contrast adjustment. If the rightmost digit on the display does not have a decimal point this output from the display driver should be connected to an un-used segment, eg. a colon or the decimal point of the next digit. Any un-used segments, eg. colons, should be connected to the backplane.

There are advantages in also incorporating a frequency display module (eg. FC177), as it will show frequency changes due to the use of an RIT control and may also prove useful during fault-finding.

If a frequency display module is used the microprocessor controlled display can be omitted, the main disadvantage being that entered numbers in the direct frequency mode are not seen until the radio has moved to the new frequency.

PRINCIPLE OF OPERATION

The keyboard has 16 keys which perform the following functions:





Figure 4. Microprocessor controller



- 0-9 These keys are used both for direct frequency entry and for recalling (or storing) the ten frequencies available on each band (thirty in total)
- UP Increment by one channel (5kHz SW, 9kHz MW, 50kHz FM) or 1kHz (10kHz on FM, not applicable to 10.7MHz SW)
- DOWN Decrement by one channel (5kHz SW, 9kHz MW, 50kHz FM) or 1kHz (10kHz on FM, not applicable to 10.7MHz SW)
- STORE Next key (0-9) stores current frequency at that key, (indicated by a decimal point on the leftmost digit)
- CLEAR Clear display (frequency mode). Also toggles between channel steps and 1kHz steps in station mode (indicated by the right-most decimal point)
- MODE Change between frequency and station mode
- **EXECUTE** Go to frequency, but stay in current mode.

The leftmost digit in the display indicates which mode is current. In the direct frequency mode it is blank, in the station mode it shows the last station stored or recalled or if the current frequency has not been written into or recalled from memory it displays:- "o". A choice of 2 modes permits the minimum number of keystrokes regardless of method of use. In the station mode previously memorised stations can be recalled by pressing only the required button, there is no RECALL button. Storing a frequency requires two presses namely STORE (indicated by a decimal point on the left-most digit) and the memory number.

If direct frequency entry is required first press MODE to enter frequency mode, then enter the required frequency. There is now a choice, press MODE again to jump to the new frequency and return to station mode. Alternatively press EXECUTE to jump to the selected frequency but stay in frequency mode, new frequencies can then be selected with only the EXECUTE button required after each new frequency entered. The store facility also works in the frequency mode.

If it is required to change back from frequency mode to station mode without retuning the radio press STORE then MODE and to display current frequency press EXECUTE. In station mode EXECUTE updates the synthesizer and the display with the current frequency. This can be used when the radio is newly switched on to retune the frequency which was in use when it was switched off even if that

Band	PB7	6	5	4	IF offset	Step	Memory	Use	P-S
0	0	0	0	0	455 kHz	5, 1 kHz	1	sw	_
1	0	0	0	1	468 kHz	5, 1 kHz	1	SW	· _
2	0	0	1	0	470 kHz	5, 1 kHz	1	SW	-
3	0	0	1	1	10,700 kHz	5 kHz	1	SW	5
4	0	1	0	0	10,700 kHz	50,10 kHz	2	FM	10
5	0	1	0	1	0 kHz	50,10 kHz	2	FM	10
6	0	1	1	0	–70 kHz	50,10 kHz	2	FM	10
7	0	1	1	1	10,700 kHz	50,10 kHz	2	FM	10
8	1	0	0	0	455 kHz	9*,1 kHz	3	MW	-
9	1	0	0	1	468 kHz	9*,1 kHz	3	MW	-
10	1	0	1	0	470 kHz	9*,1 kHz	3	MW	
11	1	0	1	1	10,700 kHz	5 kHz	3	SW	5

Note:- A high on PB3 changes the MW channel spacing to 10kHz for use in the USA.

frequency was not stored. This can also be done automatically be designing the hardware to reset the microprocessor whenever the radio is switched on, thus allowing unattended recording etc. A method of achieving this is illustrated in figure 3. When the supply to the MC145157 is rising the BC108 switches on and momentarily pulls the microprocessor's reset low.

BANDS

Four of the MC68HC05B4's port B lines are used to provide band information to the CPU. These lines can be tied to the required level if only one band is required, this one band can constitute all the bands which use the same oscillator but select frequency range by switching coils. If however more than one oscillator has to be tuned or the step size has to be changed (eg. between MW and SW) the port lines can be switched using a separate switch or the same switch as that used for switching the other functions required within the radio (if spare contacts are available). Additionally the local oscillator feed to the MC145157 may need to be switched. The DC tuning voltage does not need to be switched as it can be fed in parallel to all varicaps. The following bands are available:

Bands 0, 1 & 2 are intended for single-conversion (low IF) SW radios and band 3, which assumes an external divide by 5, for dual-conversion (10.7MHz offset) designs. Bands 4-7 are intended for FM and assume an external divide by 10, IFs available are -10.7MHz (oscillator low) for front ends such as the LP1186, 10.7MHz (oscillator high) for

most modern front ends (eg. Toko 5803/4 or 5402 or Larsholt 8319 or 7254) and -70kHz for the low IF TDA7000 FM radio IC.

A selection of 0, 1 & 1 in bits 6, 5 and 4 will select 10.7MHz IF short wave regardless of the state of line 7 so two banks of memory (1 & 3) giving a total of 20 stations can be used provided that the third bank is not being used for medium wave. A control to switch line 7 high is required to utilise this feature. This will also work for the low IF short wave options in which the raising of line 7 will select medium wave with the same IF offset. The only significant difference other than selecting the other bank is a switch to 9kHz steps (if large steps are selected) but this only applies while line 7 is being held high.

SYNTHESIZER CIRCUIT

The circuit is in two distinct parts. The circuit of the synthesizer is shown in figure 3, and that of the microprocessor controller in figure 4. The synthesizer board can be made very small and is the only part of the circuit which need actually go into (or close to) the radio. The local oscillator tuning capacitor is replaced with a varicap diode biased by the PLL via the filter (as shown in fig 1). If the LO coil provides a DC ground for the varicap and C is not required as a padder then C and R can be omitted from fig 1.

The only other modification to the radio is the addition of an oscillator output to supply the MC145157. This should be taken from a low impedance point so that the oscillator




Figure 6. Band 3 (10.7MHz IF SW0 Amplifier and Pre-scaler




Figure 7. FM Buffer and Pre-scaler

is not significantly loaded. Pulling of the oscillator frequency is not a problem as the PLL circuitry will compensate but loading the tuned circuit itself is not recommended unless a high impedance buffer is included to prevent affecting the tuning range or the " Ω " of the oscillator.

The local oscillator take-off may need to be buffered close to its source in order to further reduce circuit loading and to increase the signal to at least 500mV. Much of the debugging of the prototype was carried out using a simple LW/MW/SW radio based on the TDA1083 one-chip radio IC. This chip operated satisfactorily with pin 5 AC coupled directly to the MC145157 with no buffering.

For FM use a 100MHz divide by ten prescaler is required. Suitable devices include the SP8660 and the HD10551. The FC177 frequency display module requires divide by 100 for FM and 10 for short wave. This can be achieved in either case by using a divide by 10 as it can be cascaded with the 100MHz divider on FM. Both 74LS90s and 74HC160s were found suitable for this role. Figure 6 shows the circuit which was used with the 74LS90 to provide this divide by 10 and the divide by 5 pre-scaling required on band 3.

The supply voltage on the active filter determines the maximum voltage available to the varicap diodes. 10V is suitable for KV1235/6 diodes. The MC145157 will perform best at the required frequencies at a supply voltage slightly higher than the 5v used for the controller but should be chosen so that no special interfacing with the microprocessor is necessary. In practice anything between 5.5v and 6v is suitable. The 1k potentiometer in figure 3 should be adjusted to give this voltage, with the RIT control, if fitted, at its mid position.

For FM the LO output from most tuners can be AC coupled directly to the 100MHz pre-scaler. The standard LP1186 does not have an LO take-off but it can be taken, without other modification, from the emitter of the oscillator BF195 (near the center of the PCB).

Figure 7 shows a high-impedance amplifier suitable for use with the TDA7000 IC. This is necessary as the LO signal must be taken directly from the tuned circuit. This could be used with any other front end not equipped with an LO output.

MICROPROCESSOR CONTROLLER CIRCUIT

Bits 4-7 on port A are programmed as outputs which scan the keyboard when the microprocessor is interrupted via one of the diodes (see figure 4). When the row which caused the interrupt is identified one of bits 0-3, which are programmed as inputs, indicates which key has been pressed.

Bits 0, 1 and 2 on port B control the synthesizer and bits 4, 5, 6 and 7 input the band information to the microprocessor. Bit 3 on port B selects the channel step size for MW. When it is low the channel spacing is 9kHz as required in Europe, when it is high it selects 10kHz for the USA.

The SCI is used to send serial data to the MC145000 LCD driver. The SCI included in MC68HC05B4/6 devices has the clock required for this type of peripheral. As the MC145000 accepts data into a shift register a clock is required with every data bit. The SCI has a control bit which adds a clock for the last bit in each byte. This is described in more detail below. For comparison the software includes code to drive the MC145000 using port pins and the LCD can also be connected to I/O lines 6 & 7 on port A.

The MC145157 synthesizer is also controlled serially but requires a latch enable pulse to load the counters from the shift register. This cannot be supplied from the SCI which has only data and clock outputs. Port pins were consequently used to communicate with this chip.

The 5v supply to the controller should not be switched off if the station memories are to survive. The supply does not need to be regulated and a battery of 4 zinc-carbon or Ni-Cad cells will do. The LCD display driver can be switched off if required to increase battery life. When the LCD is subsequently switched on it will display random data but will be written to when any key is pressed (use of the EXECUTE key restores the display to its previous data) or automatically if a reset circuit type shown in figure 3 is used.

SOFTWARE

An assembled listing of the section of code associated with the synthesizer, which is contained in the MC68HC05B4 DEMO, appears at the end of this application note. The MC68HC05B4 is a mask programmed chip and this code is only present in parts marked "DEMO". This B4 also includes a monitor and some test software. The pin numbers in fig 4 refer to the 52-pin FN part.

The first page of the listing contains no executable code but only hardware address definitions and the allocation of RAM. The B4 has 176 bytes of static RAM of which 108 are used in this application. 62 bytes are used for frequency storage, 2 bytes per frequency. There are 30 stored frequencies the additional one being the current frequency. 31 bytes are used for miscellaneous temporary storage and 15 bytes for the stack.

The second page of the listing contains the main program loop and the code which is executed after powerup or when an external reset occurs. On reset the program starts at address \$137C. The ports and the SCI are initialised and the frequency stored in RAM locations SMEM & SMEM+1 is sent to the MC145157 and converted to decimal for displaying on the LCD. If the reset is the result of a power-up this frequency will be meaningless. The B4 then goes into the STOP mode in which the clock and all processing stops.

When a key is pressed the micro is wakened by the interrupt line, the clock is started and program execution commences at address \$1354. The routine, KEYSCN, which determines which key has been pressed is executed and the function appropriate to that key is executed via the indexed jump at address \$1375. After completion of this function the RTI instruction returns the program counter to the address following the STOP instruction from which the micro resumes a standby condition by executing the STOP instruction again.

The third page comprises KEYSCN and a table which associates the code of each key with an address. This is the start address of the subroutine required for that key. The routines for particular keys appear on the next four pages.

The PROG routine performs the calculations required to program the MC145157 with the correct divide ratio. Firstly the displayed frequency in BCD is added to the current IF offset. If band 3 is in use this result is divided by five to take the external prescaller into account. This is accomplished by first multiplying by two by adding the frequency to itself and then dividing it by ten by moving all digits down one place. The frequency is then converted to binary and sent to the synthesizer chip along with the reference divide ratio. In the case of band 3 this procedure discards the remainder when the divide by five is carried out. This is because the receiver will tune to 5975kHz. So that the user is aware of this having happened the actual binary frequency used is converted back to BCD and displayed on the LCD. Thus an entry of 5977 will change to 5975 when the receiver is tuned by pressing MODE or EXEC.

The MC145157 synthesizer chip is controlled by a 3-line serial bus. This is a common method of control as few pins are required and several chips can be controlled with only one enable line unique to each chip. The other two lines, clock and data can be common as the data is ignored if no enable is received. The SQRT routing sends data to the MC145157 using bits 0 & 1 on port B for the clock and data. It first sends the binary reference divide ratio (14 bits starting with the MSB) followed by a one for the control register (see fig 2). A one in the control register indicates that it is the reference divider which has to be loaded. This register is loaded by a latch enable signal from bit 2 on port B. The same procedure is repeated for the variable divide ratio except that this time the control bit is a zero.

The MC145000 LCD display driver is also serially controlled but has no enable pin. It can also be controlled by I/O lines and an example of how this can be done is shown on the last page of the listing. This routine is similar to that used for the MC145157. The B4, however, has a versatile serial port well suited to sending data to this type of peripheral. The second routine on the last page shows how this can be done using little more than half the bytes required for the I/O port method. The six bytes are sent by loading them in sequence into the SCI's data register. A wait loop monitoring the TDRE (transmit data register empty) flag is included so that each byte is written to this register only when the previous byte has been transferred to the transmit serial shift register. Once the last byte has been loaded a second wait loop monitoring the TC (transmit complete) flag ensures that transmission is complete before the program procedes as a return to the STOP mode terminates all processing including that of the SCI. Serial transmission often does not require a clock on the last bit of each byte but this is required for shiftregister type peripherals like the MC145000. This is ensured by setting the LBCL (last bit clock) control bit in the SCR1 register. This is done by sending \$01 to SCR1 after a reset. The reset code also sets up the baud rate and enables SCI transmission. If the alternative static display is used then port A should be used to drive it as the timing used on the SCI is not appropriate for the MC144115 display drivers.

The remainder of the code consists of subroutines for IF selection, BCD to binary and binary to BCD conversion, and addition and subtraction of BCD numbers.

DEBUG

On reset the left hand digit should display "o" and the other 5 digits should display random numbers. Pressing MODE should blank all but the rightmost digit which should display a zero. The LCD contrast should be adjusted using the 50k potentiometer in figure 4. With the LCD on, the standby current should be about 70µA and with it off, less than 1µA.

The only problems usually experienced with the synthesizer are instability of the LO frequency and audible reference frequency on the output of the radio. Either of these problems should be resolved by empirically adjusting R1 through R4. R1 & R2 should normally be in the range 1k to 10k, and R3 & R4 in the range 10k to 50k. Accurate values cannot be predicted as they depend on factors which vary between oscillators. The most significant of these factors is the tuning rate expressed in MHz per volt. The values shown in figure 3 were used with a dual conversion shortwave receiver with a tuning rate of about 1MHz/v.

An effective method of faultfinding a PLL circuit is to initially do the tuning with a potentiometer, leaving the output of the filter disconnected from the VCO. As the radio is tuned through the frequency set up in the synthesizer the filter output should switch from one extreme to the other. Until this test passes it is not useful to close the loop as it is very hard to distinguish the cause of a problem from its effects.

If, after adjusting R1 through R4, the reference frequency can still be heard, the tuning rate may need to be reduced by using a smaller valued C (figure 1) and adding a fixed capacitor across the oscillator coil. This will increase the Q of the oscillator and reduce the phase noise. If the tuning range becomes too small it can be restored by switching oscillator coils.

	******	******	********	**********
	• ·			*
	*			ables the MC68HC05B4 to *
	*			local oscillator of a *
	*			with MW/LW, SW and FM *
	٠	bands (each with	a choice of IF offsets. *
	*	It uti	lises an	MC145157 synthesizer and *
	*	an MCI	45000 LCD	driver with a six-digit *
	*	four b	ackplane	display. *
	*			•
	*	P. Top	ping	23-11-87 *
	*			*
	******	******	********	**********************
		OPT	noc	
0000	PORTA	EQU	\$00	PORT A ADDRESS
0001		EQU		* B · *
0002	PORTC			* c *
0004	PORTAD	•	\$04	PORT A DATA DIRECTION REG.
0005	PORTBD		\$05	" B " " "
0006	PORTCD		\$06	" C " " " "
000D	BAUD		\$00	SCI BAUD RATE REGISTER
000E	SCR1		\$ØE	" CONTROL REG. No. 1
000F	SCR2		\$0F	«
0010	SCSR	•	\$10	" STATUS "
0011	SDAT		\$11	" DATA "
0050		ORG	\$0050	
0050	Q	RMB	6	DISPLAYED NUMBER
0056	P	RMB	6	WORKING NUMBER 1
005C	R	RMB	6	WORKING NUMBER 2
0.000		DMD		
0062	W1 W2	RMB	1	W
0063		RMB	1	O R
0064	W3	RMB	1	ĸ
0065	W4	RMB	1	R I
0066	WS	RMB	1	-
0067	WG	RMB	1	N
0068	KEY	RMB	1	CODE OF PRESSED KEY
0069	CARRY		1	
006A 006P	COUNT		1	LOOP COUNTER 1ST No. POINTER (ADD & SUBTRACT)
006B	NUM1	RMB RMB	1	
006C	NUM2		1	2ND No. POINTER (ADD & SUBTRACT)
0060	L060	RMB	1	STATION MODE INDICATOR/NUMBER
006E	STAT	RMB	1	STATUS BYTE :- 0: MODE 1: STATION, 0: FREQ
	*			
	*			1: STEP 1: 1KHZ, 0: CHANNEL 2: CLRQ 1: CLEAR IF NO. KEYED
	*			
	-			3: STOR 1: STORE, 0: RECALL
006F	SMEM	RMB	62	CURRENT FREQ. + 30 MEMORIES
00AD		RMB	68	UNUSED
00F1	STACK	RMB	14	15 BYTES USED (1 INTERRUPT (5)
00FF	SP	RMB	1	AND 5 NESTED SUBROUTINES (10))

*		*
*	A hardware interrupt occurs with every	*
*	keystroke and is vectored to start	*
*	here. The B4 is wakened from STOP and	*
*	the appropriate function for the key is	*
*	performed. After the RTI instruction	*
*	the micro returns to the STOP mode.	*
*		*

ORG \$1354

1004			
1354	2E	01	
1356	80		
1357	CD	13	A9
135A	24	1 F	
1350	5F		
135D			
135F			
1361			
1363			CD
1366			
1368			
136A			
1360		ØD	
136E			
136F			
1370			
1371			
1372		E۲	
1374			~~
1375			
1378		10	/5
137B	80		

137C A6 FF 137E B7 04 1380 A6 07 1382 87 05 1384 A6 F0 1386 B7 Ø6 1388 3F 02 138A 3F 01 138C 3F 00 138E 3F 0D 1390 AG 01 1392 B7 0E 1394 A6 Ø8 1396 B7 ØF 1398 3F 6E 139A A6 27 139C B7 6D 139E CD 14 C2 13A1 10 GE 13A3 CD 16 75 13A6 8E 13A7 20 FD

STIRQ REAL	BIL RTI JSR BCC	REAL KEYSCN AB	INTERRUPT REAL ? NO, ABORT KEY PRESSED ? NO, ABORT
RJ	CLRX STA LDA STA LDA CMP BEQ CMP	KEY #\$27 LOGO CTAB,X KEY PJ #\$77	CODE OF PRESSED KEY STATION MODE INDICATOR FETCH KEYCODE WAS IT THIS ONE ? YES NO, LAST CHANCE ?
	BEQ INCX INCX INCX INCX BRA	AB	YES, ABORT NO TRY THE NEXT ONE
	INCX JSR JSR	CTAB,X DQ	DISPLAY Q
AB	RTI		
*****	******	********	*************************************
*	Pasat .	noutine i	nitialises ports and SCI 🔹 🔻
*			cro into STOP mode. *
*			*
*	•		*
* ******* START	******** LDA		* • • • • • • • • • • • •
	LDA STA	#\$FF PORTAD	* DISPLAY OUTPUTS
	LDA STA LDA	#\$FF PORTAD #\$07	* DISPLAY OUTPUTS BITS Ø-2 OUTPUTS - SYNTH
	LDA STA LDA STA STA	#\$FF PORTAD #\$07 PORTBD	* DISPLAY OUTPUTS BITS 0-2 OUTPUTS - SYNTH BITS 3-7 INPUTS - BANDS
	LDA STA LDA STA STA	#\$FF PORTAD #\$07	* DISPLAY OUTPUTS BITS Ø-2 OUTPUTS - SYNTH
	LDA STA LDA STA LDA STA STA CLR	#\$FF PORTAD #\$07 PORTBD #\$F0 PORTCD PORTCD	• DISPLAY OUTPUTS BITS 0-2 OUTPUTS - SYNTH BITS 3-7 INPUTS - BANDS KEYBOARD
	LDA STA LDA STA LDA STA CLR CLR	#\$FF PORTAD #\$07 PORTBD #\$F0 PORTCD PORTC PORTB	• DISPLAY OUTPUTS BITS 0-2 OUTPUTS - SYNTH BITS 3-7 INPUTS - BANDS KEYBOARD
	LDA STA LDA STA LDA STA CLR CLR CLR	#\$FF PORTAD #\$07 PORTBD #\$F0 PORTCD PORTC PORTB PORTA	• DISPLAY OUTPUTS BITS 0-2 OUTPUTS - SYNTH BITS 3-7 INPUTS - BANDS KEYBOARD I/O
	LDA STA LDA STA LDA STA CLR CLR CLR CLR CLR	#\$FF PORTAD #\$07 PORTBD #\$F0 PORTCD PORTC PORTA PORTA BAUD	• DISPLAY OUTPUTS BITS 0-2 OUTPUTS - SYNTH BITS 3-7 INPUTS - BANDS KEYBOARD
	LDA STA LDA STA LDA STA CLR CLR CLR CLR CLR	#\$FF PORTAD #\$07 PORTBD #\$F0 PORTCD PORTC PORTB PORTA	• DISPLAY OUTPUTS BITS 0-2 OUTPUTS - SYNTH BITS 3-7 INPUTS - BANDS KEYBOARD I/O
	LDA STA LDA STA LDA STA CLR CLR CLR CLR CLR CLR CLR STA LDA	***FF PORTAD *\$07 PORTBD *\$F0 PORTCD PORTC PORTA BAUD *\$01 \$CR1 *\$08	• DISPLAY OUTPUTS BITS 0-2 OUTPUTS - SYNTH BITS 3.7 INPUTS BANDS KEYBOARD I/O MAXIMUM BAUD RATE CLOCK ON ALL 8 BITS
	LDA STA LDA STA LDA STA CLR CLR CLR CLR CLR LDA STA LDA STA	#\$FF PORTAD #\$07 PORTBD #\$F0 PORTCD PORTC PORTA BAUD #\$01 \$CR1 #\$08 \$CR2	• DISPLAY OUTPUTS BITS 0-2 OUTPUTS - SYNTH BITS 3 7 INPUTS BANDS KEYBOARD I/O MAXIMUM BAUD RATE
	LDA STA LDA STA LDA STA CLR CLR CLR CLR LDA STA LDA STA CLR	#\$FF PORTAD #\$07 PORTBD #\$F0 PORTCD PORTC PORTA BAUD #\$01 SCR1 #\$08 SCR2 SCR2 STAT	• DISPLAY OUTPUTS BITS 0-2 OUTPUTS - SYNTH BITS 3 7 INPUTS BANDS KEYBOARD I/O MAXIMUM BAUD RATE CLOCK ON ALL 8 BITS SET TRANSMIT ENABLE
	LDA STA LDA STA LDA STA CLR CLR CLR CLR CLR LDA STA LDA STA	#\$FF PORTAD #\$07 PORTBD #\$F0 PORTCD PORTC PORTA BAUD #\$01 \$CR1 #\$08 \$CR2	• DISPLAY OUTPUTS BITS 0-2 OUTPUTS - SYNTH BITS 3.7 INPUTS BANDS KEYBOARD I/O MAXIMUM BAUD RATE CLOCK ON ALL 8 BITS
	LDA STA LDA STA LDA STA CLR CLR CLR CLR LDA STA LDA STA CLR LDA	#\$FF PORTAD #\$07 PORTBD #\$F0 PORTCD PORTC PORTA BAUD #\$01 SCR1 #\$08 SCR2 SCR2 STAT #\$27	• DISPLAY OUTPUTS BITS 0-2 OUTPUTS - SYNTH BITS 3 7 INPUTS BANDS KEYBOARD I/O MAXIMUM BAUD RATE CLOCK ON ALL 8 BITS SET TRANSMIT ENABLE STATION MODE
START	LDA STA LDA STA CLR CLR CLR CLR CLR CLR LDA STA LDA STA LDA STA JSR BSET	#\$FF PORTAD #\$07 PORTBD #\$F0 PORTCD PORTC PORTA BAUD #\$01 SCR1 #\$08 SCR2 STAT #\$27 LOGO NEW 0,STAT	* UISPLAY OUTPUTS BITS 0-2 OUTPUTS - SYNTH BITS 3-7 INPUTS BANDS KEYBOARD 1/0 MAXIMUM BAUD RATE CLOCK ON ALL 8 BITS SET TRANSMIT ENABLE STATION MODE INDICATOR PROGRAM 145157 STATION MODE
START	LDA STA LDA STA LDA STA CLR CLR CLR CLR CLR LDA STA LDA STA LDA STA JSR BSET JSR	#\$FF PORTAD #\$07 PORTBD #\$F0 PORTCD PORTC PORTB PORTA BAUD #\$01 SCR1 #\$08 SCR1 #\$08 SCR2 STAT #\$27 LOGO NEW	* UISPLAY OUTPUTS BITS 0-2 OUTPUTS - SYNTH BITS 3-7 INPUTS BANDS KEYBOARD I/O MAXIMUM BAUD RATE CLOCK ON ALL 8 BITS SET TRANSMIT ENABLE STATION MODE INDICATOR PROGRAM 145157 STATION MODE DISPLAY Q
START	LDA STA LDA STA CLR CLR CLR CLR CLR CLR LDA STA LDA STA LDA STA JSR BSET	#\$FF PORTAD #\$07 PORTBD #\$F0 PORTCD PORTC PORTA BAUD #\$01 SCR1 #\$08 SCR2 STAT #\$27 LOGO NEW 0,STAT	• DISPLAY OUTPUTS BITS 0-2 OUTPUTS - SYNTH BITS 3 7 INPUTS BANDS KEYBOARD 1/0 MAXIMUM BAUD RATE CLOCK ON ALL 8 BITS SET TRANSMIT ENABLE STATION MODE INDICATOR PROGRAM 145157 STATION MODE

	******	******	*******	**************************
	*	.		*
	*			outine returns the code *
	*	of the	pressed	key in the accumulator. *
$\mathcal{T}_{1,2,2}(Q_{1,2,2}) = \mathcal{T}_{2,2}(Q_{1,2,2}) = \frac{1}{2} \mathcal{T}_{2,2}(Q_{1,2,2}) = \mathcal{T}_{2,2}(Q_{1,2,$	* .: *	CIMB po	DINTS TO	the required subroutine. *
	-	******	********	· ************************************
13A9 A6 F7	KEYSCN	LDA	# \$F7	SET UP FOR FIRST COLUMN
13AB 48	KEY1	LSLA		TRY EACH COLUMN
13AC 24 12		BCC	KEY2	COLUMN NOT FOUND
13AE B7 02		STA	PORTC	SET UP COLUMN
13B0 2F F9		BIH	KEYI	NOT THIS ONE
1382 98		CLC		
1383 86 02	COLUMN		PORTC	READ KEYBOARD
1385 AD ØC		BSR	DBOUNC	WAIT
1387 2F 07		BIH	KEY2	STILL PRESSED ?
1389 2E FE 1388 AD 06	RELSE	BIL BSR	RELSE	WAIT FOR RELEASE
13BD 2E FA		BIL	RELSE	WAIT STILL RELEASED ?
13BF 99		SEC	RELDE	SET FLAG
13C0 3F 02	KEY2	CLR	PORTC	PREPARE LINES FOR IRQ
1302 81		RTS	1 01110	
13C3 AE FF	DBOUNC	LDX	#\$FF	PAUSE
1305 21 FE	DLOOP	BRN	*	256X12
13C7 21 FE		BRN	*	CYCLES
13C9 5A		DECX		
13CA 26 F9		BNE	DLOOP	
13CC 81		RTS		
13CD EE	CTAB	FCB	\$EE	0 CODE OF KEY
13CE CC 14 0D	01110	JMP	DIGIT	SUBROUTINE
1301 DE		FC8	SDE	1
13D2 CC 14 0D		JMP	DIGIT	
1305 00		FCB	\$DD	2
13D6 CC 14 0D		JMP	DIGIT	
1309 DB		FCB	\$DB	3
13DA CC 14 0D		JMP	DIGIT	
1300 BE		FCB	\$BE	4
13DE CC 14 0D 13E1 BD		JMP FCB	DIGIT \$BD	5
13E2 CC 14 0D		JMP	DIGIT	5
13E5 BB		FCB	\$BB	6
13E6 CC 14 0D		JMP	DIGIT	
13E9 7E		FCB	\$7E	7
13EA CC 14 0D		JMP	DIGIT	
13ED 7D		FCB	\$70	8
13EE CC 14 0D		JMP	DIGIT	
13F1 7B		FCB	\$78	9
13F2 CC 14 0D		JMP	DIGIT	5 4025
13F5 ED		FCB	\$ED	F MODE
13F6 CC 14 FA		JMP	MOD \$07	E BROCDAM
13F9 D7 13FA CC 14 9C		FCB JMP	PROG	E PROGRAM
13FD E7		FCB	\$E7	D DOWN
13FE CC 14 6C		JMP	DOWN	/
1401 EB		ГСВ	\$E8	C CLEAR ENTRY/STEP SIZE
1402 CC 15 0B		JMP	CLEAR	
1405-87		FCB	\$87	B STORE
1406 16 GE		BSET	3,STAT	
1408 81		RTS		· · · · ·
1409 77		LCB		A UP
140A CC 14 SF		JMP	UP	

	* * * * * *	Number If in s or wri In free placed and ex	entry rou station me tten (if quency mo in the isting dig	atine. bde a frequency is read the store flag is set). de the entered number is least significant digit gits are moved up.
140D 9F 140E 44 140F 44 1410 00 6E 1E 1413 06 6E 18 1416 87 64 1418 05 6E 05 1418 15 6E 141D CD 16 55	DIGIT	TXA LSRA BRSET BRSET STA BRCLR BCLR JSR	3,STAT,SI W3 2,STAT,SI	KP STATION MODE ? KP STORING ? HIFT CLEAR Q ? YES, CLEAR FLAG AND CLEAR Q
1420 CD 16 6C 1423 BE 52 1425 E6 01 1427 F7 1428 5C 1429 B3 53 1429 B3 53 1429 B3 63 1420 B6 54 1420 B6 54 1427 F7 1430 81	SHIFT Ags	BCLR JSR JSR LDX LDA STA INCX CPX BNE LDA STA RTS	DR1 W1 1,X 0,X W2 AGS W3 0,X	W1: MSD, W2: LSD MOVE ALL DIGITS UP ONE PLACE DONE ? YES, RECOVER NEW DIGIT AND PUT IT IN LSD
1431 97 1432 D6 16 62 1435 87 6D 1437 9F 1438 4C 1439 0F 01 04 143C AB 14 143C AB 14 143E 20 05 1440 0D 01 02 1443 AB 0A 1445 48 1446 97 1447 07 6E 0B	SKР МШБ МШ4	TAX LDA STA TXA INCA BRCLR ADD BRA BRCLR ADD LSLA TAX BRCLR	#20 MW4	MEMORY NUMBER ADD 1 TO SKIP CURRENT FREQ. MWG THIRD BANK OF 10 STATIONS MW4 SECOND BANK OF 10 2 BYTES PER MEMORY BACK TO X
144A B6 EF 144C E7 6F 144E B6 70 1450 E7 70 1452 17 6E 1454 81	STORE	LDA STA LDA STA BCLR RTS	SMEM SMEM,X SMEM+1 SMEM+1,X 3,STAT	SELECTED STATION
1455 E6 6F 1457 B7 6F 1459 E6 70 1458 B7 70 145D 20 63	RECALL	LDA STA LDA STA BRA	SMEM,X SMEM SMEM+1,X SMEM+1 NEW	RECALL SELECTED STORED STATION

	*****	******	* * * * * * * * *	*******
	*	_		*
	*			ecrement routine. *
	*			Hz if the step flag is 1 *
	*			and 5kHz for SW if 0. *
	*		•	kHz and 50kHz. *
	*		is alway	MW channel step is 10kHz *
	*		e in the	
	*	101 43	e in the	*
	* * * * * *	******	********	*****
145F AD 1A	UP	BSR	LDXR	
1461 3C 6F	IF	INC	SMEM	INCREMENT LSB
1463 26 02		BNE	T1	DID IT WRAP ROUND
1465 3C 70		INC	SMEM+1	YES, INCREMENT MSB
1467 SA	T1	DECX		
1468 26 F7		BNE	IF	ALL DONE ?
146A 20 56		BRA	NEW	
	DOWN	BSR	LDXR	
146C AD ØD 146E 3D 6F	DF	TST	SMEM	IS LSB ZERO
1462 30 86	DF	BNE	T2	IF NOT LEAVE MSD
1470 28 02 1472 3A 70		DEC	SMEM+1	DECREMENT MSB
1474 3A 6F	T2	DEC	SMEM	DECREMENT LSB
1476 5A		DECX	SHER	
1477 26 F5		BNE	DF	ALL DONE ?
1479 20 47		BRA	NEW	
147B AE 02	LDXR	LDX		1 KHZ (FM: 10KHZ)
147D 02 6E 12			1,STAT,S	RT.
1480 AD 11		BSR	BAND	
1482 A1 03		CMP	#3	
1484 27 ØC		BEQ	SRT	
1486 AE ØA			#10 7 00070	5 KHZ (SW, FM: 50KHZ)
1488 ØF Ø1 Ø7		BRCLR	7,PORTB, #18	
148B AE 12		LDX BRCLR		9 KHZ (MW)
148D 07 01 02 1490 AE 14		LDX		10 KHZ (US MW)
1492 81	SRT	RTS	#20	
1432 01	5111			
	*****	******	*******	*****
	*			*
	*	Read b	and from	port B. *
	*			*
	*****	******	*******	* * * * * * * * * * * * * * * * * * * *
1493 B6 Ø1	BAND	LDA	PORTB	FIND BAND
1495 A4 70	DHIND	AND	#\$70	USE BITS 4, 5 & 6
1495 14 70		LSRA	***	MOVE
1497 44		LSRA		DOWN
1499 44		LSRA		INTO
149A 44		LSRA		LS BITS
149B 81		RTS		

	*****	******	********	*****
	* * * * * * * * *	presse to the and st NEW ta in SM synthe SQRT. the di	d. The d IF offs ored in S kes the b EM & SMEM sizer chi It also splay.	d when EXEC or MODE is lisplayed number is added et, converted to binary MEM & SMEM+1. Dinary working frequency H1 and sends it to the p using the subroutine converts it to BCD for
149C 00 6E 23 149F CD 15 49 14A2 AE 50 14A4 BF 68 14A6 CD 15 EE	PROG	BRSET JSR LDX STX JSR		IEW STATION MODE ? P < IF OFFSET Q < FREQ + IF
14A9 AD E8 14AB A1 03 14AD 26 10 14AF AE 50 14B1 BF 6C 14B3 CD 15 EE 14B6 AE 05 14B8 E6 4F 14B8 E7 50 14BC 5A 14BD 26 F9	LPP	BNE LDX STX JSR LDX LDA STA DECX	NUM2 ADD #5	BAND 3 ? NO YES, DIVIDE BY FIVE Q < 2 X (FREQ + IF) MOVE ALL DIGITS IN Q DOWN ONE PLACE TO DEVIDE BY 10 (Q < Q/S)
14BF CD 15 9E	ONE	JSR	BCON	CONVERT Q TO BINARY
14C2 A6 21 14C4 B7 5C 14C6 A6 4E 14C6 B7 5D 14CA AD 53 14CC CD 16 24	NEW		R #\$4E	1 KHZ (10MHZ/10,000) " " SEND NEW FREQUENCY CONVERT TO BCD IN Q
14CF AD C2 14D1 A1 03 14D3 26 19 14D5 AE 50 14D7 BF 6B 14D9 BF 6C 14D8 AE 56 14DD CD 15 EE 14E0 AE 56 14E2 BF 6B 14E2 BF 6B 14E4 AE 50 14E6 CD 15 EE 14E9 AE 50 14EB CD 15 EE		BSR CMP BNE LDX STX LDX JSR LDX STX LDX JSR LDX JSR	BAND #3 STIF #Q NUM1 NUM2 #P ADD #P NUM1 #Q ADD #Q ADD	BAND 3 ? NO YES, MULTIPLY BY 5 P < 2Q Q < 3Q Q < 5Q
14EE CD 15 49 14F1 AE 50 14F3 BF 68 14F5 14 6E 14F7 CC 15 D5	STIF	JSR LDX STX BSET JMP	IFO #Q NUM1 2,STAT SUB	P < IF OFFSET Q < (RATIO X STÉP) -IF

	*****	•		
	*	Mode c	hange rou	tine. *
	*****	*****	********	**********
14FA 06 6E 02 14FD AD 9D 14FF 17 6E 1501 01 6E 04 1504 11 6E 1506 20 06 1508 10 6E	MOD SKIP SK	BRSET BSR BCLR BRCLR BCLR BCLR BRA BSET	PROG 3,STAT Ø,STAT,S Ø,STAT CLAL	KIP STORE FLAG SET ? NO, SEND DISPLAYED FREQUENCY CLEAR STORE FLAG K FREQUENCY MODE ? NO, SET TO FREQUENCY MODE CLEAR YES, SET TO STATION MODE
150A 81 150B 00 6E 05 150E CD 16 55 1511 20 09 1513 02 6E 04 1516 12 6E 1518 20 02 151A 13 6E 151C 17 6E 151E 81	CLEAR CLAL SM KHZ CLP	JSR BRA BRSET BSET BRA BCLR	CLQ CLP 1,STAT,K 1,STAT CLP 1,STAT	M STATION MODE ? NO, CLEAR Q HZ KHZ STEPS CHANNEL STEPS CLEAR STORE FLAG
	* * *	Routin oscill	e to send ator divi	the reference and local * de ratios to the 145157. *
151F B6 5D 1521 AD 11 1523 B6 5C 1525 AD 06 1527 B6 70 1529 AD 09 1528 B6 6F 1520 AD 05 152F 14 01 1531 15 01 1533 81	SQRT SQU2	LDA BSR LDA BSR LDA BSR LDA BSR BSET BCLR RTS	SMEM+1 SQU SMEM SQU 2,PORTB	SEND REFERENCE MSB AND LSB LOCAL OSC. MSB AND LSB LATCH IT
1534 AE 08 1536 3F 01 1538 48 1539 24 02 1538 12 01 1530 10 01 1537 11 01 1541 13 01 1543 5A 1544 26 F2 1546 17 6E 1548 81	SQU 51 S2	LDX CLR LSLA BCC BSET BCLR BCLR DECX BNE BCLR RTS	•	ALL ZEROS MOVE 1 BIT INTO "C" ZERO ? NO CLOCK IT ANY MORE ?

	* * The	IF offset is selected according to * required band and placed in "P". *
1549 CD 14 93 154C 48 154D 87 62 154F 48 1550 DB 62 1552 AB 05 1554 B7 63 1556 A6 06 1558 B7 6A 1558 B7 6A 1558 B7 6A 1557 BE 63 155C D6 15 6E 155F 3A 63 1561 BE 6A 1563 E7 55 1565 3A 6A 1567 26 F1 1569 AE 56 1560 BF 6C	IFO JSR LSLA STA LSLA ADD STA LDA STA LDA LP6 LDX STA DEC BNE LDX STX RTS	W1 X4 W1 TIMES 6 AND ADD 5 #5 TO REACH LAST DIGIT W2 OF SELECTED IF #6 COUNT W2 IFS,X TRANSFER W2 SELECTED COUNT INTERMEDIATE FREQUENCY P-1,X INTO P COUNT LP6 DONE ?
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	IFS FCB FCB FCB FCB FCB FCB FCB FCB	0,0,0,4,5,8 468 "" 0,0,0,4,7,0 470 "" 0,1,0,7,0,0 10.70 MHZ SW (EXT/5) 9,9,8,9,3,0 -10.70 "FM (EXT/10) 0,0,0,0,0,0 0 """

	*			xonversion No iπ "Ω" is *	
	*				
	*	conver	tea to D1	.nary-in SMEM & SMEM+1. *	
	*			***************************************	
	*****	*******	*******		
159E 3F 6F	BCON	CLR	SMEM	CLEAR WORKING	
15A0 3F 70		CLR	SMEM+1	FREQUENCY LOCATIONS	
15A2 5F		CLRX			
15A3 BE 6F	L2	LDA	SMEM	LS BYTE	
15A5 48		LSLA		2×LSB	
15A6 B7 62		STA	W 1	SAVE 2×LSB	
15A8 39 70		ROL	SMEM+1	2×MS BYTE	
15AA B6 70		LDA	SMEM+1		
15AC B7 63		STA	W2	SAVE 2×MSB	
15AE BE 62		LDA	W1	2×LSB	
15BØ 48		LSLA		4×LSB	
15B1 39 70		ROL	SMEM+1	4×MSB	
15B3 48		LSLA		8×LSB	
15B4 39 70		ROL	SMEM+1	8×MSB	
15B6 BB 62		ADD	ω1	10×LSB	
15B8 B7 6F		STA	SMEM		
15BA B6 70		LDA	SMEM+1		
ISBC B9 63		ADC	W2	10×MSB	
15BE B7 70		STA	SMEM+1	· · · · · · · · · · · · · · · · · · ·	
1500 50		INCX		FETCH	
15C1 E6 50		LDA	Q,X	NEXT	
15C3 BB 6F		ADD	SMEM	DIGIT	
15C5 B7 6F		STA	SMEM	AND	
15C7 4F		CLRA	ONEN	ADD IT TO	
1508 89 70		ADC	SMEM+1	WORKING	
15CA B7 70		STA	SMEM+1	FREQUENCY	
15CC A3 05		CPX	#5 	DONE ?	
15CE 26 D3		BNE	L2	MOUE UP ONE DIT TO	
1500 38 6F		LSL	SMEM	MOVE UP ONE BIT TO INCLUDE 145157 CONTROL BIT	
15D2 39 70		ROL	SMEM+1	INCLUDE 145157 CONTROL BIT	
1504 81		RTS			

	*****	******	******	******
	* *	Additi	on an d	subtraction of BCD numbers *
	*****	* * * * * * *	* * * * * * *	*****
15D5 BF 66	SUB	STX	WS	ANSWER POINTER
15D7 BE 6C		LDX		
15D9 A6 Ø6	COMP	LDA	#\$0 6	SECOND NUMBER
15DB 87 6A		STA	COUNT	
15DD A6 09	L00P3	LDA	#\$09	
15DF EØ Ø5		SUB	5,X	SUBTRACT FROM 9
15E1 E7 05		STA	5,X	AND PUT IT BACK
15E3 5A		DECX		
15E4 3A 6A		DEC	COUNT	
15E6 26 F5		BNE	L00P3	
15E8 3F 69		CLR	CARRY	SET CARRY TO ONE
15EA 3C 69		INC	CARRY	
15EC 20 04		BRA	AD	ADD FIRST NUMBER
15EE 3F 69	ADD	CLR	CARRY	
15F0 BF 66		STX	W5	ANSWER POINTER
15F2 A6 06	AD	LDA	#\$06	
15F4 B7 6A		STA	COUNT	
15F6 BE 68			NUM1	1st No. POINTER
15F8 BF 64		STX	W3	
15FA BE 6C			NUM2	2nd No. POINTER
1SFC DF 65		STX	₩4 ₩3	
15FE DE 64 1600 EG 05	LOOP	LDX LDA	ωυ 5.Χ	
1600 L6 05 1602 3A 64		DEC	₩3	
1604 BE 65		LDX	W3 W4	
1606 EB 05		ADD	5.X	ADD
1608 3A 65		DEC	W4	100
160A BB 69		ADD	CARRY	SET ON ADDITION OVERFLOW
160C 3F 69		CLR	CARRY	
160E AD 0F		BSR	ADJ	
1610 BE 66		LDX	W5	
1612 E7 Ø5		STA	5,X	SAVE ANSWER
1614 3A 66		DEC	W5	
1616 3A 6A		DEC	COUNT	
1618 26 E4		BNE	LOOP	DONE ?
151A 81		RTS		
161B AØ ØA	AJ	SUB	#10	
161D 3C 69		INC	CARRY	AND REMEMBER CARRY
161F A1 ØA	ADJ	CMP	#10	
1621 24 F8		BHS	AJ	10 OR MORE?
1623 81		RTS		NO

	*****	*******	********	
	*			* divide ratio in SMEM & * rted to decimal in Q. *
	* * * * * * * *	* * * * * * * *	*******	*
1624 B6 70 1626 B7 63 1628 B6 6F 162A B7 62 162C AE 5C 162E BF 6B 1630 AD 25 1632 3C 61 1634 AD 1F 1636 A6 0E 1638 B7 67 163A 34 63 163C 36 62 163E 34 63 1640 36 62 1642 24 06 1644 AE 50 1648 AD A4 164A AE 5C	DCON LOOP2	ROR BCC LDX STX BSR LDX	R+5 CLQ #14 W5 W1 W2 W1 W2 W1 NXT #Q NUM2 ADD #R	TRANSFER CURRENT FREQUENCY DEVIDE RATIO INTO WORKING AREA CLEAR R R < 1 CLEAR Q 14 BITS TO CONVERT MOVE OUT AND IGNORE 145157 CONTROL BIT MOVE OUT FIRST (LS) BIT ZERO ONE, ADD CURRENT VALUE OF R ADD R
164C BF 6C 164E AD 9E 1650 3A 67 1652 26 EA 1654 81	* * *	Miscell	aneous.	TO ITSELF ALL DONE ?
1655 AE 50 1657 A6 06 1659 B7 6A 1658 7F 165C 5C 165D 3A 6A 165F 26 FA	CLQ CLRAS CR	LDX LDA STA CLR INCX DEC BNE	#Q #06 COUNT Ø,X COUNT CR	CLEAR Q CLEAR & Bytes STARTING AT X DONE ?
1661 81 1662 EB 1663 60 1664 C7 1665 E5 1666 6C 1667 AD 1668 AF 1669 E0 166A EF 1668 ED	STABL	RTS FCB FCB FCB FCB FCB FCB FCB FCB FCB FCB	\$EB \$60 \$C7 \$E5 \$6C \$AD \$AF \$E0 \$EF \$ED	0 SEGMENT 1 2 CODES 3 4 FOR THE 5 6 MC145000 7 8 LCD DRIVER 9
166C A6 50 166E B7 62 1670 A6 05 1672 B7 63 1674 81	DR1	LDA STA ADD STA RTS	#Q W1 #5 W2	STORE POINTERS (USED IN DIGIT AND DQ)

	********	*******
****	*******	*
•	First	part of display subroutine adds *
*	the st	tore and kHz flags and station mode 👘 *
*	indica	ator, replaces BCD with segment *
*	codes	and blanks leading zeros. *
*		*
****	********	* * * * * * * * * * * * * * * * * * * *
	000	221
1675 AD F5 DQ	BSR	DR1 #R CLEAR R
1677 AE 5C 1679 AD DC	LDX BSR	
1678 BE 62	LDX	W1 FIND
167D SA	DECX	LEADING
167E 5C RO	INCX	ZEROS
167F B3 63	CPX	W2
1681 27 03	BEQ	OUT LAST ?
1683 F6	LDA	0.X NO
1684 27 F8	BEQ	RO ZERO ?
1686 SA OUT	DECX	EXIT LOOP
1687 BF 67	STX	W6 LEAST SIG. LEADING ZERO
1689 A6 Ø5	LDA	*\$05
1688 87 65	STA	ω4
168D BE 63	LDX	W2 LSB
168F F6 D3	LDA	0,X
1690 BF 66	STX	WS
1692 97	TAX	
1693 D6 16 62	LDA	STABL,X FIND 7 SEGMENT CODE
1696 BE 65	LDX	W4
1698 E7 SC 169A 3A 65	STA	R,X PUT IN DISPLAY TABLE
169C BE 66	DEC LDX	₩4 ₩5
169E 5A	DECX	w5
169F B3 67	CPX	WG FINISHED ?
16A1 26 EC	BNE	D3
16A3 0D 01 09	BRCLR	
16A6 ØE Ø1 Ø6	BRSET	
16A9 86 5F	LDA	R+3
15AB AA 10	ORA	#\$10 DECIMAL POINT FOR FM MHZ
16A0 87 5F	STA	R+3
16AF 86 5C NODP	T LDA	R
1681 01 6E 02	BRCLR	Ø,STAT,KS
1684 86 6D	LDA	LOGO STATION MODE LOGO
1686 07 6E 02 KS	BRCLR	3,STAT,PIKS
1689 AA 10	ORA	#\$10 STORE FLAG INDICATOR
1688 87 5C PIKS		R
16BD CD 14 93	JSR	BAND
16C0 A1 03	CMP	#3 BAND 3 ?
1602 27 09	BEQ	OUTT YES, NO CHOICE
16C4 03 6E 06	BRCLR	• • •
16C7 86 51	LDA	R+5
16C9 AA 10	ORA STA	#\$10 KHZ STEP INDICATOR R+5
16CB B7 61	210	GTA

-4

	******	******	********	*****
	*			*
	*	The se	cond nact	of the display routine *
				bits required by the *
	*			. For comparison two *
				cluded, one using port A *
		lines	and a sec	ond using the SCI. *
	*			*
	*****	******	********	* * * * * * * * * * * * * * * * * * * *
16CD AE Ø5	OUTT		#5	SEND DISPLAY TABLE TO 145000
16CF E6 5C	DISCHR	LDA	R,X	
16D1 BF 64	DISPLY	STX	W3	SAVE INDEX
16D3 1D 00		BCLR	6,PORTA	CLEAR DATA
16D5 AE 08		LDX	#8	
1607 44	DISI	LSRA		SET UP
16D8 24 02		BCC	DIS2	BIT OF
16DA 1C 00		BSET	6 PORTA	ACCUMULATOR
16DC 1E 00	DIS2	BSET	7,PORTA	CLOCK
16DE 1F 00			7 PORTA	IT
16E0 1D 00		BCLR		
16E2 5A		DECX	0,1000	COMPLETE ?
16E3 26 F2		BNE	DIST	NO
16E5 BE 64		LDX		RESTORE INDEX
16E7 5A		DECX	ωo	RESTORE INDEX
			010000	
16E8 2A E5		BPL	DISCHR	
	*****	******	******	*******
	*			* *
	*	SCI LC	D driver :	interface. *
	*			*
	*****	******	* * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *
16EA AE 05		LDX	#5	INITIALISE X
16EC E6 5C	MORE	LDA	#S R_X	FETCH DIGIT
	HURE		•	
16EE ØF 10 FD		BRCLR		WAIT UNTIL TDRE = 1
16F1 B7 11		STA	SDAT	WRITE IT TO SCI TX REG.
16F3 5A		DECX		NEXT DIGIT
16F4 2A F6		BPL		DONE ?
16F6 0D 10 FD		BRCLR	6,SCSR,*	WAIT UNTIL TC=1
16F9 81		RTS		
	*			

ANHK02

Low Power Fm Transmitter System MC2831A

MC2831A is a one-chip FM transmitter system designed for FM communication equipment, such as FM transceiver, cordless telephone, remote control and RF data link.

- MC2831A includes the following features: --
- -- Wide range of operation supply voltage (3.0 Volts to 8.0 Volts).
- -- Audio amplifier with limiter.
- -- Tone oscillator for Pilot/Data signalling.
- -- RF oscillator which operates up to 30 MHz
- -- Variable reactance modulator for FM modulation.
- Battery checker for low battery indication.
- -- SOIC package is available for small PCB area application.
- Fig. 1 outlines the block diagram of MC2831A.




Figure 1. Functional Block Diagram

FUNCTIONAL BLOCK DESCRIPTION

The RF oscillator is an internally-biased Colpitts type which can be used for crystal in fundamental mode, or used in the conventional L/C Colpitts type.

Fig 2A shows the typical application of direct FM modulation using crystal. The crystal is operating in fundamental mode with parallel resonance at about 30 pF. L1 is applied for compensation of the reactance of the modulator and output frequency fine adjustment. The modulating signal can be applied at pin 3 for FM modulation. Using crystal for direct FM modulation, the max. deviation is +/-2.5 KHz to +/-3.0 KHz for < 2.0 % of modulation distortion. However, to have larger deviation, frequency multiplication technique can be applied. The ratio of the capacitors C1 and C2 is about 1 : 1 for best residual AM modulation suppression.




Figure 2A. Direct FM Modulation Using Crystal

Fig 2B shows another FM modulation approach using phase-lock-loop. The RF oscillator is applied in L/C type to form a V.C.O. with the action of the varicap. The oscillation frequency (f_0) is given by :

$$f_0 = \frac{1}{2\pi \sqrt{L C_0}}$$

Where C_0 is the series combination capacitors of C1 and C2 and the parallel action of the varicap.

The phase-lock-loop is designed such that the RF carrier output has minimal phase-noise and the V.C.O. has good response to modulating signals. The design of the PLL technique is discussed in detail in application notes AN535 and AN553.






Figure 2B. FM Modulation Using Phase-Lock-Loop Approach

The Audio Amp. is a typical op-amp. The gain is determined by the ratio of the external resistors R1 and R2. The frequency response of the amp. is about 35 KHz. The limiter limits the amp. output to 1.4 Vpp for deviation limitation in FM modulation. The amp. output is applied to the modulator input through a variable resistor so that the depth of FM modulation can be adjusted.



The tone oscillator is a typical LC type with oscillation frequency (ft) given as




The oscillator output level can be adjusted by external damping resistor Rt. The max. oscillator output level is approximately 1.0 Vpp with Rt = $47K \Omega$ and the level decreases when Rt decreases. The tone oscillator output can be switched on/off by the Tone Switch input which has an internal pull up resistor of $100K \Omega$.

The Battery Checker is a comparator with the + terminal connected to an internal 1.2 volts reference. The output of the Battery Checker is an open collector output for driving L.E.D.

Fig. 3 shows the MC2831A in a typical transmitter application. The tone oscillator output and the audio mic output can be summed at the input of the Audio Amp. or at the modulator input through resistors.





MC2831A IN 46/49MHz CORDLESS PHONE APPLICATION

A) Low Cost Single Channel With Pulse Dialing

Fig. 4A shows the hand-set schematic of a typical single channel cordless phone. The RF oscillator oscillates at 16.6MHz which through a frequency tripler, generates the 49MHz band for transmission. The tone oscillator can be used as a pilot tone signal for pulse dialing by connecting the pulse output of the Pulse Dialer MC145409 to the Tone Sw. Input of MC2831A.

The mic output and the tone osc. output are summed at the input of the mic amplifier. The output of the mic amp. is applied to the modulator input through a variable resistor for FM modulation depth adjustment. The Battery Checker can be applied to monitor the low battery supply condition.

MC2831A application in base-set of a cordless phone is shown in Fig. 4B. The circuit is similar to the handset. The RF oscillator oscillates at 15.5MHz which, after applying to the tripler, produces the 46MHz transmitting carrier. The receiver side can be handled by the MC3361/MC3359/MC3357. The tone oscillator can be used as the ring tone signalling to the hand-set if any incoming call ring signal is detected in the base-set.

The Battery Checker can be used to drive the ON/OFF hook relay for pulse dialing through the output of the pilot tone decoder.

B) High-End 10 Channel Selection with Pulse Tone Dialing Features

MC2831A can also be applied easily in cordless phone with 10 channels, Pulse Tone Dialing using Dual PLL frequency synthesiser MC145160 and Pulse Tone Dialer MC145412. The concept of using Dual PLL frequency synthesiser in the 10 channel 46/49MHz cordless phone is indicated in Fig. 5. The transmitter VCO oscillates at the half of the transmitting carrier frequency. The output of the VCO is applied to the Fin-T which will be divided down through the Prog. Prescaler B to produce a 2.5KHz for phase comparison. The output of the phase det. B PD-T will be low pass filtered to produce a D.C. voltage to control the VCO, thus forms a programmable PLL frequency synthesiser.

СНЅ	f1 MHz	f2 MHz	f3 (f1-10.695)MHz	f4 (f2-10.695)MHz	f5 (f2/2)MHz	f6 (f1/2)MHz
1	46.610	49.670	35.915	38.975	24.8350	23.3050
2	46.630	49.845	35.935	39.150	24.9225	23.3150
3	46.670	49.860	35.975	39.165	24.9300	23.3350
4	46.710	49.770	36.015	39.075	24.8850	23.3550
5	46.730	49.875	36.035	39.180	24.9375	23.3650
6	46.770	49.830	36.075	39.135	24.9150	23.3850
7	46.830	49.890	36.135	39.195	24.9450	23.4150
8	46.870	49.930	36.175	39.235	24.9650	23.4350
9	46.930	49.990	36.235	39.295	24.9950	23.4650
10	46.970	49.970	36.275	39.275	24.9850	23.4850

The control of the local oscillator VCO in the receiver side is similar to the Tx side. Through the Prog. Prescaler A & B, the following Tx & Rx channels can be generated.

Fig. 6A shows the typical circuit configuration of a 10 channel selection pulse tone dialing hand-set. The RF oscillator, with the action of the varicap, forms a VCO as discussed before. The RF output, after buffering, is applied to the frequency doubler for transmitting. The local oscillator of the receiver is also a V.C.O. which is buffered to drive the mixer of the receiver and input to the dual PLL MC145160 Rx-F. The reference osc freq. of the dual PLL is 10.245MHz which can be applied to the mixer of MC3361 for the 2nd conversion. The 5KHz output from the Dual PLL can be used as the page tone in the intercom mode operation. The DTMF Tone generated from the Pulse Tone dialer is applied to the mixer of the rate of the row set in the dialing mode, while the pulse output from the dialer is applied to the Tone SW. input for gating the Pilot tone in the Pulse Dialing operation. The Battery checker is used as conventional battery low monitoring. MC2831A in the base set of the 10 channels version is very similar to hand set (Fig. 6B). The Channel selection input to the Dual PLL can be controlled by MCU for automatic channels scanning. Security coding can also be added in for channel security.




Figure 4A. MC2831A Application in Single Channel C/T Hand-Set




Figure 4B. MC2831A in Single Channel C/T Base-Set





Figure 5. DPLL Application in 46/49MHz Cordless Phone 10 Channels Selection








Figure 6B. MC2831A Application in 10 Channels Selection Base-Set

MC2831A APPLICATION IN SMALL COM-PAGE SYSTEM.

A small com-page system consists of one base station and 6 to 9 small remote receivers. The base station can call any remote set with a particular system security coding and a voice channel is established from base station to remote for voice message. The base station has a rather high RF power output to cover a large area. Operating frequency is usually in the 136-174MHz range or citizen band of 27/49MHz. Applications of this system are in large farm-house, hospital, warehouse and messagers in a large company.

Fig. 7 outlines MC2831A circuit configuration in the base station. MC2831A provides nearly all the facilities in designing the base station, such as, the fundamental RF frequency oscillator, FM modulation through the reactance modulator, audio voice amplification, and the beep tone generator using the tone oscillator.

The calling operation is initiated by pressing the appropriate page no. key. The key board decoder will decode the key information input into binary coding which will trigger the control logic to start the calling sequence by sending out the page no. security code from the MC145026. The security code combination will follow the system address setting and the key no. entered during the calling period. The page no. indicator will also output the calling page no. through the BCD to 7 segment decoder. Meanwhile, the whole logic can be replaced by an MCU, for hardware design simplification.

On the remote receiver side, the low voltage FM receiver MC3361/MC3356 and the security code decoder MC145028 can be applied.

REMOTE CONTROL / DATA LINK APPLICATION

MC2831A also offers a simple design approach in remote control and RF data link. There are 3 major methods in transmitting digital data signalling through RF channels.

- 1. DTMF signalling (dual tone multiple frequency)
- 2. Tone brust signal format
- 3. Dual tone FSK signal scheme

DTMF signalling is the simplest method. By connecting the output of a DTMF generator to the input of the modulator of MC2831A, different combination of digital data will send out the associated dual frequencies for FM transmission.

Fig. 8 shows the configuration of MC2831A tone brust signalling transmission. The digital data is applied to the Tone SW. input for gating the tone output before FM modulation.

While fig. 9 shows the possible circuit in dual tone FSK signalling, an additional capacitor Cp is connected parallel to the LC tank circuit of the tone oscillator to vary the tone oscillation frequency. By switching the capacitor Cp, a FSK dual tone signal can be generated, which can be applied to the FM modulator for remote control, RF Data linkage application, such as key board to PC and PC to printer data linking of which low data rate (< 600 baud) is required. Furthermore, the Audio Amp.can be designed as a band-pass-filter to limit the bandwidth of the dual tone FSK signal before it is applied to the modulator input.




Figure 7. MC2831A in Small Com-Page Application




Figure 8. Tone Brust Signal Format




Figure 8A. Tone Brust Signalling




Figure 9. Dual Tone FSK Signalling




Figure 9A. Dual Tone FSK Format

MC2831A offers full facilities for FM transmitter system. It provides easy design steps, low external component count, and require small PCB area. Such features are most suitable in delicate protable FM transceiver application. Besides, It can be employed in other applications, such as intercom and control through A.C. line, ultrasonic devices etc.

AN-HK-07

A High Performance Manual-Tuned AM Stereo Receiver for Automotive Application Using MOTOROLA ICs MC13021, MC13020 and MC13041

INTRODUCTION

This article presents a high performance manual-tuned car AM stereo receiver design using MOTOROLA AM stereo ICs MC13021, MC13020 and MC13041. It is intended to provide radio design engineers with a good start in car manual-tuned AM stereo receiver design. The article consists of two parts. The first part describes all relative important principles of manual-tuned AM stereo receiver, and the other one details the car manual-tuned AM stereo receiver design.

PART I: THE CONSIDERATIONS ON MANUAL-TUNED AM STEREO RECEIVER DESIGN

The design of manual-tuned AM stereo receiver confronts several difficult problems, such as the phase noise, centre tuning, microphonics and RF mistracking.

PHASE NOISE Since the AM stereo is in AM/PM format, the phase noise created by frequency fluctuation becomes a noticeable problem which however does not cause serious affect on monophonic (MONO) receiver. Various factors cause frequency fluctuation, the major one being frequency drift of the local oscillator in mono-receiver with a conventional L/C oscillator. The frequency fluctuation is in the range of hundreds of Hz. But in stereo operation, it should be limited to a few Hzs because the 25Hz pilot tone with 4% phase modulation is equivalent to only 1.25Hz deviation. Any greater frequency fluctuation will cause interference to the pilot tone, and thus deteriorating the channel separation, signal to noise ratio (S/N) and distortion performances on stereo mode operation.

Besides the frequency stability requirement during operation, the center tuning during station tune-in and microphonics are equally important to the manual-tuned AM stereo receiver.

CENTRE TUNING In manual tuning, any small frequency deviation from centre will breed phase noise and subsequent tune-off from stereo mode or chartering in and out of stereo mode. Practical experience has shown that only a small amount (there are few Hzs) of deviation from centre frequency is allowed without seriously affecting the stereo performance. Obviously this is extremely difficult or even impossible to operate on a manual-tuned receiver unless some sort of AFC or centre tuning circuit is applied.

MICROPHONICS This effect is much more serious an AM stereo receiver. The drift of a typical variable capacitor tuner or inductance tuner is 1% or 3KHz respectively under vibration test according to a car environment. This introduces 17db higher impulse noise than the condition of 75% single channel, 400Hz modulation and / or 20db higher impulse noise causing by the 25Hz pilot signal. Even in a PLL synthesizer receiver, if a frequency drift caused by vibration is greater than the "Tracking Range", the receiver will lock off the stereo mode. This is obviously unacceptable in receiver operation.





FIGURE 1. MANUAL-TUNED SYSTEM OF MC13020, MC13021.








FIGURE 3. BLOCK DIAGRAM OF MC13020.

MOTOROLA has introduced the MC13021, interfacing with MC13020 decoder to solve those problems and obtained high performance in manual-tuned receiver. The combination of MC13020 and MC13021 provides a microphonics free manual-tuned AM stereo receiver with low noise oscillator, AFC and tuning aids.

The principle of the manual-tuned system of MC13021/MC13020 is described in figure 1, and figure 2 and 3 give the full circuit block diagram of the two ICs. The system operates at two different modes "Tuning" or "Tuned". The mode status is controlled by the window detector & switching logic circuit.

In the "TUNING" MODE, the system acts as a FLL (Frequency Lock loop) function. The VCO2 (Voltage Control Oscillator), operating at 4 times of receiver oscillator frequency, feeds to the divider (\div 4) which has three outputs; the one with opposite phase goes to the local oscillator of receiver mixer stage, and the other two with the same phase go to the phase detector as a reference frequency and to the L-C local oscillator circuit. In the phase detector the reference frequency is compared with the frequency at the L-C junction which is derived from the reference frequency. If the resonant frequency of the L-C is tuned to the reference frequency and in phase, the output of the phase detector is zero. Otherwise it outputs a correction voltage to VCO2 until the divided VCO2 frequency equals to the L-C resonant frequency.

When a station is tuned into the lock range (Approximately $\pm/-2.5$ K) of the MC13020 AM stereo decoder, the decoder loop locks in, and pin 10 of the MC13020 goes high. Under this condition if the received signal is strong enough, the AGC voltage at pin4 of the MC13020 exceed the threshold voltage at pin16 of the MC13021, the phase detector of the MC13021 will be disconnected from the VCO2 by the Window detector & Switching circuit. Then, the receiver enters the "tuned" mode. The pin9 of the MC13021 goes high, this forces the decoder of MC13020 into "stereo" mode after detecting the 25Hz pilot signal.

The "loop driver" voltage at pin19 of the MC13020 is converted to the control current by the V/A (voltage to current) converter and pulls the VCO2 frequency into centre tuning frequency. Since the phase noise of the VCO2 is limited by the PLL loop in the "tuned mode", the receiver remains tuned in a frequency until the frequency drift, caused by tuning or microphonics, falls outside the window range of the MC13021 circuit. Then, the phase detector of the MC13021 triggers the window detector circuit and reconnect the phase detector to VCO2. Consequently the decoder goes out of "tuned" mode and pulls low at pin7 of the MC13021. The circuit is once again switched to the "tuning" mode.

The window width of MC13021 depends upon the Q value of the tuning L/C resonant circuit and the VCO2 Varactor gain. The two threshold voltages of the window detector are +/- Vbe (=0.7V) from the reference voltage at pin12. The resistor across the pins 6,12 of MC13021 is used to set the centre voltage of the window and has significant influence on the performance of microphonics elimination.

The relationship between the window width and the Q of the tuning L/C is as following figure 4:




FIGURE 4. WINDOW WIDTH OF MC13021.

In general, the microphonics elimination (Electrical) of the circuit in figure-1 is almost effective by the following formula:

Electrical Microphonics Elimination =20 $\log_{10} \frac{\text{fw}}{\text{fc}}$ (1)

fw = Window Width.fc = Loop Corner Frequency.

For example, if the loop corner frequency and window width are 10Hz and 10K respectively. Then the microphonics elimination (Electrical) is equivalent to 60db.

PART II: APPLICATION OF THE CAR MANUAL-TUNED AM STEREO RECEIVER

This part describes the manual-tuned car AM stereo receiver design and all the practical applications concerned. To avoid duplication, the discussion emphasizes on the microphonics elimination circuit and other concerned that did not included in the data sheets. The circuit diagram, PCB layout, components layout are shown in the figure 5,6,7.

RF SECTION of the circuit consists of 2 transistors and 1 FET. The transistors Q1, Q3 connect as a common base cascade RF amplifier which isolates the converter from input side. The FET is chosen on Q3 for better overload capability. Q2, driven by the MC13041 AGC output voltage of pin12, attenuates the input signal level under strong signal conditions. To obtain 6KHz RF bandpass for high fidelity while maintaining good selectivity for AM stereo reception, two tuned frequency selective circuits are being used. The first frequency selective circuit consists of L1-1, C2, CT2 and C3. Changing the ratio of C2 and C3 to matches the impedance of the antenna and Q3. The second frequency selective circuit consists of C11, CT1 and L1-2. The output of L1-2 secondary feeds the RF signal to the input of receiver IC MC13041 at pin18.

RECEIVER SECTION uses the MC13041 Car AM receiver IC. It has low phase noise, good phase linearity, wide dynamic AGC range performance, it is particularly suitable for automotive application. It also provides a buffered oscillator output pin13 for connecting to frequency synthesizer. The balanced mixer has high spurious rejection, with low phase noise IF signal output and low Intermodulation. The mixer output of pin19 couples to the recommended IF filter consisted of the IF transformer T4 and ceramic filter CRF1. The IF filter provides a quasi-parabolic bandpass with reasonably constant group delay. Changing the biasing resistor R20 can adjust the overall IF gain and affect the input impedance of the IF stage too. The IF output at pin8 goes to detector circuit pin7 through C23. Detector coil T3 is used as a peak detector as well as a phase shift coil for tuning error detection.

STEREO DECODER MC13020 is a well-known MOTOROLA C-QUAM stereo decoder IC. The important function of the PLL in MC13020 is to lock the phase of the divided VCO1 frequency into the input IF carrier. The manual-tuned AM stereo receiver uses a L-C (T5) circuit for VCO1, it has wider range of linear and symmetrical amplitude to phase characteristic and +/-2.5KHz "pull-in" range. A recommended coil of TOKO or MITSUMI MF2928CS-1349Z is used for T5. Since the loop driver is in current mode, the impedance at pin19 is very high so that the current leakage of the loop filter cannot be ignored. Experience has shown that to obtain less than 1% distortion, the leakage current of the loop filter capacitors C53 and C54 should be less than 0.5uA. The loop filter circuit of C53, C54, R36 is used to set the loop corner frequency at 8-10 Hz.

RECEIVER ALIGNMENT is slightly different from the normal one. Firstly, ground the pin10 of MC13020 to force the receiver into the "Tuning Mode" Then turn the L1-3, CT3 and T4 (padding inductor) to the desired receiver local oscillation frequency coverage. The VCO1 coil of the T1 does not need to be accurately adjusted, because the frequency range of the VCO2 has been designed with wider frequency coverage than the usual one. In manufacturing, the recommended VCO1 coil of T1 (Figure-5) can be pre-adjusted at the centre position, where the T1 has better anti-vibration performance.

THE "TUNING LOCK SENSITIVITY" is indicated by the tuning lock LED1. Its threshold voltage is controlled by the level detector output pin4 of the MC13020 and can be slightly adjusted by the voltage divider of R12 and R24.




FIGURE 5. CIRCUIT DIAGRAM OF THE MANUAL-TUNED CAR AM STEREO RECEIVER

491




FIGURE 6. PCB LAYOUT (not full size)




FIGURE 7. COMPONENTS LAYOUT (not full size)


PRINCIPLE OF MICROPHONICS ELIMINATION. MC13021 is very effective in reducing phase modulation due to microphonics in the receiver. However, it can not completely remove all effects, and care must be taken in the mechanical design to reduce microphonics as much as possible. In electrical design, the window width is a determinant factor, a wider window gives a better microphonics elimination effect. It is normally designed at \pm 10K or more. When the VCO2 circuit has been selected, the window width is determined by the Q of the L-C resonant circuit at pin 11 of MC13021. To add two resistors in series and parallel with L1-3/T2 can lower the Q and obtain uniform and wider tuning window in whole receiving frequency range. VCO2 must use a coil with excellent anti-vibration performance and the TOKO coil TOKO0291CN-T1101Y is recommended for this application. The window width of the MC13021 affects the anti-vibration requirements for all relative components such as the tuner, VCO components and the mechanical parts. The overall frequency drift caused by vibration of components is required to be within the window or else the receiver will switch from stereo to mono mode. So, special attention must be given to the mechanical design, with rigid assembly technic, anti-vibration mounting, gluing and shielding technics. The circuit of figure-5 gives approximate 60-80db of microphonics attenuation. If there is a more stringent requirement on anti-microphonics, a separate PCB for T1 and relative VCO components should be mounted on an anti-vibration fixture.

PERFORMANCES OF THE APPLICATION DEMO SET (FIGURE-5) is shown as follows and the figure-8,9.

Test conditions: Vsupply= 12V, fc = 1MHz, fm = 1khz, m = 30%, Vin = 74db u, Vout = 50mw, B=8 ohm.

Frequency Co	verage	1630 — 530 KHz.
No Signal Current		160 mA.
20db S/N Sens		20 uV.
S/N Ratio	mono	52 db.
	stereo (filtered 25Hz pilot)	48 db.
Separation (filt	tered 25Hz pilot)	30 db.
IF Rejection		38 db.
Image Rejection	n	40 db.
Audio Frequency Response (+/-10db)		300hz 6 Khz.
THD	mono	0.6 %.
	stereo	1 %.
10% THD Output Power		3 w.
Tuning "lock" Sens		20 uv.
Stereo "on" Se	ens	20 uv.
Tweet 2 IF		26 db.
3 IF		30 db.
Overload (80%	6 mod, 10% THD)	>100 db.
AGC	•	>100 db.
Microphonics	elimination (electrical)	75 db.
-	· ·	

Dummy ANT






FIGURE 8. PERFORMANCES CHART-1




FIGURE 9. PERFORMANCE CHART-2

REFERENCE

- 1. "Introduction to Motorola C-QUAM AM Stereo System". M68413
- 2. "Manually Tuned Radio Considerations" Motorola AM Stereo Application Note No: M68435 by L. Ecklund
- 3. Motorola Data Sheet of MC13020 C-QUAM Decoder.

Get 600 Watts RF from Four Power FETs

This unique push-pull/parallel circuit produces a power output of four devices without the added loss and cost of power splitters and combiners. Motorola MRF150 RF power FET makes it possible to parallel two or more devices at relatively high power levels. This technique is considered impractical for bipolar transistors due to their low input impedance. In a common-source amplifier configuration, a power FET has approximately five to ten times higher input impedance than a comparable bipolar transistor in a common emitter circuit. The output impedance in both cases is determined by the dc supply voltage and power level. The limit to the number of FETs that can be paralleled is dictated by physical, rather than electrical restrictions, where the mutual inductance between the drains is the most critical aspect, limiting the upper frequency range of operation. The magnitude of these losses is relative to the impedance levels involved, and becomes more serious at lower supply voltages and higher power levels. Since the minimum mounting distance of the transistors is limited by the package size, the only real improvement would be a multiple die package. For higher frequency circuits, these mutual inductances could be used as a part of the matching network, but it would seriously limit the bandwidth of the amplifier. This technique is popular with many VHF bipolar designs.

In paralleling power.FETs another important aspect must be considered: If the unity gain frequency (f_{α}) of the device is sufficiently high, an oscillator will be created, where the paralleling inductances together with the gate and drain capacitances will form resonant circuits. The feedback is obtained through the drain to gate capacitance $(C_{\rm rss})$, which will result in 360° phase shift usually somewhere higher than the amplifier bandwidth. Thus, the oscillations may not be directly noticed in the amplifier output, but may have high amplitudes at the drains. This can be cured by isolating the paralleling inductance, which consists of the dc blocking capacitors (C7-C10, Figure 2) and their wiring inductance from the gates. Low value noninductive resistors which do not appreciably affect the system gain can be used for this purpose.






FIGURE 1 — Photograph of the 600 Watt 2.0-30 MHz MOSFET Linear Amplifier

CIRCUIT DESCRIPTION

Figure 2 shows a detailed schematic of the 600 W RF FET amplifier. It can be operated from supply voltages of 40 to 50 depending on linearity requirements. The bias for each device is independently adjustable, therefore no matching is required for the gate threshold voltages. Since the power gain of a MOSFET is largely dependent on the drain bias current, only g_m matching is required, and it can be only $\pm 10\%$.




The circuit board was designed to allow several different gate biasing configurations (Figure 3). In circuit "a", which is used in the amplifier described here, D1 serves a purpose of preventing positive voltage from getting fed back to the bias source in case of a draingate short in a FET. This protects the other three devices from gate overvoltage. C1-R2 combination establishes an RF shunt from the gate to ground, which is necessary for stabilization. R4 could also be used for this purpose, but it would have to be a relatively low value, resulting in unnecessary high current drain from the bias supply. Normally R4 is only a dc return to ground, which is required with D1 preventing an open circuit in one direction. R3 is a low value resistor to prevent parasitic oscillations in a parallel FET circuit, as discussed earlier. Variations "b" and "c" are basically the same, except for R2, which can be used to control the amount of RF rectified by D1. In addition to blocking the dc in one direction, D1 can be used for proportional biasing, in which the bias voltage increases with RF drive. This allows the initial idle current to be set to a lower than normal value, increasing the system efficiency.



The gate de-Qing in these circuits is done with R4. Circuit "d" is another variation, where D1 is moved in series with R1 eliminating R4. The value of R1 must be high to prevent destruction from a drain-gate short. The common bias is derived from IC1 (MC1723CP) which provides both line and load regulation. The line voltage regulation is defeated when the voltage to Pin 12 falls below 24 V, and the bias input can be used for Automatic Level Control (ALC) shut-down or linear ALC function. The regulator output voltage is adjustable from 0.5 to 9.0 volts with R5, which can be permanently set to 7.0-8.0 V. This voltage is also controlled by the combination of R10 and R25. R25 is a ther mistor, and is tied to the heat sink for bias temperature compensation.

In Figure 2, the input from T1 is fed to the gates through C7-C10 and R15-R18. The input matching is initially done at the high end of the band (30 MHz). In contrast to a bipolar push-pull circuit, where the base-to-base impedance varies with class of operation, the gate-to-gate impedance of a common source FET circuit is always twice that from gate to ground. In this case, where two FETs are in parallel on each side, the gate-to-gate impedance equals the gate-to-ground impedance of one device. From the Smith chart information (Figure 4) this can be established as 3.45 ohms.

FIGURE 4 — Series Equivalent Impedance




The effect of R11-R14 and R21-R24 is minimal and can be disregarded. Considering the standard integers for T1 impedance ratio, 9:1 with its 5.55 ohms secondary appears to be the closest. This would set the values of R15-R18 at 2.0 ohms each, which would result in 3.5 dB gain loss, and about 1.0 W would be dissipated in each resistor. For this reason it was decided to reduce their values to 1.0 ohm, and trim the values of C1 and C2 for lowest input VSWR. As a trade-off, the VSWR will peak slightly at 15-20 MHz, but still remain below 2:1.

Negative feedback is derived from a winding in T2 through R19 and R20. Its purpose is to equalize the load impedance for T1 and reduce the amplifier gain at low frequencies. Since the gate to source capacitance of a MOSFET is fairly constant with frequency, the amount of feedback voltage is inversely proportional to its reactance. This function should be more or less linear, unless the inductive reactance of T1 is too low. or if resonances occur somewhere in the circuit. No computer analysis (as in Reference 2) was performed on the negative feedback system. Instead a simple approach described in Reference 1 was taken, where the gain difference between 2.0 and 30 MHz determines the feedback voltage required to equalize the voltages of the secondary of T1 at these frequencies. With an input impedance of 45 ohms at 2.0 MHz, and the feedback source delivering 15 V(RMS), (Pout = 600 W) the values of R19 and R20 will be around 10 ohms each.

A ferrite toroid or a two hole balun type core can be used for T2. Relatively low μ i material with high curie temperature is recommended, since the minimum inductance requirement for the dc feed winding is less than 2.0 μ H. Depending on the material, T2 can reach temperatures of 200-250°C, which the wire insulation must also be able to withstand. Several different output transformer configurations (T3) were tried, including a transmission line type in Figure 5. Although difficult to make, it has the advantage that low μ i, low loss ferrite can be used with multiple turn windings. At this power level, heat in the output transformer was a major problem. High permeability materials, required in the metal tube and ferrite sleeve transformers could not be used because of their higher losses and low curie temperature. On the other hand, low μ i cores with larger cross sectional areas were not readily available. To reach the minimum inductance required for 2.0 MHz. two of these transformers, with low permeability ferrite cores were connected in series. Both have 9:1 impedance ratios. Alternatively the secondaries can be connected in parallel with twice the number of turns (6) in each, C11 must withstand high RF currents, and must be soldered directly across the transformer primary connections. Regular mica or ceramic capacitors cannot be used, unless several smaller values are paralleled.


PERFORMANCE


Due to the mechanical proximity of the four MOS FET devices, the RF ground of the circuit board is poor, and results in 1.0-1.5 dB gain loss at 30 MHz, which can be seen in Figure 6. The ground plane can be improved by connecting all source leads together with a metal strap over the transistor caps. Another method is to place solder lugs under each transistor mounting screw, and solder each one to the nearest source lead. In this case, the heat sink will serve as the RF ground. Although the 3rd order IM distortion is not exceptionally good, (Figures 6, 7) the worst case 5th order





products are better than -30 dB at all frequencies, and as can be expected with FETs, the 9th and higher order products are in the -50 to -60 dB level. It can also be noticed from Figure 6, that the IMD does not increase at reduced power levels, as common with bipolar amplifiers. The even order output harmonic content depends greatly on the device balance as in any push-pull circuit. The worst case is at the low frequencies, where numbers like -30 to -40 dB for the 2nd harmonic is typical. The highest 3rd harmonic amplitude of -12 dB is at 6.0-8.0 MHz carrier frequency. Information on suitable harmonic filters is available in Reference 3. The stability of the amplifier has been tested into a 3:1 load mismatch at all phase angles. It was found to be completely stable, even at reduced supply voltages. In a MOSFET (common source) the ratio of feedback capacitance to the input impedance is several times higher than that of a bipolar transistor (common emitter). As a result, a properly designed FET circuit should be inherently more stable, especially under varying load conditions.

It must be noted, that special attention must be given to the heat sink design for this unit. With the 200-300 watts of heat generated by the transistors in a small physical area, it must be conducted into a heat sink efficiently. This can be only done with high conductance material, such as copper. If aluminum heat sink is used, a copper heat spreader is recommended between the transistor flanges and the heat sink surface.









- X denotes feed-through eyelets
- \bigotimes denotes terminal pins
- O denotes board spacers

FIGURE 8 --- Component Locations (not full size)




FIGURE 9 — Circuit Board Photo Master (not full size)

REFERENCES

- 1. "A Two-Stage 1.0 kW Solid-State Linear Amplifier," AN-758, Motorola Semiconductor Products, Inc.
- 2. "Low-Distortion 1.6 to 30 MHz SSB Driver Designs," AN-779, Motorola Semiconductor Products, Inc.
- 3. H. Granberg, "MOS FET Power in the kW Level," QST, Dec., 1982, Jan., 1983

BIBLIOGRAPHY

- 1. O'Hern, Simple Low-Pass Filter Design, QST, Oct. 1958
- 2. Wetherhold, Low-Pass Filters for Amateur Radio Transmitters, QST, Dec., 1979
- 3. Granberg, Power MOS FETs versus Bipolar Transistors, RF Design, Nov. - Dec., 1981.
- 4. Hejhall, VHF MOS Power Applications, MIDCOM Paper, Dec., 1982
- 5. DeMaw, Practical Class-A and Class-C Power FET Applications at HF, MIDCOM Paper, Dec., 1982

EB109

Low Cost UHF Device Gives Broadband Performance at 3.0 Watts Output

INTRODUCTION

The major cost element in low-to-medium power (1.0-5.0 W) RF transistors is the package. Several years ago Motorola took a major step in limiting cost increases by introducing the common emitter TO-39 package. Through the use of appropriate circuit design and construction techniques, use of the CE TO-39 can be extended to broadband UHF amplifiers producing up to 3.0 W output power.


This bulletin describes a broadband circuit application of the low cost MRF630 — an all gold metallized, emitter ballasted, high figure of merit transistor capable of 3.0 W output power with 10 dB gain at 512 MHz. A photo of the amplifier is shown in Figure 1. Emphasis is placed on mounting techniques which minimize parasitic inductances and maximize heat transfer.

CONSTRUCTION

TO-39's used as RF amplifiers are most commonly found in transmitter exciter chains mounted on printed circuit boards. The parts are seated on small disc shaped insulators and are heatsunk using press-fit "top hat" style radiators (Figure 2). Heat is inefficiently conducted upwards through the metal can (Figure 3) and radiated by commercially available heatsinks, called "top hats". As a result, the θ_{JA} is excessive, causing elevated junction temperatures and thermal slump problems. Because the TO-39 is situated above the PC board resulting in long leads, input Q's are also excessive and combine to limit broadband performance and device gain. In low power applications (<1.0 W) and VHF frequencies or lower, the problems mentioned above may not be noticeable. Higher power devices

FIGURE 1





such as the MRF630, however, should be treated with the same considerations as any other RF power transistor (i.e., provisions for proper heatsinking and grounding).


When using an SOE power transistor, heatsinking is simplified with the inclusion of a stud or flange. Since TO-39's have neither, some modifications are required. Figure 4 depicts a means of heatsinking by soldering a "flange" to the bottom side of the TO-39 package, thus providing a path for heat flow directly beneath the transistor die. The "flange" is secured to the amplifier heatsink by one or two screws. With this arrangement, maximum heat dissipation can be provided with a minimum amount of space consumption. This method also creates better electrical grounding as the package is now mechanically connected to chassis ground. The attachment of this "flange" provides improvements in both grounding and heatsinking. Both are fundamental requirements to obtain the expected performance from an RF power TO-39 such as the MRF630.

CIRCUIT DESCRIPTION

The circuit, which was optimized for the MRF630, uses a distributed element design. Tight tolerance control is achieved by substituting transmission lines for inductors and specifying capacitor placement carefully. With this approach, good broadband performance is possible.

Since transmission line characteristics are dependent on line widths, dielectric properties and circuit board thickness, glass teflon circuit board is generally selected, as it offers the best tolerance control over the latter two variables. The major drawbacks of glass teflon circuit board are its low dielectric constant and relatively high price. A less expensive alternative, which was used in the construction of the MRF630 amplifier, is G10 printed circuit board. Its lower price coupled with its higher dielectric constant results in a smaller circuit and lower overall cost. The dielectric constant of G10 is not a controlled parameter, yet G10 is consistent enough to be useful for many applications at UHF frequencies.





"Mini" clamped mica capacitors were chosen for the matching components in this amplifier design because of their low cost, availability and very high "Q". Mica is an extremely good dielectric and these capacitors, if carefully soldered (minimizing capacitor series lead inductance), boast a higher series reasonant frequency than some chip capacitors.


The use of G10 printed circuit board, "mini" clamped mica capacitors and the MRF630, enhance component repeatability, affordability, and availability.

PERFORMANCE

Broadband circuit performance is displayed in Figure 5 and a typical gain curve is shown in Figure 6. As can be seen, the MRF630 has excellent turn-on characteristics and saturated power capability. The normal gain roll-off above 490 MHz is expected but was minimized by optimizing both input and output impedance matching networks above that frequency. By adding additional matching sections, broadband performance down to 400 MHz could be achieved with respectable input VSWR's.

With the addition of the copper "flange" in the circuit assembly, average device θ .I-HS was limited to 12.3°C/W (dissipated power = 4.0 W, T_C = 60°C). The MRF630 was also mounted directly to the bottom of the printed circuit board, which was placed directly against the heatsink. The θ J-HS degraded to only 15.6°C/W under the same conditions of power dissipation. If the PC board were "floating" using the same technique, higher θ .J-HS's would be observed. Assuming all circuit components were to be mounted in stripline fashion, allowing the PC board to be mounted directly to the heatsink, adequate heatsinking could be obtained without the addition of the "flange". The copper "flange" method of heatsinking is highly recommended for standard printed circuit boards which are isolated from the chassis heatsink.

An exploded view of the amplifier showing printed circuit board, flange and heatsink is shown in Figure 7. Figure 8 is a circuit schematic including parts list, while Figure 9 shows details of part location on the PC board. Finally, as an aid to duplication of the amplifier described herein, Figure 10 is a 1:1 photo master of the printed circuit board. FIGURE 5 --- Broadband Performance



SUMMARY

Outlined in this article are methods of assuring the best possible performance from a low cost package; specifically, the MRF630 TO-39. If good construction practices are followed to ensure proper heatsinking and grounding, performance comparable to an SOE can be demonstrated, taking advantage of the cost benefits offered by a TO-39.







FIGURE 8 — Circuit Schematic and Parts List



В-

In



• Denotes copper eyelets.

Denotes 4-40 clearance for 4-40 screw mounting.

0

Additional Information

510

â

Additional Information

Additional information relevant to Radio, RF and Video applications may be found in the following Motorola documents, available through your Franchised Distributor by quoting the appropriate reference.

BR396/D	Discrete Military Products – Chips
BR503/D	Surface Mount MOS Digital-Analog: Special Functions & Telecommunications (rev.1)
BRE262/D	Motorola's Video/Graphics Peripherals
BRE316R1/D	TMOS Power FET Design Ideas
BRE372/D	ECLIPS Mini Data Book
BRE378/D	UnitPAK Packaging
BRE504/D	Electronic Tuning Address Systems
DL110/D	RF Device Data (2 volume set, rev. 4, 1990)
DL122/D	MECL Device Data (rev. 4)
DL126/D	Small-Signal Transistors, FETs and Diodes (rev. 2)
DL128/D	Linear and Interface Integrated Circuits (rev. 3)
DL130/D	CMOS Application-Specific Standard ICs (rev. 1)
DL140/D	ECLinPS Device Data (rev. 1, 1991)
DL148/D	Discrete Military Operations Data
DL411/D	Communications Applications Manual
HB205/D	MECL System Design Handbook (rev. 1)
SG46/D	RF Products Selector Guide & Cross Reference (rev. 8, 1991)
SG77/D	MECL Selector Guide <i>(rev. 6, 198</i> 3)
SG96/D	Linear and Interface Integrated Circuits Selector Guide & Cross Reference (rev. 3, 1989)
SG99/D	MOS Application-Specific Standard ICs Selector Guide (rev. 3)
SG132/D	Small-Signal Transistors, FETs and Diodes Selector Guide
SG136/D	RF Small-Signal Quick Reference Guide
SG138/D	Military IC & Discrete Selector Guide
SG139/D	Surface Mount Discrete Products Selector Guide & Cross Reference
SG140/D	SCANSWITCH Selector Guide (rev. 1, 1990)
SG163S/D	SOT-223 Surface Mount Products Selector Guide (rev. 1)
SG415/D	Analog & Application Specific Standard Integrated Circuits Selector Guide
SGE102R1/D	CMOS System IC Selection Guide
SGE112/D	Cross Reference for NEC-to-Motorola RF Transistors

Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. EUROPE. Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England. JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan. ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



