

MOTOROLA

Semiconductor Products Inc.

SELF-PROGRAMMING THE MC68701 AND THE MC68701U4

Prepared By: Patrick Svatek Microprocessor Applications Engineering Department Motorola Inc. Austin, Texas

INTRODUCTION

The MC68701 and MC68701U4 are EPROM versions of the M6801 microcomputer (MCU) Family. The MC68701 on-chip resources include a 2K-byte EPROM, a threefunction timer, a serial communication interface (SCI), up to 29 parallel lines, 128 bytes of RAM, and an oscillator. These resources give it extensive power and flexibility for ease of design. The MC68701U4 enhances the capabilities of the MC68701. Improved resources include a 4K-byte EPROM, two input-capture functions, three output-compare functions, a counter alternate address, and 192 bytes of RAM.

The MC68701/U4 MCUs can also program themselves. The MC68701/U4 CPU controls all movement of data into the on-chip EPROM during programming and requires only a few external devices to do the task. This application note explains how the MC68701/U4 MCUs program themselves and describes a fully-tested self programmer (including software and 1:1 artwork). The self-programmer includes a check to determine which of the two devices is being programmed.

ON-CHIP EPROM

A dual-purpose pin, $\overline{\text{RESET}}/\text{Vpp}$, is used to reset the MCU and to power the on-chip EPROM. This pin is normally at 5.0 volts during non-programming operations and must be raised to Vpp (21 V) during programming of the EPROM.

The MCU EPROM is controlled by two bits (PLC and PPC) in the RAM/EPROM control register (see Figure 1).

Bit 0 of the register is called the programming latch control (PLC) and is used to control an address latch used during programming of the EPROM. When PLC is set, the latch is transparent. When PLC is clear, the address latch is enabled and latches each EPROM address asserted by the CPU. The PLC should be set during normal nonprogramming MCU operation and should be cleared only to program the EPROM. This bit is set during reset and can be cleared only in mode 0.

Bit 1 of the RAM/EPROM control register is called programming power control (PPC) and is used to gate programming power (VPP) to the EPROM during programming. When PPC is set, VPP is not applied to the EPROM. During normal nonprogramming operation, PPC should be set. The PPC bit should be cleared only to program the EPROM. This bit is set during reset and whenever the PLC bit is set. Bit 1 can be cleared only in mode 0 with the PLC bit clear.

The MC68701/U4 MCUs are programmed in mode 0. In this mode, all the interrupt and reset vectors are located at \$BFFO — \$BFFF. The on-chip EPROM for the MC68701 and MC68701U4 are located at \$F800 — \$FFFF and \$F000 — \$FFFF, respectively. The reset vectors direct the CPU to a bootstrap program that will fetch data sequentially from external memory or a peripheral controller and program each byte into the MCU EPROM. Once Vpp is applied to the RESET/Vpp pin, each data byte is programmed as follows:



FIGURE 1 - RAM/EPROM Control Register

© MOTOROLA INC., 1987

- 1. Apply programming power ($V_{PP} = 21$ V) to the RESET/V_{PP} pin.
- 2. Clear the PLC control bit and set the PCC bit by writing \$FE to the RAM/EPROM control register.
- 3. Write data to the next EPROM location to be programmed. When triggered by a MPU write to the EPROM, internal latches capture both the EPROM address and the data byte.
- 4. Clear the PPC bit for programming time (tpp) by writing \$FC to the RAM/EPROM control register. This step gates Vpp from the RESET/Vpp pin to the EPROM.
- 5. Repeat Steps 1-4 for each byte to be programmed.
- 6. Set the PLC and PPC bits by writing \$FF to the RAM/EPROM control register.
- 7. Remove the programming power (Vpp) from the RESET/Vpp pin. The EPROM can now be read and verified.

A MC68701/U4 SELF-PROGRAMMER

The MC68701/U4 self-programmer (see Figure 2) is designed for simplicity, low cost, and ease of use. The hard-ware and associated software provide for: (1) determination of which device type is being programmed, (2) verification that the inserted MCU is initially fully erased, (3) the programming of the MCU, and (4) verification of the programmed code.

After applying power, the user just toggles one switch and then monitors three LEDs which indicate MCU EPROM status. The self-programmer will enter either 2K or 4K bytes of the external 8K U4 EPROM into the MCU EPROM depending on which device is being programmed.

A copy of the 1:1 artwork necessary to fabricate a printed circuit board (PCB) for the self-programmer can be found at the end of this application note. In addition, a list of parts necessary to complete the PCB is furnished.

USING THE SELF-PROGRAMMER

To use the self-programmer, one does not need knowledge of the MC68701/U4 operation. However, a little knowledge of electronics is needed to program a device. Five steps are required as follows:

- 1. Insert the U4 EPROM containing the code to be programmed.
- 2. Insert the desired MCU (MC68701) or MC68701U4) into its socket.
- 3. Apply power using switch S1.
- 4. Set switch S2 to the program position.

5. Monitor the LEDs.

Shortly after switch S2 is set to the program position, LED #1 (ERASE) should light indicating that the MCU EPROM is fully erased. At this point, the self-programmer has determined which of the two devices will be programmed. Within a few seconds, LED #1 will turn off and MCU EPROM programming will begin.

Approximately 105 (MC68701) or 210 (MC68701U4) seconds later, either (1) LED #2 (PASS) should light indicating that the MC68701/U4 is programmed and its contents have been verified or (2) LED #3 (FAIL) will light indicating that the MCU EPROM has failed verification after programming. At this time, switch S2 should be toggled to the RESET position and the power removed (S1). Another MCU may now be programmed. If LED #1 (ERASE) and LED #3 (FAIL) both light, then the MCU is not fully erased. The self-programmer will make no further attempt to check for full erasure of the MCU.

The LEDs are color-coded to provide readily recognized pass and fail indications. LED #1 (ERASE) is amber, LED #2 (PASS) is green, and LED #3 (FAIL) is red. Zero insertion force sockets should be used for the MCU and the program U4 EPROM to simplify the use of the self-programmer.

CIRCUIT DESCRIPTION

The self-programmer consists of two MCM68766 EPROMs, a SN74LS373 transparent latch, a SN74LS138 1-of-8 decoder, a MCU socket, and associated parts as shown in Figure 2.

A 4-MHz crystal is used to obtain a 1-MHz clock operation. If another clock frequency is used, a change in the bootstrap software (MINPRGU4) will be required to ensure at least 50 milliseconds of programming time for each byte entered into the MCU EPROM. Byte programming time is governed by WAIT in MINPRGU4 and is indirectly related to the MCU clock frequency. An increase in the MCU clock frequency requires a proportional increase in the value of WAIT. A decrease in clock frequency should, likewise, be reflected in the value of WAIT.

The MCU can be optionally driven by an external TTL clock at pin 3 (with pin 2 grounded). If this option is used, the capacitors shown connected to pins 2 and 3 are not required.

Pins 8, 9, and 10 are connected to ground to place the MCU in mode 0 (programming mode) on the rising edge of RESET. The IRQ and $\overline{\text{NMI}}$ pins are connected as logic high to eliminate external interrupts.

The $\overline{\text{RESET}}/\text{Vpp}$ pin is driven by a circuit that provides three voltage levels to this pin. Before applying power with switch S1, the user should place switch S2 in the $\overline{\text{RESET}}$ position. This action forces the $\overline{\text{RESET}}/\text{Vpp}$ pin low. The second voltage level, established to toggling switch S2 to the PROG position, brings the MCU out of a $\overline{\text{RESET}}$ condition. The mode of operation (mode 0) is established during the rising edge of $\overline{\text{RESET}}$. The MCU fetches the RESTART vector now located at \$BFFE - \$BFFF and executes the bootstrap program.

During programming, 21 volts is applied to the RESET/VPP pin by the transistor pair, Q1 and Q2. Initially, transistor Q1 is on and transistor Q2 is off. Port pin P14 (pin 17) is set low forcing Q1 to turn off. With Q1 off, a Zener voltage of 22 volts is established at the base of Q2 forcing Q2 to conduct and reference the Q2 emitter and the RESET/VPP pin to approximately 21.3 volts.

A SN74LS373 latch is used to demultiplex port 3 which is used both as a lower address port (A0-A7) and as a data port. An address strobe from the MCU is connected to LE of the SN74LS373 to latch the lower addresses at the proper time during each bus cycle. Once the addresses are latched, the port is used to data transfer.

A SN74LS373 1-of-8 decoder is used to address decoding of two external 8K EPROMs. The external EPROM containing the user program is decoded at 6000 - \$7FFF while the bootstrap program is decoded at \$A000 - \$BFFF. The SN74LS138 decoder is gated with the MCU E clock to ensure that the EPROM drivers are in a high impedance during E clock low cycle time thus eliminating contention on the lower multiplexed address/data bus.



ω

MEMORY MAP

The self-programmer memory map consists of five address spaces and is shown in Figure 3. Four of the address spaces are fixed by the MCU during programming and cannot be relocated. These spaces consist of a MCU internal register area (0000 - 001F) and MCU external interrupt vectors (BFFO - BFFF). The other two areas are device dependent and are listed below:



FIGURE 3 — Self-Programmer Memory Map

Function	MC68701	MC68701U4		
MCU Internal RAM	\$0080 — \$00FF	\$0040 — \$00FF		
MCU Internal EPROM	\$F800 — \$FFFF	\$F000 \$FFFF		

The fifth address space is used for an MCM68766 8K EPROM which contains the code to be entered into the MCU on-chip EPROM. This MCM68766 EPROM has been arbitrarily located at \$6000 — \$7FFF and can be relocated for a custom programmer design. Since the MCM68766 is a 8K EPROM, the user will have to locate this program in the upper 2K bytes (\$7800 - \$7FFF) or upper 4K (\$7000 - \$7FFF) for programming a MC68701 or a MC68701U4, respectively.

The user should map MINPRGU4 at address 1800 - 1FFF within U3 EPROM. The MCU program should reside at 1800 - 1FFF (MC68701) and 1000 - 1FFF (MC68701U4) within U4 EPROM for correct correspondence with the memory maps.

PROGRAM DESCRIPTION

The self-programmer uses a bootstrap program, MINPRGU4, to control programming of the MCU EPROM. The program performs the following functions:

- 1. Initializes the MCU.
- 2. Determines whether a MC68701 or MC68701U4 MCU is being programmed.
- 3. Checks that the EPROM is fully erased.
- 4. Programs the EPROM.
- 5. Verifies the program.

The MINPRGU4 bootstrap program also controls the state of the three LEDs that indicate the programming status of the MCU. A detailed flowchart of MINPRGU4 is shown in Figure 4. A complete listing is presented at the back of this application note.

PROGRAM MODIFICATIONS AND CONSIDERATIONS

Additions or modifications to MINPRGU4 can be made by inserting routines between the basic blocks shown on the flowchart in Figure 4. For convenience, the start and stop addresses of each block are located directly to the left of each block (see Figure 4).

Parameters IMBEG, IMEND, PNTR, and WAIT (stored in RAM locations \$80 - \$87) determine the size of the data block to be programmed into the MCU, the first MCU EPROM location to be programmed, and the time period that V_{PP} will be applied to the EPROM. These parameters can be changed to allow programming of selected EPROM locations and to allow changes in the MCU operating frequency. These parameters, once selected, should remain constant during programming.

One modification to MINPRGU4 can be verification of the MCU EPROM if the EPROM is not fully erased. This is an alternative to lighting LEDs #1 and #3 and waiting. This modification allows verification of MCUs that have been previously programmed and used.



l

Ę.,

FIGURE 4 — Flow Chart for MINPRGU4

APPENDIX A

This appendix provides a copy of the 1:1 artwork necessary to fabricate a printed circuit board (PCB) for the self-programmer. In addition, a parts list if furnished to allow the user to complete the PCB.

NOTE

Permission is hereby granted by Motorola, Inc., Microprocessor Products Division, in Austin, Texas for use of this artwork.

Qty.	y. Design Value/Description					
		Resistors (1/4 Watt)				
3	R1-R3	470 ohms				
1	R4	3.9 kilohms				
2	R5,R7	10 kilohms				
1	R6	1.0 kilohms				
1	R8	27 ohms (1/2 watt)				
1	R9	100 ohms				
		Diodes/Transistors				
2	Q-Q2	2N4401 transistor (NPN)				
1	D1	1N4748A or 1N5251 Zener (22 V \pm 5%)				
2	D2, D3	Silicon (1N3064, 1N4148, etc.)				
3	CR1-CR3	LED				
		Switches				
1	S1	SPDT American ST1-1 or C & K 7101				
1	S2	DPDT C & K 7201				
		Capacitors				
2	C1, C2	10 pF				
1	C3	$0.1 \ \mu F$				
2	C4, C5	100 µF, 35 V				
		Motorola ICs				
1	U1	SN74LS138 Decoder				
1	U2	SN74LS373 Latch				
2	U3, U4	MC68766 8K \times 8 EPROM				
1	U5	MC68701 or MC68701U4 MCU				
		Miscellaneous				
1	Y1	4.0 MHz Crystal (NYMPH)				
1		ASTEC ADIP 26ADS (26 V)				



 $\left(\right)$



PAGE	001 N	1INF	PRGU4.S	SA :	:1			
00001					*			
00002					*			
00003						OPT	Z01,LLE=9	96
00004					*			
00005					*			
00006					*	THIS PR	OGRAM WILI	L CHECK, PROGRAM AND VERIFY
00007			•		*	THE MC6	8701 OR TI	HE MC68701U4 EPROM. IT ALSO
00008			. *		*	DETERMI	NES WHETHE	ER A MC68701 OR A MC68701U4 IS
00009					*	BEING P	ROGRAMMED	•
00010					*	10 A.A.		
00011					*	-		•
00012					*	E	U U A I E	S DORT 1 DATA DID DECICIED
00013			0000	A	PIDDR	EQU	\$00	PURI I DATA DIR. REGISTER
00014			0002	A	PIDK	EUU	\$UZ	TIMED CONTROL (STAT DECISTED
00015			0008	A	TIMED	EQU	\$00 \$00	COUNTED DECISTED
00010			0009	A			\$09 \$08	OUTDUT COMPADE DECISTED
00017			0014	Δ	FPMCNT	FUI	\$14	RAM/FROM CONTROL REGISTER
00019			0018	Δ	TCR2	FOU	\$18	TIMER/CONTROL REG. 2
00020			0010		*	LQU		
00021					*	Ľ	OCAL	VARIABLES
00022			,		*			
00023A	0080					ORG	\$80	
00024A	0080		0002	A	IMBEG	RMB	2	START OF MEMORY BLOCK
00025A	0082		0002	А	IMEND	RMB	2	LAST BYTE OF MEMORY BLOCK
00026A	0084		0002	A	PNTR	RMB	2	FIRST BYTE OF EPROM TO BE PGM'D
00027A	0086		0002	Α	WAIT	RMB	2	COUNTER VALUE
00028					*		*DOFO	
00029A	B850	0	0055	٨	CTADT		3B850 #¢rr	
00030A	D020	ÖĽ OČ	00FF 17	A	START		#⊅ гг #\$17	INITIALIZE STACK
00031A	B855	00	1/	Δ		STAA	#917 D100	
000324	B857	97	02	Δ		STAA	PIDR	DATA REGISTER (ALL LED'S OFF)
00034	2007	51	ŰL		*	01/01	. 100	(NO Vpp APPLIED)
00035					*			(
00036					*		DETERI	MINE WHETHER A MC68701 OR A MC68701U4
00037					*		IS BE	ING PROGRAMMED.
00038					*			
00039A	B859	96	18	A		LDAA	TCR2	TCR2 = \$03 ON RESET
00040A	B85B	81	03	Α_		CMPA	#%000000	11 IF 701U4, THIS VALUE
00041A	885D	2/	16 .887	/5		BEQ	P4K	GO TO '70104 MEMORY SETUP
00042A	B85F	80	10	A		LDAA	#\$FE	SECUND CHECK
00043A	D001	9/	10	A				WRITE A ZERU TU TURZ-U (ULUUK)
00044A	B865	90	10	A A				NOW READ IT DACK
000458	B867	27	01 00 B83	75		REO	#Φ01	MC68701114 IF "7" = 1
000407	5007	21	00 00/		*	DLQ		
00048					*	INI	TIALIZE EL	PROM MEMORY SIZE TO MC68701(2K)
00049			1.1		*			
00050A	B869	CC	7800	Α		LDD	#\$7800	START OF EPROM
00051A	B86C	DD	80	Α		STD	IMBEG	
00052A	B86E	CC	F800	Α		LDD	#\$F800	START OF '701 EPROM
00053A	B871	DD	84	A	-	STD	PNTR	
00054A	B873	20	OA 887	7 F		BRA	BLKROM	
00055					*			NOW MENORY CLIFE TO MOCOROLUATAY
00057					*	INI	LIALIZE EI	PRUM MEMURY SIZE IU MU68/UIU4(4K)
0002/	RQ75	n	7000	۵	PAK	חתו	#\$7000	START OF FRROM
000004	007 J	00	1000	~	1 71	200	<i>«ψι</i> σου	

/ _____

PAGE 002 MINPRGU4.SA:1

00059A 00060A 00061A 00062	B878 B87A B87D	DD CC DD	80 F000 84	A A A	*	STD LDD STD	IMBEG #\$F000 PNTR	START OF '701U4 EPROM
00063					*	ΒL	ANK	CHECK
00064 00065A	B87 F	DE	84	A	BLKROM	LDX	PNTR	CHECK IF EPROM ERASED
00066A	B881	<u>C6</u>	00	A		LDAB	#\$00	GET READY FOR CMPR.
00067A	B883	A6	00	Α	ERASE	LDAA	0,X	LOAD EPROM CONTENTS
00068A	B885	11				CBA		COMPARE TO ZERO
00069A	B886	26	29 B8E	31		BNE	#¢FFFF	BRANCH IF NUI ZERU
000704	RRAR	27	111 C	н 20		BEO	#JFFFF NFXT	IF SO BRANCH
00072A	B88D	08	00 000			INX		GO AGAIN
0007 3A	B88E	20	F3 B88	33		BRA	ERASE	
00074				-	* *		****	
00075A	B890	86	16	A	NEXT	LDAA	#\$16	TURN ON ERASED LED
000764	8892	97	02	А	* *	STAA	PIDK	
00078					*	DEL	AY L	0 0 P (3.5 SEC)
00079					*			
A08000	B894	DF	86	Α		STX	WAIT	AST DEADY FOD TO TIMES THEM LOOD
00081A	B896	CE	0046	A	CTALL 1		#\$0046	GET READY FOR 70 TIMES THRU LOOP
000824	B894	09	0350	Δ	STALLI		#\$C350	INTE SOMS LOOP
00084A	B89D	D3	09	Â		ADDD	TIMER	BUMP CURRENT VALUE
00085A	B89F	7F	0008	Α		CLR	TCSR	CLEAR OCF
00086A	B8A2	DD	OB	A		STD	OUTCMP	SET OUTPUT COMPARE
00087A	B8A4	86	40	A .	CTALLO		#\$40	NOW WAIT FOR OCF
000888	BOAD R848	90 27	FC B84	A 6	STALLZ	BEIA	STALL2	NOT YET
00003A	BBAA	80	0000	Ă		CPX	#\$0000	70 TIMES YET?
00091A	B8AD	26	EA B89	99		BNE	STALL1	NOPE
00092A	B8AF	20	06 B8B	37		BRA	PGINT	
00093	0001	00	00	۸	* *		#\$00	LIGHT ERROR AND ERACE LED
00094A	B8B3	80 07	02	A A	ERRURI		#402 P1DP	LIGHT ERROR AND ERASE LED
00095A	B885	20	5F B91	6		BRA	SELF	
00097					* *			
00098A	B8B7	CE	7FFF	Α	PGINT	LDX	#\$7FFF	INIT. IMEND
00099A	B8BA	DF	82	A		STX	IMEND	THIT MATT (A O MUZ)
00100A	BOBC		C350 86	A A			#\$C350 WAIT	INII. WAII (4.0 MHZ)
00102	DODI		00	~	*	517		
00103					*	PR	OGAM	MING LOOP
00104					*		****	
00105A	B8C1	86	07	A	EPROM	LDAA	#\$07	TURN OFF LEDS AND APPLY Vpp
00100A	BBC5	97 DF	02 84	A			PIDR	SAVE CALLING ARGUMENT
00108A	B8C7	30	04	~		PSHX		RESTORE WHEN DONE
00109A	B8C8	DE	80	Α		LDX	IMBEG	USE STACK
00110A	B8CA	30		_	EPR002	PSHX	"	SAVE POINTER ON STACK
00111A	B8CB	86	FE	A		LDAA	#\$FE	REMOVE VPP, SET LATCH
00112A	BSCE	9/ 86	14	A A				PPUEI,PLUEU Move data memory_to_latch
00114A	B8D1	DE	84	Â		LDX	PNTR	GET WHERE TO PUT IT
00115A	B8D3	A7	00	A		STAA	0,X	STASH AND LATCH
00116A	B8D5	80				INX		NEXT ADDR.

00117A B8D6 DF 84 A STX PNTR ALL SET FOR NEXT 00118A B8D8 86 FC A LDAA #SFC ENABLE EPROM POWER (VPP) 001120 * NOW WAIT 50 MSEC TIMEOUT USING COMPARE 00121 * NOW WAIT 50 MSEC TIMEOUT USING COMPARE 00122 * NOW WAIT 50 MSEC TIMEOUT USING COMPARE 00123A B8DC DC 86 A LDD WAIT GET CYCLE COUNTER 00124A B8D D3 09 A ADDD TIMER BUMP CURRENT VALUE 00125A B8E3 D0 08 A CLR TCSR CLEAR 0CF 00126A B8E3 D0 08 A SET UP TOR NEXT NOW WAIT FOR OCF 00127A B8E5 86 40 A LDAA #540 NOW WAIT FOR OCF 00128A B8E7 95 08 A A EPROVA BIT TCSR SET UP FOR NEXT ONE 00130A B8E7 23 D9 B8CA ENS EPRO2 NOT YET 00133A B8E7 23 D9 B8CA ENS EPRO2 NOT YET 00133A B8F3 87 79 14 A STA PIDR KET UP FOR NEXT ONE 00133A B8F3 86 17 A LDAA #\$17 REMOVE VPP, INHIBIT LATCH 00133A B8F3 86 17 A LDAA #\$17 REMOVE VPP, INHIBIT LATCH 00133A B8F3 86 17 A LDAA #\$17	PAGE (03	MINF	PRGU	4.SA:	:1				
00121 * NOW WAIT 50 MSEC TIMEOUT USING COMPARE 00122 * BUMP CURRENT VALUE 00123A BBDC DC 86 A LDD WAIT GET CYCLE COUNTER 00125A BBC D7 F0008 A CLR TCSR CLEAR OCF 00127A BBES 86 40 A LDA #\$40 NOW WAIT FOR OCF 00127A BBES 86 40 A LDA #\$440 NOW WAIT FOR OCF 00127A BBES 86 40 A LDA #\$440 NOW WAIT FOR OCF 00128A BBE3 3B PULX SET UP FOR NEXT ONE 00137A BBE5 86 40 A LDA #\$470 NOW WAIT FOR OCF 00138A BEF 23 D9 BBCA BLS FPR002 NOT YET 00137A BEF 797 14 A TAA PIDR MAYBE DONE NOT YET 00138A BEF 36 FF A LDAA #\$17 REMOVE VPP AT PIN NOT SE READ 00138A BEF 37 97 14 A STAA PIDR EENORE PNTR READ 00138A BEF 38 FF A LDAA #\$17 EENORE PNT 00138A BEF 36 FF A LDAA #\$17 EENORE PNTR READ 00138A BEF 36 DF 84 A STX PNT EENORE PNTR 00138A BEF 36 DF 84 A LDX SAVE PDINTER CON STACK 00144A BSFE 36	00117A 00118A 00119A 00120	B8D6 B8D8 B8DA	DF 86 97	84 FC 14	A A A	*	STX LDAA STAA		PNTR #\$FC EPMCNT	ALL SET FOR NEXT ENABLE EPROM POWER (VPP) PPC=0,PLC=0
COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA COLLA 	00121					* *	NOW I	WA	IT 50 MSE	EC TIMEOUT USING COMPARE
Not a prove the second provided by the second prove the second	00123A 00124A 00125A 00126A 00127A	B8DC B8DE B8E0 B8E3 B8E5	DC D3 7F DD 86	86 09 000 08 40	A A 8 A A A		LDD ADDD CLR STD		WAIT TIMER TCSR OUTCMP #\$40	GET CYCLE COUNTER BUMP CURRENT VALUE CLEAR OCF SET OUTPUT COMPARE NOW WAIT FOR OCF
001324 08ED 9C 82 A CPX IMEND MÄYBE DONE 00133A BSEF 23 D9 BSCA BLS EPROO2 NOT YET 00133A BSEF 36 IA LDAA #\$17 REMOVE Vpp AT PIN 00135A BSF3 97 02 A STAA PIDR 00136A BSF3 97 02 A STAA PIDR 00136A BSF7 97 14 A STAA PPMCNT REMOVE VPP, INHIBIT LATCH 00137A BSF7 97 14 A STAA PPMCNT RESTORE PNTR 00138A BSF7 97 14 A STA PNTR RESTORE PNTR 00140 * V E R I F Y N E W C O D E * 00141 * V ERF2 PSHX SAVE POINTER NSTACK 001441 * V ERF2 PSHX SAVE POINTER NSTACK SAVE POINTER NSTACK 00144A BSF6 26 00 A LDAA 0,X GET DATA TO BC ChECKED SOCA <tr< td=""><td>00128A 00129A 00130A 00131A</td><td>B8E7 B8E9 B8EB B8EC</td><td>95 27 38 08</td><td>08 FC</td><td>A B8E7</td><td>EPR004</td><td>BITA BEQ PULX INX</td><td></td><td>TCSR EPRO04</td><td>NOT YET SET UP FOR NEXT ONE NEXT</td></tr<>	00128A 00129A 00130A 00131A	B8E7 B8E9 B8EB B8EC	95 27 38 08	08 FC	A B8E7	EPR004	BITA BEQ PULX INX		TCSR EPRO04	NOT YET SET UP FOR NEXT ONE NEXT
00136A B8F5 86 FF A LDAA #\$FF REMOVE VPP. INHIBIT LATCH 00137A B8F7 97 14 A STAA EPMCNT EPROM CAN NOW BE READ 00138A B8F9 38 PULX RESTORE PNTR RESTORE PNTR 00140 * VERIFY NEW CODE DE 00141 * VERIFY NEW CODE DE 00142 * IMBEG SET UP POINTER SAVE POINTER ON STACK 00143A B8FC DE 80 A LDX IMBEG SET UP POINTER 00144A B8FE 3C VERF2 PSHX SAVE POINTER ON STACK 00145A B8FF A6 00 A LDX IMBEG SET UP POINTER 00147A B903 E6 OA LDX PNTR GET DESIRED DATA 00147A B903 E6 OA LDX PNTR GET DATA TO BE CHECKED 00147A B903 E6 OA LDX PNTR GET DATA TO BE CHECKED 00147A B906 26 10 B918 BNE ERROR2 BRANCH IF ERROR(LIGHT LED) 00150A B908 08 INX NEXT ADDR NOT YET 00152A B908 38 PULX SETUP FOR NEXT ONE 00153A B910 26	00132A 00133A 00134A 00135A	B8ED B8EF B8F1 B8F3	9C 23 86 97	82 D9 17 02	A B8CA A A		CPX BLS LDAA STAA		IMEND EPROO2 #\$17 P1DR	MAYBE DONE NOT YET REMOVE Vpp AT PIN
00140 * VERIFY NEW CODE 00141 * VERIFY NEW CODE 00143 BSFC DE 80 A LDX IMBEG SET UP POINTER 00143A BSFC DE 80 A LDX IMBEG SET UP POINTER 00144A BSFF A6 OD A LDA O,X GET DESIRED DATA 00145A BSFF A6 OD A LDA O,X GET DESIRED DATA 00145A BS01 DE 84 A LDX PNTR GET DEPROM ADDR. 00147A B901 DE 84 A LDX PNTR GET DATA TO BE CHECKED 00149A B906 26 10 B918 BNE ERROR2 BRANCH IF ERROR(LIGHT LED) 00150A B908 08 INX NEXT ADDR NEXT ADDR 00153A B909 B7 84 A STX PNTR ALL SET FOR NEXT ONE 00153A B900 8C 8000 A CPX #\$8000 MAYBE DONE 00153A B910 26 EC B8FE BNE VERF2 NOT YET 00154A B916 20 FE B916<	00136A 00137A 00138A 00139A	88F5 88F7 88F9 88FA	86 97 38 DF	FF 14 84	A A A		LDAA STAA PULX STX		#\$FF EPMCNT PNTR	REMOVE VPP, INHIBIT LATCH EPROM CAN NOW BE READ RESTORE PNTR
001424 BBFC DE 80 A LDX IMBEG SET UP POINTER 00143A BBFC DE 80 A LDX IMBEG SET UP POINTER ON STACK 00144A BBFF A6 00 A LDAA 0,X GET DESIRED DATA 00145A BBFF A6 00 A LDAA 0,X GET DESIRED DATA 00145A BBFF A6 00 A LDAB 0,X GET DESIRED DATA 00147A B901 DE 84 A LDX PNTR GET DESIRED DATA 00147A B903 E6 O0 A LDAB 0,X GET DESIRED DATA 00147A B905 11 CBA CHECK IF SAME CHECK IF SAME 00143A B905 11 CBA CHECK IF SAME CHECK IF SAME 00143A B905 80 INX NEXT ADDR NEXT ADDR 00150A B908 08 INX NEXT ADDR NEXT ADDR 00153A B909 B20 82 8000 A CPX #\$8000 MAYBE DONE 00153A B910 26 CBBFE BNE VENF2 NOT YET 00156 ** NOT YET NOT YET NOT YET 00160A B916 02 <td>00140 00141</td> <td></td> <td></td> <td></td> <td></td> <td>* * *</td> <td>V I</td> <td>E</td> <td>RIFY</td> <td>NEW CODE</td>	00140 00141					* * *	V I	E	RIFY	NEW CODE
00148A B905 10 CBA CHECK IF SAME 00148A B905 11 CBA CHECK IF SAME 00149A B906 26 10 B918 BNE ERROR2 BRANCH IF ERROR(LIGHT LED) 00150A B908 08 INX NEXT ADDR 00151A B909 DF 84 A STX PNTR ALL SET FOR NEXT 00153A B900 B8 PULX SETUP FOR NEXT ONE NEXT 00154A B900 80 NEXT NEXT NEXT 00154A B900 80 RAON A CPX #\$8000 MAYBE DONE 00155A B910 26 EC B8FE BNE VERF2 NOT YET 00156 * * 100156 * * 00157A B912 86 15 A LDAA #\$15 001584 B914 97 02 A STAA PIDR LIGHT VERIFY LED 00159 * * 00160A B916 20 FE B916 SELF BRA SELF WAIT FOREVER 00162A B918 86 13 A ERROR2 LDAA #\$13 LIGHT ERROR LED 10164 00163 # * R E S T A R T A N D I N T R . V E C . 00166 00164 B912 02 F8 B916 BRA SELF 00166 * * 001	00143A 00143A 00145A 00145A 00146A 00147A	B8FC B8FE B8FF B901 B903	DE 3C A6 DE F6	80 00 84 00	A A A	VERF2	LDX PSHX LDAA LDX LDAB		IMBEG O,X PNTR O,X	SET UP POINTER SAVE POINTER ON STACK GET DESIRED DATA GET EPROM ADDR. GET DATA TO BE CHECKED
00152A B90B 38 PULX SETUP FOR NEXT ONE 00153A B90C 08 INX NEXT 00154A B90D 8C 8000 A CPX #\$8000 MAYBE DONE 00155A B910 26 EC B8FE BNE VERF2 NOT YET 00156 ** BNE VERF2 NOT YET NOT YET 00156 ** DO156 ** DO156 NOT YET 00157A B912 86 15 A LDAA #\$15 00158A B914 97 02 A STAA P1DR LIGHT VERIFY LED 00159 ** * 00160A B916 20 FE B916 SELF WAIT FOREVER 00161 ** * * 00162A B918 86 13 A ERROR2 LDAA #\$13 LIGHT ERROR LED 00162A B918 86 13 A ERROR2 LDAA #\$13 LIGHT ERROR LED 00164A B91C	00148A 00149A 00150A 00151A	B905 B906 B908 B909	11 26 08 DF	10 84	B918 A		CBA BNE INX STX		ERROR2	CHECK IF SAME BRANCH IF ERROR(LIGHT LED) NEXT ADDR ALL SET FOR NEXT
00156 * * 00157A B912 86 15 A LDAA #\$15 00158A B914 97 02 A STAA P1DR LIGHT VERIFY LED 00159 * * BRA SELF WAIT FOREVER 00161 * * BRA SELF WAIT FOREVER 00161 * * STAA P1DR LIGHT ERROR LED 00162A B918 86 13 A ERROR2 LDAA #\$13 LIGHT ERROR LED 00163A B91A 97 02 A STAA P1DR 00164A B91C 20 F8 B916 BRA SELF ORG 00165 * R E S T A R T A N D I N T R . V E C . 00166 * 0RG \$BFF0 00167 * ORG \$BFF0 00168A BFF0 B916 A FDB SELF 00170A BFF2 B916 A FDB SELF 00171A BFF4 B916 A FDB SELF 00172A BFF6 B916 A FDB SELF 00173A BFF8 B916 A FDB SELF 00174A BFFA B916 A FDB SELF 00174A	00152A 00153A 00154A 00155A	B90B B90C B90D B910	38 08 8C 26	800 EC	0 A B8FE		PULX INX CPX BNE		#\$8000 VERF2	SETUP FOR NEXT ONE NEXT MAYBE DONE NOT YET
00160A B916 20 FE B916 SELF BRA SELF WAIT FOREVER 00161 ** NAIT STAR SELF WAIT FOREVER 00162A B918 86 13 A ERROR2 LDAA #\$13 LIGHT ERROR LED 00163A B91A 97 02 A STAA P1DR 00164A B91C 20 F8 B916 BRA SELF A N D I N T R V E C 00165 * * R E S T A R T A N D I N T R . V E C . 00166 * R E S T A R T A N D I N T R . V E C . 00167 * 00168A BFF0 B916 A FDB SELF 00170A BFF2 B916 A FDB SELF 00171A BFF4 B916 A FDB SELF 00172A BFF6 B916 A FDB SELF 00173A BFF8 B916 A FDB<	00156 00157A 00158A 00159	B912 B914	86 97	15 02	A A	* *	LDAA Staa		#\$15 P1DR	LIGHT VERIFY LED
00162A B918 86 13 A ERROR2 LDAA #\$13 LIGHT ERROR LED 00163A B91A 97 02 A STAA P1DR 00163A B91C 20 F8 B916 BRA SELF 00165 * * R E S T A N D I N T R V E C . 00166 * R E S T A N D I N T R V E C . 00166 * R E S T A N D I N T R C <td>00160A 00161</td> <td>B916</td> <td>20</td> <td>FE</td> <td>B916</td> <td>SELF * *</td> <td>BRA</td> <td></td> <td>SELF</td> <td>WAIT FOREVER</td>	00160A 00161	B916	20	FE	B916	SELF * *	BRA		SELF	WAIT FOREVER
00166*RESTART ANDINTR.VEC.00167*00168A BFF0ORG00169A BFF0B916 A00170A BFF2B916 AFDBSELF00171A BFF4B916 AFDBSELF00172A BFF6B916 AFDBSELF00173A BFF8B916 AFDBSELF00174A BFFAB916 AFDBSELF00174A BFFAB916 AFDBSELF00174A BFFAB916 AFDBSELF	00162A 00163A 00164A 00165	B918 B91A B91C	86 97 20	13 02 F8	A A B916	ERROR2	LDAA STAA BRA		#\$13 P1DR SELF	LIGHT ERROR LED
00168A BFF0 ORG \$BFF0 00169A BFF0 B916 A FDB SELF 00170A BFF2 B916 A FDB SELF 00171A BFF4 B916 A FDB SELF 00172A BFF6 B916 A FDB SELF 00173A BFF8 B916 A FDB SELF 00173A BFF8 B916 A FDB SELF 00174A BFFA B916 A FDB SELF	00166 00167					*	RES	S	TART	AND INTR.VEC.
00174A BFFA B916 A FDB SELF	00168A 00169A 00170A 00171A 00172A	BFF0 BFF0 BFF2 BFF4 BFF6		B91 B91 B91 B91	6 A 6 A 6 A 6 A		ORG FDB FDB FDB FDB		\$BFF0 SELF SELF SELF SELF	
	00173A 00174A	BFFA		B91 B91	6 A		FDB		SELF	

PAGE 004 MI	NPRGU4.SA:1					
00175A BFFC 00176A BFFE 00177	B916 A FDB B850 A FDB FND	SELF START		•		
TOTAL ERRORS	0000000000	:				
ана страна 1970 - Страна 1971 - Страна Страна Страна 1971 - Страна Страна 1971 - Страна Страна Страна Страна Страна 1971 - Страна Стра						
B87F BLKRO	1 00054 00065*					
0014 EPMCN	00018*00112 00119 00	0137				
B8CI EPROM B8CA EPROD	2 00110*00133					
B8E7 EPROO	1 00128*00129 00067*00073					
B8B1 ERROR	1 00069 00094*					
B918 ERROR 0080 IMBEG	2 00149 00162* 00024*00051 00059 00	0109 00143			* 	
0082 IMEND	00025*00099 00132					
000B OUTCM	2 00071 00075* 2 00017*00086 00126					
0000 P1DDR	00013*00032 00014*00033 00076 00	0095 00106	00135 001	58 00163		
8875 P4K	00041 00046 00058*					
0084 PNTR	00092 00098* 00026*00053 00061 00	0065 00107	00114 001	17 00139	00146 00151	
B916 SELF	00096 00160*00160 00 00082*00091	0164 00169	00170 001	71 00172	00173 00174	00175
B8A6 STALL	2 00088*00089					
8850 START 0018 TCR2	00030*00176 00019*00039 00043 00	0044			· · ·	
0008 TCSR	00015*00085 00088 00	0125 00128				
B8FE VERF2	00144*00155					
0086 WAIT	00027*00080 00101 00	0123				

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola and A are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity/ Affirmative Action Employer.

MOTOROLA Semiconductor Products Inc.

3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721 • A SUBSIDIARY OF MOTOROLA INC.

A17777-3 PRINTED IN USA 8-87 IMPERIAL LITHO C50672 18,000 AN-906A/D