## (4) MOTOROLA



EVALUATION KIT II MANUAL

# MOTOROLA <br> Semiconductor Products Inc. 

## MEK6800D2

## MANUAL

Circuit diagrams external to Motorola products are included as a means of illustrating typical Microprocessor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information in this manual has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of Motorola Inc. or others.
Motorola reserves the right to change specifications without notice.

EXORciser, JBUG and MINIbug are trademarks of Motorola Inc.

Second Edition
© MOTOROLA INC., 1977
First Edition ${ }^{\ominus} 1976$
"All Rights Reserved'

Printed in U.S.A.

## TABLE OF CONTENTS

CHAPTER 1: Introduction
1-1 General Description and Capability ..... 1-1
1-2 Preparation for Use ..... 1-4
1-2.1 Construction Hints ..... 1-5
1-3 Start-up Procedure ..... 1-6
1-4 Operating Procedures ..... 1-6
1-4.1 Memory Examine and Change ..... 1-7
1-4.2 Escape (Abort) ..... 1-7
1-4.3 Register Display ..... 1-7
1-4.4 Go to User Program ..... 1-9
1-4.5 Punch from Memory to Tape ..... 1-9
1-4.6 Load from Tape to Memory ..... 1-9
1-4.7 Breakpoint Insertion and Removal ..... 1-10
1-4.8 Trace One Instruction ..... 1-10
1-4.9 Calculate Offset to Branch Destination ..... 1-11
1-5 Operating Example ..... 1-11
CHAPTER 2: Hardware Description
2-1 General Description ..... 2-1
2-2 Memory Organization ..... 2-1
2-3 Input/Output Devices ..... 2-3
2-4 System Clock ..... 2-3
2-5 Keyboard/Display ..... 2-3
2-6 Trace (Execute Single Instruction) ..... 2-4
2-7 Audio Cassette Interface ..... 2-4
2-8 Kit Expansion ..... 2-10
CHAPTER 3: Software Description (JBUG Monitor)
3-1 General Description ..... 3-1
3-2 Restart/Initialization Routine ..... 3-3
3-3 Display Routine ..... 3-3
3-4 Keyboard Scan and Decode Routine ..... 3-4
3-5 Memory Examine/Change Routine ..... 3-7
3-6 Register Display Routine ..... 3-8
3-7 Punch and Load Routines ..... 3-9
3-8 Interrupt Handling Routine ..... 3-11
Appendix 1: Assembly Listing of JBUG Monitor ..... A1-1
Appendix 2: Assembly Drawings and Parts Lists ..... A2
Appendix 3: Schematic Diagrams ..... A3-1
Appendix 4: Power Supply Information ..... A4-1

## CHAPTER 1 <br> INTRODUCTION

## 1-1 GENERAL DESCRIPTION AND CAPABILITY

This manual provides a general description and operating instructions for the Motorola MEK6800D2 Evaluation Kit II. The Kit, when assembled, is a fully functional microcomputer system based on the MC6800 Microprocessing Unit (MPU) and its family of associated memory and I/O devices. The family is described in the M6800 Microcomputer System Design Data book (included with the Kit) and in the M6800 Microprocessor Applications Manual. Detailed programming information is included in the M6800 Programming Reference Manual.

The MEK6800D2 is designed to provide a completely self-contained method for evaluating the characteristics of the M6800 family. The standard Kit includes the following devices:

```
Qty.
Device
    MC6800 MPU
    MCM6830 ROM with JBUG Monitor (SCM44520P)
MCM6810 RAM (128 x 8)
MC6820 Peripheral Interface Adapter (PIA)
MC6850 Asynchronous Communications Interface Adapter (ACIA)
MC6871B Clock Generator
```

As assembled Kit is shown in Figure 1-1-1 (all components shown are included with the standard Kit.)

The Microcomputer Module printed circuit board is preengineered to accept the following additional components for expanding its capability:

| Qty. | Device |
| :---: | :--- |
| 2 | MCM6810 RAM $(128 \times 8)$ |
| 2 | MCM68708 EPROM (Equivalent to 2708) |
| 3 | MC8T97 Buffer |
| 2 | MC8T26 Bidirectional Buffer |

The expansion capability provides for a variety of user operating modes.
The integral Keyboard/Display Module can be used in conjunction with the JBUG monitor program for entering and debugging user programs. Programs can also be loaded and dumped via the Audio Cassette Interface. The Keyboard, Display and Audio Cassette circuitry are on a separate printed circuit board so that the ACIA and a second PIA are available if the user has access to an RS-232 or TTY terminal. Wire-wrap space for up to twenty 16 -pin DIP packages is available for user designed circuitry on the Microcomputer Module. A user generated terminal control program designed to interface with either the PIA or the ACIA can be entered via the integral keyboard. Alternatively, the Kit will accept (in place of JBUG) the Motorola MINIbug II monitor program. MINIbug II has monitor and diagnostic capabilities similar to JBUG but is intended for use with RS-232 and TTY type terminals. (See Appendix E of the Programming Reference Manual included in the Kit.)



The Kit also permits several different memory configurations. The two MCM6810 $128 \times 8$ RAMs provided with the standard Kit will accommodate programs of up to 256 bytes in length (the third MCM6810 is reserved for use by the monitor program). Addition of the two additional optional RAMs expands the capability to 512 bytes. Strapping options for the additional ROM sockets permits any of the following combinations:

1024 bytes in $512 \times 8$ bit PROMs (MCM7641)
2048 bytes in $1024 \times 8$ bit EPROMs (MCM68708)
2048 bytes in $1024 \times 8$ bit Mask-Programmed ROMs (MCM68308 - same pin-out as MCM68708)
4096 bytes in $2048 \times 8$ bit Mask-Programmed ROMs (MCM68316 - same pin-out as MCM68708 except EPROM programming pin is used as additional addressing pin.)

The general memory organization of the Kit is shown in Figure 1-1-2.
Adding the optional buffers in the spaces provided upgrades the Kit to EXORciser-compatible status; hence, all the EXORciser I/O and Memory modules (see included data sheets) can also be used with the Kit. For example, addition of MINIbug II, an 8K Memory board, and the EXORciser's Resident Editor/ Assembler to the Microcomputer Module creates a complete development/prototyping tool.


FIGURE 1-1-2. Memory Map for MEK6800D2

The Kit can be assembled by referring to the assembly diagrams of Figures A2-a and A2-b (Appendix 2) for component placement. Recommended procedures for the handling of MOS and CMOS integrated circuits are reviewed in Table 1-2-1 and should be followed during assembly. The Kit is completely self-contained and required only the addition of a 5 -volt dc power supply. Additional $\pm 12$-volt dc supplies are required only if electrically programmable read only memories (EPROMs) are used or if RS-232 capability is to be added to the Kit. The switches, connectors and display indicators are identified in Figure 1-1-3.

Caution must be exercised to avoid any electrostatic or high-voltage charge from coming in contact with the MOS gate elements. The gate oxide is approximately 1000 to 1200 A thick and can be ruptured by static potentials as small as 80 volts. Most MOS circuits employ various input protective schemes. However, an electrostatic charge may still cause damage to the gate oxide during the finite time required for the protective device to turn on.

The following handling precautions are recommended for MOS circuits:

1. All MOS devices should be stored or transported in conductive material so that all exposed leads are shorted together. MOS devices must not be inserted into conventional plastic foam or plastic trays of the type used for the storage and transportation of other semiconductor devices.
2. All MOS devices should be placed on a grounded bench surface and the operators should ground themselves prior to handling devices. This is done most effectively by having the operator wear a grounded conductive wrist strap.
3. Silk or Nylon clothing should not be worn while handling MOS circuits.
4. Do not insert or remove MOS devices from test sockets with power applied.
5. Check all power supplies to be used for testing MOS devices to be certain no voltage transients are present.
6. When lead straightening or hand soldering is necessary, provide ground straps for the apparatus used.
7. Do not exceed the maximum electrical voltage ratings specified by the manufacturer.
8. Double check test equipment setup for proper polarity of voltage before conducting parametric or functional testing.
9. Cold chambers using $\mathrm{CO}_{2}$ for cooling should be equipped with baffles, and devices must be contained on or in conductive material.
10. All unused device inputs should be connected to Vdd or Vss.
11. All power should be turned off in a system before printed circuit boards containing MOS devices are inserted or removed.
12. All printed circuit boards containing MOS devices should be provided with shorting straps across the edge connector when being carried or transported.


FIGURE 1-1-3a. Microcomputer Module
FIGURE 1-1-3b. Keyboard/Display Module

## 1-2.1 CONSTRUCTION HINTS

The 24-pin socket supplied for the clock must be modified to fit the PC Board. This can be done by removing the protective strips on the bottom of the socket and pulling out unwanted pins from the bottom. The pins that must be removed are $2,4,6,8,9,10,11,14,15,16,17,19,21$, and 23.

The Keyboard has 6 pre-drilled holes for use with standoffs or machine screws to support the board while in use. It is recommended that the board be supported above the bench a minimum of $1 / 4$ inch to prevent accidentally shorting conductors on the bottom of the board.

When inserting CMOS devices, it is recommended that a low wattage soldering iron with a grounded tip be used. This will prevent damaging the part. Another alternative would be using sockets for the parts.

The cable assembly consists of five items.

1. Edge connector
2. Edge connector cover
3. 50 pin PC Board connector
4. PC Board connector cover
5. Approximately 3 feet of 50 conductor flat cable
(part no. 3415-0001)
(part no. 3415)
(part no. 3426-0000T)
(part no. 3426)
(part no. 3365)

The cable may be assembled as follows:
Step 1: Solder the 50-pin PC board connector (3426-0000T) in place on the Keyboard/Display Module.

Step 2: Remove protective liner from the PC Board Connector Cover (3426) by first pressing along length of liner (this will insure good adhesive coverage) and then applying lateral thumb pressure on liner to displace it enough to be peeled off.

Step 3: Press deeply ribbed side of cable (3365) into alignment grooves of cover, positioning it as required in step 4. Check visually to insure that the cable is aligned in cover grooves and is even with the edge of the connector.

Step 4: Place cap and cable over PC Board connector with the cable running away from the Keyboard/Display Module with the red stripe corresponding to pin 1 of the connector. Then press the assembly together using a bench vise.

Step 5: Repeat steps 2 and 3 with edge connector and cap on the other end of the cable, keeping the red conductor aligned with pin 1 of the edge connector. Press this assembly together using the vise.

Step 6: The female edge connector will now mate with the male edge connector (J2) on the Microcomputer Module. The female conductor labled " 1 "' should align with the male conductor labled " $A$ ". (The cable "approaches" the back of the Microcomputer Module.)

## 1-3 START-UP PROCEDURE

Connect the cable attached to the Keyboard/Display Module to connector J2 on the Microcomputer Module. Apply 5 -volt dc power. Pushing the reset switch on the Microcomputer Module should now cause the JBUG prompt symbol, "dash", to be displayed in the left-most display indicator on the Keyboard/Display Module. The remaining five displays will be blanked. The JBUG control and monitor program is now in operation and any of the functions described in the next section may be invoked by means of the data and command keys on the Keyboard/Display Module.

## 1-4 OPERATING PROCEDURES

The Keyboard/Display Module, in conjunction with JBUG, provides a means of examining operation of the Microcomputer Module and entering and trouble-shooting programs. The Keypad has sixteen keys labeled 0-F for entry of hexadecimal data and eight keys for commanding the following functions:

M - Examine and Change Memory
E - Escape (Abort) from Operation in Progress
R - Examine Contents of MPU Registers P, X, A, B, CC, S
G - Go to Specified Program and Begin Execution of Designated Program
P - Punch Data from Memory to Magnetic Tape
L - Load Memory from Magnetic Tape
N - Trace One Instruction
V - Set (and Remove) Breakpoints
Operating procedures for each of these functions are described in the following paragraphs. The display should be showing the prompt "dash" before any command is invoked.

## 1-4.1 MEMORY EXAMINE AND CHANGE (M)

This function permits examination and, if necessary, change of memory locations. A map of the MC6800 instructions is included as Table 1-4.1-1 and is useful in translating memory data to instruction mnemonics.

Open the memory location to be examined by entering the address (as 4-digits of hex via the hex keypad) followed by closure of the M key (hhhhM). The display will now show the address that was entered in its group of four displays on the left and the contents in the two on the right. The user at this point has three options: (1) Leave this location unchanged and move to the next location by closing the $G$ key. The new address and its data would then be displayed. (2) Change the data by simply entering the new data via the hex keypad (hh). In this case the display would then be showing the new data that was entered. In the event that an attempt is made to change Read Only Memory (ROM), the display will continue to show the original data. (3) Close the Memory Examine function by means of the E key. Closure of the E key will return operation to the monitor and the prompt will again be displayed.

## 1-4.2 ESCAPE (ABORT)

This function provides an orderly exit from the other functions and/or user programs. Examples of its use are included in the accompanying descriptions of the other functions.

## 1-4.3 REGISTER DISPLAY (R)

This function permits examination of the MPU's registers and may be invoked at any time the JBUG prompt is being displayed by closing the R key. Following closure of R , the display will show a 4 -digit hex value, the present contents of the Program Counter. The remaining registers may now be examined by sequencing with the G key and will appear in the following order: Index Register, Accumulator A, Accumulator B, Condition Code Register, Stack Pointer. ${ }^{1}$

This display is circular, i.e., a G key closure following display of the Stack Pointer will cause the Program Counter to be displayed again. The E key may be used to escape back to the monitor at any point in the display sequence. If required the contents of any register can be changed by using the Memory Change function. The monitor executed an interrupt sequence when R was invoked. In servicing an interrupt, the MC6800 saves its registers on a stack in memory (it is these memory locations that the R function "examines'). On exit from the R interrupt service routine, the MPU retrieves these values and reloads its registers; hence if the data on the stack is changed with the M function, the new data will go into the MPU. The following locations are used to stack the registers:

```
\$A008 \({ }^{2}\) - High order byte of Stack Pointer
\$A009 - Low order byte of Stack Pointer
S + 1 - Condition Code Register
\(\mathrm{S}+2\) - Accumulator B
S + 3 - Accumulator A
S + 4-High order byte of Index Register
```

[^0]|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | * | NOP <br> (INH) | * | * | * | * | TAP <br> (INH) | TPA (INH) | $\begin{aligned} & \text { INX } \\ & \text { (INH) } \end{aligned}$ | $\begin{aligned} & \text { DEX } \\ & \text { (INH) } \end{aligned}$ | $\begin{aligned} & \text { CLV } \\ & \text { (INH) } \end{aligned}$ | $\begin{aligned} & \text { SEV } \\ & \text { (INH) } \end{aligned}$ | $\begin{aligned} & \text { CLC } \\ & \text { (INH) } \end{aligned}$ | $\begin{aligned} & \text { SEC } \\ & \text { (INH) } \end{aligned}$ | $\begin{aligned} & \text { CLI } \\ & \text { (INH) } \end{aligned}$ | $\begin{aligned} & \text { SEI } \\ & \text { (INH) } \end{aligned}$ |
| 1 | SBA | CBA | * | * | * | * | TAB <br> (INH) | $\begin{aligned} & \text { TBA } \\ & \text { (INH) } \end{aligned}$ | * | DAA (INH) | * | ABA <br> (INH) | * | * | * | * |
| 2 | BRA <br> (REL) | * | BHI <br> (REL) | BLS <br> (REL) | $\begin{aligned} & \text { BCC } \\ & \text { (REL) } \end{aligned}$ | BCS <br> (REL) | BNE (REL) | $\begin{array}{\|l} \hline \text { BEQ } \\ \text { (REL) } \end{array}$ | $\begin{array}{\|l\|} \hline \text { BVC } \\ \text { (REL) } \end{array}$ | BVS <br> (REL) | BPL <br> (REL) | BMI <br> (REL) | BGE <br> (REL) | $\begin{aligned} & \hline \text { BLT } \\ & \text { (REL) } \end{aligned}$ | BGT <br> (REL) | $\begin{aligned} & \text { BLE } \\ & \text { (REL) } \end{aligned}$ |
| 3 | TSX <br> (INH) | INS <br> (INH) | PUL <br> (A) | PUL <br> (B) | $\begin{aligned} & \text { DES } \\ & \text { (INH) } \end{aligned}$ | TXS <br> (INH) | PSH <br> (A) | PSH <br> (B) | * | RTS <br> (INH) | * | RTI <br> (INH) | * | * | WAI <br> (INH) | SWI <br> (INH) |
| 4 | NEG <br> (A) | * | * | COM <br> (A) | LSR <br> (A) | * | ROR <br> (A) | $\begin{array}{\|l} \text { ASR } \\ (A) \\ \hline \end{array}$ | $\begin{array}{\|l} \text { ASL } \\ (\mathrm{A}) \\ \hline \end{array}$ | ROL <br> (A) | $\begin{aligned} & \text { DEC } \\ & \text { (A) } \\ & \hline \end{aligned}$ | * | INC <br> (A) | $\begin{array}{\|l} \text { TST } \\ \text { (A) } \end{array}$ | * | CLR <br> (A) |
| 5 | NEG <br> (B) | * | * | COM <br> (B) | LSR <br> (B) | * | ROR <br> (B) | ASR (B) | ASL <br> (B) | ROL (B) | DEC (B) | * | INC (B) | $\begin{aligned} & \text { TST } \\ & \text { (B) } \end{aligned}$ | * | CLR (B) |
| 6 | NEG <br> (IND) | * | * | $\begin{aligned} & \text { COM } \\ & \text { (IND) } \end{aligned}$ | LSR (IND) | * | ROR <br> (IND) | ASR <br> (IND) | ASL (IND) | ROL (IND) | $\begin{aligned} & \text { DEC } \\ & \text { (IND) } \end{aligned}$ | * | INC (IND) | $\begin{array}{\|l} \text { TST } \\ \text { (IND) } \end{array}$ | $\begin{aligned} & \text { JMP } \\ & \text { (IND) } \end{aligned}$ | $\begin{aligned} & \text { CLR } \\ & \text { (IND) } \end{aligned}$ |
| 7 | $\begin{aligned} & \text { NEG } \\ & \text { (EXT) } \end{aligned}$ | * | * | $\begin{aligned} & \text { COM } \\ & \text { (EXT) } \end{aligned}$ | $\begin{aligned} & \text { LSR } \\ & \text { (EXT) } \end{aligned}$ | * | $\begin{array}{\|l} \text { ROR } \\ \text { (EXT) } \\ \hline \end{array}$ | $\begin{aligned} & \text { ASR } \\ & \text { (EXT) } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { ASL } \\ \text { (EXT) } \\ \hline \end{array}$ | $\begin{array}{\|l} \text { ROL } \\ \text { (EXT) } \\ \hline \end{array}$ | $\begin{array}{\|l} \text { DEC } \\ \text { (EXT) } \end{array}$ | * | $\begin{array}{\|l\|} \hline \text { INC } \\ \text { (EXT) } \end{array}$ | $\begin{array}{\|l\|} \hline \text { TST } \\ \text { (EXT) } \end{array}$ | $\begin{aligned} & \hline \text { JMP } \\ & \text { (EXT) } \end{aligned}$ | $\begin{aligned} & \text { CLR } \\ & \text { (EXT) } \end{aligned}$ |
| 8 | SUB <br> (IMM) ${ }^{(A)}$ | $\begin{aligned} & \hline \text { CMP } \\ & \text { (IMM }^{(A)} \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { SBC } \\ \text { (IMM }^{2} \end{array}$ | * | AND <br> (A) <br> (IMM) | BIT <br> (IMM) ${ }^{(A)}$ | $\begin{aligned} & \text { LDA } \\ & \text { (IMM) } \end{aligned}$ | * | $\begin{aligned} & \text { EOR } \\ & \text { (IMM) } \end{aligned}$ | $\begin{aligned} & \text { ADC } \\ & (\text { IMM }) \end{aligned}$ | ORA <br> (A) <br> (IMM) | $\begin{aligned} & \text { ADD } \\ & (\mathrm{IMM})^{(A)} \end{aligned}$ | $\begin{aligned} & \text { CPX } \\ & \text { (IMM) } \end{aligned}$ | BSR <br> (REL) | LDS <br> (IMM) | * |
| 9 | $\begin{aligned} & \hline \text { SUB } \\ & { }_{\text {(DIR) }}(\mathrm{A}) \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { CMP } \\ \text { (DIR) } \end{array}$ | $\begin{array}{\|l} \hline \text { SBC } \\ { }_{(D I R)} \end{array} \text { (A) }$ | * | $\begin{aligned} & \hline \text { AND } \\ & \text { (DIR) }^{(A)} \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & \text { (DIR) } \end{aligned}$ | $\begin{aligned} & \hline \text { LDA } \\ & \text { (DIR) } \end{aligned}$ | $\begin{aligned} & \text { STA } \\ & \text { (DIR) } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { EOR } \\ (\mathrm{DIR}) \end{array}(\mathrm{A})$ | $\begin{aligned} & \text { ADC } \\ & (\mathrm{DIR}) \end{aligned}$ | $\begin{aligned} & \text { ORA } \\ & \text { (DIR) }^{2} \end{aligned}$ | $\begin{array}{\|l} \mathrm{ADD}^{(\mathrm{DIR})} \end{array}(\mathrm{A})$ | $\begin{aligned} & \begin{array}{l} \text { CPX } \\ \text { (DIR) } \end{array} \text { (A) } \end{aligned}$ | * | LDS <br> (DIR) | STS <br> (DIR) |
| A | $\begin{aligned} & \hline \text { SUB } \\ & \text { (IND) }^{(A)} \end{aligned}$ | $\begin{array}{\|l} \hline \text { CMP } \\ \text { (IND) } \end{array}$ | $\begin{aligned} & \text { SBC } \\ & { }^{(I N D)} \end{aligned}$ | * | $\begin{aligned} & \text { AND } \\ & \text { (IND) } \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & \text { (IND) } \end{aligned}$ | $\begin{array}{\|l} \hline \text { LDA } \\ \text { (IND) } \end{array} \text { (A) }$ | $\begin{array}{\|l} \hline \text { STA } \\ \text { (IND) } \end{array} \text { (A) }$ | $\begin{array}{\|l\|} \hline \text { EOR } \\ \text { (IND) } \end{array}$ | ADC ${ }^{(\text {IND })}{ }^{(A)}$ | $\begin{array}{\|l\|} \hline \text { ORA } \\ \text { (IND) } \end{array} \text { (A) }$ | $\begin{array}{\|l\|} \hline \text { ADD } \\ \text { (IND) } \end{array}$ | $\begin{aligned} & \text { CPX } \\ & { }_{(\text {IND })} \end{aligned}$ | $\begin{array}{\|l} \hline \text { JSR } \\ \text { (IND) } \\ \hline \end{array}$ | $\begin{aligned} & \text { LDS } \\ & \text { (IND) } \end{aligned}$ | STS <br> (IND) |
| B | $\begin{aligned} & \text { SUB } \\ & \text { (EXT) } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { CMP } \\ \text { (EXT) } \end{array}$ | $\begin{array}{\|l\|} \hline \text { SBC } \\ \text { (EXT) } \end{array}$ | * | $\begin{aligned} & \text { AND } \\ & (\mathrm{EXT}) \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & \text { (EXT) } \end{aligned}$ | $\begin{aligned} & \text { LDA } \\ & (\mathrm{EXT}) \end{aligned}$ | $\begin{array}{\|l} \hline \text { STA } \\ \text { (EXT) } \end{array} \text { (A) }$ | $\begin{aligned} & \text { EOR } \\ & (\mathrm{EXT}) \end{aligned} \text { (A) }$ | $\begin{aligned} & \text { ADC } \\ & (\mathrm{EXT}) \end{aligned}$ | $\begin{aligned} & \text { ORA } \\ & (\mathrm{EXT}) \end{aligned}(\mathrm{A})$ | $\begin{aligned} & \text { ADD } \\ & (\mathrm{EXT}) \end{aligned} \text { (A) }$ | $\begin{aligned} & \text { CPX } \\ & (\mathrm{EXT}) \end{aligned}$ | $\begin{array}{\|l} \hline \text { JSR } \\ \text { (EXT) } \end{array}$ | LDS <br> (EXT) | STS <br> (EXT) |
| C | $\begin{aligned} & \hline \text { SUB } \\ & \text { (IMM }^{(B)} \end{aligned}$ | $\begin{aligned} & \text { CMP } \\ & \text { (IMM }^{(B)} \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { SBC } \\ \text { (IMM }^{(B)} \\ \hline \end{array}$ | * | AND $\text { (IMM) }^{(\mathrm{B})}$ | $\begin{aligned} & \text { BIT } \\ & \text { (IMM) }^{(B)} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { LDA (B) } \\ & \text { (IMM) }^{(B)} \\ & \hline \end{aligned}$ | * | $\begin{aligned} & \text { EOR } \\ & \text { (IMM) } \end{aligned}$ | ADC $\text { (IMM) }^{\text {(B) }}$ | $\begin{array}{\|l} \hline \text { ORA } \\ \text { (IMM) } \end{array}$ | ADD $\text { (IMM) }^{(B)}$ | * | * | LDX <br> (IMM) | * |
| D | $\begin{aligned} & \text { SUB } \\ & { }_{(D I R)}(B) \end{aligned}$ | $\begin{aligned} & \hline \text { CMP } \\ & \text { (DIR) } \end{aligned}$ | $\begin{array}{\|l} \hline \text { SBC } \\ \text { (DIR) }^{2} \\ \hline \end{array}$ | * | $\begin{aligned} & \text { AND } \\ & \left.{ }_{(\mathrm{DIR})}{ }^{(B)}\right) \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & \text { (DIR) } \end{aligned}$ | $\begin{aligned} & \text { LDA } \\ & { }_{(1)} \text { (BIR) } \\ & \hline \end{aligned}$ | $\begin{array}{\|l} \hline \text { STA } \\ \text { (DIR) } \end{array} \text { (B) }$ | $\begin{array}{\|l} \hline \text { EOR } \\ \text { (DIR) } \end{array}$ | $\begin{aligned} & \text { ADC } \\ & \text { (DIR) } \end{aligned}$ | $\begin{aligned} & \text { ORA } \\ & \text { (DIR) } \end{aligned}$ | $\begin{array}{\|l} \mathrm{ADD}^{(\mathrm{DIR})} \end{array}$ | * | * | $\begin{aligned} & \text { LDX } \\ & \text { (DIR) }^{(B)} \end{aligned}$ | $\begin{aligned} & \text { STX } \\ & \text { (DIR) } \end{aligned}$ |
| E | $\begin{aligned} & \hline \text { SUB } \\ & { }^{(\text {IND })} \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { CMP } \\ \text { (IND) } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { SBC } \\ { }^{(I N D)} \text { (B) } \\ \hline \end{array}$ | * | $\begin{aligned} & \text { AND } \\ & \text { (IND) } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & \text { (IND) }{ }^{(B)} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { LDA } \\ & \text { (IND) } \end{aligned}$ | $\begin{aligned} & \text { STA } \\ & \text { (IND) } \end{aligned}$ | $\begin{array}{\|l\|l\|} \hline \text { EOR } \\ \text { (IND) } \\ \hline \end{array}$ | $\begin{aligned} & \hline \text { ADC } \\ & \text { (IND) }^{(B)} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { ORA } \\ & \text { (IND) }^{(B)} \\ & \hline \end{aligned}$ | $\begin{array}{\|l} \text { ADD } \\ \text { (IND) } \end{array}$ | * | * | LDX <br> (IND) | STX <br> (IND) |
| F | $\begin{aligned} & \hline \text { SUB } \\ & { }_{(\mathrm{EXT})}{ }^{\text {(B) }} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { CMP } \\ & \text { (EXT }^{(B)} \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { SBC } \\ { }_{\text {(EXT) }} \\ \hline \end{array}$ | * | $\begin{aligned} & \hline \text { AND } \\ & \text { (EXT) }^{(B)} \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \text { BIT } \\ & \text { (EXT) }^{\text {(B) }} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { LDA } \\ & \text { (EXT) } \end{aligned}$ | $\begin{aligned} & \text { STA } \\ & \text { (EXT) } \end{aligned} \text { (B) }$ | $\begin{aligned} & \text { EOR } \\ & (\mathrm{EXT}) \end{aligned} \text { (B) }$ | ADC $\text { (EXT) }^{\text {(B) }}$ | ORA | $\begin{aligned} & \text { ADD } \\ & (\mathrm{EXT}) \end{aligned} \text { (B) }$ | * | * | $\begin{aligned} & \text { LDX } \\ & \text { (EXT) } \end{aligned}$ | $\begin{aligned} & \text { STX } \\ & \text { (EXT) } \end{aligned}$ |

[^1]IND $=$ Index Addressing Mode
REL = Relative Addressing Mode
$=$ Accumulator A
$=$ Accumulator B
*Unimplemented Op Code

## TABLE 1-4.1-1. M6800 Instruction Map

$S+5$ - Low order byte of Index Register
$S+6-$ High order byte of Program Counter
$S+7$ - Low order byte of Program Counter
where ' $S$ '" is the current Stack Pointer as saved in \$A008 and \$A009. Note that it is necessary to exit the R display function and enter the $\mathbf{M}$ in order to change register values.

## 1-4.4 GO TO USER PROGRAM (G)

If the Prompt is being displayed, and assuming that a meaningful program has been previously entered, the MPU can be directed to go execute the program simply by entering the starting address of the program (via the hex keypad) followed by closure of the G key (hhhhG). The resulting blanking of the displays is an indication that the MPU has left the monitor program and is executing the user's program. The MPU will continue executing the user program until either an Escape (E key) is invoked or the program 'blows'. Control, indicated by the prompt "dash", can normally be obtained with the E key. It is possible that an incorrect program could have caused the monitor's variable data to be modified. In this case, it is necessary to regain control using the reset switch on the Microcomputer Module.

## 1-4.5 PUNCH FROM MEMORY TO TAPE

The Punch function allows the user to save selected blocks of memory on ordinary audio tape cassettes. Before invoking Punch, the Memory Change function should be used to establish which portion of memory is to be recorded. Using Memory Change, enter the desired starting address into locations \$A002 and \$A003 (high order byte into \$A002, low order byte into \$A003). Similarly, enter the high and low order bytes of the desired ending address into \$A004 and \$A005, respectively. Escape from Memory Change via the E key, thus obtaining the monitor prompt dash. With the audio recorder's microphone input connected to the corresponding point on the Keyboard/Display Module and the prompt present, the Punch function is performed as follows. Position the tape as desired (fully rewound is recommended) and put the recorder in its record mode. Close the P key. The prompt will disappear during the Punch process and then re-appear to indicate that the Punch operation is completed. Typically, the prompt is 'off'' for over 30 seconds since the recording format specifies that a thirty second header of all ones be recorded ahead of the data. See sections 2-7 and 3-7 for additional details on the recording format.

## 1-4.6 LOAD FROM TAPE TO MEMORY

The Load function can be used to retrieve from audio magnetic tape data that was recorded using the Punch function described in the preceding section. With the audio recorder's earphone output connected to the corresponding input on the Keyboard/Display Module (and with the monitor prompt present on the display), the Load function is performed as follows. To load the desired record, position the tape at the approximate point from which the Punch was started and then put the recorder into its playback mode. Close the L key. The prompt will disappear, then re-appear when the Load function is completed. After the prompt re-appears, the Memory Examine function can be used to examine locations \$A002 and \$A003. They will contain the beginning address of the block of data that was just moved into memory. The end address is not recovered by the function, hence the data in locations \$A004 and \$A005 is not significant during the Load function.

## 1-4.7 BREAKPOINT INSERTION AND REMOVAL (V)

Because of the difficulty in analyzing operation while a program is executing, it is useful during debug to be able to set breakpoints at selected places in the program. This enables the user to run part of the program, then examine the results before proceeding. The breakpoints are set by entering the hex address of the desired breakpoint followed by a $V$ key closure (hhhhV). This may be repeated up to five times. The breakpoint entry function can be exited after any entry by using the E key. The monitor program will retain all the breakpoints until they are cleared.

If at any time an hhhhV entry is made and the hhhh (hex data) does not appear on the display, there were already five breakpoints stored and the last one was ignored. At any time the prompt is displayed, entry of a V command not preceeded by hex data will cause the current breakpoints to be removed. If a breakpoint is entered and the program is subsequently executed to that point, the display will show the current value of the Program Counter in the four indicators on the left. (This will be the same as the breakpoint address that was inserted.) The right hand two displays will contain the data stored at that location - that is, the operating code. At this point the G key can be used to sequence through the other MPU registers exactly as in the register display function. If it is desirable to proceed on from the breakpoint simply use E (to get the prompt) and then the G key. At this point, the MPU will reload its registers from the stack and continue with the user's program until another breakpoint is encountered or the E key is used again.

## 1-4.8 TRACE ONE INSTRUCTION (N)

The Trace function permits stepping through a program one instruction at a time. The Trace function can be invoked any time the user program is at a breakpoint or has been aborted with the E key. However, tracing cannot begin from start-up because the trace routine does not know where the starting address is. Therefore, an hhhhV command must be given at least once before Trace can be used.

Enter the Trace function by first setting a breakpoint at the location from which it is desired to trace and then invoking hhhhG to begin program execution. The breakpoint can be set at the very beginning of the program if desired. ${ }^{3}$ Following the hhhhG command, the program will run to the breakpoint and stop, displaying the Program Counter as before. If the N key is now closed, the MPU executes the next program instruction and again halts. The display will then show the address of the next instruction (Program Counter) and the operating code located there. The G key can be used to sequence the other registers on to the display as for a breakpoint if desired. The N key can now be used to trace as many instructions as desired. ${ }^{4}$

The Trace function cannot be used directly to trace through user IRQ interrupts. The NMI is higher priority and will cause the IRQ to be ignored. Repeated attempts to execute the Trace command when user IRQ interrupts are active will result in JBUG continuously returning with the same address. See sections 2-6 and 3-8 of this manual and the M6800 Microprocessor Applications Manual for additional information.

[^2]Interrupt service routines may be traced by setting a breakpoint at the beginning of the service routine. The Go function may then be used to start program execution, allowing a normal entry into the $\overline{\mathrm{RQ}}$ service routine. Once in the service routine, Trace can be used as usual. The E key may be used to exit from Trace at any time.

## 1-4.9 CALCULATION OF THE OFFSET TO A BRANCH DESTINATION

The instruction format for conditional branch instructions calls for the offset to the destination to be entered immediately following the branch instruction op-code as a signed two's complement number. Mental calculation of the offset is awkward due to the required two's complement format. A short program for making this calculation is included in JBUG (lines 62-70 of the assembly listing included as Appendix 1 of this manual). Use the following procedure with this program:

1. Obtain the prompt "dash" by escaping from the current operation.
2. Find the current value of the stack pointer by entering the Register Display.
3. Exit from Register Display and open memory location $S+2$, where $S$ is the current value of the stack pointer as obtained in Step 2. $\mathrm{S}+2$ is the location of the current stacked value of Accumulator B. Enter the high order byte of the destination address in this location. Next, enter the low order byte of the destination into Accumulator A in location $\mathrm{S}+3$.
4. Put the high and low order bytes of the branch instruction's op-code address into $S+4$ and $S+5$, respectively. This loads the stacked Index Register with the op-code address.
5. Use the "E" key to exit from the Memory Examine/Change function and then enter $\$ E 000 G$ to begin executing the program starting at location $\$$ E000 in JBUG.
6. The program runs to location $\$ \mathrm{E} 013$ and hits the SWI breakpoint located there. Examine the contents of Accumulators A and B by invoking Register Display and sequencing through the Registers with the G key. The offset, in the correct form for entry in the program, is now in Acc.A. If Acc.B contains $\$ \mathrm{FF}$, the offset is valid (within the allowed range) and is in the negative direction. If Acc. B contains $\$ 00$, the offset is valid and in the positive direction. Any other value indicates that the destination is beyond the allowed range.

## 1-5 OPERATING EXAMPLE

The following example program is suitable for gaining familiarity with the JBUG monitor features. The program adds the five values in locations $\$ 10$ through $\$ 14$ using Acc. A and stores the final result in location $\$ 15$. The intermediate total is kept in Acc. A; Acc. B is used as a counter to count down the loop. The Index Register contains a 'pointer" (i.e., X contains the address) of the next location to be added. The program, as follows, contains an error which will be used later to illustrate some of JBUG's features.

In the following listing, the leftmost column contains the memory address where a byte ( 8 bits) of the program will be stored. The next column contains the machine language op-code and data for a particular
microprocessor instruction. The next four columns contain the mnemonic representation of the program in assembler format.

|  |  |  |  | * <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br> 0020 |
| :--- | :--- | :--- | :--- | :--- |
|  | 8 E | STRT | LDS 5 numbers at locations $10-14$ |  |
| 0021 | 00 |  |  |  |
| 0022 | FF |  |  |  |
| 0023 | 4 F |  | CLRA |  |
| 0024 | C6 Put answer in location 15 |  |  |  |

A detailed procedure for entering and debugging this program is shown in the following steps.

1. Start Up and Enter the Program in RAM
A. Turn power on. Push reset button on the main card. JBUG will respond with a "-'".
B. Type 0020 followed by the M key. This displays the current contents of location 0020.
C. Type 8E. This replaces the contents of 0020 with 8 E which is the op-code for the first instruction, LDS.
D. Type G. This steps to the next location (0021) and displays the contents.
E. Type 00 .
F. Type G.
G. Type next byte of op-code or operand ( FF in this case).
H. Repeat steps F and G for remaining instructions.
I. Type E. Abort input function.
2. Verify That the Program Was Entered Correctly
A. Type 0020 M . Location 20 will be displayed.
B. Type G. Next location will be displayed.
C. Repeat step B until done, visually verifying data entered in Step 1.
D. Type E.
3. Enter Data in Locations $10-14$
A. Same as 1 except type 0010 M to start the sequence. Any data may be entered; however, for purposes of this example $01,02,03,04,05$ should be entered.
B. Type E.
4. Verify Data
A. Repeat step 2 except type 0010 M to begin the sequence. Verify that the memory contains the values $01,02,03,04,05$ in sequencial order.
5. Run the Program
A. Type E to insure no other option is active.
B. Type 0020G. The program will run down to the 'SWI' instruction at location 31 which will cause it to go to JBUG and show 00313 F on the display.
6. Check the Answer
A. Type E.
B. Type 0015M. (The answer is stored in location 15). Note that it says 0A (decimal 10). The correct answer is 0 F or decimal 15 ; therefore, there is a problem in the program as originally defined. The next steps should help isolate the problem and correct it.
7. Breakpoint and Register Display
A. It might be helpful to see what the program was doing each time it went through the loop. Therefore, set a breakpoint at the beginning of the loop, location 0029. To do this type E, then tye 0029 V .
B. A breakpoint could also be set at location 002 F to see the results. Type E. Type 002FV.
C. JBUG must be told where to begin, so type E and then 0020G. JBUG will run to the breakpoint and then display 0029 AB . At this point the program is suspended just before location 29 and is in JBUG. On detecting this breakpoint, JBUG automatically displays the PC and is in the register display mode.
D. Type $G$ (Go to next register). The display should read 0010. This is the value of the $X$ Register.
E. Type G. Display $=00$ (A Register).
F. Type G. Display $=04$ (B Register).
G. Type G. Display = D0 (Condition Code Register).
H. Type G. Display $=00 \mathrm{~F} 8$ (Stack pointer). Even though the program set the stack pointer to FF the action of the breakpoint used a software interrupt to store the registers on the stack, thus decrementing it by 7 locations. When JBUG returns to the user's program the stack will return to FF.
I. Type G. Display $=0029(\mathrm{PC})$. The register display is circular and steps D through H could be repeated.
J. Type E. Abort the register display portion of the breakpoint. Type G to return to the example program and resume executing. Since the breakpoint at location 0029 is in a loop it will again be the next breakpoint and the display will contain 0029 AB . At this point the registers may be displayed again as per steps $D$ through $I$. If this were done the $A$ would be seen to contain the partial sum and the $B$ would be decremented. The X Register would be one greater than previously.
K. Type E.
L. Type G (Proceed). Display will type 0029 AB. Once again the registers may be examined.
M. Type E.
N. Type G (Proceed). Same comment as L.
O. Type E.
P. Type G (Proceed). Display will now type 002F 97. The program has now successfully completed the loop four times and the A-Register contains the incorrect sum.
8. Correcting the Program
A. From above it is evident that although the program was supposed to add five numbers, the loop was executed only four times. Therefore, the LDAB \#4 instruction at location 24 and 25 should have initialized B to five. There are two approaches to fix the problem; one is temporary, the other is permanent. First the temporary one:
B. Type E.
C. Type V. Clears existing breakpoints.
D. Type 0026 V . Set a breakpoint just after B register was loaded.
E. Type E.
F. Type 0020G. The program will execute up until 0026 and then go to JBUG. Display $=$ 0026 CE.
G. Type $G$ five times. This displays the current stack pointer ( 00 F 8 ). The B register contains the counter we wish to modify and is located at location $\mathrm{SP}+2$ (FA).

## H. Type E.

I. Type 00FAM. The display $=00 \mathrm{FA} 04$.
J. Type 05. The display will change to 00FA 05.
K. Type E.
L. Type G. Proceed from user breakpoint down to the SWI instruction.
M. Type E.
N. Type 0015M. Display $=00150 \mathrm{~F}$. The program has now calculated the correct value for the addition of the five numbers 1-5. This verifies the fix but would be inconvenient to do each time the program was executed. A permanent change would be:
O. Type E, then type V. This clears all breakpoints.
P. Type 0025 M . The display $=002504$.
Q. Type 05. The display $=002505$. This will now permanently change the LDAB \#4 instruction to a LDAB \#5 instruction.
R. Type E.
S. Type 0020G. Execute the program.
T. Type E.
U. Type 0015 M . Display $=00150 \mathrm{~F}$, the expected answer; the program is permanently fixed.
9. Trace Through the Program
A. Type E. In order to execute a trace, the program must first be stopped at a breakpoint. To trace from the beginning do:
B. Type V. This clears the existing breakpoints.
C. Type 0020 V . This sets a breakpoint at the first instruction.
D. Type E.
E. Type 0020G (Go to user program). JBUG will immediately get the breakpoint and type 0020 8E.
F. Type N. The program will execute one instruction and display 0023 4F. At this point the user can either display the registers by depressing the $G$ key or can continue to the next instruction. To continue:
G. Type N. Go to next instruction. Display register if desired.
H. Continue step G for as long as desired. Note: Do not try to trace after executing the SWI instruction; a restart will be necessary before continuing.
I. Type E. Clear trace mode.

## 10. Offset Calculation Including Register Modification

A. Assume that the SWI instruction at location 31 is to be changed to a branch always (BRA) to location 20. This will cause the program to remain in an infinite loop (i.e., the program has no end and will run continuously unless interrupted by some outside stimuli). Type 0031 to open the memory location. The display $=00313 \mathrm{~F}$.
B. The op-code for a BRA is a 20 , so type 20. The display $=003120$.
C. The second byte of the BRA instruction should be the two's complement negative offset to location 20. Since doing this calculation in hex is tedious and error prone, a small unsophisticated (there was only a little ROM left) program that does offset calculation was provided at location E000 in the JBUG ROM.
D. Type E.
E. Type R, then type five G's. This will display the current stack pointer so that the registers can be located and set up.
F. Type E.
G. Type in hhhhM where hhhh $=\mathrm{SP}+2$. This displays the current B register.
H. Type 00. This is the high byte of the destination address of the branch.
I. Type G . This displays location $\mathrm{SP}+3$ which contains the A-register value.
J. Type 20. This is the low byte of the destination address.
K. Type G. Display high byte of X register.
L. Type 00. Insert high byte of the branch op-code address.
M. Type G. Display low byte of X register.
N. Type 31. Insert low byte of the branch op-code address.
O. Type E.
P. Type E000G. When the program is completed it will return to JBUG via the SWI at location E013 and the PC will be displayed.
Q. Type G twice. The A register is now displayed and contains ED which is the correct offset.
R. Type G. The B register will contain an FF to indicate the branch was within range.
S. Type E.
T. Type 0032M.
U. Type ED. Insert the branch offset.
11. Executing and Aborting
A. Type E.
B. Type 0020G. The program will begin executing and the JBUG prompt "-", will disappear since the program now contains an infinite loop.
C. Type E. This aborts (Exits) the program and returns control to JBUG. The prompt has now returned.
D. Type R. Display the PC and any other registers of interest.
E. Type E.
F. Type G. Program will again execute.
G. Type E. Abort program and return to JBUG.
H. Repeat F and G for as many times as you wish.
12. Punch Program to Cassette
A. Rewind the cassette. Type E.
B. Type A002M.
C. Type 00 . Enter high byte of beginning address.
D. Type G.
E. Type 20. Enter low byte of beginning address.
F. Type G.
G. Type 00 . Enter high byte of ending address.
H. Type G.
I. Type 32. Enter low byte of ending address.
J. Type E.
K. Turn on cassette in Record mode.
L. Type P. Wait for JBUG prompt to return (approximately 30 seconds).
13. Load Program from Cassette
A. Turn off power. This will cause the program in memory to be lost. Turn power back on.
B. Push the Reset button and get the JBUG prompt.
C. Rewind cassette.
D. Start cassette in playback mode.
E. Type L. Wait for the JBUG prompt. Test the program by any of the options described above.

# CHAPTER 2 HARDWARE DESCRIPTION 

## 2-1 GENERAL DESCRIPTION

The MEK6800D2 Kit consists of two printed circuit board assemblies, the Microcomputer Module and the Keyboard/Display Module. The Keyboard/Display Module includes interface circuitry for using standard Audio Cassette tape recorders as an off-line magnetic storage medium. The Keyboard/Display Module provides an economical operator interface to the Microcomputer Module and is supplied as a separate board in order to facilitate using the Microcomputer Module with other terminals or as an end-item in the user's system development.

The Keyboard/Display Module is used in conjunction with a monitor program (called JBUG) supplied in an MCM6830 ROM to permit an operator to communicate with and control the Microcomputer Module. A detailed description of the available functions and commands is included in the Operating Procedures section (Section 1-4 of Chapter 1). The features are, in summary:

1. Examine and Change Memory
2. Display and Change MPU Registers
3. Go to User's Program
4. Trace One Instruction
5. Set and Clear up to Five Breakpoints
6. Proceed from Breakpoint
7. Abort from User's Program
8. Calculate Offset to Relative Branch Destination
9. Transfer Designated Memory Locations to Magnetic Tape
10. Load Memory Locations from Magnetic Tape

## 2-2 MEMORY ORGANIZATION

The general memory organization of the Kit is shown in Figure 1-1-2 of Chapter 1. The memory map is shown in tabular form in Table 2-2-1. In the M6800 system, memory location assignments are determined by the combinations of MPU address lines that are applied to the device chip select lines.

In Table 2-2-1, the signals designated as $\overline{\mathrm{ROM}}, \overline{\mathrm{PROM}}$, etc., are the outputs of an MC74155 One-of-Eight Decoder. The MC74155 decodes the MPU's VMA, A15, A14, and A13 lines. For example, when these lines are all high, corresponding to memory address $\$ \mathrm{E} 000\left(2^{15}+2^{14}+2^{13}\right)$, the $\overline{\mathrm{ROM}}$ output of the Decoder is low. This signal is applied to the chip select line $\overline{\mathrm{CS} 1}$ of the JBUG ROM, thus selecting this

| SIGNALS DECODED |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DEVICE | ADDRESSES | \$2 | R/W | SYMBOL | VMA | A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 |
| ROM | E000-E3FF | 1 | 1 | $\overline{\mathrm{ROM}}=$ | 1 | 1 | 1 | 1 |  |  |  | x | x | x | x | x | x | x | x | x | x |
| PROM | C000-C3FF |  |  | $\overline{\text { PROM }}=$ | 1 | 1 | 1 | 0 |  |  | + | x | x | x | x | x | x | x | x | x | x |
| RAM (Stack) | A000-A07F | 1 | x | $\overline{\text { STACK }}=$ | 1 | 1 | 0 | 1 | 0 |  |  |  | 0 | 0 | x | x | x | x | x | x | x |
| PIA | 8020-8023 | 1 | x | $\overline{\mathrm{I} / \mathrm{O}} \quad=$ | 1 | 1 | 0 | 0 |  |  |  |  |  |  |  | 1 |  | 0* | 0* | x | x |
| ACIA | 8008-8009 | 1 | x | $\overline{\mathrm{I} / \mathrm{O}}=$ | 1 | 1 | 0 | 0 |  |  |  |  |  |  |  | 0* |  | 1 | 0* |  | x |
| PIA | 8004-8007 | 1 | x | $\overline{\mathrm{I} / \mathrm{O}}=$ | 1 | 1 | 0 | 0 |  |  |  |  |  |  |  | 0* |  | 0* | 1 | x | x |
| PROM | 6000-7FFF |  |  | $\overline{6 / 7}=$ | 1 | 0 | 1 | 1 |  |  | + | x | x | x | x | x | x | x | x | x | $\mathbf{x}$ |
| USER | 4000-5FFF |  |  | $\overline{4 / 5}=$ | 1 | 0 | 1 | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| USER | 2000-3FFF |  |  | $\overline{2 / 3}=$ | 1 | 0 | 0 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RAM (User) | 0000-007F | 1 | x | $\overline{\text { RAM }}=$ | 1 | 0 | 0 | 0 |  |  |  | 0 | 0 | 0 | x | x | x | x | x | x | x |
| RAM (User) | 0080-00FF | 1 | x | $\overline{\text { RAM }}=$ | 1 | 0 | 0 | 0 |  |  |  | 0 | 0 | 1 | x | x | x | x | x | x | x |
| RAM (User) | 0100-017F | 1 | x | $\overline{\text { RAM }}=$ | 1 | 0 | 0 | 0 |  |  |  | 0 | 1 | 0 | x | x | x | x | x | x | x |
| RAM (User) | 0180-01FF | 1 | x | $\overline{\mathrm{RAM}}=$ | 1 | 0 | 0 | 0 |  |  |  | 0 | 1 | 1 | x | x | x | x | x | x | x |

$\mathbf{x}=$ Decoded by the device addressed

* $=$ Required but not decoded by the device addressed
$+=$ Decoded by 2K x 8 bit optional RAM
TABLE 2-2-1: MEK6800D2 Evaluation Kit II Address Map
device whenever the MPU outputs addresses in the range of \$E000 to \$EFFF. The particular locations within the ROM are selected by applying MPU address lines A0 thru A9 to the ROM address inputs. The JBUG ROM is located at the highest addresses in the kit's memory field. Note that A12 from the MPU is not applied to this ROM so it will also be selected when the MPU outputs its Restart and Interrupt Vector addresses, \$FFF8 \$FFFF. Start-up and interrupt capability is obtained by placing the appropriate interrupt vector addresses in locations \$EEE8 - \$EFFF of the monitor program.

Additional addresses are decoded for the optional ROMs that can be added for user-generated programs. The Microcomputer Module is layed out to accept either two MCM68708 $1024 \times 8$ bit Electrically Programmable Read Only Memories (EPROM) or two MCM7641 TTL 512 x 8 bit Programmable Read Only Memories. The PROMs are more economical but cannot be erased like the EPROM. Two MCM683162048 x 8 bit ROMs can also be used in the PROM locations. In this case, MPU address line A10 is applied to the MCM68316 for decoding the additional 1024 bytes. Jumpers on the PCB are provided for selecting the desired combination of ROM (see note 6 on the schematic diagram of Figure A3-a).

The MC6810 ( $128 \times 8$ ) RAM occupying memory locations $\$$ A000 - \$A07F is used by the MPU for temporary storage of its internal registers during interrupts and subroutines and is selected by the signal STACK. The MPU also uses this area for storage of flags and temporary data used by the JBUG monitor. This organization allows a clean separation between monitor requirements and user RAM. The system assigns, via the $\overline{\text { RAM }}$ signal, the four user RAMs to the bottom of memory in locations $\$ 0000$ - $\$ 01 \mathrm{FF}$ (first 512 bytes). This RAM is useful for small user programs or for scratchpad memory in the MPU's direct addressing range for larger user programs. To prevent contention with these RAMs, expanded systems should avoid these memory
locations; however, the board is easily modified (see Section 2-8 on system expansion) to accommodate external memory in this range.

The two signals $\overline{2 / 3}$ and $\overline{4 / 5}$ are brought to the edge connector and may be used to select two external 8 K -byte blocks of memory. The $\overline{2 / 3}$ line decodes the second 8 K -byte block ( $\$ 2000$ - $\$ 3 \mathrm{FFF}$ ) of the memory space; $\overline{4 / 5}$ decodes the next 8 K locations ( $\$ 4000-\$ 5 \mathrm{FFF}$ ).

## 2-3 INPUT/OUTPUT DEVICES

Three I/O devices are provided with the Kit and are selected by the $\overline{\mathrm{I} / \mathrm{O}}$ signal. The PIA at addresses $\$ 8004$ - \$8007 is provided for user specified peripheral devices. Its input/output lines are brought out ot the J1 edge connector. A wire-wrap area is provided for any buffering or interface circuitry that might be required. In normal kit operation, the PIA at addresses $\$ 8020$ - $\$ 8023$ is used to interface the Keyboard/Display to the MPU. If a terminal and the MINIbug monitor are used, this PIA is also available (via the J2 edge connector) for user specified I/O. The ACIA at memory locations $\$ 8008$ - $\$ 8009$ is used to interface with the Audio Cassette circuitry on the Keyboard/Display Module, but can alternatively be used to interface to serial RS-232 or TTY type terminals (with the MINIbug monitor) if desired. Note that the address lines A2, A3, and A5 are applied to the chip select lines of the $\$ 8004$ PIA, the ACIA, and the $\$ 8020$ PIA, respectively. This insures the selection of only one of the three $\mathrm{I} / \mathrm{O}$ devices when the $\overline{\mathrm{I} / \mathrm{O}}$ signal is active. Note also that connecting the $\mathrm{A} 2, \mathrm{~A} 3$, and A5 address lines to the PIA and ACIA chip select lines will cause a wider range of addresses than is required to be selected. For example, when the $\overline{\mathrm{I} / \mathrm{O}}$ signal is low $(\mathrm{A} 15, \mathrm{~A} 14, \mathrm{~A} 13=110)$ and A 5 is high, any address in the range $\$ 8020$ - $\$ 802$ F may be present on the bus, depending on the states of A0-A3. The $\$ 8020$ PIA does not decode the A2 or A3 lines; therefore, addresses in the range $\$ 8024$ - $\$ 802 \mathrm{~F}$ will also select this PIA. However, it is not necessary to use additional decoding if the use of these addresses is avoided in the user program.

## 2-4 SYSTEM CLOCK

The Kit uses a 614.4 kHz MC6871B system clock. The frequency was selected in order to provide a simple means of obtaining a 4800 Hz reference frequency used by the 300 baud serial data rate tape cassette circuitry. The 4800 Hz signal is obtaining by dividing the MC6871B's 2 fo output ( 1.2288 mHz ) by 256 with an MC14040 counter. The 4800 Hz signal is applied to the cassette interface circuitry, along with the ACIA outputs, via the J 2 edge connector.

## 2-5 KEYBOARD/DISPLAY

The Keyboard/Display Module is provided as a separate printed circuit board in order to facilitate the use of other terminals and to make the U21 PIA readily available for eventual expansion of the system. The Keyboard/Display Module connects to the Microcomputer Module via a ribbon cable and connector provided with the Kit. A scanning technique is used on both the display and the keyboard in order to minimize system cost. Since operation of this circuitry is intimately related to the control program, refer to the software discussion (Section 3-4) and the assembly listing, as well as the schematic diagram of Figure A3-b with the following description.

The scanning procedure uses lines PB0 - PB5 of the PIA, corresponding to SCNREG in the JBUG assembly listing. The digit patterns to be displayed are put out on lines PA0 - PA6 and are designated as DISREG in the listing. The JBUG monitor program alternates between refreshing the display and checking for a key closure in the following manner.

The OUTDS subroutine places the digit pattern for the left-most display on PA0 — PA6 and then sets PB5 high, causing that digit to be lighted. During this time, PB4 - PB0 are low, thus the other digits are off. This digit of the display is held on for approximately 1.0 ms , after which the pattern for the second digit is put on lines PA0 - PA6. PB5 is switched low, and PB4 is taken high to select the second digit. This sequence continues until the right-most digit has been selected, at which time the program goes to the KEYDC subroutine to check for key closures. The blanking pattern (\$FF) is placed on PA0 - PA6 to blank the display so that lines PB0 - PB5 can be used to interrogate and decode the keyboard. Following the keyboard check, operation returns to the display sequence. The refresh rate is fast enough that the displays appear to be on continuously.

An MC14539 CMOS One-of-Four Data Selector (U10) is used to sequentially select each column in the keypad matrix and route it to PA7 for testing by the monitor program. The address data for selecting each column is output to the Data Selector on lines PB6 and PB7. Refer to the description of the monitor program in Section 3-4 for details of the keyboard decoding technique. Note that CB1, a PIA interrupt input, is directly connected to column 2. This allows the E key to be used for generating an $\overline{\mathrm{NMI}}$ interrupt for escaping from 'blown"' user programs. The MC75452 buffers serves to increase the PIA's drive capability.

## 2-6 TRACE (EXECUTE SINGLE INSTRUCTION)

A hardware trace function is provided that permits a user's program to be executed one instruction at a time. Results of the execution, including MPU Register contents, can be examined between each Trace command. The Trace function will operate on programs in either RAM or ROM and is useful as a debugging aid. The circuitry consists of an MC8316 Counter and two MC7479 D-flip-flops connected as shown in Figure 2-6-1. Refer to this figure also for the associated timing waveforms.

When a Trace command occurs, the system is normally in the Register display mode from either a previous Trace or having run to a Breakpoint. Thus, the user's Register values are stacked and the monitor program is alternating between refreshing the displays and checking for new key closures. The user Program Counter value saved on the stack is pointing to the next user instruction to be executed. Invoking a Trace command at this point causes the MPU to start the Trace Counter (via CA2 of the Keyboard/Display PIA) and then execute a Return from Interrupt (RTI) instruction. This causes the MPU to reload its Registers from the stack and begin executing the next user instruction. In the meantime the Trace counter is counting machine cycles. The eleventh cycle after the counter is started will be a fetch of the op-code for the next user instruction (RTI takes ten cycles to execute). The Trace circuitry detects the eleventh cycle and generates a low going $\overline{\text { NMI }}$ signal. Since the shortest instruction is at least two cycles long, $\overline{\text { NMI }}$ will always be low at the end of the first instruction and will cause a return to the JBUG monitor program via an $\overline{\mathrm{NMI}}$ interrupt. The $\overline{\mathrm{NMI}}$ service routine sets CA2 back high, resetting the counter in readiness for another command. The $\overline{\text { NMI }}$ service routine is described in Section 3-8 in greater detail. From the user's point of view, closure of the N (Trace) key causes the system to execute one instruction and then stop so that the results can be examined.

## 2-7 AUDIO CASSETTE INTERFACE

Circuitry for interfacing an ACIA to an audio cassette recorder/player is included on the Keyboard/ Display Module. This circuitry enables the user to store and retrieve data on ordinary audio cassettes at a 300



FIGURE 2-6-1. Trace Circuitry and Timing Waveforms
baud ( 30 characters per second) serial clock rate. Data is stored on the tape using the "Kansas City Standard" recording format, so-called due to its formulation during a symposium sponsored by BYTE Magazine in Kansas City, Missouri in November, 1975. The format is designed to eliminate errors due to audio system speed variations ${ }^{5}$ and has the following characteristics:

1. A Mark (logical one) ${ }^{6}$ is recorded as eight cycles of a 2400 Hz signal.
2. A Space (logical zero) is recorded as four cycles of a 1200 Hz signal.
3. A recorded character consists of a Space as a start bit, eight data bits, and two or more Marks as stop bits.
4. The interval between characters consists of an unspecified amount of time at the Mark frequency.
5. In the data character, the least significant bit (LSB) is transmitted first and the most significant bit (MSB) is transmitted last.
6. The data is organized in blocks of arbitrary and optionally variable length preceeded by at least five seconds of Marks.
7. Meaningful data must not be recorded on the first 30 seconds of tape following the clear leader.

A control program in JBUG causes this format to be followed and incorporates the following additional characteristics:

1. At the beginning of tape (BOT), the ASCII character for the letter " B " is recorded following 1024 Marks (approximately 30 seconds).
2. The " $B$ " is followed by one byte containing the block length (up to 256 bytes in a particular block).
3. The next two bytes recorded contain the starting address in memory from which the data is coming.
4. Up to 256 bytes of data are then recorded and followed by 25 marks and the ASCII character for the letter ' $G$ "'.

The control program uses the additional features to insure that the Punch and Dump functions are performed in an orderly manner (see the explanation in Section 3-7 for additional information).

The cassette inferface circuit diagram of Figure 2-7-1 serves as an aid to understanding the following description of the Punch and Load operations. The Punch (transfer of data from the Microcomputer Module's memory to tape) and Load (transfer from tape to memory) commands are accomplished by a combination of the control program, the MC6850 Asynchronous Interface Adapter (ACIA), and the cassette interface circuitry.

The ACIA is, in effect, a bus-oriented, universal, asynchronous receiver/transmitter (UART). In the transmit mode (Punch), it accepts parallel 8-bit data from the MPU bus, adds the formatting start bit and stop bit, and then converts the data to a serial binary stream (Tx Data in Figure 2-7-1). The desired format is established by instructions from the MPU as it executes the Punch command. In the receive mode (Load), the ACIA accepts an incoming serial data stream (Rx Data) and a sampling clock ( RxClk ). It strips off the start/stop bits and passes each incoming byte to the MPU for transfer to memory, again under control of the MPU as the

[^3]

FIGURE 2-7-1. Audio Cassette Interface Circuitry
program executes. The ACIA's $\overline{\text { Request-to-Send }}, \overline{\text { RTS }}$, acts as a gating signal to switch the interface circuitry between the Punch and Load modes. The reference documents may also be referred to for additional details on the ACIA's characteristics.

Timing waveforms corresponding to the appropriate signals in Figure 2-7-1 are provided as Figures 2-7-2, 2-7-3, and 2-7-4 as an aid to study of the cassette interface circuitry.

During a Punch operation the interface circuitry operates on the serial data to convert each logical one (Mark) to an 8 -cycle burst of 2400 Hz signal and each logical zero (Space) to a 4-cycle burst of 1200 Hz signal which is then recorded on tape.

The circuitry reverses this procedure during a Load operation; it decodes the incoming frequencymodulated signal in order to recover the binary data and a sampling clock.

In Figure 2-7-1, the MC14053 Multiplexer/Demultiplexer, U20, (Data Router, for simplicity) is used to steer signals to their required points during both Load and Punch operations. For instance, during Punch, B and C are high while A is derived from the binary data on Tx Data. For this combination of control signals Y is connected to Y1 (because B is high); thus the 4800 Hz Tx Clk signal from the Microcomputer Module is applied to the clock input of the MC14024 Counter, U19. Also, because C is high, Z is connected to Z 1 , but this signal is not used during Punch. The 2400 Hz and 1200 Hz signals are obtained by selecting either the $\div 2(\mathrm{Q} 1)$ or the $\div 4(\mathrm{Q} 2)$ outputs of the Counter as it is clocked at 4800 Hz .

The signals at X 0 and X 1 are 1200 and 2400 Hz sine waves obtained via the bandpass filters of U16a and U16d. One or the other of these signals (depending on the Tx Data logic level at A) will be level shifted, attenuated, and applied to the microphone output terminals.


FIGURE 2-7-2. Transmit Waveforms


FIGURE 2-7-3. Receive Waveforms, Space-to-Mark Transition


FIGURE 2-7-4. Receive Waveforms, Mark-to-Space Transition

Note that the 1200 Hz square wave is obtained from the output of U12a rather than the Q2 output of the MC14024. This, together with the gating of U13 and the delay associated with U12b, insures that switching of output frequencies will occur only when the outputs of U16a and U16d are at essentially the same voltage. (Refer to the timing diagram of Figure 2-7-2.)

During a Load operation, the incoming signal from the cassette earphone is filtered, amplified and squared by the U17 Line Receiver. (U17 is connected as a Schmitt trigger to reduce noise problems.) This results in a signal, at digital levels, that varies between 2400 Hz and 1200 Hz according to the one-zero pattern that was recorded on the tape. This frequency-modulated signal is then converted to logical ones and zeros by the pulse width discriminator formed by the U11a MC14538 Monostable Multivibrator (or One-Shot) and the U18a type D flip-flop. Incoming signals less than 1800 Hz are decoded as zeros; frequencies higher than 1800 Hz are decoded as ones. The Received Data will be present at the $\overline{\mathrm{Q}}$ output of U18a.

The required Rx Clk signal, a positive transition at the mid-point of each bit-time and a negative transition at the end of each bit-time, is generated as follows:

During Load the digital level $2400 / 1200 \mathrm{~Hz}$ signal, instead of the 4800 Hz Tx Clk signal, is steered to the Counter clock input. The Counter's $\div 8(\mathrm{Q} 3)$ and $\div 16$ (Q4) outputs are connected to the inputs of U14b and U14a, respectively. The control inputs of U14a and b are connected to Received Data and applied to the Set input of U18b. The Output of U18b triggers the Counter Reset one-shot, U11b. Hence, either the $\div 8$ or $\div 16$ Counter output is steered back (via X ) as a reset, depending on whether the data is a zero or a one, respectively. The Counter is also reset by every Mark-to-Space transition via the U11b One-Shot. The Counter's $\div 4$ and $\div 8$ outputs are connected to Z 0 and Z 1 , respectively. These connections combined with the reset signals result in a positive transition at the $Z$ output of the Data Router after either four cycles of 2400 Hz or two cycles of 1200 Hz . Thus, the Rx Clk (Z gated by $\overline{\mathrm{RTS}}$ ) has a positive transition in the middle of each bit-time and a negative transition at the end of each bit-time.

## 2-8 KIT EXPANSION

Provision is made for buffering circuitry to allow the Microcomputer Module to be implemented into a larger system. The buffers and pinouts selected on the bottom edge connector are compatable with the EXORciser so its I/O and Memory Modules can be used with this kit. The direction of data flow across the data bus buffers is controlled by the MC7430 NAND gate, U7. This decoding provides for data flow off the board to the external system when there is a Memory Read Cycle at an address that is not decoded by the devices on the Microcomputer Module itself. Note that the signal $\overline{\text { RAM }}$ decodes the lowest 8 K bytes of memory which are reserved for on-board memory (MCM6810's). Should the user want to assign the lowest 8 K of memory addresses to off-board memory, the following changes are required:

Remove the MCM6810's decoding addresses 0000, 0080, 0010 and 0180 ; remove the signal $\overline{\text { RAM }}$ from pin 4 of the MC7430 and tie pin 4 to +5 V . The signal provided at the bus connector called $\overline{\text { RAM }}$ can be used on outside memory to indicate an MPU access to an address in the bottom 8 K bytes of memory which now resides off the module.

Provision has been made for using a zener diode (1N4733) to generate a - 5 V supply for the 2708 PROMs (if they are used) from -12 V in case this kit is operated in an EXORciser-type system which does not have -5 V available. Should -5 V be available, the zener diode and associated 68 ohm resistor can be omitted and the -5 V brought in through the bus connector.

# CHAPTER 3 SOFTWARE DESCRIPTION (JBUG MONITOR) 

## 3-1 <br> GENERAL DESCRIPTION

The control and diagnostic capability of the MEK6800D2 Kit is provided by the JBUG monitor program resident in the MCM6830 $1 \mathrm{~K} \times 8$ bit ROM supplied with the Kit. The characteristics of this program are described in the following sections. An assembly listing of JBUG is included (Appendix 1) and may also be referred to in studying the flow of the program.

Several RAM locations are used for temporary data storage and as flags by the monitor in communicating between the various routines. Some of the more significant ones are described below and are referred to in the description of JBUG.

SP A RAM location in which the user's Stack Pointer is saved whenever the monitor resumes

DIGIN4 A flag that is set to one (LSB) when at least four hex digits have been entered from the (\$A014) keyboard (as in Memory Examine)

DIGIN8 A flag that is set to one (LSB) when six hex digits have been entered from the keyboard

MFLAG A flag that is set to one (LSB) when the M key is depressed to invoke the Memory (\$A016) Examine Mode.

RFLAG A flag that is set to one (LSB) when the R key is depressed to invoke the Register Display (\$A017) Mode.

NFLAG A flag that is set to one (LSB) when the N key is depressed to invoke the Trace (\$A018)

VFLAG A flag that is set to the number of breakpoints (up to five) that have been set.

XKEYBF A pointer to the next empty location in DISBUF where the next hex key entry will be stored. (\$A01A) control. The user's Stack Pointer is required for locating user Registers on the stack and to restore these Register when returning to the user program.

Eight RAM locations used as a buffer to hold the current values being displayed. In the first six locations, the high order 4 bits of each location represent the display digit-count while the low order 4 bits contain the value that is to be displayed on that digit. For example, the high order 4 bits of the sixth location in DISBUF identify the right-most display. The last two locations in DISBUF are used for temporary storage of data that is input from the keypad during a Memory Change function.
the PIA for the Keyboard and Display is configured, the flags which communicate between routines are cleared and a dash ( - ) is placed in the first location of DISBUF to be displayed on the lefthand digit as a prompt to indicate that the MPU is executing the JBUG monitor. After initalization the display is scanned; this involves displaying the contents of DISBUF (first six locations). The display scan takes about 6 ms ( 6 digits at 1.0 ms per digit) after which the Keyboard is scanned and decoded (KEYDC). A test is made to see if any key is depressed and if none is found the program returns to OUTDS. If a key is found to be depressed, a decoding process takes place to debounce the key and to determine which key is depressed. If the key is a hex key ( $0-\mathrm{F}$ ) then its value is placed in the next open location in DISBUF. If the key is one of the command functions, that command is decoded and executed before returning to the display routine OUTDS. As shown in Figure 3-1-1, the basic background program flow alternates between refreshing the display and checking for key closures.


FIGURE 3-1-1. Overall Program Flow for JBUG Monitor

## 3-2 RESTART/INITIALIZATION ROUTINE

When the RESET push button is released, the MPU outputs addresses \$FFFE and \$FFFF in order to bring in the starting address of the restart routine. Because this system does not require full address decoding (see Section 2-2), the top two locations of the JBUG ROM (\$E3FE and \$E3FF) respond with \$E08D, the beginning address of the restart routine, RESTAR. RESTAR first initalizes the Stack Pointer to \$A078 and then sets the $\overline{\text { NMI }}$ interrupt pointer to $\$ E 14 \mathrm{E}$. The $\overline{\text { NMI }}$ interrupt pointer is placed in RAM so that the user can change it and force NMI interrupts to do something other than go to the JBUG monitor (if this is done all diagnostic capability of JBUG will be lost). The Keyboard/Display PIA, U21, is then configured to match the hardware connections shown in the Keyboard/Display Module Schematic Diagram, Figure A3-b. The flags are cleared and a code to blank the display (\$17) is stored in all locations of DISBUF. A dash (-) is written in the first location of DISBUF to indicate that the MPU is executing the monitor program. Flow then branches to the OUTDS routine whose function is to move the contents of the DISBUF out to the LED displays.

## 3-3 DISPLAY ROUTINE

The display routine, OUTDS, is detailed in the flow chart of Figure 3-3-1 and begins at line 260 (address $\$ E 0 F E$ ) of the assembly listing. The first value in DISBUF is loaded into Accumulator A (Acc.A). The


FIGURE 3-3-1. Program Flow for Output Display Routine

Index Register is then pointed to the beginning of DIGTBL, a table which has the correct bit patterns for the character set to be displayed. The Index Register, X , is then moved to the table location corresponding to the required pattern by decrementing Acc.A while $X$ is incremented until Acc. $A=0$. This pattern is then put out to DISREG (the anodes of the seven segment display) as the first digit of display is selected by SCNREG (the cathodes of the display).

This process is repeated for all six positions by moving a "one" through SCNREG as each position's data appears in DISREG. In this manner, the data in the first six locations of DISBUF are output to their respective display positions and turned on for about 1.0 ms each (using the DLY1 delay loop. After all six positions have been scanned, the variable SCNCNT is reset to $\$ 20$ (corresponding to the left-most display) in readiness for use during the next refresh scan cycle.

## 3-4 KEYBOARD SCAN AND DECODE ROUTINE

Following each display refresh cycle, the monitor jumps to KEYDC (line 302, address \$E14E, flow charts in Figures 3-4-1 and 3-4-2), the routine for scanning and decoding the Keyboard. The Keyboard is first tested by subroutine KEYCL to determine if a key has been depressed. The display is blanked by storing $\$ \mathrm{FF}$ to avoid flicker while the SCNREG lines are being used to interrogate the keyboard. Storing \$3F to SCNREG applies logical zeros to the rows of the keyboard matrix. KEYCL1 then tests each column in sequence to determine if a key is closed. (A depressed key will couple the zero on its row through to PA7 when tested.) The KEYCL routine returns to the caller, KEYDC, with status information in Acc.A. If no key was closed, Acc.A will contain $\$ 00$ and the program will branch back to OUTDS for a display refresh. If a key was closed, the program branches to a 20 ms delay (DLY20) to allow time for key debounce. KEYDC1 then scans the keyboard one row at a time using KEYCL to scan the columns looking for the closed key.

An exit back to OUTDS occurs (line 312) if the last row has been scanned without finding a closure. If there was a closure, KEYDC2 compares the value returned in Acc.A with codes in table KEYTBL to determine the key value. The KEYTBL values are related to the column and row position for each key. Each key is represented by a value in the range $0-23$ with the first 16 values representing hex numbers. Once the key value has been found, the program enters the KEYDC4 routine to wait for the key to be released. After release is detected, the program again delays for 20 ms to provide time for debounce. Line 327 begins decoding the key value into either hex or command. Hex keys are entered into DISBUF at the location pointed to by XKEYBF and then tested to see if four digits have been entered yet. If four digits have been entered, DIGIN4 is set to enable further operations such as Memory Examine. Comand key values are routed to KEYDC5, a jump table resulting in a branch to one of eight locations depending on the command key depressed. The following action is taken on each command key:

P-KEYDC8 The display buffer, DISBUF, is cleared and the program jumps to subroutine PNCH. Upon return from the punch routine, a dash (-) is written to DISBUF (to inform the operator that the punch has been accomplished) and the program jumps to OUTDS.

L-KEYDC9 The display buffer (DISBUF) is cleared and the subroutine LOAD is called. After the data has been loaded from tape the monitor dash is written into DISBUF and the OUTDS routine called to inform the operator that the load is complete.


#### Abstract

N-KEYDCA Breakpoints, if any, are removed by clearing VFLAG. The NFLAG is set (LSB) to identify the TRACE mode and CA2 of the Keyboard/Display PIA is switched low to start the trace counter. An RTI instruction is then executed to reload the stack into the MPU and go on with the next user instruction.


V-KEYDCB The DIGIN4 flag is tested to determine if it is in the clear or set breakpoint mode. If four digits have been entered, the DIGIN4 flag will be set and the program will call the set breakpoint (SETBR) subroutine and then go to the OUTDS routine. If the DIGIN4 flag is clear, then V was a clear breakpoint command and the VFLAG is cleared thus clearing any breakpoints which may have been set.

M-KEYDCC The MFLAG is set to indicate that the Memory mode has been selected. The DIGIN4 flag is tested to make sure a full memory address has been entered. If four digits have been entered, the Memory Display Subroutine (MDIS) is called; otherwise the program goes back to OUTDS.

## E-KEYDCD Causes the MPU to clear the DISBUF locations, write the monitor prompt dash to DISBUF, and then branch to the display refresh routine. When a user program is in progress the E key generates an $\overline{\mathrm{NMI}}$ interrupt, providing an abort function.

R-KEYDCE The RFLAG is incremented to designate the Register Display mode and then the Register Display subroutine is called.

G-KEYDCF The G key performs one of three functions depending on the current mode of operation. If the monitor program is in the Memory Examine or Register Display mode, the G command causes the next location to be displayed. If neither of these modes is in effect, $G$ can be used to either go to a user program or proceed from a breakpoint. These operations are described in greater detail in the next paragraph.

When a G command is decoded the jump table directs program flow to KEYDCF (line 431, address $\$ \mathrm{E} 20 \mathrm{E}$ ) and the MFLAG is tested to determine if the current G key closure is a command to go to the next memory location. If MFLAG is set, the Memory Increment (MINC) subroutine is called and will be followed by the Memory Display (MDISO) subroutine. If MFLAG is clear, the RFLAG is tested to determine if this G closure meant go to the next Register location. If RFLAG is set, the subroutine to display next Register (REGST1) is called.

If neither MFLAG or RFLAG is set, the G closure is interpretted as a Go to User Program command, from either a specific address or from the location indicated by the current value of the Program Counter saved on the stack. The DIGIN4 flag is tested (line 436) to determine if a new starting adress has been entered. If DIGIN4 is set, the program replaces the stacked value of the Program Counter with the new Go address is saved in the first four locations of the Display Buffer, DISBUF. After checking to see if there are any breakpoints to install, the MPU executes a Return from Interrupt (RTI) to the user program.

If DIGIN4 is clear, a proceed from current Program Counter mode is indicated. In this case, the GETXB routine is called to determine if any breakpoints have been set. If no breakpoints are in effect, keyboard interrupts are enabled (TGC, line 464) and the MPU execues an RTI back to the user's program. If breakpoints are indicated, the trace routine (TRACE, line 384) is called to step one instruction. On receiving the NMI interrupt caused by the trace, the NMI routine (NONMSK, line 91) checks to see if both trace and breakpoint
flags are set. If set, JBUG then installs the breakpoints (TGC, line 464) and returns to the user's program. This procedure is necessary to insure that the instruction at the current breakpoint location will itself be executed on a proceed and that the breakpoint location will contain the SWI the next time it is executed. This is especially important when the breakpoint is in a loop in the user's program.


FIGURE 3-4-1. Program Flow for Keyboard Scan and Decode Routine


Returns with state of SCNREG in Acc. A when key closure is detected.

FIGURE 3-4-2. Program Flow for KEYCL1 Subroutine

## 3-5 MEMORY EXAMINE/CHANGE ROUTINE

Flow charts for the Display and Change Memory routines are shown in Figure 3-5-1. The Memory Display routine (MDIS, line 483) causes display of the contents of the memory location pointed to by the first four DISBUF locations. KEYBF, the pointer to the next empty location in DISBUF, is advanced by two in order to point to locations six and seven in DISBUF when new memory data is entered. The BLDX routine, via a jump through KEYD3F, builds a memory pointer from the data in the first four locations of DISBUF and loads it into the Index Register. The data from the location pointed to by X is loaded into Acc.A, split into nibbles (half-bytes or 4-bit words) by the MDIS2 subroutine, and stored in DISBUF locations four and five. Should a memory change be required, MDIS1 (line 496) is called, which gets the new data from locations six and seven in DISBUF (the keyboard entry) and stores it in the memory location referenced. A read of that location is then performed to get the actual data (someone might try to alter a ROM) which is put back in DISBUF +4 and DISBUF +5 to be displayed, giving the operator a visual indication that the change occurred. The Memory Increment Subroutine (MINC) is called when the G key is used to advance to the next memory location. This routine simply does a 16 bit increment of the four nibbles stored in the first four locations of DISBUF. MDIS is then called to display the contents of the incremented address.

(a) Display Memory
(b) Change Memory
(c) Increment Memory

FIGURE 3-5-1. Program Flow for Memory Display, Change, and Increment

## 3-6 REGISTER DISPLAY/CHANGE ROUTINE

The subroutine to display the registers (REGST, flow chart in Figure 3-6-1) transfers the User's Registers from his stack (User's Stack Pointer is always saved in SP) to the display for operator inspection. The registers are displayed in the order they are stacked: PC, X, A, B, C. A new register can be selected by pressing the G key while in the Register Display mode. This causes the register display routine to be entered at REGST1 (line 556). TEMP2, a RAM buffer, is used as a counter in this routine to determine whether the register is one or two bytes long, and which register to display next.

The Program Counter is displayed first so that when the Register Display routine is called from the Trace or Breakpoint routine, the Program Counter appears automatically, allowing the operator to easily follow program flow. REGST points the Index Register to the top of the user's Stack where the high byte of the program counter is located. REGST1 clears the display buffer, DISBUF, and determines from the count in TEMP2 which register is to be displayed. When the count gets to 3 , all registers have been displayed and the user's Stack Pointer is loaded from location SP and displayed.


FIGURE 3-6-1. Program Flow for Register Display Function

## 3-7 PUNCH AND LOAD ROUTINES

The Punch routine (line 609, address \$E32F, flow chart in Figure 3-7-1) is entered via a decode of a $P$ key closure. Initially, the ACIA is reset causing the $\overline{\mathrm{RTS}}$ signal to go low. This is followed by ACIA programming to set $\overline{\mathrm{RTS}}$ high, establish eight bits for data length, no parity, and two stop bits. Additionally, the ACIA is set up to transmit serial data at one sixteenth of the clock frequency. A leader is then punched (using the PNLDR Subroutine) consisting of 1024 ones.


After the leader is punched, the program compares the beginning address (located in \$A002, \$A003) to the ending address (located in $\$$ A004, \$A005). If the difference is greater than 256 (hex FF ), the first block is assumed to be 256 bytes long. When the difference is less than 256 , the block length is set equal to the difference.

Once this determination has been completed an ASCII " B ' ' is punched on the tape. This is followed by the block length (one byte). The next information stored on the tape is the two byte beginning address of the data being put on the tape. After the block of data is outputted to the tape recorder, a leader of 25 ones data is put onto the tape. At this point the beginning address is again compared to the ending address in order to see if all the data has been punched. To provide a control to validate that all data has been recorded and for ease of recovery, an ASCII " $G$ '' is then punched on the tape. When the beginning address and the ending address are different, another block of data must be processed. This cycle is continued until the beginning and ending addresses are the same. Return to control is accomplished with an RTS instruction.

This routine destroys the beginning address originally put in the locations $\$ A 002$ and $\$ A 003$. When the punch routine is complete the data in the ending address is unchanged and the beginning address locations contain a value one greater than the end address.

The Load routine (line 674, address \$E395, flow chart in Figure 3-7-2) is entered via a decode of an L key closure. This routine sets up the ACIA to receive data in the same format that is used by the Punch routine: data length equals 8 bits, no parity, two stop bits. The Receive Clock mode is set to divide-by-one and $\overline{\text { RTS }}$ is set low, indicating that the ACIA is now ready to receive data from the cassette interface circuitry.

Each data byte is brought in by calling the Input One Character routine, INCHR (line 699, address $\$ E 3 C 0$ ). This routine continuously checks the ACIA's Status Register until there is an indication that a byte is ready to be transferred. The MPU then fetches the byte from the ACIA Data Receive Register and returns to the LOAD routine with the data in Acc.A. The data is then tested to determine if it is an ASCII " $B$ " or " $G$ '". When $a$ " $B$ " is received, the program branches to the Read Data Block routine, RDBLCK. The block length is read and saved in Acc.B and the beginning address is read and stored into locations \$A002 and \$A003. Data in the current block is then brought in and stored to the indicated memory locations. After the block of data is read, the software branches back to the BILD Routine to look for another block of data or an end of file command. When other blocks of data are present in this file, they are processed as described above. Eventually, the end of file is reached. End of file recognition is accomplished by recognizing an ASCII " $G$ '" in the BILD routine. Recognition of ths " $G$ " provides the means for orderly exit from this routine by the execution of the RTS instruction.

## 3-8 INTERRUPT HANDLING ROUTINES

The JBUG monitor program handles all three types of M6800 interrupts: Software Interrupt (SWI), Maskable Interrupt Request ( $\overline{\text { IRQ }}$ ), and Non-Maskable Interrupt ( $\overline{\text { NMI }}$ ). In handling interrupts, the MC6800 completes execution of its current instruction, saves the results on the stack and then outputs the appropriate vector address. At that address it expects to find the beginning address of the selected interrupt service routine (see the reference literature for more details). Beginning addresses of the service routines are placed in the vector locations during program development.

The $\overline{\mathrm{IRQ}}$ interrupt is reserved for the user. In servicing an $\overline{\mathrm{IRQ}}$ interrupt, the MPU fetches the address \$E014 from memory locations \$E3F8 and \$E3F9 near the top of the JBUG ROM. Beginning at location \$E014 (line 83), the MPU loads the Index Register with the contents of RAM locations \$A000 and \$A001, then


FIGURE 3-7-2. Program Flow for LOAD Function
executes an indexed jump. This, in effect, maps the IRQ vector through the JBUG ROM, allowing the user to reach his interrupt service routine by loading its beginning address into RAM locations \$A000 (high order byte) and \$A001 (low order byte).

The MPU is directed to location $\$$ E019 (line 91) by NMI interrupts. The flow of the subroutine located there, NONMSK, is shown in Figure 3-8-1. NONMSK can be entered due to either a Trace command (breakpoints may be either active or clear) or because of an interrupt from the keyboard PIA, U21. If the interrupt was not a Trace command, then the trace flag, NFLAG, is cleared and the program flows to NONMK1 (line 100). The MPU loads the Index Register with the contents of memory locations \$A006 and \$A007 and then jumps to that location to begin executing the Keyboard Service Routine, KEYDC. This address was loaded into \$A006 and \$A007 during the Restart initialization sequence. The user may cause NMI interrupts to vector to other locations by loading the desired starting address into \$A006 and \$A007.


FIGURE 3-8-1. Program Flow for NMI and SWI Interrupt Handling

If the Trace flag (NFLAG) was set, the program checks to see if breakpoints are active. If breakpoints are active, it is assumed that the purpose of the Trace command was to get off of a breakpoint. In this case, the breakpoints are installed, further keyboard interrupts are enabled, and flow is passed back to the user program by execution of an RTI instruction. If there were no active breakpoints, it is assumed that the Trace command was invoked in order to execute a single instruction. In this case, the stack pointer is saved in SP and then the program jumps to the Register Display Routine.

Software Interrupts (SWI) are used by the JBUG monitor to implement breakpoints (up to a maximum of five are allowed). Upon entry from a SWI instruction SWIR (line 107), the user's Stack Pointer is saved in location SP for use by the Register Display Routine. Keyboard interrupts are disabled so that the normal Keyboard and Display scanning functions do not cause multiple NMI interrupts. Lines 109-113 cause a 16 bit decrement of the Program Counter saved on the Stack so that it points back to the instruction that was replaced by the SWI used to make the breakpoint. The subroutine GETXB is called (line 145) to examine the VFLAG and determine if any breakpoints are set. If there are, TZONK removes all of the SWI instructions so that the operator doesn't see them. The address of the breakpoints and their op-codes are saved in the Breakpoint Table, BPTAB. The Register Display Routine is then called so that the operator can examine the registers on the stack.

## APPENDIX 1 ASSEMBLY LISTING OF JBUG MONITOR

00001 00003 00004 00005 00006 00007 00008 00009 00010 00011 00012 00013 00014 00015 00016 00017 00018
00019
00020
00021
00022
00023
00024
00025
00026
00027
00028
00029
00030
00031
00032
00033
00034
00035
00036
00037
00038
00039
00040
00041
00042
00043
00044
00045
00046
00047
00049
00049
00050
00051
00052

```
            NAM JBUGG
* REY 1.8 9-6-76
*
*A MDNITDR PRDGRAM WITH AN INTERNPL KEYBZARD/DISPLAY
*
- ASSEMBLED DN THE EXDRCISER FDR MDTORDLA
- INC. -- FFLL DF }7
*
* EDPYRIGHT 1976 BY MDTIRILA SPG
*
                            OPT S:口 SYMBDL TABLE:DBJECT TAPE
*
*
*
**EDMMAND SYMBDLS
***P - PUNCH DESIGNATED MEMDRY TD AUDID EASSETTE
**+L - LDAI FIIDID EASSETTE TD MEMDRY
****N - TRRCE DME INSTRUICTIDN
* USES MMI INTERUPT
* M ELEARS ANY BRKPTS IF SET
* SIMCE TRACE IISES HARDWARE IT CAN
* TRAEE THRU RDM FND INTERUPTS
**Y - SET AND ELEAR BREAKPDINTS &FIVE ALLDWED)
                                IF THE ADDRESS NDT = ZERD THEN A BRKPT
                                IS INSERTED AT THE ADDRESS. IF THE
                                HIDRESS = 0 THEN RLL 5 BRKPTS ARE CLEARED.
***M - MEMDRY' EXAMIME ANI CHANGE
***E - ESEAPE (ABDRT)
***R - REGISTER DISPLAY
* पRDER DF DISPLAY IS: PC,X,A,B,CE,SP
->*\mapstoE - GD TD IISERS PRDGRAM/RDVANCE/PRDCEED.
* IF ADNRESS NDT = 0 SET USER'S PC TD
* NEW WALIIE AND GD TD IISER'S PROGRPM.
* IF ADDRESS=0 THEN RETURN TD PRDGRAM AT
                FREVIDUS LDCATIDN (PRDCEED MDDE).
                    * IF IN R.G MEANS RDVANEE TO NEXT REGISTER.
                    | IF IN R.G MEANS RDVANEE TU NEXT REGISTER
                                    *
*
```



```
* EDNTRIL STACK AT SAOTB**
* RAM STARTS AT SA000
* ROM IS AT LDCATIDNS SE000-SESFF
* ACIA is AT s8008-8009
* PIA Is at 58020-8023
```



```
*+*********************************************************
*
* THE RESTART ENTRY IS at labEL 'RESTAR' at
* lDCATIDN SE0gD.
*
```






```
PAGE




\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline 00486 & E26E & FF & A01A & & STX & & XKE'YB & UPDATE PDINTER \\
\hline 00487 & E271 & 8 D & F3 & \multirow[t]{5}{*}{MIISO} & BSR & & KEYD3F & GET ADDR OF MEM LDCATIUN \\
\hline 00488 & E273 & A6 & 00 & & LDA A & A & \(0, \mathrm{x}\) & GET MEMDRY IATA \\
\hline 00489 & E275 & 81 & 23 & & BSR & & MDISE & FDRMAT DATA \\
\hline 00490 & E277 & E7 & A010 & & STA A & & IISBUF+4 & STRRE DATA IN IIISBUF \\
\hline 00491 & E27A & F7 & H011 & & STA B & & DISBUF +5 & \\
\hline 00492 & \multirow[t]{4}{*}{E27D} & \multirow[t]{4}{*}{39} & \multirow[t]{4}{*}{} & & RTS & & & \\
\hline 00493 & & & & * & & & & \\
\hline 00494 & & & & - SUE & TD PUT & & NEW IATA & IN MEMDRY AND DISPLAY IT \\
\hline 00495 & & & & * & & & & \\
\hline 00496 & E27E & F6 & \multirow[t]{5}{*}{A012} & \multirow[t]{14}{*}{MDIS 1} & LIDA & & DISBUF+6 & GET MEb DATA \\
\hline 00497 & E281 & 58 & & & ASL B & & & \\
\hline 00498 & E282 & 58 & & & ASL B & & & \\
\hline 00499 & E283 & 58 & & & ASL B & & & \\
\hline 00500 & E284 & 58 & & & ASL B & & & DATA TD HIGH NIBBLE \\
\hline 00501 & E285 & FA & A013 & & ORA & B & DISEUF+7 & OR WITH LDW NIBBLE \\
\hline 00502 & E288 & 8 D & DC & & BSR & & KEYD3F & GET MEMDRY ADDR FGGAIN \\
\hline 00503 & E28A & E7 & 00 & & STA & & 0, \(\times\) & STGRE NEW DATA \\
\hline 00504 & E28C & A6 & 00 & & LITH A & A & 0, \(\times\) & ACTUAL IATA IN MEMDRY \\
\hline 00505 & E28E & 8 D & OA & & BSR & & MDISE & FORMAT \\
\hline 00506 & E290 & B7 & A010 & & STA & A & DISBUF+4 & ACTUAL DATA TV IISPLAY \\
\hline 00507 & E293 & F7 & A011 & & STA & B & DISBUF +5 & \\
\hline 00508 & E296 & 7 F & \multirow[t]{7}{*}{A015} & & CLR & & DIGIN8 & SETUP FDR NEW DATA ENTRY \\
\hline 00509 & E299 & 39 & & & RTS & & & \\
\hline 00510 & & & & * & & & & \\
\hline 00511 & & & & \multicolumn{3}{|l|}{\multirow[t]{3}{*}{**SUBRDUTIME -**MZVE HIGH}} & TD Mave L & LOW NIBBLE OF A TQ B AMD TD \\
\hline 00512 & & & & & & & NIBBLE DF & A TD Law NibBLE OF A \\
\hline 00513 & & & & & & & & \\
\hline 00514 & E29A & 16 & & \multirow[t]{8}{*}{MDISE} & TAB & & & \\
\hline 00515 & E29B & c4 & OF & & AND & B & \#S0F & MASK LOIN NIBBLE \\
\hline 00516 & E291 & 84 & F0 & & AND & A & \#5F0 & MASK HIGH NIBBLE \\
\hline 00517 & E29F & 44 & & & LSR A & & & \\
\hline 00518 & E2áo & 44 & & & LSR A & & & \\
\hline 00519 & E2A1 & 44 & & & LSR & A & & \\
\hline 00520 & E2az & 44 & & & LSR & A & & HIGH NIBBLE TD Lat NIBBLE \\
\hline 00521 & \multirow[t]{3}{*}{E2A3} & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{39}} & \multicolumn{3}{|l|}{\multirow[t]{2}{*}{- RTS}} & & \\
\hline 00522 & & & & & & & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{TD INC MEMORY DISPLAY AND CHE?}} \\
\hline 00523 & & & & \multicolumn{3}{|l|}{- Subrautine} & & \\
\hline 00524 & & & & \multicolumn{3}{|l|}{*} & & \\
\hline 00525 & E2A4 & 81 & Co & MINC & BSR & & KEYD3F & GET MEMDRY ADDRESS \\
\hline 00526 & E2A6 & 08 & & & INX & & & SETUP FIR NEXT MEMIRY LIC \\
\hline 00527 & E2A7 & FF & AOOA & & STX & & TEMP 1 & SAVE \\
\hline 00528 & E2AA & B6 & aOda & & LDA & A & TEMP 1 & GET HIGH BYTE \\
\hline 00529 & E2AD & 80 & EB & & BSR & & MDISE & FDRMAT FDR DISBUF \\
\hline 00530 & E2AF & CE & AOOC & & LDX & & \%IISBUF & \\
\hline 00531 & E2B2 & A7 & 00 & & STA & A & \(0, \mathrm{x}\) & \\
\hline 00532 & E2B4 & E7 & 01 & & STA & B & 1, \(\times\) & PUT IN DISPLAY BUFFER \\
\hline 00533 & E2B6 & B6 & AOOB & & LDA & A & TEMP 1+1 & GET LDIN BYTE \\
\hline 00534 & E2B9 & 81 & DF & & BSR & & MDISE & FIRMAT \\
\hline 00535 & E2BB & A7 & 02 & & STA & A & 2.x & \\
\hline 00536 & E2BD & E7 & 03 & & STA & B & 3, \(\times\) & \\
\hline 00537 & E2BF & 75 & A014 & & INC & & DIGIN4 & FQUR DIGITS ENTERED \\
\hline 00538 & E2Ca & 7 C & A016 & & IMC & & MFLAG & SETUP FIR MEMDRY EXAMINE \\
\hline 00539 & E2C5 & & & & & & & \\
\hline
\end{tabular}

```

FAGE 012 .JELG

```

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline 00648 & E37F & 57 & & & ASR P & & & & \\
\hline 00649 & E380 & 24 & F9 & & BCE & & Qutci : & XMIT NIT READY YET & \\
\hline 00650 & E382 & B7 & 8009 & & STA A & A & ACIAD & QUTPUT INE CHAR & \\
\hline 00651 & E385 & 33 & & & PIUL B & B & & RESTIRE B & \\
\hline 00652 & E386 & 39 & & & RTS & & & & \\
\hline 00653 & & & & * & & & & & \\
\hline 00654 & & & & - SUE & T0 Pun & INC & H DNE BYTE & PTED TV BY XREG. & \\
\hline 006.55 & & & & - ALSa & INCRE & REM & ENTS XREG & BEFIRE RETURN & \\
\hline 00656 & & & & - & & & & & \\
\hline 00657 & E387 & A6 & 00 & PIUN & LIA A & A & \(x \quad\) ¢ & GET DATA & \\
\hline 00658 & E389 & 8D & EF & & BSR & & OUTCH P & PIUNCH IT & \\
\hline 00659 & E38B & 08 & & & INX & & & IIPDATE ADIR & \\
\hline 00660 & E38C & 39 & & & RTS & & & & \\
\hline 00661 & & & & * & & & & & \\
\hline 00662 & & & & **POHTO & CH LEf & AD & ER*** & & \\
\hline 00663 & & & & - & & & & & \\
\hline 00664 & E38D & 86 & FF & PNLDR & LDA A & A & \#SFF & OUTPUT ALL DMES & \\
\hline 00665 & E38F & 81 & E9 & & BSR & & QUTCH & QUTPUT & \\
\hline 00666 & E391 & 09 & & & DEX & & & IECREMENT CDUNTER & \\
\hline 00667 & E392 & 26 & F9 & & ENE & & PMLIR & If Nat Inde then lade & \\
\hline 00668 & E394 & 39 & & & RTS & & & & \\
\hline 00669 & & & & * & & & & & \\
\hline 00670 & & & & * & & & & & \\
\hline 00671 & & & & +***** & SUBRDI & UT & INE TD LDAD & II Inta fram chssette & TAPE**** \\
\hline 00672 & & & & * & & & & & \\
\hline 00673 & & & & * & & & & & \\
\hline 00674 & E395 & 86 & 10 & LDAI & LINA A & A & \%\%0010000 & \(0 \mathrm{DIVIDE} \mathrm{Br'} \mathrm{CNE}\) & \\
\hline 00675 & E397 & B7 & 8008 & & STA A & A & ACIRS & & \\
\hline 00676 & E39A & 81 & 24 & BILI & BSR & & INCHR & & \\
\hline 00677 & E39C & 81 & 42 & & CMF A & A & \# B & START DF EINARY? & \\
\hline 00678 & E39E & 27 & 0.5 & & BEQ & & RIDBLCK & YES & \\
\hline 00679 & E3AO & 81 & 47 & & EMF A & A & \#G号 & END DF FILE? & \\
\hline 00680 & E3AE & 26 & F6 & & ENE & & EILI & & \\
\hline 00681 & E3F4 & 39 & & & RTS & & & YES & \\
\hline 006.82 & E3A5 & 8 D & 19 & RDELCK & ESR & & INICHR G & GET BYTE EDUMT & \\
\hline 00683 & E3A7 & 16 & & & TAE & & & PUT IN B & \\
\hline 00684 & E3A8 & 50 & & & INC E & B & & AIIUUST IT & \\
\hline 00685 & E3A9 & 8I & 15 & & ESR & & INEHR & GET START ADIR HI & \\
\hline 00686 & E3AB & B7 & A002 & & STA A & A & BEGA & & \\
\hline 00687 & E3AE & 8D & 10 & & BSR & & INCHR G & GET START ADIR LD & \\
\hline 00688 & E3P0 & E7 & A003 & & STA A & A & BEGH+1 & & \\
\hline 00689 & E3E3 & FE & A002 & & LI\% & & BEGA A & AIDR TL X REG & \\
\hline 00690 & E3B6 & 8I & 08 & STBLCK & ESR & & INEHR N & HDT DIME & \\
\hline 00691 & E3R6 & A & 00 & & STA A & A & \(X\) & STRE IT & \\
\hline 00698 & E3BA & 08 & & & IHX & & & INC AIIIR & \\
\hline 00693 & E3BB & 5 A & & & DEC P & E & & DEC BYTE CDUnt & \\
\hline 00694 & E3EC & 26 & F8 & & ENE & & STPLEK & MDT DINE & \\
\hline 00695 & E3PE & 20 & DH & & ERA & & BILI & & \\
\hline 00696 & & & & * & & & & & \\
\hline 00697 & & & & ***** IN & YFUT & - N & E CHP TD A & REG + ***** & \\
\hline 00698 & 1 & & & * & & & & & \\
\hline 00699 & E3C0 & B6 & 8008 & IMCHR & LIIA A & H & ACIAS & & \\
\hline 00700 & E3C3 & 47 & & & ASR A & A & & & \\
\hline 00701 & E.304 & 24 & FA & & BCO & & INCHR I & IATA REAI'r? & \\
\hline
\end{tabular}

PRGE 014 JBUG

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{\[
\begin{aligned}
& 00720 \\
& 00721
\end{aligned}
\]}} & \multicolumn{6}{|l|}{*****KEYPDARD / DISPLAY REGISTER ASSIGNMENT} \\
\hline & & & - & & & & & \\
\hline 00722 & & 8020 & DISREG & EQU & \$8020 & DISPLAY S & SEGMENTS & REGISTER \\
\hline 00723 & & 8021 & DISCTR & EQU & \$8021 & DISPLAY S & SEGMENTS & COMTRLL \\
\hline 00724 & & 8022 & SCMREG & EQU & \$8022 & KEYBAARD & DISPLAY & SCAN REG \\
\hline 00725 & & 8023 & SCMCTR & EQU & \$8023 & KE'YBLARD & DISPLAY & SCAN ETR \\
\hline 00726 & & 8008 & AEIAS & EQU & \$8008 & ACIA ETRL & LR STAT & TUS REG \\
\hline 00727 & & 8009 & ACIAD & EQU & \$8009 & ACIA XMIT & T OR RCV & REGS \\
\hline 00728 & & & \multicolumn{6}{|l|}{*} \\
\hline 00729 & & & \multicolumn{6}{|l|}{***INTERRUPT YECTIRS \({ }^{*}+{ }^{+}\)} \\
\hline 00730 & & & * & & & & & \\
\hline 00731 & E3F8 & & & ORG & TE3F8 & & & \\
\hline 00732 & E3F8 & E014 & & FDB & I口 & IRD IMTER & PRRUPT VEC & TaR \\
\hline 00733 & E3FA & E032 & & FDE & SWIR & SDFTWARE & INTERRUP & T VECTOR \\
\hline 00734 & E3FC & E019 & & FDB & HIDMMSK & NMI INTER & RRIUPT VEC & TOR \\
\hline 00735 & E3FE & E08D & & FDB & RESTAR & RESTART & INTERRUPT & VECTOR \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|}
\hline I口 & E014 & KEYCL & E148 \\
\hline HIMMSK & E019 & OUTDS3 & E149 \\
\hline TNMI & E023 & KEYDC & E14E \\
\hline NINMK1 & E02D & KEYDC1 & E15B \\
\hline SWIR & E032 & KEYDC： & E169 \\
\hline TZANK & E044 & KEYDC3 & E16D \\
\hline GENA & E 0.54 & KEYDC4 & E17A \\
\hline TDISP & E0．58 & KEYDC6 & E192 \\
\hline ADD3X & E05E & KEYDC？ & E198 \\
\hline GETXB & E063 & KEYDC5 & E1AC \\
\hline SETBR & E06A & KYDCS & E1AF \\
\hline TPIG & E072 & ．JMPTAB & E186 \\
\hline TZOT & E076 & KEYDC8 & E1C6 \\
\hline DISNMI & E084 & KEYDC9 & E1CE \\
\hline RESTAR & E08D & KEYDCH & E1D4 \\
\hline INIT & EORC & KEYDOF & E1D？ \\
\hline CLFLG & E0B2 & KEYDCA & E1DA \\
\hline CLFLG1 & E0B6 & TRACE & E1DD \\
\hline CLRDS & EOC4 & KEYDCB & E1E6 \\
\hline CLRDS1 & EOCE & KEYDCC & E1F7 \\
\hline HDR & E0D？ & KEYDCD & E203 \\
\hline DLY20 & E0DD & KEYDCE & E206 \\
\hline DLY1 & EOEO & KEYDCG & E20c \\
\hline BLDX & E0E4 & KEYDCF & E20E \\
\hline OUTDS & E0FE & KEYDC．\({ }^{\text {d }}\) & E224 \\
\hline qutds 1 & E101 & TGB & E236 \\
\hline 口uTDS2 & E10B & TEC & E241 \\
\hline KEYCL & E12F & KEYDIF & E25B \\
\hline KEYCL1 & E13A & KEYDEF & E261 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline KEYD3F & E266 & DIGTBL & E3CA \\
\hline MDIS & E269 & KEYTBL & E3DC \\
\hline MDISO & E271 & DISREG & 8020 \\
\hline MDIS1 & E27E & DISCTR & 8021 \\
\hline MDISE & E29月 & SCNREG & 8022 \\
\hline MIMC & E2A4 & SCNCTR & 8023 \\
\hline REGST & E2C6 & HCIAS & 8008 \\
\hline REGSTO & E2D0 & ACIAD & 8009 \\
\hline REGST1 & E2D？ & Iロv & F000 \\
\hline REGSTE & E2F0 & BEGA & R002 \\
\hline REGST3 & E307 & ENDA & A004 \\
\hline REGST4 & E311 & MID & A006 \\
\hline REGSTS & E314 & SP & A008 \\
\hline REGSTT 5 & E31C & TEMP 1 & AOOR \\
\hline REGSTT & E322 & IISBUF & AOOC \\
\hline REGST6 & E327 & DIGIN4 & A014 \\
\hline PNTCH & E32F & DIGIN8 & A015 \\
\hline PUNMD 10 & E339 & MFLAG & A016 \\
\hline PuMD25 & E349 & RFLAG & H017 \\
\hline Pund 30 & E360 & MFLAG & A019 \\
\hline םUTCH & E．37A & TEMP2 & A019 \\
\hline DUTC1 & E37B & XKEYBF & A01R \\
\hline PIJN & E387 & SCACMT & A01C \\
\hline PriLdr & E38D & VFLAG & A010 \\
\hline LDAD & E395 & BPADR & A01E \\
\hline BILD & E39A & XISSBUF & A020 \\
\hline RDBLCK & E3A． 5 & EPTAB & A022 \\
\hline STBLCK & E386 & & \\
\hline INCHR & E3C0 & & \\
\hline
\end{tabular}

\title{
APPENDIX 2 \\ ASSEMBLY DRAWINGS AND PARTS LIST
}
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{5}{|c|}{MEK6800D2 Keyboard/Display Module Parts List} \\
\hline ITEM & NUMBER REQUIRED & DESCRIPTION & CATALOG NUMBER & DESIGNATION \\
\hline 1 & 3 & Integrated Circuit: Peripheral Driver & MC75452P & U7, U8, U9 \\
\hline 2 & 6 & Integrated Circuit: 7Segment LED Display (Litronix or Monsanto) & \begin{tabular}{l}
Litronix DL704 \\
Monsanto MAN72 or 74
\end{tabular} & U1 - U6 \\
\hline 3 & 1 & Integrated Circuit: Dual 4-Channel Data Selector & MC14539BCP & U10 \\
\hline 4 & 1 & Integrated Circuit: Dual Monostable Multivibrator & MC14538BCP & U11 \\
\hline 5 & 2 & Integrated Circuit: Dual D Flip-Flop & MC14013BCP & U12, U18 \\
\hline 6 & 1 & Integrated Circuit: Quad 2-Input AND Gate & MC14081BCP & U13 \\
\hline 7 & 1 & Integrated Circuit: Quad Analog Switch & MC14016BCP & U14 \\
\hline 8 & 1 & Integrated Circuit: Quad Op-Amp & MC3301P & U16 \\
\hline 9 & 1 & Integrated Circuit: Dual Line Receiver & MC75140P1 & U17 \\
\hline 10 & 1 & Integrated Circuit: Seven Stage Ripple Counter & MC14024BCP & U19 \\
\hline 11 & 1 & Integrated Circuit: Analog Multiplexer/Demultiplexer & MC14053BCP & U20 \\
\hline 12 & 7 & Transistor, PNP & MPS2907 & Q1 - Q7 \\
\hline 13 & 1 & Capacitor: \(100 \mu \mathrm{~F}, 16\) volts & & C1 \\
\hline 14 & 14 & Capacitor: \(0.1 \mu \mathrm{~F}\) & & \[
\begin{gathered}
\mathrm{C} 2, \mathrm{C} 5, \mathrm{C} 9, \mathrm{C} 10, \mathrm{C} 14, \\
\mathrm{C} 16-\mathrm{C} 23, \mathrm{C} 25
\end{gathered}
\] \\
\hline 15 & 2 & Capacitor: \(0.05 \mu \mathrm{~F}\) & & C6, C13 \\
\hline 16 & 3 & Capacitor: \(0.001 \mu \mathrm{~F}\) & & C3, C4, C24 \\
\hline 17 & 3 & Capacitor: \(0.002 \mu \mathrm{~F}\) & & C7, C8, C15 \\
\hline 18 & 1 & Capacitor: 2400 pF Dipped Duramica & & C11 \\
\hline 19 & 7 & Resistor: \(4700 \Omega, 1 / 4 \mathrm{~W}, 5 \%\) & & \[
\begin{gathered}
\text { R1, R4, R7, R10 } \\
\text { R13, R16, R19 }
\end{gathered}
\] \\
\hline 20 & 29 & Resistor: \(10 \mathrm{k} \Omega, 1 / 4 \mathrm{~W}, 5 \%\) & & \[
\begin{gathered}
\text { R2, R5, R8, R11, R14, } \\
\text { R17, R20, R22-34, R46, } \\
\text { R49, R53, R55, R56, } \\
\text { R59, R60, R61, R57 }
\end{gathered}
\] \\
\hline 21 & 7 & Resistor: \(68 \Omega, 1 / 4 \mathrm{~W}, 5 \%\) & & R3, R6, R9, R12,
R15, R18, R21 \\
\hline 22 & 2 & Resistor: \(27 \mathrm{k} \Omega, 1 / 4 \mathrm{~W}, 5 \%\) & & R35, R40 \\
\hline 23 & 8 & Resistor: \(100 \mathrm{k} \Omega, 1 / 4 \mathrm{~W}, 5 \%\) & & \[
\begin{aligned}
& \text { R37, R38, R39, R41, } \\
& \text { R43, R47, R54, R58 }
\end{aligned}
\] \\
\hline 24 & 2 & Resistor: \(100 \Omega, 1 / 4 \mathrm{~W}, 5 \%\) & & R48, R51 \\
\hline 25 & 2 & Resistor: \(1000 \Omega, 1 / 4 \mathrm{~W}, 5 \%\) & & R52, R62 \\
\hline 26 & 2 & Resistor: \(180 \mathrm{k} \Omega, 1 / 4 \mathrm{~W}, 5 \%\) & & R36, R42 \\
\hline 27 & 3 & Resistor: \(22 \mathrm{k} \Omega, 1 / 4 \mathrm{~W}, 5 \%\) & & R44, R45, R50 \\
\hline 28 & 24 & Switch (Stackpole) & LO - PR05 & S1-S24 \\
\hline 29 & 16 & Keytops, Double-Shot, Molded, White (Stackpole) & \[
\begin{gathered}
\text { Used with S1 - S24, } \\
\text { Item } 32
\end{gathered}
\] & \[
\begin{gathered}
0,1,2,3,4,5,6,7,8,9 \\
\text { A, B, C, D, E, F }
\end{gathered}
\] \\
\hline 30 & 8 & Keytops, Double-Shot, Molded, Blue (Stackpole) & & E, G, L, M, N, P, R, V \\
\hline 31 & 1 & Connector Cable & & \\
\hline 32 & 1 & Printed Wiring Board & & \\
\hline
\end{tabular}

\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{5}{|c|}{MEK6800D2 Microcomputer Module Parts List} \\
\hline ITEM & NUMBER REQUIRED & DESCRIPTION & CATALOG NUMBER & DESIGNATION \\
\hline 1 & 1 & Printed Wiring Board & & \\
\hline 2 & None & Integrated Circuit: 3-State Hex Driver (Optional - Reference only) & MC8T97 & U1, U2, U3 \\
\hline 3 & None & Integrated Circuit: 3-State Transmitter/Receiver (Optional - Reference only) & MC8T26 & U4, U5 \\
\hline 4 & None & Integrated Circuit: 8-Input NAND Gate (Optional - Reference only) & MC7430 & U7 \\
\hline 5 & 1 & Integrated Circuit: Microprocessing Unit (MPU) & MC6800 & U6 \\
\hline 6 & 1 & Integrated Circuit: MCM6830 ROM (JBUG) & SCM44520P & U8 \\
\hline 7 & 1 & Integrated Circuit: 3-State Hex Driver & MC8T96 & U9 \\
\hline 8 & None & Integrated Circuit: Electrically Programmable ROM (Optional - Reference only) & MCM68708 & \begin{tabular}{l}
U10, U12 \\
(Alternate)
\end{tabular} \\
\hline 9 & None & Integrated Circuit: Programmable ROM (Optional - Reference only) & MCM7641 & \begin{tabular}{l}
U10, U12 \\
(Alternate)
\end{tabular} \\
\hline 10 & None & Integrated Circuit: Mask Programmed ROM (Optional - Reference only) & MCM68316E & \begin{tabular}{l}
U10, U12 \\
(Alternate)
\end{tabular} \\
\hline 11 & 1 & Integrated Circuit: One-of-Eight Decoder & MC74155P & U11 \\
\hline 12 & 3 & Integrated Circuit: Random Access Memory (RAM) (128x8) & MCM6810 & U13, U14, U16 (U18, U19 Optional) \\
\hline 13 & 1 & Integrated Circuit: 614.4 kHz Clock & MC6871B & U15 \\
\hline 14 & 1 & Integrated Circuit: 12-Bit Binary Counter & MC14040BCP & U17 \\
\hline 15 & 2 & Integrated Circuit: Peripheral Interface Adapter (PIA) & MC6820 & U20, U21 \\
\hline 16 & 1 & Integrated Circuit: Quad 2-Input NAND Gate & MC7400P & U22 \\
\hline 17 & 1 & Integrated Circuit: Asynchronous Communications Interface Adapter (ACIA) & MC6850 & U23 \\
\hline 18 & 1 & Integrated Circuit: Dual D Flip-Flop & MC7479P & U24 \\
\hline 19 & 1 & Integrated Circuit: Binary Counter & MC8316P & U25 \\
\hline 20 & 1 & Capacitor: \(100 \mu \mathrm{~F}, 16\) volt & & C1 \\
\hline 21 & 22 & \begin{tabular}{l}
Capacitor: \(0.1 \mu \mathrm{~F}\) \\
(Note: Ref. Designations C20 and C21 are not used)
\end{tabular} & & \(\mathrm{C} 2-\mathrm{C} 19, \mathrm{C} 22-\mathrm{C} 25\) \\
\hline 22 & None & Diode, Zener, 5 -volt (Optional - Reference only) & 1N4733 & CR1 \\
\hline 23 & 1 & Transistor, NPN & MPS2222 & Q1 \\
\hline 24 & 18 & Resistor: \(10 \mathrm{k} \Omega, 1 / 4 \mathrm{~W}, 5 \%\) & & R1, R6-R22 \\
\hline 25 & 3 & Resistor: \(3300 \Omega, 1 / 4 \mathrm{~W}, 5 \%\) & & R2, R3, R4 \\
\hline 26 & None & Resistor: \(68 \Omega, 1.0 \mathrm{~W}, 5 \%\) (Optional - Reference only) & & R5 \\
\hline 27 & None & Capacitor: \(160 \mu \mathrm{~F}, 16\) volt (Optional - Reference only) & & \[
\begin{gathered}
\text { C26, C27 } \\
\text { R20 - R22 }
\end{gathered}
\] \\
\hline 28 & 10 & Socket, 24-Pin (Robinson-Nugent or Equiv) & ICN-246-S4T & \\
\hline 29 & 3 & Socket, 40-Pin (Robinson-Nugent or Equiv) & ICN-406-S4T & \\
\hline 30 & 1 & Switch, Pushbutton (Control) & B8600 & Reset \\
\hline 31 & 1 & Cap, Pushbutton Switch (Control) & & \\
\hline 32 & None & \begin{tabular}{l}
Connector, 86-Pin (SAE) \\
(Optional - Reference only)
\end{tabular} & SAC 43D/1-2 & (For P1) \\
\hline 33 & None & Connector, Edge, 50-Pin (SAE) (Optional - Reference only) & CPH7000 - 50 ST & (For J1) \\
\hline
\end{tabular}


\section*{APPENDIX 3}

\section*{SCHEMATIC DIAGRAMS}



\section*{APPENDIX 4 \\ POWER SUPPLY INFORMATION}

\section*{RECTIFIER ASSEMBLY FOR REGULATED POWER SUPPLY}


Note: Ground filter capacitor return lead near negative terminal of rectifier to minimize ground loops.


R: used to divert IC regulator bias current and determines at what output current level Q1 begins
\[
\text { conducting. } 0<R \leqslant \frac{V_{\mathrm{BEON}(\mathrm{Q} 1)}}{I_{\mathrm{BIAS}(\mathrm{IC} 1)}} ; \mathrm{R}_{\mathrm{SC}} \approx \frac{0.6 \mathrm{~V}}{\operatorname{ISC}(\mathrm{Q1})} ; \operatorname{ISCTOT}=\operatorname{ISC}(\mathrm{Q} 1)+\operatorname{ISC}(\mathrm{IC} 1)
\]

Note: The Regulator Assembly is capable of supplying 5 A with \(2.5^{\circ} \mathrm{C} / \mathrm{W}\) and \(1^{\circ} \mathrm{C} / \mathrm{W}\) heatsink on IC1 and Q1 respectively ( \(T_{A}=70^{\circ} \mathrm{C}\) ).

Refer to the Motorola VOLTAGE REGULATOR HANDBOOK for additional information

NOTES

\section*{NOTES}

NOTES



MEKEBOOER

\section*{EVALUATION KIT II} MANUAL```


[^0]:    ${ }^{1}$ It is a characteristic of the display routine that the value displayed for the Stack Pointer is seven less than the actual value. ${ }^{2}$ In this manual, hexadecimal data is identified by preceeding it with a dollar sign symbol, $\$$

[^1]:    DIR $=$ Direct Addressing Mode
    EXT
    IMM = Immediate Addressing Mode

[^2]:    ${ }^{3}$ This procedure assumes the program is in RAM since breakpoints are handled by substituting an SWI for the op-code. If the program to be traced is entirely in ROM, use a convenient RAM location to insert a jump to the desired ROM address. Then set a breakpoint at the address of the jump instruction and proceed as above.
    ${ }^{4}$ It is a characteristic of the Trace function that all breakpoints in effect at the time Trace is invoked will be removed and must be re-installed following exit from Trace.

[^3]:    ${ }^{5}$ The circuitry provided with the kit will accommodate speed variation of approximately $\pm 25 \%$.
    ${ }^{6}$ Logical ones and zeros will be alternatively referred to as Marks and Spaces, respectively, in accordance with serial data transmission conventions.

