## Z80 PROGRAMMING MANUALV2.0

## TABLE OF CONTENTS

| SECTION | PARAGRAPH |  |
| :--- | :--- | :---: |
| NUMBER | NUMBER | TITLE |

1
1-1
1-3
1-5
1-6
1-7
1-8
1-9
1-10
1-11
1-12
1-13
1-15

2
2-1
2-3
2-4
2-5
2-6
2-7
2-8
2-9
2-10
2-13
2-14
2-15
2-16
2-17
2-20
2-29
2-32

Z80 CPU ARCHITECTURE 1-1
INTRODUCTION 1-1
CPU REGISTERS 1-1
SPECIAL PURPOSE REGISTERS 1-1
Program Counter (PC) 1-1
Stack Pointer (SP) 1-2
Two Index Registers (IX \& IY) 1-2
Interrupt Page Address Register (I) 1-2
Memory Refresh Register (R) 1-3
ACCUMULATOR AND FLAG REGISTERS 1-3
GENERAL PURPOSE REGISTERS 1-3
ARITHMETIC \& LOGIC UNIT (ALU) 1-3
INSTRUCTION REGISTER AND CPU CONTROL 1-4

Z80 INSTRUCTION SET 2-1
INTRODUCTION 2-1
INSTRUCTION SET FEATURES 2-1
ADDRESSING MODES 2-1
Immediate Addressing 2-1
Immediate Extended Addressing 2-1
Modified Page Zero Addressing 2-2
Relative Addressing 2-2
Extended Addressing 2-3
Indexed Addressing 2-3
Register Addressing 2-4
Implied Addressing 2-4
Register Indirect Addressing 2-4
Bit Addressing 2-4
Stack Pointer Addressing 2-5
Subroutine Addressing 2-6
Subroutine Use of The Stack 2-7
Z80 STATUS INDICATORS (FLAGS) 2-8

## TABLE OF CONTENTS (Contd.)

SECTION PARAGRAPH ..... PAGE
NUMBER NUMBER TITLE NUMBER
2 (contd.) 2-332-342-382-392-47
2-48
2-53
2-552-562-572-632-642-692-70
2-71
2-72
2-732-762-772-782-872-91
2-92
2-93
2-952-962-97
2-98

## TABLE OF CONTENTS (Contd.)

SECTION PARAGRAPH PAGE
NUMBER NUMBER TITLE ..... NUMBER
APPENDIX B MOSTEK ASSEMBLER STANDARD PSEUDO-OPS
B B-1 INTRODUCTION ..... B-1
APPENDIX C MOSTEK STANDARD Z8O OBJECT CODE FORMAT
C C-1 INTRODUCTION ..... C-1
C-4 DATA RECORD FORMAT (TYPE 00) ..... C-1
C-5 END-OF-FILE RECORD (TYPE O1) ..... C-1
C-6 INTERNAL SYMBOL RECORD (TYPE 02) ..... C-2
C-7 EXTERNAL SYMBOL RECORD (TYPE O3) ..... C-2
C-9 RELOCATING INFORMATION RECORD (TYPE 04) C-3 ..... C-10
MODULE DEFINITION RECORD (TYPE 05) ..... C-3
APPENDIX D REFERENCE TABLES

## LIST OF FIGURES

FIGURE NO. ..... TITLE
PAGE NO.
1-1 Z80 CPU Block Diagram ..... 1-1
1-2Z80 CPU Register Configuration1-2

## LIST OF TABLES

| TABLE NO. | TITLE | PAGE N0. |
| :--- | :--- | :---: |
| $2-1$ | Interrupt Enable/Disable Flip Flops | $2-14$ |

## PREFACE

This manual is designed to help the user program the $Z 80$ microcomputer in assembly language. It also serves as a standard for the $Z 80$ Assembly language.

It is assumed that the user has a background in logic and some experience with programming.

The manual consists mainly of a brief general description of the $Z 80 \mathrm{CPU}$ architecture from the programmer's point of view and a detailed description of the Z80 instruction set. The description of the instruction set includes a description of the set's main features, specific information about assembly language syntax, and detailed descriptions of each of the $Z 80$ opcodes. The manual also contains several appendices. Appendix $A$ is an alphabetical list of the $Z 80$ opcodes. Appendix $B$ provides details of the Mostek assembler standard pseudo-ops. Appendix $C$ describes the Mostek standard Z80 object code format. Appendix D provides binary, hexadecimal, and ASCII reference tables.

## SECTION 1

## Z80 CPU ARCHITECTURE

## 1-1. INTRODUCTION.

1-2. A block diagram of the internal architecture of the $Z 80 \mathrm{CPU}$ is shown in Figure 1-1. The diagram shows all of the major elements in the CPU and it should be referred to throughout the following description.

Figure 1-1. Z80 CPU Block Diagram

1-3. CPU REGISTERS.


1-4. The $Z 80$ CPU contains 208 bits of R/Wmemory that are accessible to the programmer. Figure 1-2 illustrates how this memory is configured into eighteen 8-bit registers and four 16-bit registers. All $Z 80$ registers are implemented using static RAM. The registers include a set of special purpose registers, two sets of accumulator and flag registers, and two sets of six general purpose registers which may be used individually as 8-bit registers or in pairs as 16-bit registers.

1-5. SPECIAL PURPOSE REGISTERS.

1-6. Program Counter (PC). The program counter holds the 16 -bit address of the current instruction being fetched from memory. The PC is automatically incremented after its contents have been transferred to the address lines. When a program jump occurs, the new value is automatically placed in the PC, overriding the incrementer.

1-7. Stack Pointer (SP). The stack pointer holds the 16-bit address of the current top of a stack located anywhere in external system RAM memory. The external stack memory is organized as a last-in first-out (LIFO) file. Data can be pushed onto the stack from specific CPU registers or popped off of the stack into specific CPU registers through the execution of PUSH and POP instructions. The data popped from the stack is always the last data pushed onto it. The stack allows simple implementation of multiple level interrupts, unlimited subroutine nesting and simplification of many types of data manipulation.

Figure 1-2. Z80 CPU Register Configuration



1-8. Two Index Registers (IX \& IY). The two independent index registers hold a 16-bit base address that is used in indexed addressing modes. In this mode, an index register is used as a base to point to a region in memory from which data is to be stored or retrieved. An additional byte is included in indexed instructions to specify a displacement from this base. This displacment is specified as a two's complement signed integer. This mode of addressing greatly simplifies many types of programs, especially where tables of data are used.

1-9. Interrupt Page Address Register (I). The $Z 80$ CPU can be operated in a mode where an indirect call to any memory location can be achieved in response to an interrupt. The I Register is used for this purpose to store the high order 8-bits of the indirect address while the interrupting device provides the lower 8-bits of the address. This feature allows interrupt routines to be dynamically located anywhere in memory with absolute minimal access time to the routine.

1-10. Memory Refresh Register (R). The Z80 CPU contains a memory refresh counter to enable dynamic memories to be used with the same ease as static memories. This 7 -bit register is automatically incremented after each instruction fetch. The data in the refresh counter is sent out on the lower portion of the address bus along with a refresh control signal while the CPU is decoding and executing the fetched instruction. This mode of refresh is totally transparent to the programmer and does not slow down the CPU operation. The programmer can load the $R$ register for testing purposes, but this register is normally not used by the programmer.

1-11. ACCUMULATOR AND FLAG REGISTERS. The CPU includes two independent 8-bit accumulators and associated 8-bit arithmetic or logical operations while the flag register indicates specific conditions for 8 or 16-bit operations, such as indicating whether or not the result of an operation is equal to zero. The programmer selects the accumulator and flag pair that he wishes to work with a single exchange instruction so that he may easily work with either pair.

1-12. GENERAL PURPOSE REGISTERS. There are two matched sets of general purpose registers, each set containing six 8-bit registers that may be used individually as 8 -bit registers or as 16 -bit register pairs by the programrner. One set is called BC, DE and HL while the complementary set is called BC', DE' and HL'. At any one time the programmer can select either set of registers to work with through a single exchange command for the entire set. In systems where fast interrupt response is required one set of general purpose registers and an accumulator/flag register may be reserved for handling this very fast routine. Only a simple exchange command need be executed to go between the routines. This greatly reduces interrupt service time by eliminating the requirement for saving and retrieving register contents in the external stack during interrupt or subroutine processing. These general purpose registers are used for a wide range of applications by the programmer. They also simplify programming, especially in ROM based systems where little external read/write memory is available.

1-13. ARITHMETIC \& LOGIC UNIT (ALU).

1-14. The 8-bit arithmetic and logical instructions of the CPU are executed in the ALU. Internally the ALU communicates with the registers and the external data bus on the internal data bus. The type of functions performed by the ALU include:Logical OrLogical EXCLUSIVE ORCompare
Left or right shifts or rotates (arithmetic and logical)
Increment
Decrement
Set bit
Reset bit
Test bit
1-15. INSTRUCTION REGISTER AND CPU CONTROL.
1-16. As each instruction is fetched from memory, it is placed in the instructioregister and decoded. The control section performs this function and then generateand supplies all of the control signals necessary to read or write data from or $t$the registers, controls the $A L U$ and provides all required external control signals

## SECTION 2

## Z80 INSTRUCTION SET

## 2-1. INTRODUCTION.

2-2. The $Z 80$ instruction set of 158 instructions can best be described by first discussing in general the main features. These features include its addressing modes; status and flags; interrupt modes; load and exchange instructions; block transfer and search instructions; arithmetic and logical instructions; rotate and shift insțructions; bit manipulation instructions; jump, call, and return instructions; input/ output instruction; and miscellaneous instructions. Included in the discussion of the addressing modes are descriptions of subroutines and subroutine use of the stack. Following this general description of the instruction set, specific information about the syntax of the assembly language is provided. Then each instruction is described in detail in alphabetical order.

## 2-3. INSTRUCTION SET FEATURES.

2-4. ADDRESSING MODES. Most of the $Z 80$ instructions operate on data stored in internal CPU registers, external memory or in the I/O ports. Addressing refers to how the address of this data is generated in each instruction. The following paragraphs gives a brief summary of the types of addressing used in the Z80. Many instructions include more than one operand (such as arithmetic instructions or loads). In these cases, two types of addressing may be employed. For example, load can use immediate addressing to specify the destination.

2-5. Immediate Addressing. In this mode of addressing the byte following the 0 p code in memory contains the actual operand.
\(\left.\begin{array}{|c|}\hline OP Code <br>
\hline Operand <br>

\hline\end{array}\right\}\)|  |
| :--- |

Examples of this type of instruction would be to load the accumulator with a constant, where the constant is the byte immediately following the OP code.

2-6. Immediate Extended Addressing. This mode is merely an extension of immediate addressing in that the two bytes following the OP code are the operand.

| OP Code |
| :---: |
| Operand |
| one or two bytes |
| Operand |

Examples of this type of instruction would be to load the HL register pair (16bit register) with 16 bits (2 bytes) of data.

2-7. Modified Page Zero Addressing. The $Z 80$ has a special single byte call instruction to any of 8 locations in page zero of memory. This instruction (which is referred to as a restart) sets the PC to an effective address in page zero. The value of this instruction is that it allows a single byte to specify a complete 16-bit address where commonly called subroutines are located, thus saving memory space.
OP Code one byte

```
b
Effective address is (b5 b
```

2-8. Relative Addressing. Relative addressing use one byte of data following the OP code to specify a displacement from the existing program to which a program jump can occur. This displacement is a signed two's complement number that is added to the address of the OP code of the following instruction.


The value of relative addressing is that it allows jumps to nearby locations while only requiring two bytes of memory space. For most programs, relative jurnps are by far the most prevalent type of jump due to the proximity of related program segments. Thus, these instructions can significantly reduce memory space requirements. The signed displacement can range between +127 and -128 from $A+2$. This allows for a
total displacement of +129 to -126 from the jump relative $O P$ code address. Another major advantage is that it allows for relocatable code.

2-9. Extended Addressing. Extended Addressing provides for two bytes (16 bits) of address to be included in the instruction. This data can be an address to which a program can jump or it can be an address where an operand is located.

| $O P$ Code |
| :--- |
| Low order Address or Low order operand |
| High Order Address or high order operand |

Extended addressing is required for a program to jump from any location in memory to any other location, or load and store data in any memory location. When extended addressing is used to specify the source or destination address of an operand, the notation ( $n n$ ) will be used to indicate the content of memory at $n n$, where $n n$ is the 16 -bit address specified in the instruction. This means that the two bytes of address nn are used as a pointer to memory location. The use of the parentheses always means that the value enclosed within them is used as a pointer to a memory location. For example, (1200) refers to the contents of memory at location 1200.

2-10. Indexed Addressing. In this type of addressing, the byte of data following the Op code contains a displacement which is added to one of the two index registers (the Op code specifies which index register is used) to form a pointer to memory. The contents of the index register are not altered by this operation.


2-11. An example of an indexed instruction would be to load the contents of the memory location (Index Register + Displacement) into the accumulator. The displacement is a signed two's complement number. Indexed addressing greatly simplifies programs using tables of data since the index register can point to the start of any table. Two index registers are provided since very often operations require two or more tables. Indexed addressing also allows for relocatable code.

2-12. The two index registers in the $Z 80$ are referred to as IX and IY. To indicate indexed addressing the notation:
(IX+d) or (IY+d)
is used. Here $d$ is the displacment specified after the $O P$ code. The parentheses indicate that this value is used as a pointer to external memory.

2-13. Register Addressing. Many of the Z80 OP codes contain bits of information that specify which CPU register is to be used for an operation. An example of register addressing would be to load the data in register $B$ into register $C$.

2-14. Implied Addressing. Implied addressing refers to operations where the Op code automatically implies one or more CPU registers as containing the operands. An example is the set of arithmetic operations where the accumulator is always implied to the destination of the results.

2-15. Register Indirect Addressing. This type of addressing specifies a 16-bit CUP register pair (such as HL ) to be used as a pointer to any location in memory. This type of instruction is very powerful and it is used in a wide range of applications.

OP Code one or two bytes

An example of this type of instruction would be to load the accumulator with the data in the memory location pointed to by the HL register contents. Indexed addressing is actually a form of register indirect addressing except that a displacement is added with indexed addressing. Register indirect addressing allows for very powerful but simple to implement memory accesses. The block move and search commands in the Z80 are extensions of this type of addressing where automatic register incrementing, decrementing and comparing have been added. The notation for indicating register indirect addressing is to put parentheses around the name of the register that is to be used as the pointer. For example, the symbol
specifies that the contents of the HL register are to be used as a pointer to memory location. Often register indirect addressing is used to specify 16 -bit operands. In this case, the register contents point to the lower order portion of the operand while the register contents are automatically incremented to obtain the upper portion of the operand.

2-16. Bit Addressing. The $Z 80$ contains a large number of bit set, reset and test instructions. These instructions allow any memory location or CPU register to be
specified for a bit operation through one of three previous addressing modes (register, indirect and indexed) while three bits in the OP code specify which of the eight bits is to be manipulated.

2-17. Stack Pointer Addressing. Memory locations may be addressed in the 16-bit stack pointer register (SP). There are two stack operations which may be performed:

1. PUSH, which puts data into a stack,
2. POP, which retrieves data from a stack.

Note that the stack area must reside in read/write memory. The stack pointer is initialized to the top location in the stack at the start of a program. In a stack operation a 16-bit register pair is transferred to or from the stack.

2-18. For the PUSH operation the contents of the register pair are transferred to the Stack:

1. The most significant 8-bits of data are stored at the memory address less one than the contents of the stack pointer.
2. The least significant 8 bits of data are stored at the memory address less two than the contents of the stack pointer.
3. The stack pointer is automatically decremented by two.

| PUSH BC |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| stack before push |  |  | Mem Addr | stack after |  | push |
| SP | $\longrightarrow 00$ |  | 01EF |  | 00 |  |
|  | 00 |  | 01FE |  | 7A |  |
|  | 00 |  | 01FD |  | 40 | - SP |
|  | 00 |  | 01FC |  | 00 |  |
| B |  | C |  | B |  | C |
| 7 |  | 40 |  | 7A |  | 40 |

2-19. For the POP operation, 16 bits of data are taken from the stack and placed in the 16-bit register pair:

1. The second register of the pair (or the least significant byte of the pair) is loaded from the memory address held in the stack pointer.
2. The first register of the pair (or the most significant byte of the pair)
is loaded from the memory address one greater than the address held in the stack pointer.
3. The stack pointer is automatically incremented by two.

stack after POP

| 00 |
| :---: |
| 7 A |
| 40 |
| 00 |


| $H$ | $L$ |
| :--- | :--- |
| $7 A$ | 40 |

2-20. Subroutine Addressing.

2-21. Subroutines are blocks of instructions that can be called during the execution of a sequence of instructions. Subroutines can be called from main programs or from other subroutines. A subroutine is entered by the CALL opcode as in:

CALL REWIND
2-22. Parameters such as those used by the macros are not used with subroutines. When a call instruction is encountered during execution of a program, the PC is changed to the first instruction of the subroutine. The subsequent address of the invoking program is pushed on the stack. Control will return to this point when the subroutine is finished. The processor continues to execute the subroutine until it encounters a RET (return) instruction. At this point the return address is popped off the stack into the PC, and the processor returns to the address of the instruction following the CALL, to continue execution from that point.

2-23. Subroutines of any size can be invoked from programs or other subroutines of any size, without restriction. Care must be taken when nesting subroutines (subroutines within subroutines) that pushes and pops remain balanced at each level. If the processor encounters a RET with an un-popped push on the stack, the PC will be set to a meaningless address rather than to the next instruction following the CALL.

2-24. Tradeoffs must be considered between:

1. Using a block of code repetitively in line, and
2. calling the block repetitively as a subroutine.

2-25. Program size can usually by saved by using the subroutine. If the repetitive slock contains $N$ bytes and it is repeated on $M$ occasions in the program,

1. $M x N$ bytes would be used in direct programming, while
2. 3 M (for CALLS)
$+n$ (for the block)
+1 (for the RET)
$=3 M+N+1$ bytes would be required if using a subroutine.

2-26. For example, for a block of 20 bytes used 5 times, in-line programming would require 100 bytes while a subroutine would require 36 .

2-27. An added advantage of subroutines is that with careful naming, program structures become clearer, easier to read and easier to debug and maintain. Subroutines written for one purpose can be employed elsewhere in the programs requiring the same functions.

2-28. Subroutines differ from Macros in several ways:

1. Subroutine code is assembled into an object program only once although it may be called many times. Macro code is assembled in line every place the macro is used.
2. Registers and pointers required by a subroutine must be set up before the CALL. No parameters are used and no argument string can be issued. Macros, through their use of parameters, can modify the settings of registers on each occurrence.

2-29. Subroutine Use Of The Stack. When a call to a subroutine is executed, the contents of the program counter are pushed onto the stack automatically. Recall that the program counter contains the next memory address to be executed. After the PC is pushed onto the stack, the starting address of the subroutine is placed into the PC and then branch to the subroutine, a return instruction pops the address off the stack into the PC, and control is transferred to the memory address after the call. These operations are automatic when the CALL and RET instructions are executed.

2-30. Note that parameters can be passed to a subroutine because the stack and stack pointer can be manipulated and updated by special $Z 80$ instructions.

2-31. The save type of operation as described for a subroutine also occurs for external interrupts monitored by the CPU.

## 2-32. Z80 STATUS INDICATORS (FLAGS).

2-33. Flag Register. The flag register ( $F$ and $F^{\prime}$ ) supplies information to the user regarding the status of the $Z 80$ at any given time. The bit positions for each flag are shown below:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $S$ | $Z$ | $X$ | $H$ | $X$ | $P / V$ | $N$ | $C$ |

WHERE:

$$
\begin{aligned}
C & =\text { CARRY FLAG } \\
N & =\text { ADD/SUBTRACT FLAG } \\
\text { P/V } & =\text { PARITY/OVERFLOW FLAG } \\
H & =\text { HALF-CARRY FLAG } \\
Z & =Z E R O \text { FLAG } \\
S & =\text { SIGN FLAG } \\
X & =\text { NOT USED }
\end{aligned}
$$

Each of the $Z 80$ Flag Registers contains 6 bits of status information which are set or reset by CPU operations. (Bits 3 and 5 are not used.) Four of these bits are testable ( $C, P / V, Z$ and $S$ ) for use with conditional jump, call or return instructions. Two flags are not testable ( $\mathrm{H}, \mathrm{N}$ ) and are used for BCD arithmetic.

2-34. Carry Flag (C). The carry bit is set or reset depending on the operation being performed. For ADD instructions that generate a carry and SUBTRACT instructions that generate a borrow, the Carry Flag will be set. The Carry Flag is reset by an ADD that does not generate a carry and a SUBTRACT that does not generate a borrow. This saved carry facilitates software routines for extended precision arithmetic. Also, the 'DAA' instruction will set the Carry Flag if the conditions for making the decimal adjustment are met.

2-35. For instructions RLA, RRA, RL and RR, the carry bit is used as a link bet-
ween the LSB and MSB for any register or memory location. During instructions RLCA, RLC $s$ and SLA $s$, the carry contains the last value shifted out of bit 7 of any register or memory locations. During instructions RRCA, RRC $s$, SRA $s$ and SRL $s$ the carry contains the last value shifted out of bit 0 of any register or memory location.

2-36. For the logical instructions $A N D s, O R s$ and $X O R s$, the carry will be reset.

2-37. The Carry Flag can also be set (SCF) and complemented (CCF).

2-38. Add/Subtract Flag (N). This flag is used by the decimal adjust accumulator instruction (DAA) to distinguish between ADD and SUBTRACT instructions. For all ADD instructions, $N$ will be set to a 1.

2-39. Parity/Overflow Flag. This flag is set to a particular state depending on the operation being performed.

2-40. For arithmetic operations, this flag indicates an overflow condition when the result in the Accumulator is greater than the maximum possible number ( +127 ) or less than the minimum possible number (-128). This overflow condition can be determined by examining the sign bits of the operands.

2-41. For addition, operands with different signs will never cause overflow. When adding operands with like signs and the result has a different sign, the overflow flag is set. For example:

| $+120=0111$ | 1000 | ADDEND |
| :--- | :--- | :--- |
| $+105=0110$ | 1001 |  |
| AUGEND |  |  |
| $+225=1110$ | 0001 | $(-95)$ SUM |

The adding of the two numbers together has resulted in a number that exceeds +127 and the two positive operands cause a negative number (-95) which is incorrect. The overflow flag is therefore set.

2-42. For subtraction, overflow can occur for operands of unlike signs. Operands of like sign will never cause overflow. For example:

| -127 | 0111 | 1111 | MINUEND |
| ---: | ---: | ---: | :--- |
| $(-)$-64 1100 0000 | SUBTRAHEND |  |  |
| +191 | 1011 | 1111 | DIFFERENCE |

The minuend sign has changed from a positive to a negative, giving an incorrect difference. Overflow is therefore set. Another method for predicting an overflow is to observe the carry into and out of the sign bit. If there is a carry in and no carry out, or if there is no carry in and a carry out, then overflow has occurred.

2-43. This flag is also used with logical operations and rotate instructions to indicate the parity of the result. The number of 1 bits in a byte are counted. If the total is odd, ODD parity $(P=0)$ is flagged. If the total is even, EVEN parity is flagged ( $P=1$ ).

2-44. During search instructions CPI, CPIR, CPD, and CPDR and block transfer instructions LDI, LDIR, LDD, and LDDR, the P/V flag monitors the state of the byte count register ( BC ). When decrementing, the byte counter results in a zero value, the flag is reset to 0 ; otherwise, the flag is a 1 .

2-45. During LD A,I and LD A,R instructions, the $P / V$ flag will be set with the contents of the interrupt enable flip-flop (IFF2) for storage or testing.

2-46. When inputting a byte from an I/O device, IN $r$, (C), the flag will be adjusted to indicate the parity of the data.

2-47. Half Carry Flag (H). The Half Carry Flag (H) will be set or reset depending on the carry and borrow status between bits 3 and 4 of an 8-bit arithmetic operation. This flag is used by decimal adjust accumulator instruction (DAA) to correct the result of a packed BCD add or subtract operation. The H flag will be set (1) or reset (0) according to the following table:

| H | ADD | SUBTRACT |
| :--- | :--- | :--- |
| 1 | There is a carry from |  |
| Bit 3 to Bit 4 |  |  |$\quad$| There is a borrow from bit 4 |
| :--- |
| 0 | | There is no carry from |
| :--- |
| from Bit 3 to Bit 4 |$\quad$ There is no borrow from bit 4

2-48. Zero Flag (Z). The Zero Flag (Z) is set or reset if the result generated by the execution of certain instructions is a zero.

2-49. For 8-bit arithmetic and logical operations, the $Z$ flag will be set to a 1 if the resulting byte in the Accumulator is zero. If the byte is not zero, the $Z$ flag is reset to 0 .

2-50. For compare (search) instructions, the $Z$ flag will be set to a 'l' if a comparison is made between the value in the Accumulator and the memory location pointed to by the contents of the register pair HL.

2-51. When testing a bit in a register or memory location, the $Z$ flag will contain the complemented state of the indicated bit (see Bit b,s).

2-52. When inputting or outputting a byte between a memory location and an $\mathrm{I} / 0$ device (INI; IND:OUTI and OUTD), if the result of $\mathrm{B}-1$ is zero, the Z flag is set; otherwise, it is reset. Also for byte inputs from I/O devices using $I N r,(C)$, the $Z$ flag is set to indicate a zero byte input.

2-53. Sign Flag (S). The Sign Flag (S) stores the state of the most significant bit of the Accumulator (Bit 7). When the $Z 80$ performs arithmetic operations on signed numbers, binary two's complement notation is used to represent and process numeric information. A positive number is identified by a 0 in bit 7. A negative number is identified by a 1 . The binary equivalent of the magnitude of a positive number is stored in bits 0 to 6 for a total range of from 0 to 127. A negative number is represented by the two's complement of the equivalent positive number. The total range for negative numbers is from -1 to -128.

2-54. When inputting a byte from an $I / 0$ device to a register, $I N r,(C)$, the $S$ flag will indicate either positive $(S=0)$ or negative $(S=1)$ data. The state of the four testable flags is specified as follows:

| $\frac{\text { FLAG }}{\text { Carry }}$ | ON CONDITION | OFF CONDITION |
| :--- | :---: | :---: |
|  | $C$ | NC |
| Zero | $Z$ | NZ |
| Sign | $M$ (minus) | $P$ (plus) |
| Parity | $P E$ (even) | $P O$ (odd) |

2-55. INTERRUPTS. The purpose of an interrupt is to allow peripheral devices to suspend CPU operation in an orderly manner and force the CPU to start a peripheral service routine. Usually this service routine is involvedwith the exchange of data, or status and control information, between the CPU and the peripheral. Once the service routine is completed, the CPU returns to the operation from which it was interrupted.

## 2-56. Interrupt Types. Non-Maskable

A non-maskable interrupt will be accepted at all times by the CPU. When this occurs, the CPU ignores the next instruction that it fetches and instead does a restart to location 0066 H . Thus, it behaves exactly as if it had received a restart instruction but it is to a location that is not one of the 8 software restart locations. A restart is merely a call to a specific address in page 0 of memory.

Maskable
The CPU can be programmed to respond to the maskable interrupt in any one of the possible modes.

Mode 0
This mode is identical to the 8080 A interrupt response mode. With this mode, the interrupting device can place any instruction on the data bus and the CPU will execute it. Thus, the interrupting device provides the next instruction to be executed instead of the memory. Often this will be a restart instruction since the interrupting device only needs to supply a single byte instruction. Alternatively, another instruction such as a 3 byte call to any location in memory could be executed.

The number of clock cycles necessary to execute this instruction is 2 more than the normal number for the instruction. This occurs since the CPU automatically adds 2 wait states to an interrupt response cycle to allow sufficient time to implement an external daisy chain for priority control. After the application of RESET the CPU will automatically enter interrupt Mode 0.

## Mode 1

When this mode has been selected by the programmer, the CPUwill respond to an interrupt by executing a restart to location 0038 H . Thus the response is identical to that for a non-maskable interrupt except that the call location is 0038 H instead of 0066 H . Another difference is that the number of cycles required to complete the restart instruction is 2 more than normal due to the two added wait states.

## Mode 2

This mode is the most powerful interrupt response mode. With a single 8 bit byte from the user, an indirect call can be made to any memory location.

With this mode the programmer maintains a table of 16-bit starting addresses for every interrupt service routine. This table may be located anywhere in memory. When an interrupt is accepted, a 16-bit pointer must be formed to obtain the desired interrupt service routine starting address from the table. The upper 8 bits of this pointer are formed from the contents of the I Register. The I Register must have been previously loaded with the desired value by the programmer, i.e. LD I, A. Note that a CPU reset clears the I register so that it is initialized to zero. The lower eight bits of the pointer must be supplied by the interrupting device. Actually only 7 bits are required from the interrupting device as the least significant bit must be a zero. This is required since the pointer is used to get
two adjacent bytes to form a complete 16-bit service routine starting address, and the addresses must always start in even locations. desired starting address

| Interrupt |  |
| :---: | :---: |
| Service |  |
| Routine | lower order |
| Starting | high order |
| Address |  |
| Table |  |

pointed to by:

| I REG <br> CONTENTS | 7 BITS FROM <br> PERIPHERAL | 0 |
| :--- | :--- | :--- |

The first byte in the table is the least significant (low order) portion of the address. The programmer must obviously fill this table in with the desired addresses before any interrupts are to be accepted.

Note that this table can be changed at any time by the programmer (if it is stored in Read/Write Memory) to allow different peripherals to be serviced by different service routines.

Once the interrupting device supplies the lower portion of the pointer, the CPU automatically pushes the program counter onto the stack, obtains the starting address from the table and does a jump to this address. This mode of response requires 19 clock periods to complete ( 7 to fetch the lower 8 bits from the interrupting device, 6 to save the program counter, and 6 to obtain the jump address).

Note that the $Z 80$ peripheral devices all include a daisy chain priority interrupt structure that automatically supplies the programmed vector to the CPU during interrupt acknowledge. Refer to the Z80 PIO, Z80 SIO, and Z80 CTC manuals for details.

2-57. Interrupt Enable - Disable.

2-58. The $Z 80 \mathrm{CPU}$ has two interrupt inputs, a software maskable interrupt and a non-maskable interrupt. The non-maskable interrupt (NMI) can not be disabled by the programmer and it will be accepted whenever a peripheral device requests it. This interrupt is generally reserved from very important functions that must be serviced whenever they occur, such as an impending power failure. The maskable interrupt (INT) can be selectively enabled or disabled by the programmer. This allows the programmer to disable the interrupt during periods where his program has timing constants that
do not allow it to be interrupted. In the $Z 80$ CPU there are enable flip flops (called $\mathrm{IFF}_{1}$ and $\mathrm{IFF}_{2}$ ) that are set or reset by the programmer using the Enable Interrupt (EI) and Disable Interrupt (DI) instructions. When the $I F F_{1}$ is reset, an interrupt cannot be accepted by the CPU. Table 2-1 summarizes the effect of the different instructions on the two enable flip flops.

2-59. There are two enable flip flops, called $I^{2} F_{1}$ and $I F F_{2}$.

$$
\mathrm{IFF}_{1}
$$

$\mathrm{IFF}_{2}$

Actually disables interrupts
from being accepted.

Temporary storage location
for $\mathrm{IFF}_{1}$.

The state of IFF $_{1}$ is used to actually inhibit interrupts while $\mathrm{IFF}_{2}$ is used as a temporary storage location for $\mathrm{IFF}_{1}$. The purpose of storing the $\mathrm{IFF}_{1}$ will be subsequently explained.

2-60. A reset to the CPU will force both $\mathrm{IFF}_{1}$ and $\mathrm{IFF}_{2}$ to the reset state so that interrupts are disabled. They can then be enabled by an EI instruction at any time by the programmer. When anEI instruction is executed, any pending interrupt request will not be accepted until after the instruction following EI has been executed. This single instruction delay is necessary for cases when the following instruction is a return instruction and interrupts must not be allowed until the return has been completed. The EI instruction sets both $\mathrm{IFF}_{1}$ and $\mathrm{IFF}_{2}$ to the enable state. When an interrupt is accepted by the CPU , both $\mathrm{IFF}_{1}$ and $\mathrm{IFF}_{2}$ are automatically reset, inhibiting further interrupts until the programmer wishes to issue a new EI instruction. Note that for all of the previous cases, IFF $_{1}$ and IFF $_{2}$ are always equal.

2-61. The purpose of $\mathrm{IFF}_{2}$ is to save the status of $\mathrm{IFF}_{1}$ when a non-maskable interrupt occurs. When a non-maskable interrupt is accepted, IFF $_{1}$ is reset to prevent further interrupts until reenabled by the programmer. Thus, after a non-maskable interrupt has been accepted, maskable interrupts are disabled but the previous state of $\mathrm{IFF}_{1}$ has been saved so that the complete state of the CPU just prior to the nonmaskable interrupt can be restored at any time. When a Load Register A with Register I (LD A,I) instruction or a Load Register A with Register R (LD A,R) instruction is executed, the state of $\mathrm{IFF}_{2}$ is copied into the parity flag where it can be tested or stored.

2-62. A second method of restoring the status of $\mathrm{IFF}_{1}$ is thru the execution of a Return from Non-Maskable Interrupt (RETN) instruction. Since this instruction indicates that the non-maskable interrupt service routine is complete, the contents of $\mathrm{IFF}_{2}$ are
now copied back into IFF $_{1}$, so that the status of IFF $_{1}$ just prior to the acceptance of the non-maskable interrupt will be restored automatically.

Table 2-1. Interrupt Enable/Disable Flip Flops

| Action | $\mathrm{IFF}_{1} \mathrm{IFF}_{2}$ |  |  |
| :--- | :---: | :---: | :--- |
| CPU Reset | 0 | 0 |  |
| DI | 0 | 0 |  |
| EI | 1 | 1 |  |
| LD A, I | $\cdot$ | $\cdot$ | $\mathrm{IFF}_{2}$ |
| LD A,R | $-->$ Parity flag |  |  |
| Accept NMI | 0 | $\cdot$ | $\mathrm{IFF}_{2}-->$ Parity flag |
| RETN | 0 | $\cdot$ |  |
| RETI | $\mathrm{IFF}_{2} \cdot$ | $\mathrm{IFF}_{2}-->\mathrm{IFF}_{1}$ |  |
| Accept INT | $\cdot$ | $\cdot$ | $" . "$ indicates no change |

2-63. LOAD AND EXCHANGE INSTRUCTIONS. These instructions move data to and from registers, such as load B from D, load C from memory, store HL into memory, push IX into stack, and exchange AF with AF'.

2-64. BLOCK TRANSFER AND SEARCH INSTRUCTIONS. This group includes several useful instructions.

2-65. The load and increment instruction moves one byte of data from memory pointed to by HL to another memory location pointed to by DE. Both register pairs are automatically incremented and the byte counter ( $B C$ ) is decremented. This instruction is extremely valuable in moving blocks of data.

2-66. Another instruction repeats the load and increment instruction automatically until the byte counter reaches zero. Thus, in one instruction, a block of data, up to 64 K bytes in length, can be moved anywhere in memory.

2-67. The compare and increment instruction compares the contents of the accumulator with that of memory pointed to by HL. The appropriate flag bits are set, HL is automatically incremented, and the byte counter is decremented.

2-68. The compare, increment, and repeat instruction repeats the above instruction until either a match is found or the counter reaches zero.

2-69. ARITHMETIC AND LOGICAL INSTRUCTIONS. These instructions include all the adds
and subtracts, increments, compares, exclusive-ors, etc. The $Z 80$ features the indexed addressing mode and double precision add with carry and subtract with carry.

2-70. ROTATE AND SHIFT INSTRUCTIONS. The $Z 80$ included four rotate accumulator instructions and logical shifts and arithmetic shifts. There are also two rotate digit instructions which are applicable to BCD arithmetic. With these a digit (4 bits) can be rotated with two digits in a memory location.

2-71. BIT MANIPULATION INSTRUCTIONS. There are three basic bit manipulation operations: test bit, set bit, and reset bit.

2-72. JUMP, CALL, AND RETURN. The $Z 80$ has numerous conditional and unconditional jumps, calls, and returns. In addition, the $Z 80$ has several jump relative instructions using relative addressing.

2-73. INPUT/OUTPUT INSTRUCTIONS.

2-74. The Z80 allows for a standard common I/0 routine for all devices by including I/0 instructions that use the $C$ register to contain the $I 0$ device address. Therefore one I/O routine can be used with device address placed into register $C$ before entering the routine. Also instead of being restricted to inputting or outputting to and from the accumulator only, any register can be used.

2-75. The Z 80 has eight block tranfer I/0 instructions which are similar to the memory block transfer instructions. HL is the memory pointer, $C$ is the device pointer, and $B$ is the byte counter. Therefore, an I/0 block transfer can handle up to 256 bytes. Essentially, these commands are a processor implementation of direct memory access (DMA), invoked by a software sequence.

2-76. MISCELLANEOUS FEATURES. The $Z 80$ instruction set also includes a no-operation instruction.

## 2-77. Z80 ASSEMBLY LANGUAGE SYNTAX.

2-78. INTRODUCTION.

2-79. The assembly language of the $Z 80$ is designed to minimize the number of different opcodes corresponding to the set of basic machine operations and to provide for a consistent description of instruction operands. The nomenclature has been defined with special emphasis on mnemonic value and readability.

2-80. An assembly language program, or source program, consists of statements in a sequence which defines the user's program. The statements consist of:

1. labels,
2. opcodes or pseudo-ops
3. operands, and
4. comments.

2-81. Certain rules define how assembly language statements are to appear. A statement has four separate and distinct parts or fields.

LABEL OPCODE OPERANDS COMMENT
e.g.: LOOP: LD HL, VALUE ;GET VALUE

2-82. The first field is the LABEL field. The label is a name used to reference the program counter, another label, or a constant.

2-83. The second field is the OPCODE field. It specifies the operation to be performed. There are $74 \mathrm{Z80}$ opcodes and several pseudo-ops that are standard for the Z 80 . The standard pseudo-ops are described in Appendix B.

2-84. The third field is the OPERAND field. It provides address or data information for the OPCODE field. There may be zero or more operands in the operand field depending on the requirements of the opcode field.

2-85. The fourth field is the COMMENT field. It is used to document a program. The comment field may appear in a statement without the other fields. Comments are ignored by an assembler, but they are printed in the assembly listing.

2-86. Each of the above parts, or fields, must be separated from each other by one or more commas, tabs, or blanks. If more than one operand appears, they must be separated from each other by one or more commas.

2-87. LABELS

2-88. A label is a symbol representing up to 16 bits of information and is used to specify an address or data. By using labels effectively, the user can write assembly language programs more rapidly and make fewer errors.

2-89. A label is composed of one or more characters. If more than 6 characters ar used for the label, only the first 6 will be recognized by a standard assembler The first character of a label must not be a number (0-9) or a restricted character The remaining characters connot include a restricted character. The restricted char acters are:

Control characters ( $0-2 \mathrm{FH}, 7 \mathrm{FH}$ )
Space

$$
\begin{aligned}
& 1() *=,-\cdot / \\
& : ;<=>
\end{aligned}
$$

Note that single dollar sign (\$) is reserved to represent the program counter.

2-90. A label can start in any column if followed by a colon (:). It does no require a colon if started in column one.

2-91. OPCODES. The bulk of this manual describes the $Z 80$ opcodes. Opcodes are to 4 characters long and describe $Z 80$ instructions.

2-92. STANDARD OPERANDS. There may be zero or more operands present in a statemen depending upon the opcode used. An operand which appears in a statement may tak one of the following forms.

1. A generic operand, such as the letter $A$, which stands for the accumulator 2. A constant. The constant must be in the range 0 through OFFFFH. It can be i the following forms:
```
Decimal - Any number may be denoted as decimal by following it with th
        letter 'D'. E.g., 35,249D. However, the assembler will conside
        any number which is undesignated as decimal.
Hexadecimal - must begin with a number (0-9) and end with the letter 'H'
                        E.g., OAF1H
Octal - must end with the letter 'Q' or ' 0 '. E.g., \(377 Q, 2770\)
Binary - must end with the letter 'B. e.g., 0110111B
ASCII - letters enclosed in quote marks will be converted to their ASCI
    equivalent value. E.g., ' \(A\) ' \(=41 \mathrm{H}\)
```

3. A label which appears elsewhere in the program. Note that labels canno be defined by labels which have not yet appeared in the user program for 2-pas assemblers.
E.g.:

LEQU H
H EQU I
I EQU 7 IS NOT ALLOWED.
I EQU 7
H EQU I
L EQU H IS ALLOWED.
4. The symbol $\$$ is used to represent the value of the program counter of the current instruction.
5. Expressions. Expression evaluation capability is a function of the features of a particular assembler. In general, arithmetic and logical expressions are allowed, and parentheses may be used to assure correct evaluation.

2-93. OPERAND NOTATION. The following notation is used in the assembly language:

1) $r$ specifies any one of the following registers: $A, B, C, D, E, H, L$.
2) ( HL ) specifies the contents of memory at the location addressed by the contents of the register pair HL.
3) $n$ specifies a one-byte expression in the range 0 to 255 . $n n$ specifies a two byte expression in the range 0 to 65535.
4) d specifies a one-byte expression in the range ( $-128,127$ ).
5) ( $n n$ ) specifies the contents of memory at the location addressed by the two-byte expression $n n$.
6) b specifies an expression in the range (0.7).
7) e specifies a one-byte expression in the range ( $-126,129$ ).
8) cc specifies the state of the flags for conditional JR and JP instructions.
9) $q q$ specifies any one of the register pairs $B C, D E, H L$ or $A F$.
10) ss specifies any one of the following register pairs: $B C, D E, H L, S P$.
11) pp specifies any one of following register pairs: $B C, D E, I X, S P$.
12) $r r$ specifies any one fo the following register pairs: $B C, D E, I Y, S P$.
13) Specifies any of $r, n,(H L,(I X+d),(I Y+d)$.
14) dd specifies any one of the following register pairs: $B C, D E, H L, S P$.
15) $m$ specifies any of $r,(H L),(I X+d),(I Y+d)$.

The enclosing of an expression wholly in parentheses indicates a memory adNOTE: dress. The contents of the memory address equivalent to the expression value will be used as the operand value.

2-94. In doing relative addressing, the current value of the program counter must be subtracted from the label if a branch is to be made to that label address. E.g.:

$$
\begin{aligned}
& \text { JR NC,LOOP-\$ } \\
& \qquad \text {...will jump relative to 'LOOP' }
\end{aligned}
$$

2-95. COMMENTS. A comment is defined as any string of characters following a semicolon. Comments are ignored by an assembler, but they are printed on the assembly listing. Comments can begin in any column:
; this is a comment
;

2-96. UPPER/LOWER CASE.

NOTE: MOSTEK assemblers allow the user of lower case letters for labels and comments.

2-97. OPCODES - DETAILED DESCRIPTIONS.

2-98. INTRODUCTION. This section describes each $Z 80$ opcode (instruction) in detail. The opcodes are presented in alphabetical order, one per page. Each instruction is introduced by its mnemonic opcode and symbolic operands. Then follows a brief description, operation, validoperand combinations, machine code, detailed description, condition bits affected, and one or more examples.

## ADCA, s

Jperation. $A \longleftarrow A+s+C Y$

Format:
Opcode
Operands

ADC
A, s

The $s$ operand is any of $r, n$, ( $H L$ ), $I X+d$ ) or ( $I Y+d$ ) as defined for the analogous ADD instruction. These various possible opcode-operand combinations are assembled as follows in the object code:

ADC $A, r$


ADC A, $n$


ADC A,(HL)


8E

ADC $A,(I X+d)$


DD


8E


ADC A, (IY+d)


FD

$r$ identifies registers $B, C, D, E, H, L$ or $A$ assembled as follows in the object code ield above:
Register ..... $r$
B ..... 000
C ..... 001
D ..... 010
E ..... 011
H ..... 100
L ..... 101
A ..... 111
Description:
The s operand, along with the Carry Flag ("C" in the F register) is added to the contentsof the Accumulator, and the result is stored in the Accumulator.

| INSTRUCTION | M CYCLES | T STATES |
| :---: | :---: | :---: |
| ADC A,r | 1 | 4 |
| ADC A, $n$ | 2 | $7(4,3)$ |
| ADC A, (HL) | 2 | $7(4,3)$ |
| ADC A, (IX+d) | 5 | 19(4, 4, 3, 5, 3) |
| ADC A, (IY+d) | 5 | 19(4,4,3,5,3) |

Condition Bits Affected:
S: Set if result is negative;
reset otherwise
Z: Set if result is zero;
reset otherwise
H: Set if carry from
Bit 3; reset otherwise
P/V: Set if overflow:
reset otherwise
N: Reset
C: Set if carry from
Bit 7; reset otherwise
Example:
If the Accumulator contains 16 H , the Carry Fl ag is set, the HL register pair contains6666 H , and address 6666 H contains 10 H , after the execution ofADC A, (HL)
the Accumulator will contain 27 H .

## ADC HL, ss

## Operation: $\mathrm{HL} \longleftarrow \mathrm{HL}+\mathrm{ss}+\mathrm{CY}$

## Format:



Description:

The contents of register pair ss (any of register pairs $D C, D E, H L$ or $S P$ ) are added with the Carry Flag ( $C$ flag in the $F$ register) to the contents of register pair HL, and the result is stored in HL. Operand ss is specified as follows in the assembled object code.

| Register |
| :---: |
| Pair |
| BC |
| DE |
| HL |
| SP |

M CYCLES: 4 T STATES: $15(4,4,4,3)$

Condition Bits affected:
S. Set if result is negative;
reset otherwise
Z: Set if result is zero;
reset otherwise
H: Set if carry out of
Bit 11; reset otherwise
P/V: Set if overflow;
reset otherwise
$N$ : Reset
C: Set if carry from
Bit 15; reset otherwise

## Example:

If the register pair BC contains 2222 H , register pair HL contains 5437 H and the Carry Flag is set, after the execution of

ADC HL, BC
the contents of HL will be 765AH.

## ADD A, (HL)

Operation: $A \leftarrow A+(H L)$

## Format:

| Opcode | Operan |
| :---: | :---: |
| ADD | A, (HL) |
| 1,0 | 1 , 0 |

## Description:

The byte at the memory address specified by the contents of the HL register pair is added to the contents of the Accumulator and the result is stored in the Accumulator.

M CYCLES: 2 T STATES: 7(4,3)

Condition Bits Affected:
$S$ : Set if result is negative;
reset otherwise
Z: Set if result is zero;
reset otherwise
H: Set if carry from
Bit 3; reset otherwise
P/V: Set if overflow;
reset otherwise
N : reset
C: Set if carry from
Bit 7; reset otherwise

Example:

If the contents of the Accumulator are $A O H$, and the content of the register pair $H L$ is 2323 H , and memory location 2323 H contains byte 08 H after the execution of
ADD A, (HL)
the Accumulator will contain A8H.

## ADD A, (IX+d)

Operation: $A \leftarrow A+(I X+d)$

Format:

| Opcode | Operands |
| :--- | :--- |
| ADD | $A,(I X+d)$ |



86


## Description:

The contents of the Index Register (register pair IX) is added to a displacemer $d$ to point to an address in memory. The contents of this address is then added $t$ the contents of the Accumulator and the result is stored in the Accumulator.

M CYCLES: 5 T STATES: $19(4,4,3,5,3)$

Condition Bits Affected:
$S$ : Set if result is negative;
reset otherwise
Z: Set if result is zero;
reset otherwise
$H$ : set if carry from
Bit 3; reset otherwise
P/V: Set if overflow;
reset otherwise
$N$ : Reset
C: Set if carry from
Bit 7; reset otherwise
Example:

If the Accumulator contents are 11 H , the Index Register IX contains 1000 H , and if th content of memory location

1005 H is 22 H , after the execution of

ADD A, (IX+5H)
the contents of the Accumulator will be 33 H .

## ADD A, (IY+d)

## Operation: $A \longleftarrow A+(I Y+d)$

Format:


## Description:

The contents of the Index Register (register pair IY) are added to a displacem d to point to an address in memory. The contents of this address is then add to the contents of the Accumulator and the result is stored in the Accumulato

```
M CYCLES: 5 T STATES: 19(4,4,3,5,3)
```

Condition Bits Affected:
$S$ : Set if result is negative;
reset otherwise
Z: Set if result is zero;
reset otherwise
H: Set if carry from
Bit 3; reset otherwise
P/V: Set if overflow; reset otherwise

N : Reset
C: Set if carry from bit 7: reset otherwise

Example:

If the Accumulator contents are 11 H , the Index Register pair IY contains 1000 and if the content of memory
location 1005 H is 22 H , after the execution of

$$
\text { ADD A, }(I Y+5 H)
$$

the contents of the Accumulator will be 33 H .

## ADD A, n

## Operation: $\quad A \leftarrow A+n$

Format.


Description:

The integer $n$ is added to the contents of the Accumulator and the results are store in the Accumulator.

M CYCLES: 2 T STATES: 7(4,3)

Condition Bits Affected:
S: Set if result is negative; reset otherwise
Z: Set if result is zero; reset otherwise

H: Set if carry from
Bit 3; reset otherwise
P/V: Set if overflow; reset otherwise
N: Reset
C: Set if carry from
Bit 7; reset otherwise

## Example:

If the contents of the Accumulator are 23 H , after the execution of ADD A,33H
the contents of the Accumulator will be 56 H .

## ADD A, r

Operation: $A \leftarrow A+r$

Format:

## Description:

Opcode Operands

| ADD | A, $r$ |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 0 | 0 | $\leftarrow r \rightarrow$ |

The contents of register $r$ are added to the contents of the Accumulator, and the result is stored in the Accumulator. The symbol $r$ identifies the registers $A, B, C, D, E, H$ or $L$ assembled as follows in the object code:

| Register | $r$ |
| :---: | :---: |
| A | 111 |
| B | 000 |
| C | 001 |
| D | 010 |
| E | 011 |
| H | 100 |
| L | 101 |

M CYCLES: 1 T STATES: 4

Condition Bits Affected:
S: Set if result is negative;
reset otherwise
Z: Set if result is zero:
reset otherwise
H: Set if carry from
Bit 3; reset otherwise
P/V: Set if overflow; reset otherwise
$N$ : Reset
C: Set if carry from
Bit 7; reset otherwise

## Example:

If the contents of the Accumulator are 44 H , and the contents of register C are 11 r after the execution of

ADD A, C
the contents of the Accumulator will be 55 H .

## ADD HL, ss

## Operation: HL $\longleftarrow H L+s s$

Format:
$\frac{\text { Opcode }}{\text { ADD }} \quad \frac{\text { Operands }}{\mathrm{HL}, \mathrm{ss}}$


Description:

The contents of register pair ss (any of register pairs $B C, D E, H L$ or $S P$ ) are added to the contents of register pair HL and the result is stored in HL. Operand ss is specified as follows in the assembled object code.
Register Pair $\quad$ ss
BC 00
DE 01
$\mathrm{HL} \quad 10$
SP 11

M CYCLES: 3 T STATES: $11(4,4,3)$

Condition Bits Affected:
S: Not affected
Z: Not affected
H: Set if carry out of
Bit 11; reset otherwise
P/V: Not affected
$N$ : Reset
C: Set if carry from Bit 15; reset otherwise

## Example:

If register pair $H L$ contains the integer 4242 H and register pair $D E$ contains $1111 H$, after the execution of

ADD HL, DE
the HL register will contain 5353 H

## ADD IX, pp

Operation: $I X \leftarrow I X+p p$

Format:

| Opcode | Opera |
| :---: | :---: |
| ADD | IX,pp |
| 1,1 | 10 |
| ${ }_{0} 0$ | [0:1 |

Description:

The contents of register pair pp (any of register pairs $B C, D E, I X$ or $S P$ ) are added to the contents of the Index Register IX, and the results are stored in IX. Operand pp is specified as follows in the assembled object code.

Register
$\frac{\text { Pair }}{B C} \quad \frac{\mathrm{pp}}{00}$

DE 01
IX 10
SP 11

M CYCLES: 4 T STATES: $15(4,4,4,3)$

Condition Bits Affected:
S; Not affected
Z: Not affected
H: Set if carry out of
Bit 11; reset otherwise
P/V: Not affected
$N$ : Reset
C: Set if carry from
Bit 15; reset otherwise

Example:

If the contents of Index Register IX are 3333 H and the contents of register pair $B C$ are 5555 H , after the execution of

$$
A D D I X, B C
$$

the contents of IX will be 8888 H .

## ADD IY, rr

Jperation: $1 Y \leftarrow \mathcal{Y}+r r$
"ormat:
$\frac{\text { Opcode }}{\text { ADD }} \quad \frac{\text { Operands }}{I Y, r r}$


Description:

The contents of register pair rr (any of register pairs BC,DE,IY or SP) are added to the contents of Index Register IY, and the result is stored in IY. Operand rr is specified as follows in the assembled object code.

Register
$\frac{\text { Pair }}{B C} \quad \frac{r r}{00}$

DE 01
IY 10
SP 11

M CYCLES: 4 T STATES: $15(4,4,4,3)$

Condition Bits Affected:
S: Not affected
Z: Not affected
H: Set if carry out of
Bit 11; reset otherwise
P/V: Not affected
$N$ : Reset
C: Set if carry from
Bit 15; reset otherwise

Example:

If the contents of Index Register IY are 3333 H and the contents of register pair are 5555 H , after the execution of

ADD IY,BC
the contents of IY will be 8888 H .

## AND s

## Operation: $A \longleftarrow A \quad S$

Format:
$\frac{\text { Opcode }}{\text { AND }} \quad \frac{\text { Operands }}{s}$

The $s$ operand is any of $r, n,(H L),(I X+d)$ or ( $I Y+d)$, as defined for the analogous ADD instructions. These various possible opcode-operand combinations are assembled as follows in the object code:

*r identifies registers $B, C, D, E, H, L$ or $A$ assembled as follows in the object code field above:
Register ..... $r$
B ..... 000
C ..... 001
D ..... 010
E ..... 011
H ..... 100
L ..... 101
A ..... 111
Description:
A logical AND operation, bit by bit, is performed between the byte specified by the soperand and the byte contained in the Accumulator; the result is stored in the Ac-cumulator.

| INSTRUCTION | M CYCLES | T STATES |
| :---: | :---: | :---: |
| AND $r$ | 1 | 4 |
| AND $n$ | 2 | $7(4,3)$ |
| AND ( HL ) | 2 | $7(4,3)$ |
| AND ( $\mathrm{IX}+\mathrm{d}$ ) | 5 | 19(4,4,3,5,3) |
| AND ( $\mathrm{I} Y+\mathrm{d}$ ) | 5 | 19(4,4,3,5,3) |

Condition Bits Affected:
$S$ : Set if result is negative;
reset otherwise
Z: Set if result is zero:
reset otherwise
H: Set
P/V: Set if parity even;
reset otherwise
N: Reset
C: Reset
Example: If the $B$ register contains 7 BH (01111011) and the Accumulator contains C 3 H(11000011) after the execution ofAND Bthe Accumulator will contain 43H (01000011).

## BIT b, (HL)

Operation: $\mathrm{Z} \longleftarrow(\mathrm{HL})_{\mathrm{b}}$

Format:
$\frac{\text { Opcode }}{\text { BIT }} \quad \frac{\text { Operands }}{\mathrm{b},(\mathrm{HL})}$



## Description:

After the execution of this instruction, the $Z$ flag in the $F$ register will contain the complement of the indicated bit within the contents of the memory address pointed to by the HL register pair. Operand b is specified as follows in the assembled object code:
Bit Tested ..... b
0 ..... 000
1 ..... 001
2 ..... 010
3 ..... 011
4 ..... 100
5 ..... 101
6 ..... 110
7 ..... 111
M CYCLES: 3 T STATES: ..... $12(4,4,4)$
Condition Bits Affected:
S: Unknown
Z: Set if specified bit is
0 ; reset otherwise
H: Set
P/V: Unknown
H: Reset
C: Not affected

Example:

If the HL register pair contains 4444 H , and bit 4 in the memory location 4444 H contains 1 , after the execution of
BIT 4, (HL)
the $Z$ flag in the $F$ register will contain 0 , and bit 4 in memory location 4444 H will still contain 1. (Bit 0 in memory location 4444 H is the least significant bit.)

## BIT b, (IX+d)

Operation: $\mathrm{Z} \leftarrow \overline{(\mathrm{IX}+\mathrm{d})_{\mathrm{b}}}$

Format:
$\frac{\text { Opcode }}{\text { BIT }} \quad \frac{\text { Operands }}{b,(I X+d)}$


DD


CB


## Description:

After the execution of this instruction, the $Z$ flag in the $F$ register will contain the complement of the indicated bitwithin the contents of the memory location pointed to by the sum of the contents of register pair IX (Index Register IX) and the two's complement displacement integer d. Operand bis specified as follows in the assembled object code.

| Bit Tested | b |
| :---: | :---: |
| 0 | 000 |
| 1 | 001 |
| 2 | 010 |
| 3 | 011 |
| 4 | 100 |
| 5 | 101 |
| 6 | 110 |
| 7 | 111 |

M CYCLES: 5 T STATES: $20(4,4,3,5,4)$
S: Unknown
Z: Set if specified bit is
0 ; reset otherwise
H: Set
P/V: Unknown
N: Reset
C: Not affected
Example:If the contents of Index Register IX are 2000H, and bit 6 in memory location 2004 Hcontains 1 , after the execution of
BIT 6, (IX+4H)
the $Z$ flag in the $F$ register will contain 0 , and bit 6 in memory location 2004Hwill still contain 1. (Bit 0 in memory location 2004 H is the least significant bit).

## BIT b, (IY+d)

Operation: $\mathrm{Z} \leftarrow \overline{(\mathrm{IY}+\mathrm{d})_{\mathrm{b}}}$

Format:
$\frac{\text { Opcode }}{\text { BIT }} \quad \frac{\text { Operands }}{\mathrm{b},(\mathrm{IY}+\mathrm{d})}$


FD


CB


## Description:

After the execution of this instruction, the $Z$ flag in the $F$ register will contain the complement of the indicated bitwithin the contents of the memory location pointed to by the sum of the contents of register pair IY (Index Register IY) and the two's complement displacement integer $d$. Operand $b$ is specified as follows in the assembled object code:

| Bit Tested | b |
| :---: | :---: |
| 0 | 000 |
| 1 | 001 |
| 2 | 010 |
| 3 | 011 |
| 4 | 100 |
| 5 | 101 |
| 6 | 110 |
| 7 | 111 |

M CYCLES: 5 T STATES: $20(4,4,3,5,4)$

## S: Unknown

Z: Set if specified bit is
0 ; reset other wise
H: Set
P/V: Unknown
N: Reset
C: Not affected

Example:

If the contents of Index Register are 2000 H , and bit 6 in memory location 2004 H contains 1, after the execution of

BIT 6, (IY+4H)
the $Z$ flag in the $F$ register will contain 0, and bit 6 in memory location 2004 H will still contain 1. (Bit 0 in memory location 2004 H is the least significant bit).

## BIT b, r

## Operation: $Z \longleftarrow r_{b}$

## Format:



Description:

After the execution of this instruction, the $Z$ flag in the $F$ register will contain the complement of the indicated bit within the contents of the $r$ - register. Operands $b$ and $r$ are specified as follows in the assembled object code:

| Bit Tested | b | register | $\underline{r}$ |
| :---: | :---: | :---: | :---: |
| 0 | 000 | B | 000 |
| 1 | 001 | C | 001 |
| 2 | 010 | D | 010 |
| 3 | 011 | E | 011 |
| 4 | 100 | H | 100 |
| 5 | 101 | L | 101 |
| 6 | 110 | A | 111 |

M CYCLES: 2 T STATES: $8(4,4)$

## Condition Bits Affected:

S: Unknown
Z: Set if specified bit is
0 ; reset otherwise
H: Set
P/V: Unknown
H: Reset
C: Not affected

## Example:

If bit 4 in the B-register contains 1, after the execution of

BIT 4, B
the $Z$ flag in the $F$ register will contain 0 , and bit 4 in the $B$ register will still contain 1. (Bit 0 in the B-register is the least significant bit.)

## CALL cc, nn

Operation: IF cc TRUE: $(S P-1) \longleftarrow P C_{H}$
$(S P-2) \longleftarrow P C_{L}, P C \longleftarrow n n$

Format:
$\frac{\text { Opcode }}{\text { CALL }} \quad \frac{\text { Operands }}{\mathrm{cc}, \mathrm{nn}}$


Note: The first of the two $n$ operands in the assembled object code above is the least significant byte of the two-byte memory address.

Description:

If condition Cc is true, this instruction pushes the current contents of the Program Counter (PC) onto the top of the external memory stack, then loads the operands nn into PC to point to the address in memory where the first opcode of a subroutine is to be fetched. (At the end of the subroutine, a Return instruction can be used to return to the original program flow by popping the top of the stack back into PC.) If condition cc is false, the Program Counter is incremented as usual, and the program continues with the next sequential instruction. The stack push is accomplished by first decrementing the current contents of the Stack Pointer (SP), loading the highorder byte of the PC contents into the memory address now pointed to by SP; then decrementing SP again, and loading the low-order byte of the PC contents into the top of the stack. Note: Because this is a 3-byte instruction, the Program Counter will have been incremented by 3 before the push is executed. Condition cc is programmed
as one of eight status which corresponds to condition bits in the Flag Registe (register F). These eight status are defined in the table below, which also specific the corresponding cc bit fields in the assembled object code:

| CC | Condition | Relevant <br> Flag |
| :--- | :--- | :--- |
| 000 | NZ non zero | Z |
| 001 | Z zero | Z |
| 010 | NC non carry | C |
| 011 | C carry | C |
| 100 | PO parity odd | P/V |
| 101 | PE parity even | P/V |
| 110 | P sign positive | S |
| 111 | M sign negative | S |

If cc is true:

M CYCLES: 5 T STATES: $17(4,3,4,3,3)$

If cc is false:

M CYCLES: 3 T STATES: $10(4,3,3)$

Condition Bits Affected: None

## Example:

If the C Flag in the $F$ register is reset, the contents of the Program Counter are 1 A 47 H , the contents of the Stack Pointer are 3002 H , and memory locations have the contents:
Location Contents

1A47H D4H
$1 \mathrm{~A} 48 \mathrm{H} \quad 35 \mathrm{H}$
$1 \mathrm{~A} 49 \mathrm{H} \quad 21 \mathrm{H}$
then if an instruction fetch sequence begins, the three-byte instruction D43521H will be fetched to the CPU for execution. The mnemonic equivalent of this is

CALL NC,2135H

After the execution of this instruction, the contents of memory address 3001 H will be 1 AH , the contents of address 3000 H will be 4 AH , the contents of the Stack Pointer will be 3000 H , and the contents of the Program Counter will be 2135 H , pointing to the address of the first opcode of the subroutine now to be executed.

## CALL nn

Operation: $\quad(S P-1) \leftarrow \mathrm{PC}_{H},(\mathrm{SP}-2) \leftarrow \mathrm{PC} C_{L}, P C \leftarrow \mathrm{nn}$

Format:
$\frac{\text { Opcode }}{\text { CALL }} \quad \frac{\text { Operands }}{n n}$

$C D$


Note: The first of the two $n$ operands in the assembled object code above is the least significant byte of a two-byte memory address.

## Description:

After pushing the current contents of the Program Counter (PC) onto the top of the external memory stack, the operands $n n$ are loaded into PC to point to the address in memory where the first opcode of a subroutine is to be fetched. (At the end of the subroutine, a RETurn instruction can be used to return to the original program flow by popping the top of the stack back into PC.) The push is accomplished by first decrementing the current contents of the Stack Pointer (register pair SP), loading the high-order byte of the PC contents into the memory address now pointed to by the SP; then decrementing SP again, and loading the low-order byte of the PC contents into the top of stack. Note: Because this is a 3-byte instruction, the Program Counter will have been incremented by 3 before the push is executed.

M CYCLES: 5 T STATES: $17(4,3,4,3,3$,

Condition Bits Affected: None

## Example:

If the contents of the Program Counter are 1 A 47 H , the contents of the Stack Pointer
are 3002 H , and memory locations have the contents:

Location Contents

1A47H CDH
$1 \mathrm{~A} 48 \mathrm{H} \quad 35 \mathrm{H}$
$1 \mathrm{~A} 49 \mathrm{H} \quad 21 \mathrm{H}$

Then if an instruction fetched sequence begins, the three-byte instruction CD3521H will be fetched to the CPU for execution. The mnemonic equivalent of this is

CALL 2135H

After the execution of this instruction, the contents of memory address 3001 H will be 1 AH , the contents of address 3000 H willbe 4 AH , the contents of the Stack Pointer will be 3000 H , and the contents of the Program Counter will be 2135 H , pointing to the address of the first opcode of the subroutine now to be executed.

## CCF

Operation: $\mathrm{CY} \longleftarrow \mathrm{CY}$

Format:
Opcode


Description:

The c flag in the F register is inverted.

M CYCLES: 1 T STATES: 4

Condition Bits Affected:
S: Not affected
Z: Not affected
H: Previous carry will be copied
P/V: Not affected
$N$ : Reset
C: Set if CY was 0 before operation; reset otherwise

Operation: A - s

Format:
$\frac{\text { Opcode }}{C P} \quad \frac{\text { Operands }}{s}$

The $s$ operand is any of $r, n,(H L),(I X+d)$ or (IY+d), as defined for the analogous ADD instructions. These various possible opcode-operand combinations are assembled as follows in the object code:

*r identifies registers $B, C, D, E, H, L$ or $A$ assembled as follows in the object code field above:

| Register |  | $r$ |
| :--- | :--- | :--- |
|  |  | 000 |
| C | 001 |  |
| D | 010 |  |
| E | 011 |  |
| $H$ | 100 |  |
| L | 101 |  |
| A | 111 |  |

## Description:

The contents of the s operand are compared with the contents of the Accumulator. there is a true compare, a flag is set.

| INSTRUCTION | M CYCLES | T STATES |
| :---: | :---: | :---: |
| CPr | 1 | 4 |
| CP $n$ | 2 | $7(4,3)$ |
| CP (HL) | 2 | $7(4,3)$ |
| CP (IX+d) | 5 | 19(4, 4, 3, 5, 3) |
| CP ( $\mathrm{I} Y+\mathrm{d}$ ) | 5 | $19(4,4,3,5,3)$ |

## Condition Bits Affected:

$S$ : Set if result is negative; reset otherwise
Z: Set if result is zero; reset otherwise

H: Set if there is a borrow from
Bit 4; reset otherwise
P/V: Set if overflow;
reset otherwise
$N$ : Set
C: Set if there is a borrow; reset otherwise

## Example:

If the Accumulator contains 63 H , the HL register pair contains 6000 H and memor location 6000 H contains 60 H , the instruction

$$
C P \quad(H L)
$$

will result in the $P / V$ flag in the $F$ register being reset.

Operation: $A-(H L), H L \longleftarrow H L-1, B C \longleftarrow B C-1$

Format:


## Description:

The contents of the memory location addressed by the HL register pair is compared with the contents of the Accumulator. In case of a true compare, a condition bit is set. The HL and the Byte Counter (register pair BC) are decremented.

```
M CYCLES: }4\mathrm{ T STATES: 16(4,4,3,5)
```

Condition Bits Affected:
S: Set if result is negative;
reset otherwise
$Z$ : Set if $A=(H L)$;
reset otherwise
H: Set if there is a borrow from
Bit 4; reset otherwise
$P / V:$ Set if $B C-1 \neq 0$;
reset otherwise
N: Set
C: Not Affected

## Example:

If the HL register pair contains 1111 H , memory location 1111 H contains 3 BH , the $\mathrm{Ac}-$ cumulator contains 3 BH , and the Byte Counter contains 0001 H , then after the execution of
the Byte Counter will contain 0000 H , the HL register pair will contain 1110 H , the flag in the $F$ register will be set, and the $P / V$ flag in the $F$ register will be reset. There will be no effect on the contents of the Accumulator or address 1111H.

## CPDR

Operation: $A-(H L), H L \leftarrow H L-1, B C \leftarrow B C-1$

## Format:



## Description:

The contents of the memory location addressed by the HL register pair is compared with the contents of the Accumulator. In case of a true compare, a condition bit is set. The HL and BC (Byte Counter) register pairs are decremented. If decrementing causes the $B C$ to go to zero or if $A=(H L)$, the instruction is terminated. If $B C$ is not zero and $A \neq(H L)$, the program counter is decremented by 2 and the instruction is repeated. Note that if $B C$ is set to zero prior to instruction execution, the instruction will loop through 64K bytes, if no match is found. Also, interrupts will be recognized and two refresh cycles will be executed after each data comparison.

For $B C \neq 0$ and $A \neq(H L)$ :

M CYCLES: 5 T STATES: 21(4, 4,3,5,5)

For $B C=0$ or $A=(H L)$ :

M CYCLES: 4 T STATES: 16(4, 4,3,5)

## Condition Bits Affected:

S: Set if result is negative;reset otherwise
$Z$ : Set if $A=(H L)$;
reset otherwise
H: Set if there is a borrow from
Bit 4; reset otherwise
P/V: Set if BC-1才0;
reset otherwise
$N$ : Set
C: Not affected
Example:
If the HL register pair contains 1118 H , the Accumulator contains F 3 H , the Byte Countecontains 0007 H , and memory locations have these contents:
(1118H): ..... 52 H
(1117H): ..... OOH
(1116H): ..... F3H
then after the execution of
CPDRthe contents of register pair $H L$ will be 1115 H , the contents of the Byte Countewill be 0004 H , the $\mathrm{P} / \mathrm{V}$ flag in the F register will be set, and the Z flag in theregister will be set.

```
Operation: \(A-(H L), H L \longleftarrow H L+1, B C \longleftarrow B C-1\)
```


## Format:

## Opcode Operands



| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description:

The contents of the memory location addressed by the HL register pair are compared with the contents of the Accumulator. In case of a true compare, a condition bit is set. Then HL is incremented and the Byte Counter (register pair BC) is decremented.

M CYCLES: 4 T STATES: $16(4,4,3,5)$

Condition Bits Affected:
S: Set if result is negative;
reset otherwise
$Z$ : Set if $A=(H L)$; reset otherwise
$H$ : Set if there is a borrow from Bit 4; reset otherwise
$P / V:$ Set if $B C-1 \neq 0$;
reset otherwise
$N$ : Set
C: Not affected

## Example:

If the HL register pair contains 1111 H , memory location 1111 H contains 3 BH , the Accumulator contains 3 BH , and the Byte Counter contains 0001 H , then after the execution of
the Byte Counter will contain 0000 H , the HL register pair will contain 1112 H , th $Z$ flag in the $F$ register will be set, and the $P / V$ flag in the $F$ register will b reset. There will be no effect on the contents of the Accumulator or address 1111 H

## CPIR

Operation: $A \leftarrow(H L), H L \longleftarrow H L+1, B C \longleftarrow B C-1$

Format:


Description:

The contents of the memory location addressed by the HL register pair is compared with the contents of the Accumulator. In case of a true compare, a condition bit is set. The HL is incremented and the Byte Counter (register pair BC) is decremented. If decrementing causes the $B C$ to go to zero or if $A=(H L)$, the instruction is terminated. If $B C$ is not zero and $A \neq(H L)$ the program counter is decremented by 2 and the instruction is repeated. Note that if $B C$ is set to zero before instruction execution, the instruction will loop through 64 K bytes, if no match if found. Also, interrupts will be recognized and two refresh cycles will be executed after each data comparison.

For $B C \neq 0$ and $A \neq(H L)$ :

M CYCLES: 5 T STATES: $21(4,4,3,5,5)$

For $B C=0$ or $A=(H L)$ :

M CYCLES: 4 T STATES: $16(4,4,3,5)$

## Condition Bits Affected:

S: Set if result is negative;
reset otherwise
Z: Set if $A=(H L)$;
reset otherwise
$H$ : Set if there is a borrow from
Bit 4; reset otherwise
$P / V: S e t$ if $B C-1 \neq 0$;
reset otherwise
N: Set
C: Not affected
Example:If the HL register pair contains 1111 H , the Accumulator contains F 3 H , the Byte Countercontains 0007 H , and memory locations have these contents:
(1111H) : 52 H
(1112H) : 00 H
(1113H) : F3H
then after the execution of
CPIR
the contents of register pair HL will be 1114 H , the contents of the Byte Counterwill be 0004 H , the $P / V$ flag in the $F$ register will be set and the $Z$ flag in the $F$register will be set.

## Operation: $A \leftarrow A$

## Format:

## Opcode



## Description:

Contents of the Accumulator (register A) are inverted (1's complement).

M CYCLES: 1 T STATES: 4

Condition Bits Affected:
S: Not affected
Z: Not affected
H: Set
P/V: Not affected
N: Set
C: Not affected

Example:

If the contents of the Accumulator are 10110100 , after the execution of CPL
the Accumulator contents will be 01001011.

## DAA

## Operation:

Format:
Opcode
DAA

$$
\begin{array}{|l|l|l|l|l|l|l|l|}
\hline 0 & 0 & 1 & 0 & 0 & 1 & 1 & 1 \\
\hline
\end{array}
$$

27
Description:

This instruction conditionally adjusts the Accumulator for BCD addition and subtraction operations. For addition (ADD, ADC, INC) or subtraction (SUB, SBC, DEC, NEG), the following table indicates operation performed:


[^0]
## Condition Bits Affected:

S: Set if most significant bit of Acc. is 1 after operation; reset otherwise
$Z:$ Set if Acc. is zero after operation; reset otherwise
H: See instruction
P/V: Set if Acc. is even parity after operation; reset otherwise
N: Not affected
C: See instruction

Example:

If an addition operation is performed between 15 (BCD) and 27 (BCD), simple decimal arithmetic gives this result:

15
$+27$
42

But when the binary representations are added in the Accumulator according to standard binary arithmetic,

```
0 0 0 1 0 1 0 1
+0010 0111
    0011 1100 =3C
```

the sum is ambiguous. The DAA instruction adjusts this result so that the correct $B C D$ representation is obtained:

00111100
$+0000 \quad 0110$
$0100-0010=42$

## DEC IX

Operation: $\quad$ IX $\leftarrow$ IX -1

Format:
$\frac{\text { Opcode }}{\text { DEC }} \quad \frac{\text { Operands }}{I X}$


| 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Description:

The contents of the Index Register IX are decremented.

M Cycles: 2 T STATES: $10(4,6)$

Condition Bits Affected: None

Example:

If the contents of the Index Register IX are 7649 H , after execution of DEC IX
the contents of Index Register IX will be 7648H.

## DEC IY

## Operation: IY $\leftarrow$ IY -1

## Format:

Opcode Operands

$2 B$

## Description:

The contents of the Index Register IY are decremented.

M CYCLES: 2 T STATES: 10(4,6)

Condition Bits Affected: None

## Example:

If the contents of the Index Register IY are 7649H, then after the execution of : DEC IY
the contents of Index Register IY will be 7648 H .

## DEC m

Operation: $m \leftarrow m-1$

Format:
$\frac{\text { Opcode }}{\text { DEC }} \quad \frac{\text { Operands }}{m}$

The moperand is any of $r$, ( $H L$ ), ( $I X+d$ ) or (IY+d), as defined for the analogous INC instructions. These various possible opcode-operand combinations are assembled as follows in the object code:
DEC $r$

DEC (HL)
35
DEC (IX+d)
DD
35

DEC (IY+d)

FD

*r identifies register $B, C, D, E, H, L$ or $A$ assembled as follows in th object code field above:

| Register | $r$ |
| :---: | :---: |
| B | 000 |
| C | 001 |
| D | 010 |
| E | 011 |
| H | 100 |
| L | 101 |
| A | 111 |

## Description:

The byte specified by the $m$ operand is decremented.

| INSTRUCTION | M CYCLES | T STATES |
| :---: | :---: | :---: |
| DEC R | 1 | 4 |
| DEC (HL) | 3 | $11(4,4,3)$ |
| DEC ( $\mathrm{I} \times+\mathrm{d}$ ) | 6 | $23(4,4,3,5,4,3)$ |
| DEC ( $\mathrm{I} Y+\mathrm{d}$ ) | 6 | $23(4,4,3,5,4,3)$ |

Condition Bits Affected:
S: Set if result is negative; reset otherwise

Z: Set if result is zero:
reset otherwise
$H$ : Set if there is a borrow from
Bit 4, reset otherwise
P/V: Set if m was $80 H$ before operation; reset otherwise
$N$ : Set
C: Not affected

## Example:

## If the $D$ register contains byte 2 AH , after the execution of DEC D

register D will contain 29H.

## DEC ss

## Operation: ss $\leftarrow$ ss -1

## Format:

Opcode Operands

| DEC |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | $s$ | $s$ | $s$ |  |

Description:

The contents of register pair ss (any of the register pairs BC,DE,HL or SP) are decremented. Operand ss is specified as follows in the assembled object code.
Pair $\quad$ ss

BC 00
DE 01
HL 10
SP 11

M CYCLES: 1 T STATES: 6

Condition Bits Affected: None

## Example:

If register pair HL contains 1001H, after the execution of

DEC HL
the contents of HL will be 1000 H .
Jperation: IFF $\leftarrow \emptyset$
Format:
Opcode
DI
$1,1,1,1,0,0,1,1$ F3
Description:
DI disables the maskable interrupt by setting the interrupt enable flip-flops (IFF1and IFF2). Note that this instruction disables the maskable interrupt during itsexecution.
M CYCLE: 1 ..... T STATES: 4
Condition Bits Affected: ..... none
Example:
When the CPU executes the instruction
DI
the maskable interrupt is disabled. The CPU will not respond to an interrupt request(INT) signal.

## DJNZ, e

Operation: -

Format:
Opcode
DJNZ
Operand
e


Description:

This instruction is similar to the conditional jump instructions except that a register value is used to determine branching. The $B$ register is decremented and if a non zero value remains, the value of the displacement $e$ is added to the Program Counter (PC). The next instruction is fetched from the location designated by the new contents of the PC. The jump is measured from the address of the instruction opcode and has a range of -126 to +129 bytes. The assembler automatically adjusts for the twice incremented PC.

If the result of decrementing leaves $B$ with a zero value, the next instruction to be executed is taken from the location following this instruction

If $B \neq 0$ :

M CYCLES: 3 T STATES: $13(5,3,5)$

IF $B=0$ :

M CYCLES: 2 T STATES: 8(5,3)

Condition Bits Affected: None

Example:

A typical software routine is used to demonstrate the use of the DJNZ instruction. This routine moves a line from an input buffer (INBUF) to an output buffer (OUTBUF).

It move the bytes until it finds a CR, or until it has moved 80 bytes, whichever occurs first.

| LD | B, 80 | ;Set up counter |
| :--- | :--- | :--- |
| LD | HL, Inbuf | ;Set up pointers |
| LD | DE,Outbuf |  |
| LD | A, (HL) | ;Get next byte from |
|  | (DE),A | ;input buffer <br> LD |
| CP | ODH | ;Is it a CR? |
| JR | Z,DONE | ;Yes finished |
| INC | HL | ;Increment pointers |
| INC | DE | ;Loop back if 80 |
| DJNZ |  | ;bytes have not |

DONE:

## El

## Operation: IFF $\leftarrow 1$

Format:

$$
\begin{aligned}
& \text { Opcode } \\
& \begin{array}{|l|l|l|l|l|l|l|l|}
\hline 1 & 1 & 1 & 1 & 1 & 0 & 1 & 1 \\
\hline
\end{array} \\
& \hline \text { FB }
\end{aligned}
$$

## Description:

EI enables the maskable interrupt by setting the interrupt enable flip-flops(IFF1 and IFF2). Note that this instruction disables the maskable interrupt during its execution.

M CYCLES: 1 T STATES: 4

Condition Bits Affected: None

Example:

When the CPU executes instruction
EI
the maskable interrupt is enabled. The CPU will now respond to an Interrupt Request (INT) signal.

## EX AF, AF'

Operation: $A F \leftrightarrow A F^{\prime}$

Format:

| Opcode |  |
| :---: | :---: |
| EX | AF, AF |
| 00 | O 0 |

Description:

The two-byte contents of the register pairs AF and AF' are exchanged. (Note: register pair $A F$ consists of registers $A^{\prime}$ and $F^{\prime}$.

M CYCLES: 1 T STATES: 4

Condition Bits Affected: None

Example:

If the content of register pair AF is number 9900 H , and the content of register pair AF' is number 5944 H , after the instruction

EX AF, AF'
the contents of AF will be 5944 H , and the contents of $\mathrm{AF}^{\prime}$ will be 9900 H .

## EX DE, HL

Operation: $\quad D E \leftrightarrow H L$

Format:


The two-byte contents of register pairs DE and HL are exchanged.

M CYCLES: 1 T STATES: 4

Condition Bits Affected: None

Example:

If the content of register pair DE is the number 2822 H , and the content of the register pair HL is number 499AH, after the instruction
EX DE,HL
the content of register pair DE will be 499AH and the content of register pair HL 2822 H .

## EX (SP), HL

Operation: $\quad H \leftrightarrow(S P+1), L \leftrightarrow(S P)$

Format:

| Opcode | Operands |
| :--- | :--- |
| EX | $(S P), H L$ |



## Description:

The low order byte contained in register pair HL is exchanged with the contents of the memory address specified by the contents of register pair SP (Stack Pointer), and the high order byte of HL is exchanged with the next highest memory address (SP+1).

M CYCLES: 5 T STATES: $19(4,3,4,3,5)$

Condition Bits Affected: None

## Example:

If the HL register pair contains 7012 H , the SP register pair contains 8856 H , the memory location 8856 H contains the byte 11 H , and the memory location 8857 H contains the byte 22 H , then the instruction

EX (SP), HL
will result in the HL register pair containing number 2211 H , memory location 8856 H containing the byte 12 H , the memory location 8857 H containing the byte 70 H and the Stack Pointer containing 8856H.

## EX (SP), IX

Operation: $\quad I X_{H} \leftrightarrow(S P+1), I X_{L} \leftrightarrow(S P)$

Format:
$\frac{\text { Opcode }}{\text { EX }} \quad \frac{\text { Operands }}{(S P), I X}$


## Description:

The low order byte in Index Register IX is exchanged with contents of the memory address specified by the contents of register pair SP (Stack Pointer), and the high order byte of IX is exchanged with the next highest memory address (SP+1).

M CYCLES: 6 T STATES: 23(4,4,3,4,3,5)

Condition Bits Affected: None

## Example:

If the Index Register IX contains 3988 H , the SP register pair contains 0100 H , the memory location 0100 H contains the byte 80 H , and the memory location 0101 H contains byte 43 H , then the instruction
EX (SP),IX
will result in the IX register pair containing number 4890 H , memory location 0100 H containing 88 H , memory location 0101 H containing 39 H and the Stack Pointer containing 0100H.

## EX (SP), IY

Operation: $\quad I Y_{H} \leftrightarrow(S P+1), I Y_{L} \leftrightarrow(S P)$

## Format:

$\frac{\text { Opcode }}{\text { EX }} \quad \frac{\text { Operands }}{(S P), I Y}$

| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | $F D$ |  |  |  |  |  |



The low order byte in Index Register IY is exchanged with the contents of the memory address specified by the contents of register pair SP (Stack Pointer), and the high order byte of IY is exchanged with the next highest memory address (SP+1).

M CYCLES: 6 T STATES: $23(4,4,3,4,3,5)$

Condition Bits Affected: None

Example:

If the Index Register IY contains 3988 H , the SP register pair contains 0100 H , the memory location 0100 H contains the byte 90 H , and memory location 0101 H contains byte 48 H , then the instruction
EX (SP),IY
will result in the IY register pair containing number 4890 H , memory location 0100 H containing 88 H , memory location 0101 H containing 39 H , and the Stack Pointer containing 0100 H .

## HALT

Operation: CPU halted.

## Format:

Opcode
HALT

| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | 76

Description:

HALT stops execution of instructions in the CPU. Interrupts can be accepted when the CPU is in the halt state.

M CYCLES: 1
T STATES: 4

Condition Bits Affected: none

Example:

When the CPU executes the instruction
HALT
no further execution of instructions will occur unless an interrupt occurs and is accepted.

Operation: $\quad B C) \leftrightarrow(B C),(D E) \leftrightarrow(D E),(H L) \leftrightarrow(H L)$

Format:
$\frac{\text { Opcode }}{\text { EXX }} \quad$ Operands


## Description:

Each two-byte value in register pairs $B C, D E$, and $H L$ is exchanged with the twobyte value in $B C^{\prime}, D E^{\prime}$, and $H L^{\prime}$, respectively.

M CYCLES: 1 T STATES: 4

Condition Bits Affected: None

## Example:

If the contents of register pairs $\mathrm{BC}, \mathrm{DE}$, and HI are the numbers $445 \mathrm{AH}, 3 \mathrm{DA} 2 \mathrm{H}$, and 8859 H , respectively, and the contents of register pairs $\mathrm{BC}^{\prime}, \mathrm{DE}^{\prime}$, and HL ' are 0988 H , 9300 H , and 00 E 7 H , respectively, after the instruction EXX
the contents of the register pairs will be as follows: $\mathrm{BC}: 0988 \mathrm{H}$; $\mathrm{DE}: 9300 \mathrm{H}$; HL: 00E7H; BC': 445AH; DE': 3DA2H; and HL': 8859H.

## IM O

Operation:

Format:


Description:

The IM 0 instruction sets interrupt mode 0 . In this mode the interrupting device can insert any instruction on the data bus and allow the CPU to execute it.

M CYCLES: 2 T STATES: 8(4, 4)

Condition Bits Affected: None
"ormat:

)escription:

The IM1 instruction sets interrupt mode 1. In this mode the processor will respond :o an interrupt by executing a restart to location 0038H.

ท CYCLES: 2 T STATES: 8(4,4)

Jondition Bits Affected: None

## IM 2

Operation:

Format:

$$
\text { Opcode } \quad \text { Operands }
$$


$\square$ 5E

## Description:

The IM 2 instruction sets interrupt mode 2. This mode allows an indirect call to any location in memory. With this mode the CPU forms a 16-bit memory address. The upper eight bits are the contents of the Interrupt Vector Register I and the lower eight bits are supplied by the interrupting device.

M CYCLES: 2 T STATES: 8(4,4)

Condition Bits Affected: None

Operation: $\quad A \longleftarrow(n)$

## Format:



Description:

The operand $n$ is placed on the botton half (AO through A7) of the address bus to select the I/O device at one of 256 possible ports. The contents of the Accumulator also appear on the top half (A8 through A15) of the address bus at this time. Then one byte from the selected port is placed on the data bus and written into the Accumulator (register A) in the CPU.

M CYCLES: 3 T STATES: $11(4,3,4)$

Condition Bits Affected: None

## Example:

If the contents of the Accumulator are 23 H and the byte 7 BH is available at the peripheral device mapped to $I / 0$ port address 01 H , then after the execution of

IN A, (01H)
the Accumulator will contain 7BH.

## IN r, (C)

## Operation (C)

## Format:



Description:

The contents of register $C$ are placed on the bottom half (A0 through A7) of the address bus to select the I/O device at one of 256 possible ports. The contents of Register $B$ are placed on the top half (A8 through A15) of the address bus at this time. Then one byte from the selected port is placed on the data bus and written into register $r$ in the CPU. Register $r$ identifies any of the CPU registers shown in the following table, which also shows the corresponding 3-bit "r" field for each. The flags will be affected, checking the input data.

| $\frac{\text { Reg }}{\text { B }}$ |  |
| :--- | :--- |
| C | 000 |
| D | 001 |
| E | 010 |
| $H$ | 011 |
| L | 100 |
| A | 101 |
|  | 111 |

M CYCLES: 3 T STATES: 12(4,4,4)
Condition Bits Affected:
S: Set if input data is negative; reset otherwise
Z: Set if input data is zero;
reset otherwise
H: Reset
P/V: Set if parity is even; reset otherwise
N: Reset
C: Not affected

Example:

If the contents of register C are 07 H , the contents of register B are 10 H , and the byte 7BH is available at the peripheral device mapped to $1 / 0$ port address 07 H , then after the execution of

IN D, (C)
register D will contain 7BH, and register B will contain $10 H$.

## INC (HL)

Operation: $\quad(H L) \longleftarrow(H L)+1$

Format:
$\frac{\text { Opcode }}{\text { INC }} \quad \frac{\text { Operands }}{(\mathrm{HL})}$

| 0, | 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description:

The byte contained in the address specified by the contents of the HL register pair incremented.

M CYCLES: 3 T STATES: $11(4,4,3)$

## Condition Bits Affected:

$S$ : Set if result is negative;
reset otherwise
Z: Set if result is zero; reset otherwise
$H$ : Set if carry from
Bit 3; reset otherwise
P/V: Set if (HL) was 7FH before operation; reset otherwise
$N$ : Reset
C: Not Affected

## Example:

If the contents of the HL register pair are 3434 H , and the contents of address 3434 are 82 H , after the execution of

INC ( HL )
memory location 3434 H will contain 83 H .

## INC (IX+d)

Operation: $\quad(I X+d) \longleftarrow(I X+d)+1$

Format:
$\frac{\text { Opcode }}{\text { INC }} \quad \frac{\text { Operands }}{(I X+d)}$

| 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



## Description:

The contents of the Index Register IX (register pair IX) are added to a two's complement displacement integer $d$ to point to an address in memory. The contents of this address are then incremented.

M CYCLES: 6 T STATES: $23(4,4,3,5,4,3)$

Condition Bits Affected:
S: Set if result is negative; reset otherwise

Z: Set if result is zero; reset otherwise
H: Set if carry from
Bit 3; reset otherwise
P/V: Set if (IX+d) was 7FH before operation; reset otherwise
$N$ : Reset
C: Not affected

Example:

If the contents of the Index Register pair IX are 2020H, and the memory location 2030 H contains byte 34 H , after the execution of

$$
\text { INC }(I X+10 H)
$$

the contents of memory location 2030 H will be 35 H .

## INC (IY+d)

Operation: $\quad(\mathrm{I} Y+\mathrm{d}) \longleftarrow(\mathrm{I} Y+\mathrm{d})+1$

Format:


Description:

The contents of the Index Register IY (register pair IY) are added to a two's complement displacement integer $d$ to point to an address in memory. The contents of this address are then incremented.

M CYCLES: 6 T STATES: 23(4,4,3,5,4,3)

Condition Bits Affected:
$S$ : Set if result is negative;
reset otherwise
Z: Set if result is zero;
reset otherwise
H: Set if carry from
Bit 3; reset otherwise
P/V: Set if (IY+d) was 7FH before
operation; reset otherwise
N: Reset
C: Not Affected

## Example:

If the contents of the Index Register pair IY are 2020H, and the memory location 2030 H contain byte 34 H , after the execution of INC ( $\mathrm{I} Y+10 \mathrm{H}$ )
the contents of memory location 2030 H will be 35 H .

Operation: IX $\leftarrow I X+1$

Format:
$\frac{\text { Opcode }}{\text { INC }} \quad \frac{\text { Operands }}{\text { IX }}$


## Description:

The contents of the Index Register IX are incremented.

M CYCLES: 2 T STATES: $10(4,6)$

Condition Bits Affected: None

## Example:

If the Index Register IX contains the integer 3300H, after the execution of INC IX
the contents of Index Register IX will be 3301 H .

## INC IY

## Operation: $\quad$ IY $\leftarrow$ IY + 1

Format:
$\frac{\text { Opcode }}{\text { INC }} \quad \frac{\text { Operands }}{\text { IY }}$


Description:

The contents of the Index Register IY are incremented.

M CYCLES: 2 T STATES: $10(4,6)$

Condition Bits Affected: None

Example:

If the contents of the Index Register are 2977H, after the execution of INC IY
the contents of Index Register IY will be 2978 H .

Operation: $r \leftarrow r+1$

Format:

| Opcode | Operand |
| :---: | :---: |
| INC | $r$ |
| $0^{1} 0$ | $0 \quad 0$ |

## Description:

Register $r$ is incremented. $r$ identifies any of the registers $A, B, C, D, E, H$ or $L$, assembled as follows in the object code.

| Register |  | $r$ |
| :--- | :--- | :--- |
| A |  | 111 |
| B |  | 000 |
| C |  | 001 |
| D |  | 010 |
| E |  | 011 |
| H | 100 |  |
| L |  |  |

ท CYCLES: 1 T STATES: 4

Oonditions Bits Affected:
S: Set if result is negative; reset otherwise
Z: Set if result is zero; reset otherwise
H: Set if carry from
Bit 3; reset otherwise
P/V: Set if $r$ was 7FH before operation; reset other wise
N : Reset
C: Not affected

Example:

If the contents of register $D$ are 28 H , after the execution of INC D
the contents of register D will be 29 H .

Operation: ss $\longleftarrow$ ss +1

Format:
$\frac{\text { Opcodes }}{\text { INC }} \quad \frac{\text { Operands }}{\text { ss }}$

| 0 | 0 | s | s | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |

Description:

# The contents of register pair ss (any of register pairs $B C, D E, H L$ or $S P$ ) are incremented. Operand ss is specified as follows in the assembled object code. 

Register

| $\frac{\text { Pair }}{\text { BC }}$ | $\frac{\text { ss }}{00}$ |
| :--- | :--- |
| DE | 01 |
| HL | 10 |
| SP | 11 |

M CYCLES: 1 T STATES: 6

Condition Bits Affected: None

## Example:

If the register pair contains 1000 H , after the execution of
INC HL
HL will contain 1001H.

## IND

```
Operation: \((\mathrm{HL}) \leftarrow(\mathrm{C}), \mathrm{B} \longleftarrow \mathrm{B}-1, \mathrm{HL} \longleftarrow \mathrm{HL}-1\)
```

Format:
Opcode
IND


| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Description:

The contents of register $C$ are placed on the bottom half (AO through A7) of the address bus to select the I/O device at one of 256 possible ports. Register $B$ may be used as a byte counter, and its contents are placed on the top half (A8 through A15) of the address bus at this time. Then one byte from the selected port is placed on the data bus and written to the CPU. The contents of the HL register pair are placed on the address bus and the input byte written into the corresponding location of memory. Finally the byte counter and register pair HL are decremented.

M CYCLES: 4 T STATES $16(4,5,3,4)$

Condition Bits Affected:
S: Unknown
$Z$ : Set if $B-1=0$; reset other wise

H: Unknown
P/V: Unknown
N: Set
C: Unknown

Example:

If the contents of register $C$ are 07 H , the contents of register $B$ are 10 H , the contents of the HL register pair are 1000 H , and the byte 7 BH is available at the
peripheral device mapped to I/O port address 07 H , then after the execution of IND
memory location 1000 H will contain $7 B H$, the HL register pair will contain $0 F F F H$, and register B will contain OFH.

## INDR

# Operation: $\quad(H L) \leftarrow(C), B \leftarrow B-1, H L \leftarrow H L-1$ 

## Format:

Opcode
INDR


## Description:

The contents of register $C$ are placed on the bottom half (AO through A7) of the address bus to select the $I / 0$ device at one of 256 possible ports. Register $B$ is used as a byte counter, and its contents are placed on the top half (A8 though A15) of the address bus at this time. Then one byte from the selected port is placed on the data bus and written to the CPU. The content of the HL register pair are placed on the address bus and the input byte is written into the corresponding location of memory. Then HL and the byte counter are decremented. If decrementing causes B to go to zero, the instruction is terminated. If $B$ is not zero, the PC is decremented by two and the instruction repeated. Note that if $B$ is set to zero prior to instruction execution, 256 bytes of data will be input. Also interrupts will be recognized and two refresh cycles will be executed after each data transfer.

If $B \neq 0$ :

M CYCLES: 5 T STATES: $21(4,5,3,4,5)$

If $B=0$ :

M CYCLES: 4 T STATES: $16(4,5,3,4)$

## Condition Bits Affected:

$S$ : Unknown
Z: Set
H: Unknown
P/V: Unknown
$N$ : Set
C: Unknown

## Example:

If the contents of register $C$ are 07 H , the contents of register B are 03 H , the contents of the HL register pair are 1000 H , and the following sequence of bytes are available at the peripheral device mapped to $1 / 0$ port address 07 H :

51H
A9H
03H
then after the execution of INDR
the HL register pair will contain OFFDH, register $B$ will contain zero, and memory locations will have contents as follows:

Location Contents
OFFEH 03H
OFFFH A9H
$1000 \mathrm{H} \quad 51 \mathrm{H}$

Operation: $(H L) \leftarrow(C), B \leftarrow B-1, H L \leftarrow H L+1$

Format:
Opcode
INI


ED


A2

## Description:

The contents of register $C$ are placed on the bottom half (AO through A7) of the address bus to select the $I / 0$ device at one of 256 possible ports. Register $B$ may be used as a byte counter, and its contents are placed on the top half (A8 through A15) of the address bus at this time. Then one byte from the selected port is placed on the data bus and written to the CPU. The contents of the HL register pair are then placed on the address bus and the input byte is written into the corresponding location of memory. Finally the byte counter is decremented and register pair HL is incremented.

M CYCLES: 4 T STATES: 16(4,5,3,4)

Condition Bits Affected:
S: Unknown
Z: Set if $B-1=0$;
reset otherwise
H: Unknown
P/V: Unknown
$N$ : Set
C: Unknown

## Example:

If the contents of register C are 07 H , the contents of register B are 10 H , the contents of the $H L$ register pair are 1000 H , and the byte $7 B H$ is available at the peripheral device
mapped to $1 / 0$ port address 07 H , then after the execution of INI
memory location 1000 H will contain 7 BH , the HL register pair will contain 1001 H , and register B will contain OFH.

## INIR

Operation: $(H L) \leftarrow(C), B \leftarrow B-1, H L \leftarrow H L+1$

Format:

$$
\frac{\text { Opcode }}{\text { INIR }}
$$



ED


B2

## Description:

The contents of register $C$ are placed on the bottom half (A0 through A7) of $t$ address bus to select the $I / 0$ device at one of 256 possible ports. Register B used as a byte counter, and its contents are placed on the top half (A8 through A1 of the address bus at this time. Then one byte from the selected port is plac on the data bus and written to the CPU. The contents of the HL register pair a placed on the address bus and the input byte is written in the corresponding locati of memory. Then register pair $H L$ is incremented, the byte counter is decremente If decrementing causes $B$ to go to zero, the instruction is terminated. If $B$ is $n$ zero, the PC is decremented by two and the instruction repeated. Note that if is set to zero prior to instruction execution, 256 bytes of data will be inpu Also interrupts will be recognized and two refresh cycles will be executed aft. each data transfer.

If $B \neq 0$ :

M CYCLES: 5 T STATES: $21(4,5,4,3,5)$

If $B=0$ :

M CYCLES: 4 T STATES: $16(4,5,4,3)$

## Condition Bits Affected:

## S: Unknown

Z: Set
H: Unknown
P/V: Unknown
N: Set
C: Unknown

Example:

If the contents of register $C$ are 07 H , the contents of register $B$ are 03 H , the contents of the $H L$ register pair are 1000 H , and the following sequence of bytes are available at the peripheral device mapped to I/O port of address 07H:

51H
A9H
03H
then after the execution of
INIR
the HL register pair will contain 1003 H , register B will contain zero, and memory locations will have contents as follows;

Location Contents
$1000 \mathrm{H} \quad 51 \mathrm{H}$
1001 H A9H
$1002 \mathrm{H} \quad 03 \mathrm{H}$

## JP cc, nn

Operation: IF cc TRUE, PC $\longleftarrow n n$

Format:


Note: The first $n$ operand in this assembled object code is the low order byte of a 2-byte memory address.

## Description:

If condition cc is true, the instruction loads operand nn into register pair PC (Program Counter), and the program continues with the instruction beginning at address nn. If condition cc is false, the Program Counter is incremented as usual, and the program continues with the next sequential instruction. Condition cc is programmed as one of eight status bits which corresponds to condition bits in the Flag Register (register F). These eight status bits are defined in the table below which also specifies the corresponding cc bit fields in the assembled object code.
cc
-

000
001
010
011
100
101
110

| CONDITION | RELEVANT |
| :--- | :--- |
| NZ non zero | FLAG |
| Z zero | Z |
| NC no carry | C |
| C carry | C |
| PO parity odd | $\mathrm{P} / \mathrm{V}$ |
| PE parity even | $\mathrm{P} / \mathrm{V}$ |
| P sign positive | S |
| M sign negative | S |

M CYCLES: 3 T STATES: $10(4,3,3)$

Condition Bits Affected: None

Example:

If the Carry Flag ( $C$ flag in the $F$ register) is set and the contents of address 1520 are 03 H , after the execution of JP C, 1520H
the Program Counter will contain 1520 H , and on the next machine cycle the CPU will fetch from address 1520 H the byte 03 H .

## JP (HL)

Operation: $\quad P C \longleftarrow H L$

Format:
$\frac{\text { Opcode }}{J P} \quad \frac{\text { Operands }}{(H L)}$


E9

## Description:

The Program Counter (register pair PC) is loaded with the contents of the HL registe pair. The next instruction is fetched from the location designated by the new contents of the PC.

M CYCLES: 1 T STATES: 4

Condition Bits Affected: None

Example:

If the contents of the Program Counter are 1000 H and the contents of the HL registe pair are 4800 H , after the execution of JP (HL)
the contents of the Progam Counter will be 4800 H .

## Operation: $P C \leftarrow I X$

## Format:

| Opcode $\quad$ Ope | Operands |
| :---: | :---: |
| JP (IX | (IX) |
| 1 1 0 1 1 1 0 1 | 0 <br> 0 <br> 1 <br> 1 |
|  |  |

## Description:

The Program Counter (register pair PC) is loaded with the contents of the IX Register Pair (Index Register IX). The next instruction is fetched from the location designated by the new contents of the PC.

M CYCLES: 2 T STATES: 8(4,4)

Condition Bits Affected: None

## Example:

If the contents of the Program Counter are 1000H, and the contents of the IX Register Pair are 4800 H , after the execution of JP (IX)
the contents of the Program Counter will be 4800 H .

## JP (IY)

## Operation: $\mathrm{PC} \leftarrow$ IY

Format:


Description:

The Program Counter (register pair PC) is loaded with the contents of the IY registe pair (Index Register IY). The next instruction is fetched from the location designate by the new contents of the PC.

M CYCLES: 2 T STATES: 8(4,4)

Condition Bits Affected: None

## Example:

If the contents of the Program Counter are 1000 H and the contents of the IY Registe Pair are 4800 H , after the execution of JP (IY)
the contents of the Program Counter will be $4800 H$.

Operation: $P C \longleftarrow n n$

Format:
$\frac{\text { Opcode }}{J P} \quad \frac{\text { Operands }}{n n}$


Note: The first operand in this assembled object code is the low order byte of a 2-byte address.

Description:

Operand $n n$ is loaded into register pair PC (Program Counter) and points to the address of the next program instruction to be executed.

M CYCLES: 3 T STATES: $10(4,3,3)$

Condition Bits Affected: None

## JRe

Operation: $P C \longleftarrow P C+e$

Format:
$\frac{\text { Opcode }}{J R} \quad \frac{\text { Operand }}{e}$


18

## Description:

This instruction provides for unconditional branching to other segments of a program. The value of the displacement $e$ is added to the Program Counter (PC) and the next instruction is fetched from the location designated by the new contents of the PC. This jump is measured from the address of the instruction opcode and has a range of -126 to +129 bytes. The assembler automatically adjusts for the twice incremented PC.

M CYCLES: 3 T STATES: $12(4,3,5)$

Condition Bits Affected: None

Example:

To jump forward 5 locations from address 480, the following assembly language statement is used:
JR +5

The resulting object code and final PC value is shown below:

$$
\text { Location } \quad \text { Instruction }
$$

480 18
481 03
482
483

## JR C, e

Operation: IF $\mathrm{C}=0$, continue IF $C=1, P C \leftarrow P C+e$

Format:
$\frac{\text { Opcode }}{J R} \quad \frac{\text { Operands }}{\mathrm{C}, \mathrm{e}}$


Description:

This instruction provides for conditional branching to other segments of a program depending on the results of a test on the Carry Flag. If the flag is equal to a '1', the value of the displacement $e$ is added to the Program Counter (PC) and the next instruction is fetched from the location designated by the new contents of the PC. The jump is measured from the address of the instruction opcode and has a range of -126 to +129 bytes. The assembler automatically adjusts for the twice incremented PC.

If the flag is equal to a ' 0 ', the next instruction to be executed is taken from the location following this instruction.

If condition is met:

M CYCLES: 3 T STATES: $12(4,3,5)$

If condition is not met;

M CYLCES: 2 T STATES: 7(4,3)

Condition Bits Affected: None

## Example:

The Carry Flag is set and it is required to jump back 4 locations from 480 . Th assembly language statement is:

JR C,-4
The resulting object code and final PC value is shown below:

| Location | Instruction |
| :---: | :---: |
| 47C | $\leftarrow$ PC after jump |
| 47D | - |
| 47E | - |
| 47F | - |
| 480 | 38 |
| 481 | FA (2's complement-6) |

## JR NC, e

Operation: If $C=1$, continue If $\mathrm{C}=0, \mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{e}$

Format:


## Description:

This instruction provides for conditional branching to other segments of a program depending on the results of a test on the Carry Flag. If the flag is equal to '0' the value of the displacement $e$ is added to the Program Counter (PC) and the next instruction is fetched from the location designated by the new contents of the PC. The jump is measured from the address of the instruction opcode and has a range of -126 to +129 bytes. The assembler automatically adjusts for the twice incremented PC.

If the flag is equal to a '1', the next instruction to be executed is taken from the location following this instruction.

If the condition is met:

M CYCLES: 3 T STATES: $12(4,3,5)$

If the condition is not met:

M CYCLES: 7 T STATES: $7(4,3)$

Condition Bits Affected: None

Example:

The Carry Flag is reset and it is required to repeat the jump instruction. The assembly language statement is:

## JR NC,

The resulting object code and PC after the jump are shown below:

Location Instruction
480

481 $\quad$| $30 \leftarrow P C$ after jump |
| :--- |
| 00 |

```
Operation: If \(Z=1\), continue
If \(Z=0, P C \leftarrow P C+e\)
```


## Format:

$\frac{\text { Opcode }}{J R} \quad \frac{\text { Operands }}{\mathrm{NZ}, \mathrm{e}}$


## Description:

This instruction provides for conditional branching to other segments of a program depending on the results of a test on the Zero Flag. If the flag is equal to a ' 0 ', the value of the displacement e is added to the Program Counter (PC) and the next instruction is fetched from the location designated by the new contents of the PC. The jump is measured from the address of the instruction opcode and has a range of -126 to +129 bytes. The assembler automatically adjusts for the twice incremented PC.

If the Zero Flag is equal to a '1', the next instruction to be executed is taken from the location following this instruction.

If the condition is met:

```
M CYCLES: 3 T STATES: 12,(4,3,5)
```

If the condition is not met:
$\eta$ CYCLES: 2 T STATES: 7(4,3)

Condition Bits Affected: None

Example:

The Zero Flag is reset and it is required to jump back 4 locations from 480. The assembly language statement is :

JR NZ,-4
The resulting object code and final PC value is shown below:

| $\frac{\text { Location }}{47 C}$ | $\frac{\text { Instruction }}{\leftarrow P C \text { after jump }}$ |
| :--- | :--- |
| 47 D | - |
| 47 E | - |
| 47 F | - |
| 480 | 20 |
| 481 | FA (2' complement-6) |

## JR Z, e

Operation: If $Z=0$, continue
If $\mathrm{Z}=1, \mathrm{PC} \leftarrow \mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{e}$

Format:
$\frac{\text { Opcode }}{J R} \quad \frac{\text { Operands }}{\mathrm{Z}, \mathrm{e}}$


28


Description:

This instruction provides for conditional branching to other segments of a program depending on the results of a test on the Zero Flag. If the flag is equal to a ' 1 ', the value of the displacement $e$ is added to the Program Counter (PC) and the next instruction is fetched from the location designated by the new contents of the PC. The jump is measured from the address of the instruction opcode and has a range of -126 to +129 bytes. The assembler automatically adjusts for the twice incremented PC.

If the Zero Flag is equal to a ' 0 ', the next instruction to be executed is taken from the location following this instruction.

If the conditon is met:

M CYCLES: 3 T STATES: 12(4,3,5)

If the condition is not met:

M CYCLES: 2 T STATES: $7(4,3)$

Condition Bits Affected: None

Example:

The Zero Flag is set and it is required to jump forward 5 locations from address 300. The following assembly language statement is used:

JR Z, +5
The resulting object code and final PC value is shown below:
Location Instruction
$300 \quad 28$
$301 \quad 03$
302
303
304
305
$\leftarrow P C$ after jump

## LD A, (BC)

Operation: $\quad A \leftarrow(B C)$

Format:


## Description:

The contents of the memory location specified by the contents of the BC register pair are loaded into the Accumulator.

M CYCLES: 2 T STATES: $7(4,3)$

Condition Bits Affected: None

## Example:

If the $B C$ register pair contains the number 4747 H , and memory address 4747 H contains the byte 12 H , then the instruction

LD $A,(B C)$
will result in byte 12 H in register A .

## LD A, (DE)

Operation: $A \leftarrow$ (DE)

Format:
$\frac{\text { Opcode }}{\text { LD }} \quad \frac{\text { Operands }}{A,(D E)}$


Description:

The contents of the memory location specified by the register pair $D E$ are loaded into the Accumulator.

M CYCLES: 2 T STATES: 7(4,3)

Condition Bits Affected: None

Example:

If the DE register pair contains the number 30 A 2 H and memory address 30 A 2 H contains the byte 22 H , then the instruction LD A, (DE)
Will result in byte 22 H in register $A$.

## LD A, (nn)

Operation: $A \longleftarrow(n n)$

Format:


Description:

The contents of the memory location specified by the operands $n n$ are loaded into the Accumulator. The first $n$ operand is the low order byte of a two-byte memory address.

M CYCLES: 4 T STATES: $13(4,3,3,3)$

Condition Bits Affected: None

Example:

If the contents of nn is number 8832 H , and the contents of memory address 8832 H is byte 04 H , after the instruction

LD A, (nn)
byte 04 H will be in the Accumulator.

## LD A, I

Operation: $\quad A \leftarrow 1$

Format:


Description:

The contents of the Interrupt Vector Register I are loaded into the Accumulator.

M CYCLES: 2 T states: 9(4,5)

Condition Bits Affected:
S: Set if I-Reg. is negative;
reset otherwise
Z: Set if I-Reg. is zero;
reset otherwise
H: Reset
P/V: Contains contents of IFF2
N : Reset
C: Not affected

Example:

If the Interrupt Vector Register contains the byte 4AH, after the execution of LD A, I
the accumulator will also contain 4AH.

## LD A, R

## Operation: $A \leftarrow R$

## Format:



Description:

The contents of Memory Refresh Register $R$ are loaded into the Accumulator.

M CYCLES: 2 T STATES: 9(4,5)

Condition Bits Affected:
S: Set if R-Reg is negative; reset otherwise
Z: Set if R-Reg. is zero; reset otherwise

H: Reset
P/V: contains contents of IFF2
$N$ : Reset
C: Not affected

Example:

If the Memory Refresh Register contains the byte 4AH, after the execution of LD A,R
the Accumulator will also contain 4 AH .

## LD (BC), A

Operation: $\quad(B C) \leftarrow A$

## Format:

$\frac{\text { Opcode }}{L D} \quad \frac{\text { Operands }}{(B C), A}$

| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Description:

The contents of the Accumulator are loaded into the memory location specified by the contents of the register pair $B C$.

M CYCLES: 2 T STATES: 7(4,3)

Condition Bits Affected: None

Example: If the Accumulator contains 7 AH and the BC register pair contains 1212 Hm the instruction

LD (BC), A
will result in 7 AH being in memory location 1212 H .

## LD dd, nn

Operation: $d d \leftarrow n n$

Format:
$\frac{\text { Opcode }}{\text { LD }} \quad \frac{\text { Operands }}{\text { dd, } n n}$

| 0 | 0 | $d$ | $d$ | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



Description:

The two-byte integer $n n$ is loaded into the the dd register pair, where dd defines the $B C, D E, H L$, or $S P$ register pairs, assembled as follows in the object code:

Pair dd

BC 00
DE 01
HL 10
SP 11

The first $n$ operand in the assembled object code is the low order byte.

M CYCLES: 3 T STATES: $10(4,3,3)$

Condition Bits Affected: None

Example:

After the execution of
LD HL, 5000 H
the contents of the HL register pair will be 5000 H .

## LD dd, (nn)

Operation: $\quad{d d_{H}}^{\text {O }}(n n+1), d d_{L} \leftarrow(n n)$

Format:


Description:

The contents of address $n n$ are loaded into the low order portion of register pair dd, and the contents of the next highest memory address $n n+1$ are loaded into the high order portion of dd. Register pair dd defines $B C$, DE, HL, or SP register pairs, assembled as follows in the object code:

| $\frac{\text { Pair }}{\text { BC }}$ |  |
| :--- | :--- |
| dd |  |
| DE | 01 |
| HL | 10 |
| SP | 11 |

The first $n$ operand in the assembled object code above is the low order byte of ( $n n$ ).

M CYCLES: 6 T STATES: $20(4,4,3,3,3,3$,

Condition Bits Affected: None

## Example:

If Address 2130 H contains 65 H and address 2131 H contains 78 H after the instruction LD BC, (2130H)
the $B C$ register pair will contain $7865 H$.

## LD(DE), A

Operation: $\quad(D E) \leftarrow A$

Format:


## Description:

The contents of the Accumulator are loaded into the memory location specified by the DE register pair.

M CYCLES: 2 T STATES: 7(4,3)

Condition Bits Affected: None

Example:

If the contents of register pair $D E$ are 1128 H , and the Accumulator contains byte AOH , the instruction

LD (DE), A
will result in $A O H$ being in memory location 1128 H .

## LD (HL), n

## Operation: (HL) $\leftarrow n$

Format:

| Opcode | Operand |  |
| :---: | :---: | :---: |
| LD | (HL) , n |  |
| 0 0 1 1 0 1 1 0 |  |  |
|  |  |  |

Description: Integer $n$ is loaded into the memory address specifed by the contents of the HL register pair.

M CYCLES: 3 T STATES: $10(4,3,3)$

Condition Bits Affected: None

Example:

If the HL register pair contains 4444 H , the instruction
LD (HL), 28H
will result in the memory location 4444 H containing the byte 28 H .

## LD HL, (nn)

## Operation: $H \leftarrow(n n+1), L \leftarrow(n n)$

Format:
$\frac{\text { Opcode }}{\text { LD }} \quad \frac{\text { Operands }}{\mathrm{HL},(n n)}$


Description:

The contents of memory address $n n$ are loaded into the low order portion of regist pair $H L$ (register L), and the contents of the next highest memory address $n n$ are loaded into the high order portion of HL (register H). The first $n$ operand the assembled object code above is the low order byte of nn .

M CYCLES: 5 T STATES: 16(4,3,3,3,3,)

Condition Bits Affected: None

Example:

If address 4545 H contains 37 H and address 4546 H contains AlH after the instruction LD HL, ( 4545 H )
the HL register pair will contain A137H.

## LD (HL), r

Operation: $\quad(H L) \leftarrow r$

Format:
$\frac{\text { Opcode }}{\text { LD }} \quad \frac{\text { Operands }}{(\mathrm{HL}), r}$

| 0 | 1 | 1 | 1 | 0 | $\leftarrow r$ |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description:

The contents of register $r$ are loaded into memory location specified by the contents of the HL register pair. The symbol $r$ identifies register $A, B, C, D, E, H$ or L, assembled as follows in the object code:

Register $\quad r$
$A=111$
$B=000$
$C=001$
D = 010
$\mathrm{E}=011$
$H=100$
L = 101

M CYCLES: 2 T STATES: 7(4,3)

Condition Bits Affected: None

## Example:

If the contents of register pair HL specifies memory location 2146 H , and the B register contains the byte 29 H , after the execution of

$$
L D(H L), B
$$

memory address 2146 H will also contain 29 H .

## LD I, A

## Operation: $I \leftarrow A$

## Format:

| Opcode | Operands |
| :--- | :--- |
| LD | I,A |

47

## Description:

The contents of the Accumulator are loaded into the Interrupt Control Vector Register, I.M CYCLES: 2 T STATES: $9(4,5)$
Condition Bits Affect: None
Example:
If the Accumulator contains the number 81 H , after the instruction
LD I,A
the Interrupt Vector Register will also contain 81H.

## LD IX, (nn)

Operation: $I X_{H} \leftarrow(n n+1)$, IX $L \leftarrow(n n)$

## Format:

$\frac{\text { Opcode }}{\text { LD }} \quad \frac{\text { Operands }}{I X,(n n)}$


## Description:

The contents of the address $n n$ are loaded into the low order portion of Index Register IX, and the contents of the next highest memory address nn+1 are loaded into the high order portion of IX. The first $n$ operand in the assembled object code above is the low order byte of $n n$.

M CYCLES: 6 T STATES: $20(4,4,3,3,3,3$,

Condition Bits Affected: None

## Example:

If address 6666 H contains 92 H and address 6667 H contains DAH , after the instruction LD IX, (6666H)
the Index Register IX will contain DA92H.

## LD IX,nn

## Operation: $I X \leftarrow n n$

## Format:



## Description:

Integer $n n$ is loaded into the Index Register IX. The first $n$ operand in the assembled object code above is the low order byte.

M CYCLES: 4 T STATES: $14(4,4,3,3)$

Condition Bits Affected: None

Example:

After the instruction
LD IX,45A2H
the Index Register will contain integer 45A2H.

## LD (IX+d), n

Operation: $(I X+d) \leftarrow n$

Format:
$\frac{\text { Opcode }}{L D} \quad \frac{\text { Operands }}{(I X+d), n}$

DD

36


## Description:

The $n$ operand is loaded into the memory address specified by the sum of the contents of the Index Register IX and the two's complement displacement operand d.

M CYLCLES: 5 T STATES: $19(4,4,3,5,3)$

Condition Bits Affected: None

Example:

If the Index Register IX contains the number 219AH the instruction LD (IX+5H), 5AH
would result in the byte 5 AH in the memory address 219 FH.

## LD (IX+d), r

Operation: $\quad(I X+d) \leftarrow r$

Format:


Description:

The contents of register $r$ are loaded into the memory address specified by the contents of Index Register IX summed with d, a two's complement displacement interger. The symbol $r$ identifies register $A, B, C, D, E, H$ or $L$, assembled as follows in the object code:

$$
\begin{aligned}
\frac{\text { Register }}{} & =\frac{r}{111} \\
B & =000 \\
C & =001 \\
D & =010 \\
E & =011 \\
H & =100 \\
L & =101
\end{aligned}
$$

M CYCLES: 5 T STATES: $19(4,4,3,5,3)$

Condition Bits Affected: None

Example:

If the $C$ register contains the byte 1 CH , and the Index Register IX contains 3100 H , then the instruction

LD (IX +6 H ), C
will perform the sum $3100 \mathrm{H}+6 \mathrm{H}$ and will load 1 CH into memory location 3106 H .

## LD IY, (nn)

Operation: $I Y \leftarrow n n$

Format:
$\frac{\text { Opcode }}{L D} \quad \frac{\text { Operands }}{I Y, n n}$


21


Description:

Integer $n n$ is loaded into Index Register IY. The first $n$ operand in the assembled object code above is the low order byte.

M CYCLES: 4 T STATES: $14(4,4,3,3)$

Condition Bits Affected: None

Example:
After the instruction:
LD IY, 7733H
the Index Register IY will contain the integer 7733H.

## LD IY, nn

Operation: IY $\leftarrow(n n+1)$, IY $L \leftarrow(n n)$

Format:
$\frac{\text { Opcode }}{\text { LD }} \quad \frac{\text { Operands }}{I Y,(n n)}$


2A


## Description:


#### Abstract

The contents of address nn are loaded into the low order portion of Index Register IY, and the contents of the next highest memory address $n n+1$ are loaded into the high order portion of IY. The first $n$ operand in the assembled object code above is the low order byte of $n n$.

M CYCLES: 6 T STATES: $20(4,4,3,3,3,3)$

Condition Bits Affected: None


## Example:

If address 6666 H contains 92 H and address 6667 H contains DAH , after the instruction LD IY, (6666H)
the Index Register IY will contain DA92H.

## LD (IY+d), n

Operation: $(I Y+d) \leftarrow n$

Format:
$\frac{\text { Opcode }}{L D} \quad \frac{\text { Operands }}{(I Y+D), n}$

FD



## Description:

Integer $n$ is loaded into memory location specified by the contents of the Index Register summed with a displacement interger d.

M CYCLES: 5 T STATES: $19(4,4,3,5,3)$

Condition Bits Affected: None

Example:

If the Index Register IY contains the number A 940 H , the instruction

$$
\text { LD }(\mathrm{I} Y+10 \mathrm{H}), 97 \mathrm{H}
$$

would result in byte 97 H in memory location A 950 H .

## LD (IY+d), r

Operation: $(I Y+d) \leftarrow r$

## Format:

$\frac{\text { Opcode }}{L D} \quad \frac{\text { Operands }}{(I Y+d), r}$


## Description:

The contents of register $r$ are loaded into the memory address specified by the sum of the contents of the Index Register IY and d, a two's complement displacement integer. The symbol $r$ is specified according to the following table.

$$
\begin{aligned}
\frac{\text { Register }}{} & =\frac{r}{111} \\
B & =000 \\
C & =001 \\
D & =010 \\
E & =011 \\
H & =100 \\
L & =101
\end{aligned}
$$

M CYCLES: 5 T STATES: $19(4,4,3,5,3)$

Condition Bits Affected: None

## Example:

If the $C$ register contains the byte 48 H , and the Index Register IY contains 2 Al 1 H , then the instruction

LD $(I Y+4 H), C$
will perform the sum $2 \mathrm{AllH}+4 \mathrm{H}$, and will load 48 H into memory location 2 A 15 H .

## LD (nn), A

Operation: $(n n) \leftarrow A$

Format:
$\frac{\text { Opcode }}{L D} \quad \frac{\text { Operands }}{(n n), A}$


## Description:

The contents of the Accumulator are loaded into the memory address specified by the operands $n n$. The first $n$ operand in the assembled object code above is the low order byte of nn.

M CYCLES: 4 T STATES: $13(4,3,3,3)$

Condition Bits Affected: None

Example:

If the contents of the Accumulator are byte D7H, after the execution of LD (3141H),A
D7H will be in memory location 3141 H .

## LD (nn), dd

Operation: $\quad(n n+1) \leftarrow d_{H},(n n) \leftarrow d d_{L}$

## Format:

$\frac{\text { Opcode }}{L D} \quad \frac{\text { Operands }}{(\mathrm{nn}), \mathrm{dd}}$


## Description:

The low order byte of register pair dd is loaded into memory address $n n$; the upper byte is loaded into memory address $n n+1$. Register pair dd defines either $B C, D E, H L$, or SP, assembled as follows in the object code:

| $\frac{\text { Pair }}{}$ | $\frac{\text { dd }}{B C}$ |
| :---: | :---: |
| 00 |  |
| $D E$ | 01 |
| $H L$ | 10 |
| $S P$ | 11 |

The first $n$ operand in the assembled object code is the low order byte of a two byte memory address.

M CYCLES: 6 T STATES: $20(4,4,3,3,3,3)$

Condition Bits Affected: None

## Example:

If register pair $B C$ contains the number 4644 H , the instruction
LD (1000H),BC
will result in 44 H in memory location 1000 H , and 46 H in memory location 1001 H .

## LD (nn), HL

Operation: $(n n+1) \leftarrow H,(n n) \leftarrow L$

Format:
$\frac{\text { Opcode }}{L D} \quad \frac{\text { Operands }}{(n n), H L}$
 22


Description.

The contents of the low order portion of register pair HL (register L) are loaded into memory address $n n$, and the contents of the high order portion of HL (register $H$ ) are loaded into the next highest memory address $n n+1$. The first $n$ operand in the assembled object code above is the low order byte of $n$.

M CYCLES: 5 T STATES: $17(4,3,3,3,3)$

Condition Bits Affected: None

Example:

If the content of register pair HL is 483 AH , after the instruction LD (B229H), HL
address B 229 H will contain 3 AH , and address B22AH will contain 48 H .

## LD (nn), IX

Operation: $(n n+1) \leftarrow I X_{H}(n n) \leftarrow I X_{L}$

Format:
$\frac{\text { Opcode }}{L D} \quad \frac{\text { Operands }}{(n n), I X}$


Description:

The low order byte in Index Register IX Is loaded into memory address $n n$; the upper order byte is loaded into the next highest address $n n+1$. The first $n$ operand in the assembled object code above is the low order byte of $n n$.

M CYCLES: 6 T STATES: $20(4,4,3,3,3,3)$

Condition Bits Affected: None

Example:

If the Index Register IX contains 5 A 30 H , after the instruction LD (4392H), IX
memory location 4392 H will contain number 30 H and location 4393 H will contain 5 AH .

## 2-152

## LD (nn), IY

Operation: $\quad(n n+1) \leftarrow I Y_{H},(n n) \leftarrow I Y_{L}$

## Format:



Description:

The low order byte in Index Register IY is loaded into memory address nn ; the upper order byte is loaded into memory location $n n+1$. The first $n$ operand in the assembled object code above is the low order byte of $n n$.

M CYCLES: 6 T STATES: $20(4,4,3,3,3,3)$

Condition Bits Affected: None

## Example:

If the Index Register IY contains 4174 H after the instruction

$$
\text { LD } 8838 \mathrm{H}, \mathrm{IY}
$$

memory location 8838 H will contain number 74 H and memory location 8839 H will contain 41 H .

## LD R, A

Operation: $R \longleftarrow A$

Format:


Description:

The contents of the Accumulator are loaded into Memory Refresh register $R$. M CYCLES: 2 T STATES: $9(4,5)$

Condition Bits Affected: None

Example:

If the Accumulator contains the number $B 4 H$, after the instruction LD R,A
the Memory Refresh Register will also contain B4H.

## LD r, (HL)

## Operation: $r \longleftarrow(H L)$

Format:
$\frac{\text { Opcode }}{L D} \quad \frac{\text { Operands }}{r,(H L)}$


## Description:

The eight-bit contents of memory location (HC) are loaded into register $r$, where $r$ identifies register $A, B, C, D, E, G$ or $L$, assembled as follows in the object code:

$$
\begin{aligned}
\text { Register } & r \\
A & =111 \\
B & =000 \\
C & =001 \\
D & =010 \\
E & =011 \\
H & =100 \\
L & =101
\end{aligned}
$$

M CYCLES: 2 T STATES: $7(4,3)$

Condition Bits Affected: None

Example:

If register pair HL contains the number 75 AlH , and memory address 75 AlH contains the byte 58 H , the execution of

LD C, (HL)
will result in 58 H in register C .

## LD r, (IX+d)

Operation: $r \longleftarrow(I X+d)$

Format:
$\frac{\text { Opcode }}{L D} \quad \frac{\text { Operands }}{r,(I X+d)}$


Description:

The operand (IX+d) (the contents of the Index Register IX summed with a displacement integer $d$ ) is loaded into register $r$, where $r$ identifies register $A, B, C, D, E, H$ or L, assembled as follows in the object code:

$$
\begin{aligned}
\begin{aligned}
\text { Register }
\end{aligned} & \frac{r}{111} \\
B & =000 \\
C & =001 \\
D & =010 \\
E & =011 \\
H & =100 \\
L & =101
\end{aligned}
$$

M CYCLES: 5 T STATES: $19(4,4,3,5,3)$

Condition Bits Affected: None

## Example:

If the Index Register IX contains the number 25AFH, the instruction

LD B, (IX+19H)
will cause the calculation of the sum $25 \mathrm{AFH}+19 \mathrm{H}$, which points to memory locati 25 C 8 H . If this address contains byte 39 H , the instruction will result in regist B also containing 39H.

## LD r, (IY+d)

Operation: $r \longleftarrow(I Y+d)$

## Format:



## Description:

The operand (IY + d) (the contents of the Index Register IY summed with a displacement integer d) is loaded into register $r$, where $r$ identifies A, B, C, D, E, H or L, assembled as follows in the object code:

Register

$$
A=111
$$

$$
B=000
$$

$$
C=001
$$

$$
D=010
$$

$$
E=011
$$

$$
H=100
$$

$$
L=101
$$

M CYCLES: 5 T STATES: $19(4,4,3,5,3)$

Condition Bits Affected: None

Example:

If the Index Register IY contains the number 25AFH, the instruction LD B, (IY+19H)
will cause the calculation of the sum $25 \mathrm{AFH}+19 \mathrm{H}$, which points to memory locati 25C8H. If this address contains byte 39 H , the instruction will result in regist B also containing 39H.

Operation: $r \leftarrow n$

Format:
$\frac{\text { Opcode }}{L D} \quad \frac{\text { Operands }}{r, n}$

$$
\begin{array}{|l|l|l|l|l|l|l|}
\hline 0 & 0 & \leftarrow & \leftarrow & 1 & 1 & 0 \\
\hline
\end{array}
$$



Description:

The eight-bit integer $n$ is loaded into any register $r$, where $r$ identifies register $A, B$, C, D, E, H or L, assembled as follows in the object code:

$$
\begin{aligned}
\frac{\text { Register }}{} & =\frac{r}{111} \\
B & =000 \\
C & =001 \\
D & =010 \\
E & =011 \\
H & =100 \\
L & =101
\end{aligned}
$$

M CYCLES: 2 T STATES: $7(4,3)$

Condition Bits Affected: None

Example:

After the execution of
LD E, A5H
the contents of register E will be A5H.

## LD r, r'

## Operation: $r \leftarrow r^{\prime}$

## Format:

$\frac{\text { Opcode }}{L D} \quad \frac{\text { Operands }}{r, r^{\prime}}$


Description:

The contents of any register $r^{\prime}$ are loaded into any other register $r$. Note: $r, r^{\prime}$ identifies any of the registers $A, B, C, D, E, H$, or $L$, assembled as follows in the object code:

$$
\begin{aligned}
& \text { Register } r, r^{\prime} \\
& A=111 \\
& B=000 \\
& C=001 \\
& D=010 \\
& E=011 \\
& H=100 \\
& L=101
\end{aligned}
$$

M CYCLES: 1 T STATES: 4

Condition Bits Affected: None

## Example:

If the H register contains the number 8 AH , and the E register contains 10 H , the instruction
LD H, E
would result in both registers containing 10 H .

## LD SP, HL

## Operation: SP $\longleftarrow \mathrm{HL}$

## Format:

$\frac{\text { Opcode }}{L D} \quad \frac{\text { Operands }}{S P, H L}$
$\square$F9
Description:
The contents of the register pair HL are loaded into the Stack Pointer SP.
M CYCLES: 1 T STATES: ..... 6
Condition Bits Affected: ..... None
Example:
If the register pair $H L$ contains $442 E H$, after the instruction
LD SP,HL
the Stack Pointer will also contain 442EH.

## LD SP, IX

Operation: $\quad S P \longleftarrow I X$

Format:
$\frac{\text { Opcode }}{\text { LD }} \quad \frac{\text { Operands }}{\text { SP,IX }}$


## Description:

The two byte contents of Index Register IX are loaded into the Stack Pointer SP.

M CYCLES: 2 T STATES: $10(4,6)$

Condition Bits Affected: None

## Example:

If the contents of the Index Register IX are 98DAH, after instruction
LD SP,IX
the contents of the Stack Pointer will also be 98DAH.

## LD SP, IY

Operation: $S P \leftarrow I Y$

Format:
$\frac{\text { Opcode }}{\text { LD }} \quad \frac{\text { Operands }}{\text { SP,IY }}$


Description:

The two byte contents of Index Register IY are loaded into the Stack Pointer SP. M CYCLES: 2 T STATES: $10(4,6)$

Condition Bits Affected: None

Example:

If Index Register IY contains the integer A 227 H , after the instruction
LD SP,IY
the Stack Pointer will also contain A227H.

## LDD

Operation: $(\mathrm{DE}) \leftarrow(\mathrm{HL}), \mathrm{DE} \leftarrow \mathrm{DE}-1, \mathrm{HL} \leftarrow \mathrm{HL}-1, \mathrm{BC} \leftarrow \mathrm{BC}-1$

Format:
$\frac{\text { Opcode }}{\text { LDD }} \quad$ Operands


ED


A8

## Description:

This two byte instruction transfers a byte of data from the memory location addressed by the contents of the HL register pair to the memory location addressed by the contents of the $D E$ register pair. Then both of these register pairs including the $B C$ (Byte Counter) register pair are decremented.

M CYCLES: 4 T STATES: $16(4,4,3,5)$

Condition Bits Affected:
S: Not affected
Z: Not affected
H: Reset
P/V: Set if BC- $1 \neq 0$;
reset otherwise
N: Reset
C: Not affected

## Example:

If the HL register pair contains 1111 H , memory location 1111 H contains the byte 88 H , the DE register pair contains 2222 H , memory location 2222 H contains byte 66 H , and the $B C$ register pair contains 7 H , then the instruction

LDD
will result in the following contents in register pairs and memory addresses:

HL : 1110H
(1111H) : 88 H
DE : 2221H
(2222H) : 88 H
$B C$ : $6 H$

## LDDR

Operation: $(D E) \leftarrow(H L), D E \leftarrow D E-1, H L \leftarrow H L-1, B C \leftarrow B C-1$

Format:


## Description:

This two-byte instruction transfers a byte of data from the memory location addressed by the contents of the $H L$ register pair to the memory location addressed by the contents of the $D E$ register pair. Then both of these register as well as the $B C$ (Byte Counter) are decremented. If decrementing causes the BC to go to zero, the instruction is terminated. If $B C$ is not zero, the program counter is decremented by 2 and the instruction is repeated. Note that if $B C$ is set to zero prior to instruction execution, the instruction will loop through 64K bytes. Also, interrupts will be recognized and two refresh cycles will be executed after each data transfer.

For $B C \neq 0$ :

M CYCLES: 5 T STATES: $21(4,4,3,5,5)$

For $B C=0$ :

M CYCLES: 4 T STATES: $16(4,4,3,5)$

Condition Bits Affected:
S: Not affected
Z: Not affected
H: Reset
P/V: Reset
$N$ : Reset
C: Not affected

## Example:

If the HL register pair contains 1114 H , the DE register pair contains 2225 H , the BC register pair contains 0003 H , memory locations have these contents:

| $(1114 H)$ | $:$ | $A 5 H$ | $(2224 H)$ | $:$ |
| :--- | :--- | :--- | :--- | :--- |
| $(1113 H)$ | $:$ | $36 H$ |  |  |
| $(1112 H)$ | $:$ | $88 H$ | $(2224 H)$ | $:$ |

then after the execution of

LDDR
the contents of register pairs and memory locations will be:

HL : 1111H
DE : 2222H
$\mathrm{BC}: 0000 \mathrm{H}$
(1114H) : A5H (2225H) : A5H
(1112H) : 36 H (2224H): 36H
$(1112 \mathrm{H}): 88 \mathrm{H}$ (2223H): 88H

## LDI

Operation: $(\mathrm{DE}) \leftarrow(\mathrm{HL}), \mathrm{DE} \leftarrow \mathrm{DE}+1, \mathrm{HL} \leftarrow \mathrm{HL}+1, \mathrm{BC} \leftarrow \mathrm{BC}-1$

Format:
Opcode Operands

LDI


| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | $A O$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Description:

A byte of data is transferred from the memory location addressed by the contents of the $H L$ register pair to the memory location addressed by the contents of the $D E$ register pair. Then both these register pairs are incremented and the BC (Byte Counter) register pair is decremented.

M CYCLES: 4 T STATES: $16(4,4,3,5)$

Condition Bits Affected:
S: Not affected
Z: Not affected
H: Reset
P/V: Set if BC-1才0;
reset other wise
$N:$ Reset
C: Not affected

## Example:

If the HL Register pair contains 1111 H , memory location 1111 H contains the byte 88 H , the $D E$ register pair contains 2222 H , the memory location 2222 H contains byte 66 H , and the BC register pair contains 7 H , then the instruction

LDI
will result in the following contents in register pairs and memory addresses:

HL : 1112 H
(1111H) : 88 H
DE : 2223H
(2222H) : 88 H
BC : 6 H

## LDIR

## Operation: $(D E) \leftarrow(H L), D E \leftarrow D E+1, H L \leftarrow H L+1, B C \leftarrow B C-1$

## Format:

$\frac{\text { Opcode }}{\text { LDIR }} \quad$ Operands

| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | 0 BO

## Description:

This two byte instruction transfers a byte of data from the memory location addres by the contents of the HL register pair to the memory location addressed by the 1 register pair. Then both these register pairs are incremented and the $B C$ ( $B y$ Counter) register pair is decremented. If decrementing causes the $B C$ to go to zel the instruction is terminated. If BC is not zero the program counter is decrement, by 2 and the instruction is repeated. Note that if $B C$ is set to zero prior to instrus tion execution, the instruction will loop through 64K bytes. Also, interrupts wi be recognized and two refresh cycles will be executed after each data transfel

For $B C \neq 0$ :

M CYCLES: 5 T STATES: $21(4,4,3,5,5)$

For $B C=0$ :

M CYCLES: 4 T STATES: $16(4,4,3,5)$

## Condition Bits Affected:

S: Not affected
Z: Not affected
H: Reset
P/V: Reset
$N$ : Reset
C: Not affected

Example:

If the $H L$ register pair contains $1111 H$, the DE register pair contains 2222 H , the $B C$ register pair contains 0003 H , and memory locations have these contents:

| $(1111 \mathrm{H}):$ | 88 H | $(2222 \mathrm{H})$ |
| :--- | :--- | :--- |
| $(1112 \mathrm{H})$ | $:$ | $: 66 \mathrm{H}$ |
| $(1113 H)$ | $:$ | A5H |

then after the execution of

LDIR
the contents of register pairs and memory locations will be:

HL : 1114H
DE : 2225H
BC : 0000H

| $(1111 \mathrm{H}):$ | 88 H | $(2222 \mathrm{H})$ |
| :--- | :--- | :--- |
| $(1112 \mathrm{H})$ | $:$ | $: 88 \mathrm{H}$ |
| $(1113 \mathrm{H})$ | $:$ | A 5 H |

## NEG

Operation: $A \leftarrow 0-A$

Format:
Opcode
NEG


| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Description:

Contents of the Accumulator are negated (two's complement). This is the same subtracting the contents of the Accumulator from zero. Note that 80 H is left unchange

M CYCLES: 2 T STATES: 8(4,4)

Condition Bits Affected:
S: Set if result is negative;
reset otherwise
Z: Set if result is zero;
reset otherwise
$H$ : Set if there is a borrow from
Bit 4; reset otherwise
P/V: Set if Acc. was $80 H$ before operation;
reset otherwise
$N$ : Set
C: Set if Acc. was not 00 H before operation; reset otherwise

## Example:

If the contents of the Accumulator are

$$
\begin{array}{llllllll}
1 & 0 & 0 & 1 & 1 & 0 & 0 & 0
\end{array}
$$

after the execution of
NEG
the Accumulator contents will be

$$
\begin{array}{lllllllll}
0 & 1 & 1 & 0 & 1 & 0 & 0 & 0
\end{array}
$$

## NOP

## Operation:

## Format:

Opcode
NOP

$$
\begin{array}{|l|l|l|l|l|l|}
\hline 0 & 0 & 0 & 0 & 0 & 0 \\
\hline
\end{array}
$$

## Description:

CPU performs no operation during this machine cycle.

M CYCLES: 1 T STATES: 4

Condition Bits Affected: None

Operation: $A \longleftarrow A V s$

Format:
Opcode
OR
Operands S

The $s$ operand is any of $r, n,(H L),(I X+d)$ or ( $I Y+d)$, as defined for the analogous ADD instructions. These various possible opcode-operand combinations are assembled as follows in the object code:

OR r


OR n


F6

OR (HL)


B6

OR (IX+d)


OR ( $\mathrm{I} Y+\mathrm{d}$ )

*r identifies registers $B, C, D, E, H, L$ or $A$ assembled as follows in the object code field above:

| Register | $r$ |
| :---: | :---: |
| B | 000 |
| C | 001 |
| D | 010 |
| E | 011 |
| H | 100 |
| L | 101 |
| A | 111 |

## Description:

A logical OR operation, bit by bit, it performed between the byte specified by the operand and the byte contained in the Accumulator; the result is stored in tr Accumulator.

| INSTRUCTION |  | M CYCLES |
| :--- | :--- | :--- |
| OR $r$ | 1 | T STATES |
| OR $n$ | 2 | 4 |
| OR (HL) | 2 | $7(4,3)$ |
| OR (IX+d) | 5 | $7(4,3)$ |
| OR (IY+d) | 5 | $19(4,4,3,5,3)$ |
|  |  | $19(4,4,3,5,3)$ |

Condition Bits Affected:
$S$ : Set if result is negative:
reset otherwise
Z: Set if result is zero;
reset otherwise
H: Set
P/V: Set if parity even;
reset otherwise
N: Reset
C: Reset

## Example:

If the H register contains $48 \mathrm{H}(01001000)$ and the Accumulator contains 12 H ( 00010010 after the execution of

OR H
the Accumulator will contain 5AH (01011010).

## OTDR

## Operation: $\quad(\mathrm{C}) \leftarrow(\mathrm{HL}), \mathrm{B} \leftarrow \mathrm{B}-1, \mathrm{HL} \leftarrow \mathrm{HL}-1$

Format:


Description:

The contents of the $H L$ register pair are placed on the address bus to select a location in memory. The byte contained in this memory location is temporarily stored in the CPU. Then, after the byte counter ( $B$ ) is decremented, the contents of register $C$ are placed on the bottom half (AO through A7) of the address bus to select the I/0 device at one of 256 possible ports. Register $B$ may be used as a byte counter, and its decremented value is placed on the top half (A8 through A15) of the address bus at this time. Next the byte to be output is placed on the data bus and written into the selected peripheral device. Then register pairHL is decremented and if the decremented B register is not zero, the Program Counter (PC) is decremented by 2 and the instruction is repeated. If $B$ has gone to zero, the instruction is terminated. Note that if $B$ is set to zero prior to instruction execution, the instruction will output 256 bytes of data. Also, interrupts will be recognized and two refresh cycles will be executed after each datatransfer.

If $B \neq 0$ :

M CLCLES: 5 T STATES: $21(4,5,3,4,5)$

If $B=0$;

M CYCLES: 4 T STATES: $16(4,5,3,4)$
Condition Bits Affected:
S: Unknown
Z: Set
H: Unknown
P/V: Unknown
$N$ : Set
C: Unknown
Example:
If the contents of register C are 07 H , the contents of register B are 03 H , the contents of
the HL register pair are 1000 H , and memory locations have the following contents:LocationContents
OFFEH ..... 51H
OFFFH ..... A9H
1000H ..... 03H
then after the execution of ..... OTDR
the $H L$ register pair will contain OFFDH, register B will containzero, and a group of byteswill have been written to the peripheral device mapped to I/0 port address 07 H in thefollowing sequence:03H
A9H51H

# OTIR 

Operation: $\quad(\mathrm{C}) \leftarrow(H L), B \leftarrow B-1, H L \leftarrow H L+1$

## Format:

## Opcode

OTIR


B3

## Description:

The contents of the $H L$ register pair are placed on the address bus to select a location in memory. The byte contained in this memory location is temporarily stored in the CPU. Then, after the byte counter (B) is decremented, the contents of register $C$ are placed on the bottom half (A0 through A7) of the address bus to select the I/0 device at one of 256 possible ports. Register $B$ may be used as abyte counter, and its decremented value is placed on the top half (A8 through A15) of the address bus at this time. Next the byte to be output is placed on the data bus and written into the selected peripheral device. Then register pair HL is incremented. If the decremented $B$ register is not zero, the Program Counter (PC) is decremented by 2 and the instruction is repeated. If $B$ has gone to zero, the instruction is terminated. Note that if $B$ is set to zero prior to instruction execution, the instruction will output 256 bytes of data. Also, interrupts will be recognized and two refresh cycles will be executed after each data transfer.

IF $B \neq 0$ :

M CYCLES: 5 T STATES: $21(4,5,3,4,5)$

If $B=0$ :

M CYCLES: 4 T STATES: $16(4,5,3,4)$

# S: Unknown 

Z: Set
H: Unknown
P/V: Unknown
$N$ : Set
C: Unknown

Example:
If the contents of register C are 07 H , the contents of register B are 03 H , thecontents of the HL register pair are 1000 H , and memory locations have thefollowing contents:
Location Contents
1000 H ..... 51H
1001H ..... A9H
1002H ..... 03H
then after the execution ofOTIR
the HL register pair will contain 1003 H , register B will contain zero, and a groupof bytes will have been written to the peripheral device mapped to I/0 port address07 H in the following sequence:51H
A9H
03H

# OUT (C), r 

Operation: $\quad(C) \leftarrow r$

## Format:



Description:

The contents of register $C$ are placed on the bottom half (A0 through A7) of the address bus to select the I/O device at one of 256 possible ports. The contents of Register $B$ are placed on the top half (A8 through A15) of the address bus at this time. Then the byte contained in register $r$ is placed on the data bus and written into the selected peripheral device. Register $r$ identifies any of the CPU registers shown in the following table, which also shows the corresponding 3-bit " $r$ " field for each which appears in the assembled object code:
RegisterB000
C ..... 001
D ..... 010
E ..... 011
H ..... 100
L ..... 101
A ..... 111
M CYCLES: 3 T STATES: $12(4,4,4$

## Example:

If the contents of register $C$ are 01 H and the contents of register $D$ are 5 AH , after the execution of
OUT (C),D
the byte 5 AH will have been written to the peripheral device mapped to $\mathrm{I} / 0$ port address 01 H .

## OUT (n), A

Operation: $\quad(n) \leftarrow A$

## Format:

| Opcode | Operands |  |
| :---: | :---: | :---: |
| OUT | ( n , A |  |
| 1 1 0 1 0 0 1 1 |  |  |
|  |  |  |

## Description:

The operand $n$ is placed on the bottomhalf (AO through A7) of the address bus to select the I/O device at one of 256 possible ports. The contents of the Accumulator (register A) also appear on the tophalf (A8 through A15) of the address bus at this time. Then the byte contained in the Accumulator is placed on the data bus and written into the selected peripheral device.

M CYCLES: 3 T STATES: $11(4,3,4)$

Condition Bits Affected: None

## Example:

If the contents of the Accumulator are 23 H , then after the execution of OUT 01H, A
the byte 23 H will have been written to the peripheral device mapped to I/0 port address 01 H .

## OUTD

Operation: $\quad(C) \leftarrow(H L), B \leftarrow B-1, H L \leftarrow H L-1$

## Format:

Opcode


## Description:

The contents of the HL register pair are placed on the address bus to select a location in memory. The byte contained in this memory location is temporarily stored in the CPU. Then, after the byte counter ( $B$ ) is decremented, the contents of register $C$ are placed on the bottom half (AO through A7) of the address bus to select the I/O device at one of 156 possible ports. Register Bmay be used as a byte counter, and its decremented value is placed on the top half (A8 through A15) of the address bus at this time. Next the byte to be output is placed on the data bus and written into the selected peripheral device. Finally the register pair HL is incremented.

M CYCLES: 4 T STATES: $16(4,5,3,4)$

Condition Bits Affected:
S: Unknown
Z: Set if $B-1=0$;
reset other wise
H: Unknown

## P/V: Unknown

$N$ : Set
C: Unknown

## Example:

If the contents of register C are 07 H , the contents of register B are 10 H , the contents
of the HL register pair are 1000 H , and the contents of memory location 1000 H are 59 H , after the execution of

OUTD
register $B$ will contain $0 F H$, the $H L$ register pair will contain $0 F F F H$, and the byte 59 H will have been written to the peripheral device mapped to I/O port address 07H.

## OUTI

Operation: $\quad(C) \leftarrow(H L), B \leftarrow B-1, H L \leftarrow H L+1$

Format:

> Opcode

OUTI


ED

| 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  | A3

Description:

The contents of the HL Register pair are placed on the address bus to select a location in memory. The byte contained in this memory location is temporarily stored in the CPU. Then, after the byte counter (B) is decremented, the contents of register $C$ are placed on the bottom half (AO through A7) of the address bus to select the I/O device at one of 256 possible ports. Register $B$ may be used as a byte counter, and its decremented value is placed on the top half (A8 through A15) of the address bus. The byte to be output is placed on the data bus and written into selected peripheral device. Finally the register pair HL is incremented.

M CYCLES: 4 T STATES: $16(4,5,3,4)$

Condition Bits Affected:
S: Unknown
$Z$ : Set if $B-1=0$;
reset otherwise
P/V: Unknown
$N$ : Set
C: Unknown

## Example:

If the contents of register $C$ are 07 H , the contents of register $B$ are 10 H , the contents of the HL register pair are 1000 H , and the contents of memory address 1000 H
are 59 H , then after the execution of OUTI
register B will contain 0 FH , the HL register pair will contain 1001H, and the byte 59 H will have been written to the peripheral device mapped to I/0 port address 07 H .

## POP IX

Operation: $\quad I X_{H} \leftarrow(S P+1), I X_{L} \leftarrow(S P)$

Format:
$\frac{\text { Opcode }}{\text { POP }} \quad \frac{\text { Operands }}{\text { IX }}$


## Description:

The top two bytes of the external memory LIFO (last-in, first -out) Stack are popped into Index Register IX. The Stack Pointer (SP) register pair holds the 16-bit address of the current "top" of the Stack. This instruction first loads into the low order portion of IX the byte at the memory location corresponding to the contents of SP; then SP is incremented and the contents of the corresponding adjacent memory location are loaded into the high order portion IX. The SP is now incremented again.

M CYCLES: 4 T STATES: $14(4,4,3,3)$

Condition Bits Affected: None

## Example:

If the Stack Pointer contains 1000 H , memory location 1000 H contains 55 H , and location 1001 H contains 33 H , the instruction POP IX
will result in Index Register IX containing 3355H, and the Stack Pointer containing 1002 H .

## POP IY

Operation: $\quad I Y_{H} \leftarrow(S P+1), I Y_{L} \leftarrow(S P)$

Format:
$\frac{\text { Opcode }}{\text { POP }} \quad \frac{\text { Operands }}{\text { IY }}$


FD


E1

## Description:

The top two bytes of the external memory LIF0 (last-in, first-out) Stack are popped into Index Register IY. The Stack Pointer (SP) register pair holds the 16-bit address of the current "top" of the stack. This instruction first loads into the low order portion of IY the byte at the memory location corresponding to the contents of SP; then SP is incremented and the contents of the corresponding adjacent memory location are loaded into the high order portion of IY. The SP is now incremented again.

M CYCLES: 4 T STATES: $14(4,4,3,3)$

Condition Bits Affected: None

## Example:

If the Stack Pointer contains 1000 H , memory location 1000 H contains 55 H , and location 1001 H contains 33 H , the instruction

POP IY
will result in Index Register IY containing 3355 H , and the Stack Pointer containing 1002 H .

## POP qq

Operation: $\mathrm{qq}_{H} \leftarrow(\mathrm{SP}+1), \mathrm{qq}_{\mathrm{L}} \leftarrow(\mathrm{SP})$

Format:
$\frac{\text { Opcode }}{\text { POP }} \quad \frac{\text { Operands }}{q q}$

| 1 | 1 | $q$ | $q$ | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description:

The top two bytes of the external memory LIFO (last-in, first-out) Stack are poppe into register pair $q q$. The Stack Pointer (SP) register pair holds the 16 -bit addres: of the current "top of the Stack. This instruction first loads into the low ordel portion of $q q$, the byte at the memory location corresponding to the contents of SP then SP is incremented and the contents of the corresponding adjacent memory locatior are loaded into the high order portion of $q q$ and the $S P$ is now incremented again. The operand $q q$ defines register pair $B C, D E, H L$, or $A F$, assembled as follows in the object code:

| $\frac{\text { Pair }}{}$ | $\frac{r}{B C}$ |
| :--- | :--- |
| DE | 00 |
| HL | 10 |
| AF | 11 |

M CYCLES: 3 T STATES: $10(4,3,3)$

Condition Bits Affected: None

## Example:

If the Stack Pointer contains 1000 H , memory location 1000 H contains 55 H , and location 1001 H contains 33 H , the instruction

POP HL
will result in register pair HL containing 3355 H , and the Stack Pointer containing 1002H.

## PUSH IX

Operation: $(S P-2) \leftarrow I X_{L}(S P-1) \leftarrow I X_{H}$

Format:
$\frac{\text { Opcode }}{\text { PUSH }} \quad \frac{\text { Operands }}{\text { IX }}$

| 1, | 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |$\quad$ E5

Description:

The contents of the Index Register IX are pushed into the external memory LIF0 (last-in, first-out) Stack. The Stack Pointer (SP) register pair holds the 16-bit address of the current "top" of the Stack. This instruction first decrements the SP and loads the high order byte of IX into the memory address now specified by the SP, then decrements the SP again and loads the low order byte into the memory location corresponding to this new address in the SP.

M CYCLES: 3 T STATES: $15(4,5,3,3)$

Condition Bits Affected: None

## Example:

If the Index Register IX contains 2233 H and the Stack Pointer contains 1007 H , after the instruction

PUSH IX
Memory address 1006 H will contain 22 H , memory address 1005 H will contain 33 H , and the Stack Pointer will contain 1005 H .

Operation: $\quad(S P-2) \leftarrow I Y_{L}, \quad(S P-1) \leftarrow I Y_{H}$

Format:
$\frac{\text { Opcode }}{\text { PUSH }} \quad \frac{\text { Operands }}{\text { IY }}$


## Description:

The contents of the Index Register IY are pushed into the external memory LIFO (last-in, first-out) Stack. The Stack Pointer (SP) register pair holds the 16-bit address of the current "top" of the Stack. This instruction first decrements the SP and loads the high order byte of IY into the memory address now specified by the SP; then decrements the SP again and loads the low order byte into the memory location corresponding to this new address in the SP.

M CYCLES: 4 T STATES: $15(4,5,3,3)$

Condition Bits Affected: None

Example:

If the Index Register IY contains 2233 H and the Stack Pointer contains 1007H, after the instruction

PUSH IY
Memory address 1006 H will contain 22 H , memory address 1005 H will contain 33 H , and the Stack Pointer will contain 1005 H .

## PUSH qq

Operation: $\quad(S P-2) \leftarrow q_{\mathrm{L}},(\mathrm{SP}-1) \leftarrow \mathrm{qq}_{\mathrm{H}}$

Format:
$\frac{\text { Opcode }}{\text { PUSH }} \quad \frac{\text { Operands }}{\text { qq }}$


## Description:

The contents of the register pair qq are pushed into the external memory LIF0 (last-in first-out) Stack. The Stack Pointer (SP) register pair holds the 16 -bit address o the current "top" of the Stack. This instruction first decrements the SP and load the high order byte of register pair qq into the memory address now specified by the SP then decrements the SP again and loads the low order byte of qq into the memor. location corresponding to this new address in the SP. The operand qq means registe pair $B C$, $D E$, $H L$, or $A F$, assembled as follows in the object code:

Pair qq
BC 00
DE 01
HL 10
AF 11

M CYCLES: 3 T STATES: $11(5,3,3)$

Conditon Bits Affected: None

## Example:

If the AF register pair contains 2233 H and the Stack Pointer contains 1007 H , aftel the instruction

PUSH AF
memory address 1006 H will contain 22 H , memory address 1005 H will contain 33 H , and the Stack Pointer will contain 1005 H .

## RES b, m

Operation: $\mathrm{s}_{\mathrm{b}} \leftarrow 0$

Format:
$\frac{\text { Opcode }}{\text { RES }} \quad \frac{\text { Operands }}{b, m}$

Operand b is any bit (7 through 0) of the contents of the moperand, (any of $r$, (HL), (IX+d) or (IY+d)) as defined for the analogous SET instructions. These various possible opcode-operand combinations are assembled as follows in the object code:


| Bit Reset | b | Register | $r$ |
| :---: | :---: | :---: | :---: |
| 0 | 000 | B | 000 |
| 1 | 001 | C | 001 |
| 2 | 010 | D | 010 |
| 3 | 011 | E | 011 |
| 4 | 100 | H | 100 |
| 5 | 101 | L | 101 |
| 6 | 110 | A | 111 |
| 7 | 111 |  |  |

## Description:

Bit $b$ in operand $m$ is reset.

| INSTRUCTION | M CYCLES | $\frac{\text { T STATES }}{}$ |
| :--- | :--- | :--- |
| RES $r$ | 4 | $8(4,4)$ |
| RES (HL) | 4 | $15(4,4,4,3)$ |
| RES (IX+d) | 6 | $23(4,4,3,5,4,3)$ |
| RES (IY+d) | 6 | $23(4,4,3,5,4,3)$ |

Condition Bits Affected: None

Example:

After the execution of
RES 6,D
bit 6 in register $D$ will be reset. (Bit 0 in register $D$ is the least significant bit.)

## RET

Operation: $\mathrm{PC}_{\mathrm{L}} \leftarrow(\mathrm{SP}), \mathrm{PC}_{H} \leftarrow(\mathrm{SP}+1)$

## Format:

Opcode
RET


C9

Description:

Control is returned to the original program flow by popping the previous contents of the Program Counter (PC) off the top of the external memory stack, where they were pushed by the CALL instruction. This is accomplished by first loading the low-order byte of the PC with the contents of the memory address pointed to by the Stack Pointer (SP), then incrementing the SP and loading the high-order byte of the PC with the contents of the memory address now pointed to by the SP. (The SP is now incremented a second time.) On the following machine cycle the CPU will fetch the next program opcode from the location in memory now pointed to by the PC.

M CYCLES: 3 T STATES: $10(4,3,3)$

Condition Bits Affected: None

## Example:

If the contents of the Program Counter are 3535 H , the contents of the Stack Pointer are 2000 H , the contents of memory location 2000 H are B 5 H , and the contents of memory location 2001 H are 18 H , then after the execution of

RET
the contents of the Stack Pointer will be 2002 H and the contents of the Program Counter will be 18B5H, pointing to the address of the next program opcode to be fetched.

## RET cc

Operation: IF cc TRUE: $P C_{L} \leftarrow(S P), \mathrm{PC}_{H} \leftarrow(S P+1)$

Format:


Description:

If condition $c c$ is true, control is returned to the original program flow by popping the previous contents of the Program Counter (PC) off the top of the external memory stack, where they were pushed by the CALL instruction. This is accomplished by first loading the low-order byte of the PC with the contents of the memory address pointed to by the Stack Pointer (SP), then incrementing the SP, and loading the high-order byte of the PC with the contents of the memory address now pointed to by the SP (the $S P$ is now incremented a second time). On the following machine cycle the CPU will fetch the next program opcode from the location in memory now pointed to by the PC. If condition cc is false, the PC is simply incremented as usual, and the program continues with the next sequential instruction. Condition cc is programmed as one of eight status which correspond to condition bits in the Flag Register (register F). These eight status are defined in the table below, which also specifies the corresponding cc bit fields in the assembled object code.

| CC | Condition | Relevant <br> Flag |
| :--- | :--- | :--- |
| 000 | NZ non zero | Z |
| 001 | Z zero | Z |
| 010 | NC non carry | C |
| 011 | C carry | C |
| 100 | PO parity odd | P/V |
| 101 | PE parity even | P/V |
| 110 | P sign positive | S |
| 111 | M sign negative | S |

## If $c c$ is true:

M CYCLES: 3 T STATES: $11(5,3,3)$

If $c c$ is false:

M CYCLES: 1 T STATES: 5

Condition Bits Affected: None

Example:

If the $S$ flag in the $F$ register is set, the contents of the Program Counter are 3535 H , the contents of the Stack Pointer are 2000 H , the contents of memory location 2000 H are B 5 H , and the contents of memory location 2001 H are 18 H , then after the execution of

RET M
the contents of the Stack Pointer will be 2002 H and the contents of the Program Counter will be 18 B 5 H , pointing to the address of the next program opcode to be fetched.

## RETI

## Operation: Return from interrupt

## Format:

Opcode
RETI


| 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description:

This instruction is used at the end of an interrupt service routine to:

1. Restore the contents of the Program Counter (PC) (analogous to the RET instruction)
2. To signal an I/O device that the interrupt routine has been completed. The RETI instruction facilitates the nesting of interrupts allowinghigher priority devices to suspend service of lower-priority service routines. This instruction has no effect on the IFF1 and IFF2 flip flops.

M CYCLES: 4 T STATES: $14(4,4,3,3)$

Condition Bits Affected: None

Example:

Given: Two interrupting devices, $A$ and $B$, connected in a daisy chain configuration with A having a higher priority than $B$.

A


B

$B$ generates an interrupt and is acknowledged. (The interrupt enable out, IEO, of $B$ goes low, blocking any lower priority devices from interrupting while $B$ is being serviced). Then $A$ generates an interrupt, suspending service of $B$. (The IEO of $A$ goes 'low' indicating that a higher priority device being serviced.) The A routine is completed and a RETI is issued resetting the IEO of $A$, allowing the $B$ routine to continue. A second RETI is issued on completion of the $B$ routine and the IEO of $B$ is reset (high) allowing lower priority devices interrupt access.

## RETN

## Operation: Return from non-maskable interrupt

## Format:



## Description:

Used at the end of a service routine for a non-maskable interrupt, this instruction executes an unconditional return which functions identically to the RET instruction. That is, the previously stored contents of the Program Counter (PC) are popped off the top of the external memory stack; the low-order byte of PC is loaded with the contents of the memory location pointed to by the Stack Pointer (SP), SP is incremented, the high-order byte of PC is loaded with the contents of the memory location now pointed to by SP, and SP is incremented again. Control is now returned to the original program flow: on the following machine cycle the CPU will fetch the next opcode from the location in memory now pointed to by the PC. Also the state of IFF2 is copied back into IFF1 to the state it had prior to the acceptance of the NMI.

M CYCLES: 4 T STATES: $14(4,4,3,3)$

Condition Bits Affected: None

## Example:

If the contents of the Stack Pointer are 1000 H and the contents of the Program Counter are 1 A 45 H when a non-maskable interrupt (NMI) signal is received, the CPU will ignore the next instruction and will instead restart to memory address 0066 H . That is, the current Program Counter contents of 1A45H will be pushed onto the external stack address of OFFFH and OFFEH, high order-byte first, and 0066 H will be loaded onto the

Program Counter. That address begins an interrupt service routine which ends with RETN instruction. Upon the execution of RETN, the former Program Counter contents are popped off the external memory stack, low-order first, resulting in a Stack Pointer contents again of 1000 H . The program flow continues where it left off with an opcode fetch to address 1 A 45 H .

## RL m

Operation:


Format:

$$
\frac{\text { Opcode }}{\text { RL }} \quad \frac{\text { Operands }}{\mathrm{m}}
$$

The m operand is any of $r$, (HL), (IX+d) or (IY+d), as defined for the analogous RLC instructions. These various possible opcode-operand combinations are specified as follows in the assembled object code:

RL $r$


RL (HL)


CB


16
$R L$ ( $I X+d$ )


| 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

16

RL ( $\mathrm{I} Y+\mathrm{d}$ )

*r identifies register $B, C, D, E, H, L$ or $A$ specified as follows in the assembled object code above;

| Register | $r$ |
| :---: | :---: |
| B | 000 |
| C | 001 |
| D | 010 |
| E | 011 |
| H | 100 |
| L | 101 |
| A | 111 |

## Description:

The contents of the $m$ operand are rotated left: the content of bit 0 is copied into bit 1; the previous content of bit content of bit 1 is copied into bit 2; this pattern is continued throughout the byte. The content of bit 7 is copied into the Carry Flag ( $C$ flag in register F) and the previous content of the Carry Flag is copied into bit 0 (Bit 0 is the least significant bit.)

| INSTRUCTION | M CYCLES | T STATES |
| :---: | :---: | :---: |
| RL r | 2 | 8(4,4) |
| RL (HL) | 4 | 15(4,4,4,3) |
| RL ( $\mathrm{IX}+\mathrm{d}$ ) | 6 | $23(4,4,3,5,4,3)$ |
| RL ( $\mathrm{I} Y+\mathrm{d}$ ) | 6 | $23(4,4,3,5,4,3)$ |

Condition Bits Affected:
S: Set if result is negative;
reset otherwise
Z: Set if result is zero;
reset otherwise
H: Reset
P/V: Set if parity even;
reset otherwise
N: Reset
C: Data from Bit 7 of source register

Example:

If the contents of register D and the Carry Flag are

| $C$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

after the execution of
RL D
the contents of register $D$ and the Carry Flag will be

| $C$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation:


Format:
$\frac{\text { Opcode }}{\text { RLA }} \quad$ Operands


## Description:

The contents of the Accumulator (register A) are rotated left: the content of bit 0 is copied into bit 1 ; the previous content of bit 1 is copied into bit 2 ; this pattern is continued throughout the register. The content of bit 7 is copied into the Carry Flag ( $C$ flag in register F) and the previous content of the Carry Flag is copied into bit 0 . Bit 0 is the least significant bit.

M CYCLES: 1 T STATES: 4

Condition Bits Affected:
S: Not affected
Z: Not affected
H: Reset
P/V: Not affected
$N$ : Reset
C: Data from Bit 7 or Acc.

Example:

If the contents of the Accumulator and the Carry Flag are

| C | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 |

after the execution of
RLA
the contents of the Accumulator and the Carry Flag will be

| $C$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation:


Format:
$\frac{\text { Opcode }}{\text { RLCA }} \quad$ Operands


## Description:

The contents of the Accumulator (register A) are rotated left: the content of bit 0 is moved to bit 1 ; the previous content of bit 1 is moved to bit 2 ; this pattern is continued throughout the register. The content of bit 7 is copied into the Carry Flag (C flag in register F) and also into bit 0 . (Bit 0 is the least significant bit.)

## M CYCLES: 1 T STATES: 4

Condition Bits Affected:
S: Not affected
Z: Not affected
H: Reset
P/V: Not affected
N: Reset
C: Data from Bit 7 of Acc.

## Example:

If the contents of the Accumulator are

$$
\begin{array}{llllllll}
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0
\end{array}
$$

| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

after the execution of
RLCA
the contents of the Accumulator and Carry Flag will be

| $C$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## RLC (HL)



Format:

| Opcode Oper | Operands |
| :---: | :---: |
| RLC (HL) | (HL) |
| 1 1 0 0 1 0 1 1 <br>         | 1,1 CB |
| 0 0 0 0 0 1 1 0 <br>         |  |

## Description:


#### Abstract

The contents of the memory address specified by the contents of register pair HL are rotated left: the content of bit 0 is copied into bit 1 ; the previous content of bit 1 is copied into bit 2; this pattern is continued throughout the byte. The content of bit 7 is copied into the Carry Flag (C flag in register $F$ ) and also into bit 0 . Bit 0 is the least significant bit.


## M CYCLES: 4 T STATES: $15(4,4,4,3)$

## Condition Bits Affected:

S: Set if result is negative; reset otherwise

Z: Set if result is zero; reset otherwise

H: Reset
P/V: Set if parity even; reset otherwise
$N$ : Reset
C: Data from Bit 7 of source register

## Example:

If the contents of the HL register pair are 2828 H , and the contents of memory location 2828 H are

$$
\begin{array}{llllllll}
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0
\end{array}
$$

| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

after the execution of RLC (HL)
the contents of memory location 2828 H and the Carry Flag will be

| $C$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



## RLC(IX+d)

Operation:


Format:
$\frac{\text { Opcode }}{\text { RLC }} \quad \frac{\text { Operands }}{(I X+d)}$


06

Description:

The contents of he memory address specified by the sum of the contents of the Index Register IX and a two's complement displacement interger d, are rotated left: the contents of bit 0 is copied into bit 1 ; the previous content of bit 1 is copied intobit 2; this pattern is continued throughout the byte. The content of bit 7 is copied into the Carry Flag ( $C$ flag in register $F$ ) and also into bit 0 . Bit 0 is the least significant bit.

M CYCLES: 6 T STATES: 23(4,4,3,5,4,3)

Condition Bits Affected:
$S$ : Set if result is negative;
reset otherwise
Z: Set if result is zero;
reset other wise
H: Reset
P/V: Set if parity even;
reset otherwise
$N$ : Reset
C: Data from Bit 7 of
source register

## Example:

If the contents of the Index Register IX are 1000 H , and the contents of memory location 1002H are

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

after the execution of

$$
\text { RLC }(I X+2 H)
$$

the contents of memory location 1002 H and the Carry Flag will be

| $C$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

1

| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## RLC (IY+d)

## Operation:



Format:
$\frac{\text { Opcode }}{\text { RLC }} \quad \frac{\text { Operands }}{(I Y+d)}$


FD

$C B$


06

## Description:

The contents of the memory address specified by the sum of the contents of the Index Register IY and a two's compliment displacement interger d are rotated left: the content of bit 0 is copied into bit 1 ; the previous content of bit 1 is copied into bit 2; this process is continued throughout the byte. The content of bit 7 is copied into the Carry Flag ( $C$ flag in register $F$ ) and also into bit 0 . Bit 0 is the least significant bit.

M CYCLES: 6 T STATES: $23(4,4,3,5,4,3)$

Condition Bits Affected:
S: Set if result is negative;
reset otherwise
Z: Set if result is zero;
reset otherwise
P/V: Set if parity even; reset otherwise
$N$ : Reset
C: Data From Bit 7 of source register

## Example:

If the contents of the Index Register IY are 1000 H , and the contents of memory location 1002 H are

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |

after the execution of

$$
\text { RLC } \quad(\mathrm{I} Y+2 \mathrm{H})
$$

the contents of memory location 1002 H and the Carry Flag will be

| $C$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## RLC r

Operation:


Format:

$$
\begin{array}{ll}
\frac{\text { Opcode }}{} & \\
\text { RLC } & \\
\hline \text { Operands } \\
\hline
\end{array}
$$

## )escription:

The eight-bit contents of register $r$ are rotated left: the content of bit 0 is :opied into bit 1 ; the previous content of bit 1 is copied into bit2; this pattern $s$ continued throughout the register. The content of bit 7 is copied into the iarry Flag ( $C$ flag in register $F$ ) and also into bit 0 . Operand $r$ is specified is follows in the assembled object code:

| Register | $r$ |
| :---: | :---: |
| B | 000 |
| C | 001 |
| D | 010 |
| E | 011 |
| H | 100 |
| L | 101 |
| A | 111 |

ote: Bit 0 is the least significant bit.

CYCLES: 2 T STATES: $8(4,4)$

## Condition Bits Affected:

$$
\begin{aligned}
\text { S: } & \text { Set if result is negative; } \\
& \text { reset otherwise } \\
\text { Z: } & \text { Set if result is zero; } \\
& \text { reset otherwise } \\
\text { H: } & \text { Reset } \\
\text { P/V: } & \text { Set if parity even; } \\
& \text { reset otherwise } \\
\mathrm{N}: & \text { Reset } \\
\mathrm{C}: & \text { Data from Bit } 7 \text { of } \\
& \text { source register }
\end{aligned}
$$

Example:

If the contents of register $r$ are

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

after the execution of

RLC $r$
the contents of register $r$ and the Carry Flag will be

| $C$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## RLD

Operation:


Format:


## Description:

The contents of the low-order four bits (Bits $3,2,1$ and 0 ) of the memory location (HL) are copied into the high-order four bits (7,6,5 and 4) of that same memory location; the previous contents of those high-order four bits are copied into the low order four bits of the Accumulator (register A); and the previous contents of the low order four bits of the Accumulator are copied into the low-order four bits of memory location (HL). The contents of the high-order bits of the Accumulator are unaffected. Note: (HL) means the memory location specified by the contents of the HL register pair

M CYCLES: 5 T STATES: $18(4,4,3,4,3)$

Condition Bits Affected:

S: Set if Acc. is negative after operation; reset otherwise
Z: Set if Acc. is zero after operation; reset otherwise
H: Reset
P/V: Set if parity of Acc. is even after operation; reset otherwise
$N$ : Reset
C: Not affected

## Example:

If the contents of the HL register pair are 5000 H , and the contents of the Accumulator and memory location 5000 H are


Accumulator
after the execution of

RLD
the contents of the Accumulator and memory location 5000 H will be


| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |$\quad$ Accumulator


| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## RR m

Operation:


Format:
Opcode
Operands
RR
m

The moperand is any of $r$, ( $H L$ ), ( $I X+d$ ), or (IY+d), as defined for the analogous RLC instructions. These various possible opcode-operand combinations are specified as follows in the assembled object code:

> RR r
CB


RR (HL)
$1 E$

RR (IX+d)
DD

$R R(I Y+d)$

*r identifies registers $B, C, D, E, H, L$ or $A$ specified as follows in the assembled object code above.

| $\frac{\text { Register }}{\text { B }}$ |  | $r$ |
| :---: | :---: | :---: |
| C |  | 000 |
| D |  | 001 |
| E |  | 010 |
| $H$ |  | 100 |
| L | 101 |  |
| A | 111 |  |

## Description:

The contents of operand $m$ are rotated right: the contents of bit 7 is copied into bit 6; the previous content of bit 6 is copied into bit 5; this pattern is continued throughout the byte. The content of bit 0 is copied into the Carry Flag (C flag in register F) and the previous content of the Carry Flag is copied into bit 7. Bit 0 is the least significant bit.

INSTRUCTION M CYCLES T STATES

| $R R r$ | 2 | $8(4,4)$ |
| :--- | :--- | :--- |
| $R R(H L)$ | 4 | $15(4,4,4,3)$ |
| $R R(I X+d)$ | 6 | $23(4,4,3,5,4,3)$ |
| $R R(I Y+d)$ | 6 | $23(4,4,3,5,4,3)$ |

## Condition Bits Affected:

```
    S: Set if result is negative;
        reset otherwise
        Z: Set if result is zero;
        reset otherwise
    H: Reset
P/V: Set if parity is even;
        reset otherwise
    N: Reset
    C: Data from Bit 0 of
        source register
```

Example:

If the contents of the HL register pair are 4343 H , and the contents of memory location 4343H and the Carry Flag are

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | $C$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

after the execution of

RR (HL)
the contents of location 4343 H and the Carry Flag will be


| 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## RRA



Format:

| Opcode |
| :--- |
| RRA |
| Operands |
| 0 |

## Description:

The contents of the Accumulator (register A) are rotated right: the content of bit 7 is copied into bit 6; the previous content of bit 6 is copied into bit 5; this pattern is continued throughout the register. The content of bit 0 is copied into the Carry Flag (C flag in register F) and the previous content of the Carry Flag is copied into bit 7. Bit 0 is the least significant bit.

M CYCLES: 1 T STATES: 4

Condition Bits Affected:
S: Not affected
Z: Not affected
H: Reset
P/V: Not affected
$N$ : Reset
C: Data from Bit 0 of Acc.

## Example:

If the contents of the Accumulator and the Carry Flag are

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | $C$ |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |

after the execution of
RRA
the contents of the Accumulator and the Carry Flag will be


| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## RRCA

Operation:


Format:

$$
\frac{\text { Opcode }}{\text { RRCA }} \quad \text { Operands }
$$

| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Description:

The contents of the Accumulator (register A) are rotated right: the content of bit 7 is copied into bit 6; the previous content of bit 6 is copied into bit 5; this pattern is continued throughout the register. The content of bit 0 is copied into bit 7 and also into the Carry Flag (C flag in register F.) Bit 0 is the least significant bit.

M CYCLES: 1 T STATES: 4

Condition Bits Affected:
S: Not affected
Z: Not affected
H: Reset
P/V: Not affected
$N$ : Reset
C: Data from Bit 0 of Acc.

## Example:

If the contents of the Accumulator are

$$
\begin{array}{llllllllll}
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
\hline \begin{array}{llllllll}
7 \\
0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 \\
\hline
\end{array}
\end{array}
$$

After the execution of
RRCA
the contents of the Accumulator and the Carry Flag will be

$$
\begin{array}{c|c|c|c|c|c|c|c|c|c}
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & C \\
\hline 1 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 1 \\
\hline
\end{array}
$$

## RRC m



Format:

Opcode
RRC

Operands
m

The $m$ operand is any of $r,(H L)$, (IX+d) or (IY+d), as defined for the analogous RLC instructions. These various possible opcode-operand combinations are specified as follows in the assembled object code:


RRC $(I Y+d)$

*r identifies registers $B, C, D, E, H, L$ or $A$ specified as follows in the assembled object sode above:

| Register |  | $r$ |
| :--- | :--- | :--- | :--- |
|  |  |  |
| B |  | 000 |
| C |  | 001 |
| D |  | 010 |
| E |  | 011 |
| H |  | 100 |
| L |  | 101 |
| A |  | 111 |

lescription:
he contents of operand $m$ are rotated right: the content of bit 7 is copied into bit 6; he previous content of bit 6 is copied intobit 5 ; this pattern is continued throughout he byte. The content of bit 0 is copied into the Carry Flag (C flag in the $F$ egister) and also into bit 7. Bit 0 is the least significant bit.

| INSTRUCTION |  | M CYCLES |  |
| :--- | :--- | :--- | :--- |
|  |  | T STATES |  |
| RRC $r$ | 2 | $8(4,4)$ |  |
| RRC (HL) | 4 | $15(4,4,4,3)$ |  |
| RRC (IX+d) | 6 | $23(4,4,3,5,4,3)$ |  |
| RRC (IY+d) | 6 | $23(4,4,3,5,4,3)$ |  |

## Condition Bits Affected:

S: Set if result is negative; reset otherwise

Z: Set if result is zero; reset otherwise

H: Reset
P/V: Set if parity even; reset otherwise
N: Reset
C: Data from Bit 0 of source register

Example:

If the contents of register $A$ are

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

after the execution of
RRC A
the contents of register $A$ and the Carry Flag will be

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | $C$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## RRD

Operation:


## Format:



## Description:

The contents of the low-order four bits (bits 3,2,1 and 0) of memory location (HL) are copied into the low-order four bits of the Accumulator (register A); the previous contents of the low-order four bits of the Accumulator are copied into the high-order four bits ( $7,6,5$ and 4) of location (HL) ; and the previous contents of the highorder four bits of ( HL ) are copied into the low-order four bits of ( HL ). The contents of the high-order bits of the Accumulator are unaffected. Note: (HL) means the memory location specified by the contents of the HL register pair.

M CYCLES: 5 T STATES: $18(4,4,3,4,3)$

Condition Bits Affected:

S: Set if Acc. is negative after operation; reset otherwise
Z: Set if Acc. is zero after operation; reset other wise
H: Reset
P/V: Set if parity of Acc. is even after operation; reset otherwise
N: Reset
C: Not affected

## Example:

If the contents of the HL register pair are 5000 H , and the contents of the Accumulator and memory location 5000 H are

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 0 0 0 0 1 0 0 |  |  |  |  |  |  |  |


| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | (5000H)

after the execution of

RRD
the contents of the Accumulator and memory location 5000 H will be

| 7 6 5 4 3 2 1 0 <br> 1 0 0 0 0 0 0 0 Accumulator |
| :--- |

$\begin{array}{llllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

(5000H)

# RSTp 

Jperation: $\quad(S P-1) \leftarrow P C_{H},(S P-2) \leftarrow P C_{L}, P C_{H} \leftarrow 0, P C_{L} \leftarrow P$

Format:

jescription:

The current Program Counter (PC) contents are pushed onto the external memory stack, and the page zero memory location given by operand $p$ is loaded into the PC. Program execution then begins with the opcode in the address now pointed to by PC. The push is performed by first decrementing the contents of the Stack Pointer (SP), loading the high-order byte of PC into the memory address now pointed to by SP, decrementing SP again, and loading the low-order byte of PC into the address now pointed to by SP. The ResTart instruction allows for a jump to one of eight addresses as shown in the table below. The operand $p$ is assembled into the object code using the corresponding T state. Note: Since all addresses are in page zero of memory, the high order byte of PC is loaded with 00 H . The number selected from the "p" column of the table is loaded into the low-order byte of PC.
$\frac{p}{00 \mathrm{H}} \quad \frac{\mathrm{t}}{000}$

08 H 001
10 H 010
18H 011
$20 \mathrm{H} \quad 100$
28H 101
$30 \mathrm{H} \quad 110$
38H 111

4 CYCLES: 3 T STATES: $11(5,3,3)$

## Example:

If the contents of the Program Counter are 15 B 3 H , after the execution of

## RST 18H (Object code 1101111)

the PC will contain 0018 H , as the address of the next opcode to be fetched.

## SBC A, s

Jperation: $A \leftarrow A-s-C Y$

Format:
$\frac{\text { Opcode }}{\text { SBC }} \quad \frac{\text { Operands }}{\text { A,s }}$

The s operand is any of $r, n,(H L),(I X+D)$ or (IY+d) as defined for the analogous ADD instructions. These various possible opcode-operand combinations are assembled as follows in the object code:

SBC A,r


SBC A, n


DE


SBC A, (HL)

$9 E$

SBC A, (IX+d)


DD

$9 E$


SBC $A,(I Y+d)$


FD
 9E

*r identifies register $B, C, D, E, H, L$ or $A$ assembled as follows in the object code field above:

| Register | $r$ |
| :---: | :---: |
| B | 000 |
| C | 001 |
| D | 010 |
| E | 011 |
| H | 100 |
| L | 101 |
| A | 111 |

## Description:

```
The s operand, along with the Carry Flag ("C" in the F register) is subtracted from
the contents of the Accumulator, and the result is stored in the Accumulator.
```

INSTRUCTION
SBC A, r
SBC A, $n$
SBC A, (HL)
SBC $A,(I X+d)$
SBC A, (IX+d)
$\frac{M \text { CYCLES }}{1} \quad \frac{T \text { STATES }}{4}$

1
2
2
5
5

4
$7(4,3)$
$7(4,3)$
19(4,4,3,5,3)
$19(4,4,3,5,3)$

```
Condition Bits Affected:
\(S\) : Set if result is negative; reset otherwise
Z: Set if result is zero, reset otherwise
\(H\) : Set if there is a borrow from Bit 4; reset otherwise
P/V: Set if overflow;
reset otherwise
\(N\) : Set
C: Set if there is a borrow:
reset otherwise
```

Example:
If the Accumulator contains 16 H , the carry flag is set, the HL register pair contains 3433 H , and address 3433 H contains 05 H , after the execution of
SBC A, (HL)
the Accumulator will contain 10 H .

## SBC HL, ss

Operation: $\mathrm{HL} \leftarrow \mathrm{HL}-\mathrm{ss}-\mathrm{CY}$

Format:
$\frac{\text { Opcode }}{\text { SBC }} \quad \frac{\text { Operands }}{H L, s s}$


ED


## Description:

The contents of the register pair ss (any of register pairs BC,DE,HL or $S P$ ) and the Carry Flag ( $C$ flag in the $F$ register) are subtracted from the contents of register pair HL and the result is stored in HL. Operand ss is specified as follows in the assembled object code.

Register
$\begin{array}{ll}\text { Pair } & \frac{\text { ss }}{00}\end{array}$
DE 01
HL 10
SP 11

M CYCLES: 4 T STATES: $15(4,4,4,3)$

Condition Bits Affected:
S: Set if result is negative;
reset otherwise
Z: Set if result is zero;
reset otherwise
$H$ : Set if there is a borrow from
Bit 12; reset other wise
P/V: Set if overflow;
reset otherwise
$N$ : Set
C: Set it there is a borrow; reset otherwise

## Example:

If the contents of the $H L$ register pair are $9999 H$, the contents of register pai
DE are 1111 H , and the Carry Flag is set, after the execution of
SBC HL,DE
the contents of HL will be 8887 H .

## SCF

Operation: $\quad \mathrm{CY} \leftarrow 1$
Format:
OpcodeSCF
$\begin{array}{lllllllll}0 & 0 & 1 & 1 & 0 & 1 & 1 & 1\end{array}$ ..... 37
Description:
The C flag in the $F$ register is set.
M CYCLES: 1 T STATES: 4
Condition Bits Affected:
S: Not affected
Z: Not affected
H: Reset
P/V: Not affected
N: Reset
C: Set

## SET b, (HL)

Operation: $\quad(H L)_{b} \leftarrow 1$

Format:
$\frac{\text { Opcode }}{\text { SET }} \quad \frac{\text { Operands }}{b,(H L)}$


## Description:

Bit b (any bit, 7 through 0) in the memory location addressed by the contents of register pair $H L$ is set. Operand $b$ is specified as follows in the assembled object code:

| Bit Tested | b |
| :---: | :---: |
| 0 | 000 |
| 1 | 001 |
| 2 | 010 |
| 3 | 011 |
| 4 | 100 |
| 5 | 101 |
| 6 | 110 |
| 7 | 111 |

M CYCLES: 4 T STATES: $15(4,4,4,3)$

Condition Bits Affected: None

Example:

If the contents of the HL register pair are 3000 H , after the execution of SET 4, (HL)
bit 4 in memory location 3000 H will be 1 . (Bit 0 in memory location 3000 H is the least significant bit.)

## SET b, (IX+d)

Operation: $\quad(\mathrm{IX}+\mathrm{d})_{\mathrm{b}} \leftarrow 1$

Format:
$\frac{\text { Opcode }}{\text { SET }} \quad \frac{\text { Operands }}{b,(I X+d)}$


Description:

Bit b (any bit, 7 through 0) in the memory location addressed by the sum of the contents of the IX register pair (Index Register IX) and the two's complement integer $d$ is set. Operand $b$ is specified as follows in the assembled object code:

| Bit Tested | b |
| :---: | :---: |
| 0 | 000 |
| 1 | 001 |
| 2 | 010 |
| 3 | 011 |
| 4 | 100 |
| 5 | 101 |
| 6 | 110 |
| 7 | 111 |

M CYCLES: 6 T STATES: $23(4,4,3,5,4,3)$

Condition Bits Affected: None

## Example:

If the contents of Index Register are 2000 H , after the execution of SET 0, (IX +3 H )
bit 0 in memory location 2003H will be 1. (Bit 0 in memory location 2003 H is the least significant bit.)

## SET b,(IY+d)

Operation: $\quad(\mathrm{I} Y+\mathrm{d})_{\mathrm{b}} \leftarrow 1$

Format:
$\frac{\text { Opcode }}{\text { SET }} \quad \frac{\text { Operands }}{b,(I Y+d)}$


FD


CB


## Description:

Bit b (any bit, 7 through 0) in the memory location addressed by the sum of the contents of the IY register pair (Index Register IY) and the two's complement displacement d is set. Operand $b$ is specified as follows in the assembled object code:

| Bit Tested | b |
| :---: | :---: |
| 0 | 000 |
| 1 | 001 |
| 2 | 010 |
| 3 | 011 |
| 4 | 100 |
| 5 | 101 |
| 6 | 110 |
| 7 | 111 |

M CYCLES: 6 T STATES: 23(4,4,3,5,4,3)

Condition Bits Affected: None

## Example:

If the contents of Index Register IY are 2000 H , after the execution of SET $0,(\mathrm{I} Y+3 \mathrm{H})$
bit 0 in memory location 2003H will be 1 . (Bit 0 in memory location 2003H is the least significant bit.)

## SET b, r

Operation: $\quad r_{b} \longleftarrow 1$

Format:


Description:

Bit b (any bit, 7 through 0) in register $r$ (any of registers $B, C, D, E, H, L$ or $A$ ) is set. Operands $b$ and $r$ are specified as follows in the assembled object code:

| $\frac{\text { Bit }}{0}$ | $\frac{b}{000}$ | $\frac{\text { Register }}{\text { B }}$ | $\frac{r}{000}$ |
| :---: | :---: | :---: | :---: |
| 1 | 001 | $C$ | 001 |
| 2 | 010 | D | 010 |
| 3 | 011 | E | 011 |
| 4 | 100 | $H$ | 100 |
| 5 | 101 | L | 101 |
| 6 | 110 | $A$ | 111 |
| 7 | 111 |  |  |

M CYCLES: 2 T STATES: $8(4,4)$

Condition Bits Affected: None

Example:

After the execution of
SET 4,A
bit 4 in register $A$ will be set. (Bit 0 is the least significant bit.)

## SLA m

Operation:
n
$\mathrm{CY} \leftarrow 7 \leftarrow 0 \leftarrow 0$

Format:
$\frac{\text { Opcode }}{\text { SLA }} \quad \frac{\text { Operands }}{m}$

The operand $m$ is any of $r,(H L),(I X+d)$ or (IY+d), as defined for the analogous RLC instructions. These various possible opcode-operand combinations are specified as follows in the assembled object code:


SLA (IY+d)


FD

$C B$

*r identifies registers $B, C, D, E, H, L$ or $A$ specified as follows in the assembled object zode field above:

| Register | $r$ |
| :---: | :---: |
| B | 000 |
| C | 001 |
| D | 010 |
| E | 011 |
| H | 100 |
| L | 101 |
| A | 111 |

Description:

An arithmetic shift left is performed on the contents of operand m: bit 0 is reset, the previous content of bit 0 is copied into bit 1 , the previous content of bit 1 is copied into bit 2; this pattern is continued throughout; the content of bit 7 is copied into the Carry Flag (C flag in register $F$ ). Bit 0 is the least significant bit.

| INSTRUCTION | M CYCLES | T STATES |
| :---: | :---: | :---: |
| SLA r | 2 | 8(4,4) |
| SLA (HL) | 4 | 15(4,4,4,3) |
| SLA (IX+d) | 6 | 23(4,4,3,5,4,3) |
| SLA ( $\mathrm{I} Y+\mathrm{d}$ ) | 6 | $23(4,4,3,5,4,3)$ |

## Condition Bits Affected:

$S$ : Set if result is negative; reset otherwise
Z: Set if result is zero;
reset otherwise
H: Reset
P/V: Set if parity is even; reset otherwise
N: Reset
C: Data from Bit 7

Example:
If the contents of register $L$ are

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

after the execution of
SLA L
the contents of register $L$ and the Carry Flag will be

| $C$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |

## SRA m

)peration:

:ormat:

$$
\frac{\text { Opcode }}{\text { SRA }} \quad \frac{\text { Operands }}{m}
$$

The m operand is any of $r$, ( $H L$ ), ( $I X+d$ ) or ( $I Y+d$ ), as defined for the analogous RLC instructions. These various possible opcode-operand combinations are specified as :ollows in the assembled object code:

SRA(HL)


$$
\operatorname{SRA}(I X+d)
$$



SRA ( $\mathrm{I} Y+\mathrm{d}$ )


FD


CB

*r means registers $B, C, D, E, H, L$ or $A$ specified as follows in the assembled object code field above:

| Register | $r$ |
| :---: | :---: |
| B | 000 |
| C | 001 |
| D | 010 |
| E | 011 |
| H | 100 |
| L | 101 |
| A | 111 |

An arithmetic shift right is performed on the contents of operand m: the content of bit 7 is copied into bit 6; the previous content of bit 6 is copied into bit 5; this pattern is continued throughout the byte. The content of bit 0 is copied into the Carry Flag ( $C$ flag in register $F$ ), and the previous content of bit 7 is unchanged. Bit 0 is the least significant bit.

| INSTRUCTION |  | M CYCLES |  |
| :--- | :--- | :--- | :--- |
|  |  |  | $\frac{T}{}$ STATES |
| SRA $r$ | 2 | $8,4)$ |  |
| SRA (HL) | 4 |  | $15(4,4,4,3)$ |
| SRA (IX+d) | 6 |  | $23(4,4,3,5,4,3$ |
| SBR (IY+d) | 6 |  | $23(4,4,3,5,4,3)$ |

## Condition Bits Affected:

S: Set if result is negative;
reset otherwise
Z: Set if result is zero;
reset otherwise
H: Reset
P/V: Set if parity is even;
reset otherwise
N: Reset
C: Data from Bit 0 of source register

## Example:

If the contents of the Index Register IX are 1000 H , and the contents of memory location 1003 H are

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

after the execution of
SRA (IX $\mathrm{H}+3 \mathrm{H}$ )
the contents of memory location 1003H and the Carry Flag will be

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | $C$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## SRL m

Operation:


Format:
$\frac{\text { Opcode }}{\text { SRL }} \quad \frac{\text { Operands }}{m}$

The operand $m$ is any of $r$, ( $H L$ ), (IX+d) or (IY+d), as defined for the analogous RLC instructions. These various possible opcode-operand combinations are specified as follows in the assembled object code:

SRL r


CB

SRL (HL)


CB

$3 E$

SRL (IX+d)


SRL ( $\mathrm{I} Y+\mathrm{d}$ )

*r identifies registers $B, C, D, E, H, L$ or $A$ specified as follows in the assembled object code fields above:

| Register | $r$ |
| :---: | :---: |
| B | 000 |
| C | 001 |
| D | 010 |
| E | 011 |
| H | 100 |
| L | 101 |
| A | 111 |

## Description:

The contents of operand $m$ are shifted right: the content of bit 7 is copied intobit 6 ; the content of bit 6 is copied into bit 5 : this pattern is continued throughout the byte. The content of bit 0 is copied into the Carry Flag, and bit 7 is reset. Bit 0 is the least significant bit.

| INSTRUCTION | M CYCLES | T STATES |
| :---: | :---: | :---: |
| SRL r | 2 | 8(4,4) |
| SRL (HL) | 4 | 15(4,4,4,3) |
| SRL ( $\mathrm{IX}+\mathrm{d}$ ) | 6 | 23(4,4,3,5,4,3) |
| SRL ( $\mathrm{I} Y+\mathrm{d}$ ) | 6 | 23(4,4,3,5,4,3) |

Condition Bits Affected:
S: Set if result is negative;reset otherwise
Z: Set if result is zero;reset otherwise
H: Reset
P/V: Set if parity is even;reset otherwise
N: Reset
C: Data from Bit 0 of
source register
Example:
If the contents of register $B$ are
$\begin{array}{llllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$

| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

after the execution of
SRL B
the contents of register $B$ and the Carry Flag will be

$$
\begin{array}{lllllllll}
7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 & C
\end{array}
$$

| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## SUB s

## Operation: $A \leftarrow A-s$

Format:

Opcode
SUB

Operands
s

The $s$ operand is any of $r, n,(H L),(I X+d)$ or (IY+d) as defined for the analogous ADD instruction. These various possible opcode-operand combinations are assembled as follows in the object code:

SUB $r$


SUB n


D6

SUB (HL)


96

SUB (IX+d)


DD
96

SUB ( $I Y+d)$

*r identifies registers $B, C, D, E, H, L$ or $A$ assembled as follows in the object code field above:

| Register | $r$ |
| :---: | :---: |
| B | 000 |
| C | 001 |
| D | 010 |
| E | 011 |
| H | 100 |
| L | 101 |
| A | 111 |

## Description:

The s operand is subtracted from the contents of the Accumulator, and the result is stored in the Accumulator.

| INSTRUCTION | M CYCLES | T STATES |
| :---: | :---: | :---: |
| SUB $r$ | 1 | 4 |
| SUB $n$ | 2 | $7(4,3)$ |
| SUB (HL) | 2 | $7(4,3)$ |
| SUB ( $I X+d$ ) | 5 | 19(4,4,3,5,3) |
| SUB ( $\mathrm{I} Y+\mathrm{d}$ ) | 5 | 19(4,4,3,5,3) |

Condition Bits Affected:
S: Set if result is negative;
reset otherwise
Z: Set if result is zero; reset otherwise
$H$ : Set if there is a borrow from
Bit 4; reset otherwise
P/V: Set if overflow;
reset otherwise
$N$ : Set
C: Set if there is a borrow;
reset otherwise

## Example:

If the Accumulator contains 29 H and register $D$ contains $11 H$, after the execution of SUB D

Operation: $A \leftarrow A \oplus s$

Format:

Opcode
XOR

Operands
s

The $S$ operand is any of $r, n,(H L),(I X+d)$ or (IY+d), as defined for the analogous ADD instructions. These various possible opcode-operand combinations are assembled as follows in the object code:

*r identifies registers $B, C, D, E, H, L$ or $A$ assembled as follows in the object code field above.

| Register | $r$ |
| :---: | :---: |
| B | 000 |
| C | 001 |
| D | 010 |
| E | 011 |
| H | 100 |
| L | 101 |
| A | 111 |

## Description:

A logical exclusive-OR operation, bit by bit, is performed between the byte specified by the s operand and the byte contained in the Accumulator; the result is stored in the Accumulator.

| INSTRUCTION | M CYCLES | T STATES |
| :---: | :---: | :---: |
| XOR r | 1 | 4 |
| XOR n | 2 | $7(4,3)$ |
| XOR (HL) | 2 | $7(4,3)$ |
| XOR ( $I X+\mathrm{d}$ ) | 5 | 19(4, 4, 3, 5, 3) |
| XOR ( $\mathrm{I} Y+\mathrm{d}$ ) | 5 | $19(4,4,3,5,3)$ |

Condition Bits Affected:
S: Set if result is negative;
reset otherwise
Z: Set if result is zero;
reset otherwise
H: Set
P/V: Set if parity even;
reset otherwise
$N$ : Reset
C: Reset

## Example:

If the Accumulator contains 96 H (10010110), after the execution of
XOR 5DH (Note: 5DH = 01011101)
the Accumulator will contain CBH (11001011).

## APPENDIX A

ALPHABETICAL LISTING OF Z8O OPCODES


| $002 E$ | 83 | 61 |
| :--- | :--- | :--- |
| $002 F$ | 84 | 62 |
| 0030 | 85 | 63 |
| 0031 | C620 | 64 |
| 0033 | 09 | 65 |
| 0034 | 19 | 66 |
| 0035 | 29 | 67 |
| 0036 | 39 | 68 |
| 0037 | DD09 | 69 |
| 0039 | DD 19 | 70 |
| $003 B$ | DD29 | 71 |
| $003 D$ | DD 39 | 72 |
| $003 F$ | FD09 | 73 |
| 0041 | FD 19 | 74 |
| 0043 | FD29 | 75 |
| 0045 | FD39 | 76 |

0047 A 6 7
0048 DDA 605
79
004 B FDA 505
004 EA 7
004 F A0
0050 A 1
0051 A 2
0052 A 3
0053 A4
0054 A5
0055 E620
0057 CB46
0
0059 DDCB0546
91
005 D FDCB0546
92
0061 CB47
0063 CB40
93
0065 CB41
94

0067 CB42
0069 CB4 3
006 B CB44
006 D CB45
006 F CB4E
0071 DDCB054E
0075 EDCB054E
0079 CB4F
007 B CB48
007 D CB49
007 F CB4A
0081 CB4B
0083 CB4C
0085 CB4D
0087 CB56
0089 DDCB0555
008 D EDCB0556
0091 CB57
0093 CB50
0095 CB51
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76

79
80
81
82
83
84
85
86
87
88
;
;

```
B
```

BIT 0, (IX+IND)
BIT $0,(I Y+I N D)$
BIT 0,A
BIT $0, B$
BIT 0,C

ADD A,E
ADD A, H
ADD A,L
ADD A,N
ADD HI,BC
ADD HL,DE
ADD HL,HL
ADD HL,SP
ADD IX,BC
ADD IX,DE
ADD IX,IX
ADD IX,SP
ADD IY,BC
ADD IY,DE
ADD IY,IY
ADD IY,SP
AND (HL)
AND (IX+IND)
AND (IY+IND)
AND A
AND B
AND C
AND D
AND E
AND H
AND L
AND $N$
BIT 0,(HL)
BIT 0,(IX+IND)
BIT $0,(I Y+I N D)$
BIT 0,A
BIT $0, B$
BIT 0,C

102
BIT 0,D
BIT O,E
BIT $0, \mathrm{H}$
BIT O,L
BIT 1, (HL)
BIT 1,(IX+IND)
BIT 1,(IY+IND)
BIT 1,A
BIT 1,B
BIT 1, C
BIT 1,D
BIT 1,E
BIT 1, H
BIT 1, L
BIT 2,(HL)
BIT 2,(IX+IND)
BIT $\quad,(I Y+I N D)$
BIT 2,A
BIT 2, B
BIT 2,C

BIT 0,D
BIT 0,E
BIT $0, \mathrm{~L}$
BIT

96
97
98
99
;
BIT 1,(HL)
BIT 1,(IY+IND)
BIT 1,A
BIT 1,B
BIT 1, C
BIT 1,D
BIT 1,E
BIT 1, H
BIT 1,L
BIT 2,(HL)
BIT $\quad$, (IY+IND)
BIT 2,A
BIT 2, B
BIT 2,C

| OPCODE LISTING |  |  |  | MOSTEK MACRO-80 |
| :---: | :---: | :---: | :---: | :---: |
|  | OBJ.CODE | STMT-NR | SOURCE-STMT | PASS2 OPCODE |
| 7 | CB5 2 | 118 | BIT | 2, D |
| 9 | CB5 3 | 119 | BIT | 2, E |
| B | CB54 | 120 | BIT | 2, H |
| D CB55 |  | 121 | BIT | 2,I |
|  |  | ; |  |  |
| F | CB5E | 123 | BIT | 3.(HL) |
| 1 | DDCB055E | 124 | BIT | 3, (IX+IND) |
| 5 | FDCB055E | 125 | BIT | 3, (IY+IND) |
| 9 | CB5F | 126 | BIT | 3, A |
| B | CB58 | 127 | BIT | 3, B |
| D | CB59 | 128 | BIT | 3, C |
| F | CB5A | 129 | BIT | 3. D |
| 1 | CB5B | 130 | BIT | 3, E |
| 3 | CB5C | 131 | BIT | 3, H |
| 5 | CB5D | 132 | BIT | 3,L |
|  |  | ; |  |  |
| 7 | CB66 | 134 | BIT | 4, (HL) |
| 9 | DDCB0565 | 135 | BIT | 4, (IX+IND) |
| D | FDCB0566 | 136 | BIT | 4, (IY+IND) |
| 1 | こB67 | 137 | BIT | 4, A |
| 3 | CB60 | 138 | BIT | 4, B |
| 5 | CB61 | 139 | BIT | 4, C |
| 7 | CB6 2 | 140 | BIT | 4, D |
| 9 | CB63 | 141 | BIT | 4, E |
| B | CB64 | 142 | BIT | 4, H |
| D | CB65 | 143 | BIT | 4, L |
|  |  | ; |  |  |
| F | CB6E | 145 | BIT | 5, (HL) |
| 1 | DDCB056E | 146 | BIT | 5, (IX+IND) |
| 5 | FDCB055E | 147 | BIT | 5, (IY+IND) |
| 9 | CB6F | 148 | BIT | 5, A |
| B | CB68 | 149 | BIT | 5, B |
| D | CB69 | 150 | BIT | 5, C |
| F | CB6A | 151 | BIT | 5, D |
| 1 | CB6B | 152 | BIT | 5, E |
| 3 | CB6C | 153 | BIT | 5, H |
| 5 CB6D |  | 154 | BIT | 5,L |
|  |  | ; |  |  |
| 7 | CB76 | 156 | BIT | 6, (HL) |
| 9 | DDCB0576 | 157 | BIT | 6, (IX+IND) |
| D | FDCB0575 | 158 | BIT | 6.(IY+IND) |
| 1 | CB 77 | 159 | BIT | 6, A |
| 3 | CB70 | 160 | BIT | 6, B |
| 5 | CB71 | 161 | BIT | 6, C |
| 7 | CB 72 | 162 | BIT | 6, D |
| 9 | CB73 | 163 | BIT | 6, E |
| B | CB74 | 164 | BIT | 6, H |
| D CB75 |  | 165 | BIT | 6.1 |
|  |  | ; |  |  |
| ' | CB7E | 167 | BIT | 7, (HL) |
| 1 | DDCB057E | 168 | BIT | 7,(IX+IND) |
| 5 | EDCB057E | 169 | BIT | 7,(IY+IND) |
| 9 | CB7F | 170 | BIT | 7, A |
| B | CB78 | 171 | BIT | 7, B |
| D | CB79 | 172 | BIT | 7, C |
|  | CB7A | 173 | BIT | 7, D |
|  | CB7B | 174 | BIT | 7,E |


| Z 80 | OPCODE LISTING |  | MOSTEK MACRO-80 |  | ASSEMBLER V2.0 FAGE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LOC | OBJ.CODE | STMT-NR | SOURCE-STMT | PASS2 OPCODE | O OPCODE OPCODE REL |
| 0113 | CB7C | 175 | BIT | 7, H |  |
| 0115 | CB7D | 176 | $B I T$ | 7,L |  |
|  |  |  | ; |  |  |
| 0117 | DC0500' | 178 | CALL | $\mathrm{C}, \mathrm{NN}$ |  |
| 011A | FC0500' | 179 | CALL | $\mathrm{M}, \mathrm{NN}$ |  |
| 011 D | D40500' | 180 | CALL | $\mathrm{NC,NN}$ |  |
| 0120 | CD0500' | 181 | CALL | N N |  |
| 0123 | C40500' | 182 | CALL | NZ, NN |  |
| 0126 | F40500' | 183 | CALL | P, NN |  |
| 0129 | ECO500' | 184 | CALL | PE,NN |  |
| 012C | E40500' | 185 | CALL | PO,NN |  |
| 012F | CC0500' | 186 | CALL | Z,NN |  |
|  |  |  | ; |  |  |
| 0132 | 3F | 188 | CCF |  |  |
|  |  |  | ; |  |  |
| 0133 | BE | 190 | CP | ( HL) |  |
| 0134 | DDBE05 | 191 | CP | (IX + IND) |  |
| 0137 | FDBE05 | 192 | CP | (IY + IND) |  |
| 013A | BE | 193 | CP | A |  |
| 013 B | B8 | 194 | CP | B |  |
| 013 C | B9 | 195 | CP | C |  |
| 013 D | BA | 196 | CP | D |  |
| 013 E | BB | 197 | CP | E |  |
| 013 F | BC | 198 | CP | H |  |
| 0140 | BD | 199 | CP | L |  |
| 0141 | FE20 | 200 | CP | N |  |
|  |  |  | ; |  |  |
| 0143 | EDA9 | 202 | CPD |  |  |
| 0145 | EDB9 | 203 | CPDR |  |  |
| 0147 | EDA 1 | 204 | CPI |  |  |
| 0149 | EDB1 | 205 | CPIR |  |  |
|  |  |  | ; |  |  |
| 014 B | 2 F | 207 | CPL |  |  |
|  |  |  | ; |  |  |
| 014 C | 27 | 209 | DAA |  |  |
|  |  |  | ; |  |  |
| 014 D | 35 | 211 | DEC | ( HL) |  |
| 014 E | DD 3505 | 212 | DEC | (IX + IND) |  |
| 0151 | FD 3505 | 213 | DEC | (IY+IND) |  |
| 0154 | 3D | 214 | DEC | A |  |
| 0155 | 05 | 215 | DEC | B |  |
| 0156 | OB | 216 | DEC | BC |  |
| 0157 | OD | 217 | DEC | C |  |
| 0158 | 15 | 218 | DEC | D |  |
| 0159 | 1B | 219 | DEC | DE |  |
| 015A | 1D | 220 | DEC | E |  |
| 015B | 25 | 221 | DEC | H |  |
| 015C | 2B | 222 | DEC | HI |  |
| 015 D | DD 2B | 223 | DEC | IX |  |
| 015 F | FD2B | 224 | DEC | I Y |  |
| 0161 | 2D | 225 | DEC | L |  |
| 0162 | 3B | 226 | DEC | SP |  |
|  |  |  | ; |  |  |
| 0163 | F3 | 228 | DI |  |  |
|  |  |  | ; |  |  |
| 0164 | 102E | 230 | DJNZ | DIS |  |




| OPCODE LISTING |  |  | MOSTEK MACRO-80 |  |
| :---: | :---: | :---: | :---: | :---: |
|  | OBJ.CODE | STMT-NR | SOURCE-STMT | PASS2 OPCODE |
| 8 | 7 C | 346 | L D | A, H |
| 9 | ED57 | 347 | LD | A, I |
| B | 7D | 348 | LD | A, L |
| , C | 3E20 | 349 | LD | A, N |
| E | ED5F | 350 | LD | A, R |
|  |  |  | ; |  |
| 0 | 46 | 352 | LD | B, (HL) |
| 1 | DD4605 | 353 | LD | $B,(I X+I N D)$ |
| . 4 | FD4605 | 354 | L D | $B,(I Y+I N D)$ |
| 7 | 47 | 355 | L D | $B, A$ |
| . 8 | 40 | 356 | LD | $B, B$ |
| . 9 | 41 | 357 | LD | $B, C$ |
| , A | 42 | 358 | L D | $B, D$ |
| , B | 43 | 359 | L D | $B, E$ |
| , C | 44 | 360 | L D | B, H |
| , D | 45 | 361 | L D | B, L |
| , E | 0620 | 362 | L D | B, N |
|  |  |  | ; |  |
| ; 0 | ED4B0500' | 364 | LD | BC, ( NN ) |
| ; 4 | $010500^{\prime}$ | 365 | LD | $B C, N N$ |
|  |  |  | ; |  |
| ; 7 | 4E | 367 | ID | C, (HL) |
| ; 8 | DD4E05 | 368 | LD | C, (IX + IND) |
| ; ${ }^{\text {B }}$ | FD4E05 | 369 | LD | C, (IY+IND) |
| jE | 4 F | 370 | LD | C, A |
| ; F | 48 | 371 | LD | C, B |
| ; 0 | 49 | 372 | LD | C, C |
| ; 1 | 4A | 373 | LD | C, D |
| ;2 | 4 B | 374 | LD | C, E |
| ; 3 | 4C | 375 | LD | C, H |
| ; 4 | 4D | 376 | LD | C, L |
| ; 5 | OE20 | 377 | L D | C, N |
|  |  |  | ; |  |
| ; 7 | 56 | 379 | LD | D, (HL) |
| ; 8 | DD5605 | 380 | LD | D, (IX + IND) |
| ; ${ }^{\text {B }}$ | ED5605 | 381 | LD | $D,(I Y+I N D)$ |
| ; E | 57 | 382 | L D | D, A |
| iE | 50 | 383 | LD | D, B |
| 10 | 51 | 384 | LD | D, C |
| 11 | 52 | 385 | LD | D, D |
| 12 | 53 | 386 | LD | D, E |
| 13 | 54 | 387 | L D | D, H |
| 14 | 55 | 388 | LD | D, L |
| 15 | 1620 | 389 | LD | D, N |
|  |  |  | ; |  |
| 17 | ED5B0500' | 391 | L D | DE, (NN) |
| 1 B | $110500^{\prime}$ | 392 | LD | DE,NN |
|  |  |  | ; |  |
| $7 E$ | 5E | 394 | L D | E, (HL) |
| 7 F | DD5E05 | 395 | LD | E, (IX + IND) |
| 32 | FD5E05 | 396 | LD | E, (IY+IND) |
| 35 | 5 F | 397 | LD | E, A |
| 36 | 58 | 398 | LD | E, B |
| 37 | 59 | 399 | L D | E, C |
| 38 | 5A | 400 | LD | E, D |
| 39 | 5B | 401 | LD | E, E |
| 3 A | 5C | 402 | LD | E, H |


O OPCODE LISTING MOSTEK MACRO-80 ASSEMBLER V2.0 PAGE 9 $\approx$ OBJ.CODE STMT-NR SOURCE-STMT PASS2 OPCODE OPCODE OPCODE REL

| E 3 | FDB605 | 460 | OR | ( IY + IND) |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| E6 | B7 | 461 | OR | A |  |
| E 7 | B0 | 462 | OR | B |  |
| E8 | B1 | 463 | OR | C |  |
| E9 | B2 | 464 | OR | D |  |
| EA | B 3 | 465 | OR | E |  |
| EB | B4 | 466 | OR | H |  |
| EC | B5 | 467 | OR | L |  |
| ED | F620 | 468 | OR | N |  |
|  |  |  |  |  |  |
| EF | EDBB | 470 | OTDR |  |  |
| F1 | EDB3 | 471 | OTIR |  |  |
|  |  |  |  |  |  |
| F3 | ED79 | 473 | OUT | ( C), A |  |
| E5 | ED41 | 474 | OUT | (C), B |  |
| F7 | ED49 | 475 | OUT | (C), C |  |
| F9 | ED51 | 476 | OUT | (C), D |  |
| FB | ED59 | 477 | OUT | (C), E |  |
| ED | ED61 | 478 | OUT | (C), H |  |
| EF | ED69 | 479 | OUT | (C), L |  |
| 01 | D320 | 480 | OUT | (N), A |  |
|  |  |  |  |  |  |
| 03 | EDAB | 482 | OUTD |  |  |
| 05 | EDA 3 | 483 | OUTI |  |  |
|  |  |  |  |  |  |
| 07 | F1 | 485 | POP | AF |  |
| 08 | C1 | 486 | POP | BC |  |
| 09 | D1 | 487 | POP | DE |  |
| OA | E1 | 488 | POP | HL |  |
| OB | DDE1 | 489 | POP | IX |  |
| OD | EDE1 | 490 | POP | IY |  |
| JF | F5 | 491 | PUSH | AF |  |
| 10 | C5 | 492 | PUSH | BC | : |
| 11 | D5 | 493 | PUSH | DE |  |
| 12 | E5 | 494 | PUSH | HL |  |
| 13 | DDE5 | 495 | PUSH | IX |  |
| 15 | FDE5 | 496 | PUSH | IY |  |
|  |  |  |  |  |  |
| 17 | CB86 | 498 | RES | O, (HL) |  |
| 19 | DDCB0586 | 499 | RES | O, (IX + IND) |  |
| 1D | FDCB0585 | 500 | RES | $0,(I Y+I N D)$ |  |
| 21 | CB8 7 | 501 | RES | 0, A |  |
| 23 | CB80 | 502 | RES | 0, B |  |
| 25 | CB8 1 | 503 | RES | O,C |  |
| 27 | CB82 | 504 | RES | O, D |  |
| 29 | CB83 | 505 | RES | O, E |  |
| 2B | CB84 | 506 | RES | O, H |  |
| 2D | CB85 | 507 | RES | 0, L |  |
|  |  |  |  |  |  |
| 2 F | CB8E | 509 | RES | 1, (HL) |  |
| 31 | DDCB058E | 510 | RES | 1, (IX+IND) |  |
| 35 | FDCB058E | 511 | RES | 1, (IY+IND) |  |
| 39 | CB8F | 512 | RES | 1, A |  |
| 3B | CB88 | 513 | RES | 1, B |  |
| 3 D | CB89 | 514 | RES | 1, C |  |
| 3 F | CB8A | 515 | RES | 1, D |  |
| 41 | CB8B | 516 | RES | 1, E |  |



3 F CBBE 575

こ1 DDCB05BE 576
こ5 FDCB05BE 577
こ9 CBBF 578
こB CBB8 579
CD CBB9 580
こF CBBA 581
D1 CBBB 582
D3 CBBC 583
D5 CBBD 584
D7 C9 586
D8 D8 587
D9 F8 588
DA DO 589
DB C0 590
DC FO 591
DD E8 592
DE EO 593
DF C8 594
EO ED4D 596
E2 ED45 597
E4 CB16 599
E6 DDCB0516 600
EA FDCB0515 601
EE CB17 602
FO CB10 603
F2 CB11 604
E4 CB12 605
F6 CB13 606
E8 CB14 607
FA CB15 608

|  | RES | 7，（HL） |
| :---: | :---: | :---: |
|  | RES | 7．（IX＋IND） |
|  | RES | 7，（IY＋IND） |
|  | RES | 7，A |
|  | RES | 7，B |
|  | RES | 7，C |
|  | RES | 7，D |
|  | RES | 7，E |
|  | RES | 7，H |
|  | RES | 7，L |
| ； | RET |  |
|  | RET | C |
|  | RET | M |
|  | RET | NC |
|  | RET | NZ |
|  | RET | P |
|  | RET | PE |
|  | RET | PO |
|  | RET | Z |
| ； |  |  |
|  | RETI |  |
|  | RETN |  |
| ； |  |  |
|  | RL | （ HL ） |
|  | RL | （IX＋IND） |
|  | RL | （IY＋IND） |
|  | RL | A |
|  | RL | B |
|  | RL | C |
|  | RL | D |
|  | RL | E |
|  | RL | H |
|  | RL | L |
| ； |  |  |
|  | RLA |  |
| ； |  |  |
|  | RLC | （ HL ） |
|  | RLC | （IX＋IND） |
|  | R LC | （IY＋IND） |
|  | RLC | A |
|  | RLC | B |
|  | RLC | C |
|  | RLC | D |
|  | RLC | E |
|  | RLC | H |
|  | RLC | L |
| ； |  |  |
|  | RLCA |  |
| ； |  |  |
|  | RLD |  |
| ； |  |  |
|  | RR | （HL） |
|  | RR | （IX＋IND） |
|  | RR | （IY＋IND） |
|  | RR | A |


| Z80 | OPCODE LI |  | MOSTEK MACRO-80 |  | ASSEMBLER V2.0 PAGE | 12 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOC | OBJ.CODE | STMT-NR | SOURCE-STMT | PASS2 OPCODE | O OPCODE OPCODE REL |  |
| 0424 | CB18 | 631 | RR | B |  |  |
| 0426 | CB19 | 632 | RR | C |  |  |
| 0428 | CB1A | 633 | RR | D |  |  |
| 042A | CB1B | 634 | RR | E |  |  |
| 042C | CB1C | 635 | RR | H |  |  |
| O42E | CB1D | 636 | RR | L |  |  |
|  |  |  | ; |  |  |  |
| 0430 | 1F | 638 | RRA |  |  |  |
|  |  |  | ; |  |  |  |
| 0431 | CBOE | 640 | RRC | ( HL ) |  |  |
| 0433 | DDCB050E | 641 | RRC | (IX + IND) |  |  |
| 0437 | FDCB050E | 642 | RRC | (IY+IND) |  |  |
| 043 B | CBOF | 643 | RRC | A |  |  |
| O43D | CB08 | 644 | RRC | B |  |  |
| 043 F | CB09 | 645 | RRC | C |  |  |
| 0441 | CBOA | 646 | RRC | D |  |  |
| 0443 | CBOB | 647 | RRC | E |  |  |
| 0445 | CBOC | 648 | RRC | H |  |  |
| 0447 | CBOD | 649 | RRC | L |  |  |
|  |  |  | ; |  |  |  |
| 0449 | OF | 651 | RRCA |  |  |  |
|  |  |  | ; |  |  |  |
| 044A | ED67 | 653 | RRD |  |  |  |
|  |  |  | ; |  |  |  |
| 044 C | C7 | 655 | RST | 0 |  |  |
| 044 D | CF | 656 | RST | O8H |  |  |
| 044E | D7 | 657 | RST | 10 H |  |  |
| 044 F | DF | 658 | RST | 18 H |  |  |
| 0450 | E7 | 659 | RST | 20 H |  |  |
| 0451 | EF | 660 | RST | 28 H |  |  |
| 0452 | F7 | 661 | RST | 30 H |  |  |
| 0453 | FE | 662 | RST | 38 H |  |  |
|  |  |  | ; |  |  |  |
| 0454 | 9E | 664 | SBC | A, (HL) |  |  |
| 0455 | DD9E05 | 665 | SBC | A, (IX+IND) |  |  |
| 0458 | FD9E05 | 666 | SBC | A, (IY+IND) |  |  |
| 045B | 9 F | 667 | SBC | A, A |  |  |
| 045C | 98 | 668 | SBC | A, B |  |  |
| 045D | 99 | 669 | SBC | A, C |  |  |
| 045E | 9A | 670 | SBC | A, D |  |  |
| 045F | 9 B | 671 | SBC | A, E |  |  |
| 0460 | 9 C | 672 | SBC | A, H |  |  |
| 0461 | 9D | 673 | SBC | A, L |  |  |
| 0462 | DE 20 | 674 | SBC | A, N |  |  |
|  |  |  | ; |  |  |  |
| 0464 | ED42 | 676 | SBC | HL, B C |  |  |
| 0466 | ED52 | 677 | SBC | HL, DE |  |  |
| 0468 | ED62 | 678 | SBC | HL, HL |  |  |
| 046A | ED72 | 679 | SBC | HL, SP |  |  |
|  |  |  | ; |  |  |  |
| 046C | 37 | 681 | SCF |  |  |  |
|  |  |  | ; |  |  |  |
| O46D | CBC6 | 683 | SET | O, (HL) |  |  |
| 046F | DDCB05C6 | 684 | SET | 0, (IX + IND) |  |  |
| 0473 | FDCB05C5 | 685 | SET | O, (IY+IND) |  |  |
| 0477 | CBC7 | 686 | SET | 0, A |  |  |
| 0479 | CBCO | 687 | SET | O, B |  |  |


| 0 | OPCODE LI |  | MOST | EK MACRO-80 |
| :---: | :---: | :---: | :---: | :---: |
| C | OBJ.CODE | STMT-NR | SOURCE-STMT | PASS2 OPCODE |
| 7 B | CBC 1 | 688 | SET | O, C |
| 7 D | CBC2 | 689 | SET | O, D |
| 7 F | CBC3 | 690 | SET | O, E |
| 81 | CBC4 | 691 | SET | O, H |
| 83 | CBC5 | 692 | SET | O,L |
|  |  |  | ; |  |
| 85 | CBCE | 694 | SET | 1. ( HL ) |
| 87 | DDCB05CE | 695 | SET | 1, (IX+IND) |
| B B | EDCB05CE | 696 | SET | 1, (IY+IND) |
| BF | CBCF | 697 | SET | 1, A |
| 91 | CBC8 | 698 | SET | 1, B |
| 33 | CBC9 | 699 | SET | 1, C |
| 95 | CBCA | 700 | SET | 1, D |
| 97 | CBCB | 701 | SET | 1, E |
| 99 | CBCC | 702 | SET | 1, H |
| 9 B | $C B C D$ | 703 | SET | 1,L |
|  |  |  | ; |  |
| 9 D | CBD 6 | 705 | SET | 2, (HL) |
| 3 F | DDCB05D6 | 706 | SET | 2, (IX + IND) |
| 43 | FDCB05D6 | 707 | SET | 2, (IY+IND) |
| 17 | CBD 7 | 708 | SET | 2, A |
| 19 | CBDO | 709 | SET | 2, B |
| 4B | CBD 1 | 710 | SET | 2, C |
| 1 D | CBD 2 | 711 | SET | 2, D |
| 1F | CBD 3 | 712 | SET | 2, E |
| 31 | CBD 4 | 713 | SET | 2, H |
| 33 | CBD 5 | 714 | SET | 2, L |
|  |  |  | ; |  |
| 35 | CBDE | 716 | SET | 3, (HL) |
| 37 | DDCB05DE | 717 | SET | 3,(IX+IND) |
| 3B | FDCB05DE | 718 | SET | 3.(IY+IND) |
| 3F | CBDF | 719 | SET | 3, A |
| $\geq 1$ | CBD8 | 720 | SET | 3, B |
| :3 | CBD9 | 721 | SET | 3, C |
| :5 | CBDA | 722 | SET | 3, D |
| $: 7$ | CBDB | 723 | SET | 3, E |
| :9 | CBDC | 724 | SET | 3, H |
| : B | CBDD | 725 | SET | 3,L |
|  |  |  | ; |  |
| : D | CBE6 | 727 | SET | 4. (HL) |
| 次 | DDCB05E6 | 728 | SET | 4, (IX + IND) |
| ) 3 | FDCB05E6 | 729 | SET | 4, (IY+IND) |
| $) 7$ | CBE7 | 730 | SET | 4, A |
| $) 9$ | CBEO | 731 | SET | 4, B |
| ) B | CBE1 | 732 | SET | 4, C |
| ) D | CBE2 | 733 | SET | 4, D |
| )F | CBE3 | 734 | SET | 4, E |
| :1 | CBE4 | 735 | SET | 4, H |
| ; 3 | CBE5 | 736 | SET | 4, L |
|  |  |  | ; |  |
| : 5 | CBEE | 738 | SET | 5, (HL) |
| :7 | DDCB05EE | 739 | SET | 5, (IX + IND) |
| ; ${ }^{\text {B }}$ | FDCB05EE | 740 | SET | 5, (IY+IND) |
| 'F | CBEF | 741 | SET | 5,A |
| '1 | CBE8 | 742 | SET | 5, B |
| '3 | CBE9 | 743 | SET | 5, C |
| '5 | CBEA | 744 | SET | 5, D |


O OPCODE LISTING MOSTEK MACRO-80 ASSEMBLER V2.0 PAGE ..... 15
C OBJ.CODE STMT-NR SOURCE-STMT PASS2 OPCODE OPCODE OPCODE REL
73 CB3D ..... 802
SRI ..... L
7596 ..... 80476 DD9605805
79 FD9605 ..... 806
7C 97 ..... 807
7D 90 ..... 808
7E 91809
7F 92
810
80938118194812
8295813
83 D620814;85 AE86 DDAE0589 FDAE058 C AFSUB (HL)
SUB (IX+IND)
SUB (IY+IND)
SUB ..... A
SUB B
SUB
SUB D
SUB E
SUB H
SUB L
SUB N;
816 XOR ..... ( HL )8178188198D A88
8 E A9821
8 FAA
822
90 AB
823
91 AC 824
92 AD825826
93 EE 20
828 95 ..... 828
XOR (IX+IND)
XOR (IY+IND)
XOR ..... A
XOR ..... B
XOR ..... C
XOR ..... D
XOR ..... E
XOR H
XOR L
XOR N;
END

## APPENDIX B

MOSTEK ASSEMBLER STANDARD PSEUDO-OPS

## APPENDIX B

## MOSTEK ASSEMBLER STANDARD PSEUDO-OPS

## B-1. INTRODUCTION.

B-2. The following pseudo-ops are standard for $Z 80$ assemblers from MOSTEK. Note that other pseudo-ops may be allowed depending on the features of a particular assembler. For example, additional pseudo-ops may be required to handle conditional assembly, global symbols, and macros.

## DEFB n

Define byte of memory.

Operation: (PC) <- m (static)

Format

Opcode Operands Machine Code

DEFB
n
$\leftarrow \mathrm{n} \rightarrow$
(no execution time)

Description: This pseudo-op reserves and defines one byte of memory to contain the value $n$.

Example:

DEFB OAH
causes the current memory location to be defined with the value OAH.

## label DEFL nn

Define 'label' to have the value nn.
Operation: label $\leftarrow \mathrm{nn}$
Format:
Opcode Operand
label DEFL nn
(no execution time, no machine code)Description: This pseudo-op assigns the value $n n$ to the label which appearsin the label field. The same label can be defined any numberof times in a program using this pseudo-op.
Example:
LAB4: DEFL ..... 050AH
The label 'LAB4' is defined to have the value 050AH.

## DEFM 's'

Define message

Operation: (PC) $\leftarrow \mathrm{S}_{1}$
$(P C+1) \leftarrow S_{2}$
$(P C+2) \leftarrow S_{3}$
where $s_{1}$ is the first ASCII character in string $s, s_{2}$ is the second ASCII character, etc.

Format:

| Opcode | Operand | Machine Code |
| :--- | :---: | :---: |
| DEFM | 's' | $\mathrm{s}_{1}$ |
|  | $\mathrm{~s}_{2}$ |  |
|  | $\mathrm{~s}_{3}$ |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  | (no execution time) |  |

Description: This pseudo-op reserves and defines sequential bytes of memory to contain ASCII equivalents of the characters in the string $s$.

Example:

> DEFM 'ABC'
will reserve 3 bytes of memory and cause them to be loaded with 41 H , $42 \mathrm{H}, 43 \mathrm{H}$, respectively.

## DEFS nn

Define storage
Operation: $(P C) \longleftarrow(P C)+n n$ (static)
Format
Opcode Operand Machine code
DEFS ..... nn
(no execution time)
Description: This pseudo-op causes $n n$ bytes of memory to be defined as storage.In the object module, these bytes are not loaded. In a load (binary)module these bytes are loaded with meaningless data.
Example:
DEFS ..... 40DThis causes 40 (decimal) memory locations to be defined as storage andskipped in the object module.

## DEFW nn

Define word of memory

Operation: (PC) $\leftarrow n n=1$
$(P C+1) \leftarrow n n \quad$ (static)

Format
Opcode
Operand
Machine code
DEFW
$n n$
$n n+1$
(Lower byte)
nn
(Upper byte)

Description: This pseudo-op reserves and defines two bytes of memory. The fir byte is defined to contain the least significant byte of the operand $n$ The next byte is defined to contain the most significant byte of $t$ operand $n n$.

Example:

> DEFW OAOOH
will define the current memory location to contain 00 H and the ne memory location to contain OAH

## END s

## End of assembly

## Operation: terminates current assembler pass.

## Format

## Opcode Operand

END s
(no execution time, no machine code)

Description: This pseudo-op terminates the current assember pass. The operands $s$ is optional and is an expression which defines the starting execution address of the program being assembled. The value of $s$ is entered in the end-of-file record in the object output of the assembler.

Example:

END OAAH
terminates the current assembler pass and causes OAAH to be defined as the starting address of the program.

## label EQU nn

Equate 'label' to value nn.
Operation: label nn
Format:
Opcode ..... Operand
label EQU ..... nn
(no execution time, no machine code)Description: This pseudo-op assigns the value nn to the label which appears in thelabel field. The label can only appear once in the label field in aprogram using this pseudo-op.
Example:
LAB4: EQU ..... 05HThe label 'LAB4' is defined to have the value 05 H .

## APPENDIX C

MOSTEK STANDARD Z80 OBJECT CODE FORMAT

## APPENDIX C

## MOSTEK STANDARD Z8O OBJECT OUTPUT DEFINITION

## C-1. INTRODUCTION.

C-2. Each record of an object module begins with a delimiter (colon of dollar sign) and ends with carriage return and line feed. A colon (:) is used for data records and end-of-file record. A dollar sign (\$) is used for records containing relocation information and linking information. An Intel loader will ignore such information and allow loading non-relocatable, non-linkable programs. All information is in ASCII.

C-3. Each record is identified as a type. The type appears in the 8th and 9th bytes of the record and can take the following values:
00 - data record
01 - end-of-file
02 - internal symbol
03 - external symbol
04 - relocation information
05 - module definition

C-4. DATA RECORD FORMAT (TYPE 00).
Byte 1 Colon (:) delimiter

2-3 Number of binary bytes of data in this record. The maximum is 32 binary bytes (64 ASCII bytes).

4-5 Most significant byte of the start address of data.

6-7 Least significant byte of start address of data.

8-9 ASCII zeros. This is the "record type" for data.

10- Data bytes.

Last two bytes - Checksum of all bytes except the delimiter, carriage return, and line feed. The checksum is the negative of the binary sum of all bytes in the record.
CRLF Carriage return, line feed.
C-5. END-OF-FILE RECORD (TYPE 01).
Byte 1 Colon (:) delimiter.
2-3 ASCII zeros.
4-5 Most significant byte of the transfer address of the program. Thistransfer address appears as an argument in the 'END' pseudo-op of a program.It represents the starting execution address of the program.
6-7 Least significant byte of the transfer address.
8-9 Record type 01.
10-11 Checksum.
CRLF Carriage return, line feed.
C-6. INTERNAL SYMBOL RECORD (TYPE 02).
Byte 1 Dollar sign (\$) delimiter.2-7 Up to 6 ASCII characters of the internal symbol name. The name is left-justified, blank filled.
8-9 Record type 02.
10-13 Address of the internal symbol, most significant byte first.
14-15 Binary checksum. Note that the ASCII letters of the symbol are convertedto binary before the checksum is calculated. Binary conversion is donewithout regard to errors.
CRLF Carriage return, line feed.

## C-7. EXTERNAL SYMBOL RECORD (TYPE 03).

Byte 1 Dollar sign (\$) delimiter.

2-7 Up to 6 ASCII characters of the external symbol name. The name is left justified, blank filled.

8-9 Record type 03.

10-13 Last address which uses the external symbol. This is the start of a link list in the object data records which is described below. The most significant byte is first.

14-15 Binary checksum.

CRLF Carriage return, line feed.

C-8. The ASMB-80 Assembler outputs the external symbol name and the last address in the program where the symbol is used. The data records which follow contain a link list pointing to all occurrences of that symbol in the object code.

1. The external symbol record shows the symbol ('LAB') and the last location in the program which uses the symbol (212AH).
2. The object code at 212 AH has a pointer which shows where the previous reference to the external symbol occurred (200FH).
3. This backward reference list continues until a terminator ends the list. This terminator is OFFFFH.

This method is easy to generate and decode. It has the advantage of reducing the number of bytes of object code needed to define all external references in a program.

## C-9. RELOCATING INFORMATION RECORD (TYPE 04).

The addresses in the program which must be relocated are explicitly defined in these records. Up to 16 addresses (64 ASCII characters) may be defined in each record.
Byte 1 Dollar sign (\$) delimiter.
2-3 Number of sets of 2 ASCII characters, where 2 sets define an address.
4-7 ASCII zeros.
8-9 Record type 04.
10- Addresses which must be relocated, most significant byte first.
Last two bytes - Binary checksum.
CRLF Carriage return, line feed.
C-10. MODULE UEFINITION RECORD (TYPE 05).
This record has the name of the module (defined by the 'NAME' pseudo-op) and aloading information flag byte. The flag byte is determined by the 'PSECT'pseudo-op.
Byte 1 Dollar sign (\$) delimiter.
2-7 Name of the module, left-justified, blank filled.
8-9 Record type 05.
10-11 Flag byte. When converted to binary, the flag byte is defined as follows:
Bit 0 - 0 for absolute assemblies
1 for relocatable assemblies
12-13 Binary checksum.
CRLF Carriage return, line feed.

## APPENDIX D

TABLE D-1. Hexadecimal to Decimal Conversion Table

| HEXADECIMAL COLUMNS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | 5 | 4 | 3 | 2 | 1 |
| HEX = DEC | HEX $=$ DEC | HEX = DEC | HEX = DEC | HEX = DEC | HEX = DEC |
| 00 | 00 | $0 \quad 0$ | 00 | 00 | 00 |
| 1 1,048,576 | 1 65,536 | 1 4,096 | 1256 | 116 | 11 |
| 2 2,097,152 | 2 131,072 | 28,192 | 2512 | 232 | 22 |
| 3 3,145,728 | 3 196,608 | 3 12,288 | 3768 | 348 | 33 |
| 4 4,194,304 | 4 262,144 | 416,384 | 41,024 | 464 | 4 |
| 5 5,242,880 | 5 327,680 | 5 20,480 | 51,280 | 580 | $5 \quad 5$ |
| 6 6,291,456 | 6 393,216 | 6 24,576 | 6 1,536 | 696 | $6 \quad 6$ |
| 7 7,340,032 | 7 458,752 | 7 28,672 | 7 1,792 | 7112 | $7 \quad 7$ |
| 8 8,388,608 | 8 524,288 | 8 32,768 | 8 2,408 | 8128 | 88 |
| 9 9,437,184 | 9 589,82r | 936,864 | 9 2,304 | 9144 | 9 |
| A $10,485,760$ | A 655,360 | A 40,960 | A 2,560 | A 160 | A 10 |
| B 11,534,336 | B 720,896 | B 45,056 | B 2,816 | B 176 | B 11 |
| C 12,582,912 | C 786,432 | C 49,152 | C 3,072 | C 192 | C 12 |
| D 13,631,488 | D 851,968 | D 53,248 | D 3,328 | D 208 | D 13 |
| E 14,680,064 | E 917,504 | E 57,344 | E 3,584 | E 224 | E 14 |
| F 15,728,640 | F 983,040 | F 61,440 | F 3,840 | F 240 | F 15 |
| 0123 | 4567 | 0123 | 4567 | 0123 | 4567 |
|  |  |  |  |  |  |

TABLE D-2. ASCII Character Set (7-Bit Code)

TABLE D-4.

Table D-3. Powers of 2

| $2^{n}$ | n |
| :---: | :---: |
| 256 | 8 |
| 512 | 9 |
| 1024 | 10 |
| 2048 | 11 |
| 4096 | 12 |
| 8192 | 13 |
| 16384 | 14 |
| 32768 | 15 |
| 65536 | 16 |
| 131072 | 17 |
| 262144 | 18 |
| 524288 | 19 |
| 1048576 | 20 |
| 2097152 | 21 |
| 4194304 | 22 |
| 8388608 | 23 |
| 16777216 | 24 |

Powers of 2/Powers of 16 Conversion
$2^{0}=16^{0}$
$2^{4}=16^{1}$
$2^{8}=16^{2}$
$2^{12}=16^{3}$
$2^{16}=16^{4}$
$2^{20}=16^{5}$
$2^{24}=16^{6}$
$2^{28}=16^{7}$
$2^{32}=16^{8}$
$2^{36}=16^{9}$
$2^{40}=16^{10}$
$2^{44}=16^{11}$
$2^{48}=16^{12}$
$2^{52}=16^{13}$
$2^{56}=16^{14}$
$2^{60}=16^{15}$

$$
\begin{aligned}
& 2^{0}=16^{0} \\
& 2^{4}=16^{1} \\
& 2^{8}=16^{2} \\
& 2^{12}=16^{3} \\
& 2^{16}=16^{4} \\
& 2^{20}=16^{5} \\
& 2^{24}=16^{6} \\
& 2^{28}=16^{7} \\
& 2^{32}=16^{8} \\
& 2^{36}=16^{9} \\
& 2^{40}=16^{10} \\
& 2^{44}=16^{11} \\
& 2^{48}=16^{12} \\
& 2^{52}=16^{13} \\
& 2^{56}=16^{14} \\
& 2^{60}=16^{15}
\end{aligned}
$$

TABLE D-5. Powers of 16


## MOSTEK. <br> $780 \cdot 58$ Covering the full <br> 3870 microcomputer <br> 38 applications.

1215 W. Crosby Rd. • Carrollton, Texas 75006 • 214/242-0444
In Europe, Contact: MOSTEK Brussels
150 Chaussee de la Hulpe, B1170, Belgium Telephone: (32) 02/660-2568/4713


[^0]:    M CYCLES: 1 T STATES: 4

