

Publications Number 6500-15B

## KIM-1

# **MICROCOMPUTER MODULE**

### USER MANUAL

## **AUGUST 1976**

The information in this manual has been reviewed and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. The material in this manual is for informational purposes only and is subject to change without notice.

Second Edition © MOS TECHNOLOGY, INC. 1976 "All Rights Reserved"

MOS TECHNOLOGY, INC. 950 Rittenhouse Road Norristown, PA 19401

# TABLE OF CONTENTS

CHAPTER 1	YOUR KIM	-1 MICROCOMPUTER MODULE	1
CHAPTER 2	GETTING	STARTED	5
	2.1	Parts Complement	5
	2.2	A Few Words of Caution!	6
	2.3	First Steps	6
	2.4	Let's Try a Simple Problem	9
	2.5	Adding an Audio Tape Unit	12
	2.6	Adding a Teleprinter	17
CHAPTER 3	THE KIM-	1 SYSTEM	21
	3.1	KIM-1 System Description	21
	3.2	KIM-1 Memory Allocation	34
	3.3	KIM-1 Operating Programs	40
CHAPTER 4	OPERATIN	G THE KIM-1 SYSTEM	43
	4.1	Using the Keyboard and Display	43
	4.2	Using the Audio Tape Unit	47
	4.3	Using the Teleprinter	50
CHAPTER 5	LET'S TR	Y A REAL APPLICATION	55
	5.1	Defining the Interface	55
	5.2	Writing the Program	58
	5.3	Entering the Program	65
	5.4	Executing the Program	66
	5.5	Program Debugging and Modification	67

CHAPTER 6	EXPANDI	NG YOUR SYSTEM	71
	6.1	Memory and I/O Expansion	71
	6.2	Interrupt Vector Management	75
CHAPTER 7	WARRANT	Y AND SERVICE	79
	7.1	In-Warranty Service	79
	7.2	Out-of-Warranty Service	80
	7.3	Policy on Changes	80
	7.4	Shipping Instructions	80

# LIST OF FIGURES

2-1	KIM MODULE	7
2-2	Power Supply Connections	8
2-3	Audio Tape Unit Connections	13
2-4	TTY Connections	18
	2-2 2-3	<ul> <li>2-1 KIM MODULE</li> <li>2-2 Power Supply Connections</li> <li>2-3 Audio Tape Unit Connections</li> <li>2-4 TTY Connections</li> </ul>

CHAPTER 3

3-1	KIM-1 Block Diagram	24
3-2	Detailed Block Diagram	25
3-3	Control and Timing	26
3-4	1K x 8 RAM Memory	27
3-5	Keyboard and Display	28
3-6	Keyboard Detail	29
3-7	TTY Interface	30
3-8	Audio Tape Interface	31
3-9	Application Connector	32
3-10	Expansion Connector	33
3-11	Memory Block Diagram	37
3-12	Memory Map	38
3-13	Special Memory Addresses	39
3-14	Flow Chart	41

CHAPTER 5	5-1	Speaker Application	57
	5-2	Assembly Language Listing	60
	5-3	Square Wave Output	62
	5-4	Machine Language Code Table	63
	5-5	Key Sequence: Enter Program	65

 CHAPTER 6
 6-1
 4K Expansion
 73

 6-2
 65K Expansion
 74

 6-3
 Vector Selection
 78

# LIST OF APPENDICES

	/	
APPENDIX A	KIM-1 Parts List	A-1
APPENDIX B	KIM-1 Parts Location	B-1
APPENDIX C	In Case of Trouble	C-1
APPENDIX D	Suggested Power Supply	D-1
APPENDIX E	Audio Tape Format	E-1
APPENDIX F	Paper Tape Format	F-1
APPENDIX G	6502 Characteristics	G-1
APPENDIX H	6530 Characteristics	H-1
APPENDIX I	KIM-1 Program Listings	I <b>-</b> 1

v

#### **CHAPTER 1**

#### YOUR KIM-1 MICROCOMPUTER MODULE

Congratulations and welcome to the exciting new world of microcomputers! As the owner of a KIM-1 Microcomputer Module, you now have at your disposal a completely operational, fully tested, and very capable digital computer which incorporates the latest in microprocessor technology offered by MOS Technology, Inc. By selecting the KIM-1 module, you have eliminated all of the problems of constructing and debugging a microcomputer system. Your time is now available for learning the operation of the system and beginning immediately to apply it to your specific areas of interest. In fact, if you will follow a few simple procedures outlined in this manual, you should be able to achieve initial operation of your KIM-1 module within a few minutes after unpacking the shipping container.

Your KIM-1 module has been designed to provide you with a choice of operating features. You may choose to operate the system using only the keyboard and display included as part of the module. Next, you may add a low cost audio cassette tape recorder to allow storage and retrieval of your programs. Also, you may add a serial interfaced teleprinter to the system to provide keyboard commands, hard-copy printing, and paper tape read or punch capability.

At the heart of your KIM-1 system is an MCS 6502 Microprocessor Array operating in conjunction with two MCS 6530 arrays. Each MCS 6530 provides a total of 1024 bytes of Read-only Memory (ROM), 64 bytes of Random Access Memory (RAM), 15 Input/Output pins, and an Interval Timer. Stored permanently in the ROM's of the MCS 6530 arrays are the monitor and executive programs devised by MOS Technology, Inc. to control the various operating modes of the KIM-1 system.

The KIM-1 system is intended to provide you with a capable microcomputer for use in your "real-world" application. Accordingly, the system includes a full 1024 bytes of RAM to provide data and program storage for your application program. In addition, you are provided with 15 bidirectional input/output pins to allow interface control of your specific application. Finally, one of the interval timers included in the system is available for generation of time base signals required by your application.

Your KIM-1 system comes to you complete with all components mounted and tested as a system. You need not worry about timing signals (we've included a 1MHz crystal oscillator on the module), interface logic or levels between system components, or interface circuitry to peripheral devices. In fact, you need only apply the indicated power supply voltages to the designated pins to achieve full operation of your KIM-1 system.

We recommend that you read all of this manual before applying power to or attempting to operate your KIM-1 module. In the order presented, you will find:

Chapter 2 -	"hints and kinks" to help you achieve initial system operation
Chapter 3 -	a more detailed description of the KIM-1 system hardware and software
Chapter 4 -	operating procedures for all system modes
Chapter 5 -	an example of a typical application program using all of the features of the KIM-1 system.

At some future time, you may find it desirable to expand the KIM-1 system to incorporate more memory, different types of memory, or additional input/output capability. Again, we have tried to make system expansion as simple as possible with all required interface signals brought out to a special connector on the module. Watch for:

#### Chapter 6 - a guide to system expansion for increasing both memory and input/output capability

Despite our best efforts to provide you with a fully operable and reliable system, you might encounter some difficulties with your KIM-1 module. If so, refer to:

> Chapter 7 - some guidance on warranty and service procedures for your KIM-1 module

Following the basic text of this manual, you will find a series of Appendices intended to provide you with detailed information on certain specialized subjects of interest to you in understanding the operation of the KIM-1 system.

Lastly, since this manual cannot presume to provide all of the technical information on the hardware or programming aspects of the MCS 6502 microprocessor array, we are including with your KIM-1 system two additional manuals for your reference. The Hardware Manual defines the various elements of the system, their electrical and interface characteristics, and the basic system architecture and timing. The Programming Manual provides the detailed information required to write effective programs using the MCS 6502 instruction program set.

So much for introductory comments! Now lets get started and see if we can get your KIM-1 Microcomputer Module doing some real work for you.

#### **CHAPTER 2**

#### GETTING STARTED

This chapter is intended to guide you through the first important steps in achieving initial operation of your KIM-1 Microcomputer Module. We will ask you to perform certain operations without explanation at this time as to why they are being done. In later sections of this manual, full explanations will be offered for every operating procedure.

#### 2.1 PARTS COMPLEMENT

After unpacking the shipping container for your KIM-1, you should have located the following items:

- 3 Books KIM-1 Users Manual Hardware Manual Programming Manual
- 1 Programming Card
- 1 System Schematic
- 1 KIM-1 Module
- 1 Connector (Already mounted on the Module)
- 1 Hardware Packet
- 1 Warranty Card

You may wish to save the shipping container and packing material should you need to return your KIM-1 module to us at some future date.

#### WARNING

Your KIM-1 module includes a number of MOS integrated circuits. All such circuits include protective devices to prevent damage resulting from inadvertant application of high voltage potentials to the pins of the device. However, normal precautions should be taken to prevent the application of high voltage static discharges to the pins of an MOS device. Immediately before removal of the packing material from your KIM-1 module, you should develop the following precautionary habits:


- Discharge any static charge build up on your body by touching a ground connection <u>before</u> touching any part of your KIM-1 module. (This precaution is especially important if you are working in a carpeted area)
- Be certain that soldering irons or test equipment used on the KIM-1 module are properly grounded and not the source of dangerously high voltage levels.

On a different subject, after unpacking your KIM-1 module, you will note the presence of a potentiometer. This adjustment has been set at the factory to insure correct operation of the audio cassette interface circuits. It should <u>never</u> be necessary for you to change the position of this potentiometer.

#### 2.3 FIRST STEPS


After unpacking the KIM-1 module, locate the small hardware packet and install the rubber pads provided. The rubber pads are located at the bottom of the module (see attached sketch) and act both to lift the card off your work surface and to provide mechanical support for the module while you depress keys.

Place the module such that the keyboard is to your lower right and observe that two connector locations extend from the module to your left. The connector area on the lower left is referred to as the Application connector (A). You will note that a 44 pin board edge connector is already installed at this location. The connector area to the upper left is for use by you for future system expansion and is referred to as the Expansion connector (E).



KIM-1 Module FIGURE 2.1

Remove the (A) connector from the module and connect the pins as shown in the sketch.



Power Supply Connections FIGURE 2.2

Reinstall the (A) connector making certain that the orientation is correct.

- Note 1: The +12 volt power supply is required only if you will be using an audio cassette recorder in your system.
- Note 2: The jumper from pin A-K to Vss (Pin A-1) is essential for system operation. If you expand your system later, this jumper will be removed and we'll tell you what to do to pin A-K.
- Note 3: If you don't have the proper power supplies already available, you may wish to construct the low cost version shown with schematic and parts list in Appendix D. In any event, your power supply <u>must</u> be regulated to insure correct system operation and must be capable of supplying the required current levels indicated in the sketch.

Now, recheck your connections, turn on your power supplies, and depress RS (reset). You should see the LED display digits light as your first check that the system is operational. If not, recheck your hookup or refer to Appendix C (In Case of Trouble).

#### 2.4 LETS TRY A SIMPLE PROGRAM

Assuming that you have completed successfully all of the steps thus far, a simple program now can be tried to demonstrate the operation of the system and increase your confidence that everything works properly. We'll be using only the keyboard and display on the module for this example. (In the next two sections we'll worry about the teleprinter and the audio cassette).

For our first example, we will add two 8 bit binary numbers together and display the result. We presume that you are familiar with the hexadecimal representation of numbers and the general rules for binary arithmetic.

First check and be sure that the slide switch in the upper right corner of the keyboard is pushed to the left (SST Mode is OFF). Now proceed with the following key sequence:

Press Ke	ys		See On 2	Display	Step #
AD		(	XXXX		1
0 0	0	2	0002		2
DA			0002	XX	3
	1	8	0002	18	4
+	A	5	0003	A5	5
+	0	0	0004	00	6
+	6	5	0005	65	7
+	0	1	0006	01	8
+	8	5	0007	85	9
+	F	Α	0008	FA	10
+	Α	9	0009	A9	11
+	0	0	000A	00	12
+	8	5	000B	85	13
+	F	В	000C	FB	14
+	4	С	000D	4C	15
+	4	F	000E	4F	16
+	1	С	000F	1C	17

What you have just done is entered a program and stored it in the RAM at locations 0002 through 000F. You should have noticed the purpose of several special keys on your keyboard:

AD - selects the address entry mode - selects the data entry mode - increments the address without changing the entry mode • TO F - 16 entry keys defining the hex code for address or data entry

You've noticed as well that your display contains 6 digits. The four on the left are used to display the hex code for an address. The two on the right show the hex code for the data stored at the address Therefore, when you pressed AD (step 1) and 0 0 0 2 shown. (step 2), you defined the address entry mode, selected the address 0002, and displayed the address 0002 in the four left-most display digits. Incidentally, when we show an "x" in the display chart, we mean that we don't know what will be displayed and we "don't care."

Next you pressed DA (step 3) followed by 1 8 (step 4). Here, you have defined the data entry mode and entered the value 18 to be stored at your selected address 0002. Of course, the 18 then was displayed in the two right-most digits of your display.

You remained in the data entry mode but began to press [+] followed by a two digit number (steps 5 to 17). Note that each depression of the + key caused the address displayed to increase by one. The hex keys following the + key continued to enter the data field of the display. This procedure is merely a convenience when a number of successive address locations are to be filled.

If you made any mistakes in pressing the keys, you should have noticed that correcting an error is simply a matter of reentering the data until the correct numbers show on the display.

The program you have entered is a simple loop to add two 8 bit binary numbers together and present the result on the display. For a programmer, the listing of the program entered might appear as follows:

POINTL				= \$FA		
POINTH				= \$FB		
START				= \$1C4F		
0000				VAL1		
0001				VAL2		
0002	18			PROG	CLC	
0003	A5	00			LDA	VAL1
0005	65	01			ADC	VAL2
0007	85	FA			STA	POINTL
0009	A9	00			LDA	#ØØ
000B	85	$\mathbf{FB}$			STA	POINTH
000D	4C	4F	1C		JMP	START

Stated in simple terms, the program will clear the carry flag (CLC), load VAL1 into the accumulator (LDA VAL1), add with carry VAL2 to the accumulator (ADC VAL2), and store the result in a location POINTL (STA POINTL). A zero value is stored in a location POINTH (LDA #ØØ and STA POINTH) and the program jumps to a point labelled START (JMP START). This pre-stored program will cause the display to be activated and will cause the address field of your display to show the numbers stored in locations POINTH and POINTL. Note that the result of the addition has already been stored in location POINTL.

The hex codes appearing next to the address field of the listing are exactly the numbers you entered to store the program. We refer to these as machine language codes. For example, 4C is the hex code for the JMP instruction of the microprocessor. The next two bytes of the program define 1C4F (START) as the jump address.

As yet, you are not able to run the program because you have not yet entered the two variables (VAL1 and VAL2). Lets try an actual example:

Press Keys	See On Display	Step #
AD	000F 1C	17A
0 0 F 1	00F1 xx	17B
DA O O	00F1 00	18
AD	00F1 00	19
$\bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc \bigcirc$	0000 xx	20
DA 0 2	0000 02	21
+ 0 3	0001 03	22
+ GO	0002 18	23

Steps 17A, 17B, and 18 insure that the binary arithmetic mode is selected.

Steps 19 to 21 store the hex value 02 in location 0000 (VAL1). Step 22 stores the hex value 03 in location 0001 (VAL2). Now we are ready to run the program. In step 23, the GO key causes the program to execute and the result, 05, appears in the right two digits of the address display. Although the problem appears trivial, it illustrates the basic principles of entering and executing any program as well as providing a fairly high assurance level that your KIM-1 module is operating properly.

You should try one more example using your stored program. Repeat steps 17A to 23 but substitute the value FF for VAL1 and VAL2 at locations 0000 and 0001. Now when you press the  $\bigcirc$  key, your display should read:

00FE xx The answer is correct because: FF = 1111 1111

$$+ \frac{FF}{FE} = \frac{1111}{1111}$$
FE 1111 1110

Try some more examples if you wish and then let's move on to the rest of the system.

#### 2.5 ADDING A TAPE RECORDER

In the previous section, you entered and executed a program. If you turn off the power supplies to the system, your program is lost since the memory into which you stored your program is volatile. If you require the same program again, you would have to repower the system and reenter the program as in the previous example.

The KIM-1 system is designed to work with an audio cassette tape recorder/player to provide you with a medium for permanent storage of your programs or data. The cassette with recorded data may be reread by the system as often as you wish. In this section, you will connect the audio cassette unit to the system and verify its operation.


The recording technique used by the KIM-1 system and the interface circuits provided have been selected to insure trouble-free operation with virtually any type and any quality level audio cassette unit. (We have demonstrated correct operation with a tape unit purchased for less than \$20.00 from a local discount outlet). In addition, tapes recorded on one unit may be played back to the system on a different unit if desired. We recommend, of course, that you make use of the best equipment and best quality tapes you have available.

In selecting a tape unit for use with your KIM-1 system, you should verify that it comes equipped with the following features:

- 1. An earphone jack to provide a source of recorded tape data to the KIM-1 system.
- 2. A microphone jack to allow recording of data from the KIM-1 system on the tape.
- 3. Standard controls for Play, Record, Rewind, and Stop.

Note: You should avoid certain miniaturized tape equipment intended for dictating applications where the microphone and speaker are enclosed within the unit and no connections are provided to external jacks. If such equipment is used, you will have to make internal modifications to reach the desired connection points.

To connect your tape unit to the KIM-1 module, turn off the power supplies and remove the connector (A) from the module. Add the wires shown in the sketch:



Audio Tape Unit Connections FIGURE 2.3

Keep the leads as short as possible and avoid running the leads near sources of electrical interference. The connections shown are for typical, portable type units. The Audio Data Out (LO) signal has a level of approximately 15 mv. (peak) at pin M. Should you desire to use more expensive and elaborate audio tape equipment, you may prefer to connect the high level (1 volt peak) audio signal available at pin P to the "LINE" input of your equipment.

Return the connector (A) to its correct position on the KIM-1 module and turn on the power supplies. To verify the operation of your audio cassette equipment, try the following procedures:

- Reenter the sample program following the procedures outlined in the previous section (2.4). Try the sample problem again to be sure the system is working correctly.
- 2. Install a cassette in your tape equipment and REWIND to the limit position.
- 3. Define the starting and ending address of the program to be stored and assign an identification number (ID) to the program.

Press Keys	<u>See On Display</u>	<u>Step #</u>
AD	XXXX XX	1
0 0 F 1	00F1 xx	2
DAOO	00F1 00	3
AD	00F1 00	4
1 7 F 5	17F5 xx	5
DA O O	17F5 00	6
+ 0 0	17F6 00	7
+ 1 0	17F7 10	8
+ 0 0	17F8 00	9
+ 0 1	17F9 01	10
AD	17F9 01	11
	1800 xx	12

You will recall that the program we wish to store on tape was loaded into locations 0000 to 000F of the memory. Therefore, we define a starting address for recording as 0000 and store this in locations 17F5 and 17F6 (Steps 4 to 7). We define an ending address for recording as <u>one</u> <u>more than</u> the last step of our program and stored the value 0010 (= 000F + 1) in locations 17F7 and 17F8 (Steps 8,9). Finally we pick an arbitrary ID as 01 and store this value at location 17F9 (Step 10). Note that before we use the audio cassette unit for recording or playing back, we must put 00 in location 00F1 (Steps 1,2 and 3). The starting address of the tape recording program is 1800. In Steps 11 and 12 we set this address value into the system. If we were to press  $\boxed{GO}$ , the system would proceed to load data on to the magnetic tape. But first, we'd better start the tape!

- 4. Select the Record/Play mode of the tape recorder. Wait a few seconds for the tape to start moving and now: Press GO
- 5. The display will go dark for a short time and then will relight showing:

0000 xx

6. As soon as the display relights, the recording is finished and you should STOP the tape recorder.

Now, you should verify that the recording has taken place correctly. This can be proven by reading the tape you have just recorded. Proceed as follows:

- 1. Rewind the tape cassette to its starting position.
- 2. Turn off the system power supplies and then later, turn them back on.

This has the effect of destroying your previously stored program which you already have recorded on tape.

3. Prepare the system for reading the tape as follows:

Press Keys	See On Display	Step #
RS		
AD	XXXX XX	1
0 0 F 1	00F1 xx	2
DAOO	00F1 00	3
AD	00F1 00	4
1 7 F 9	17F9 xx	5
DA	17F9 xx	6
0 1	17F9 01	7
AD	17F9 O1	8
1 8 7 3	1873 xx	9
GO	(Dark)	10

The KIM-1 system is now looking for tape input data with the ID label 01. Recall that this is the same ID label we assigned when we recorded the program.

- 4. If your tape unit has a volume control, set the control at approximately the half way point.
- 5. If your tape unit has a tone control, set the control for maximum treble.
- 6. Now, turn on the tape using the PLAY mode. The tape will move forward and the system will accept the recorded data. As soon as the data record (ID=01) has been read, the display should relight showing:

0000 xx

You may now stop the tape unit. If the display relights and shows;  $$\rm FFFF\ xx$ 

this means that the selected record has been located and read but that an error has occurred during the reading of the data. In this case, press the RS key and repeat the read tape procedures from the beginning. If the FFFF still shows on the display, repeat the entire recording and play-back procedures checking each step carefully. If the problem persists, refer to Appendix C, (In Case of Trouble).

If the tape continues to run and the display does not relight, this means that the system has been unsuccessful in reading any data back from the tape. In this case, repeat the entire recording and playback procedures checking each step carefully. If the problem persists, refer to Appendix C, (In Case of Trouble).

- 7. Assuming that you have read the tape successfully, you now may verify that the program has been restored to memory by trying a sample problem. (02 + 03 = 05)
- NOTE: The KIM-1 interface circuits for the audio tape system are designed so that you <u>do</u> <u>not</u> require special test equipment to set up correct operating levels. If you have followed the procedures indicated, the tape system should work without the need of any adjustments by you.


#### 2.6 ADDING A TELEPRINTER

If you have access to a serial teleprinter, you may add such a unit to the KIM-1 system with very little effort. One of the more commonly available units of this type is the Teletype Model 33ASR which we will use for the purposes of illustration in this section. However, if you have available different equipment, you may use the information presented here as a guide to connecting your specific unit. In any case, we recommend you follow the directions offered by the equipment manufacturer in his instruction manual to effect the desired wiring and connection options.

The KIM-1 provides for a 4 wire interface to the TTY. Specifically, the "20 MA loop" configuration should be used and you should check that your TTY has been wired for this configuration. If not, you may easily change from "60 MA loop" to "20 MA loop" configurations following the manufacturers directions. The KIM-1 has been designed to work properly only with a teleprinter operating in full duplex mode. Check the literature supplied with your teleprinter if you are unsure if your unit is properly configured. You are not restricted to units with specific bit rates (10 CPS for TTY) since the KIM-1 system automatically adjusts for a wide variety of data rates (10CPS, 15CPS, 30CPS, etc.).

To connect the TTY to the system, proceed as follows:

- 1. Turn off system power and remove connector (A) from the module.
- 2. Add the wires shown in the sketch to connector (A) and to the appropriate connector on the TTY unit.



ITY Connections FIGURE 2.4

- 3. The jumper wire from A-21 to A-V is used to define for the KIM-1 system that a teleprinter will be used as the <u>only</u> input/display device for the system. If you expect to use both TTY <u>and</u> the KIM-1 keyboard/display, you should install the switch shown instead of the jumper. Now, the switch, when open, will allow use of the keyboard and display on the KIM-1 module and, when closed, will select the teleprinter as the input/display device. (Of course, you may use a clip-lead instead of the switch if you desire).
- 4. Be sure pins A-21 and A-V are connected. Reinstall connector (A) and return power to the system. Turn-on the TTY.
- 5. Press the RS key on the KIM-1 module then press the OUT key on the TTY. This step is most important since the KIM-1 system adjusts automatically to the bit rate of the serial teleprinter and requires this first key depression to establish this rate.

If everything is working properly you should immediately observe a message being typed as follows:

#### KIM

This is a prompting message telling you that the TTY is on-line and the KIM-1 system is ready to accept commands from the TTY keyboard.

Should the prompting message not be typed press the RS key on the KIM-1 keyboard and then the OUT key on the TTY. If the "KIM" message still is not typed, recheck all connections and the TTY itself and try again. If the problem persists, refer to Appendix C, (In Case of Trouble).

6. Assuming that the TTY is operable, you may now try a simple group of operations to verify correct system operation:

Press Keys	See Printed	Step #
	KIM	
	XXXX XX	1
0002	0002	2
SPACE	0002 xx	3
$\textcircled{18} \bullet$	18.	4
_	0003 xx	5
$A5 \bullet$	A5.	6
$\frown$	0004 xx	7
	0003 A5	8
RUB	KIM	
OUT	XXXX XX	9

Step 1 shows the "KIM" prompting message. In Step 2, an address (0002) is selected followed by a space key in Step 3. The address cell 0002 together with the data stored at that location (xx) is printed. Step 4 shows the "modify cell" operation using the O key and the hex data keys preceding. Step 5 shows the incrementing to the next address cell (0003) after the O key. Note that the modification of cell 0002 also occurs. Steps 6 and 7 show the modification of data in cell 0003 and the incrementing to cell 0004. Step 8 shows the action of the CF key in backing up one cell to 0003 where we can see from the printout that the correct data (A5) has been stored at that location. Step 9 shows the reaction to the CF key in resetting the system and producing a new "KIM" prompting message. Note, by the way, that in this example you have repeated a portion of the program entry exactly as you did in Section 2.4 but this time using the TTY.

So much for now! If all of the operations have occurred properly, you may be certain that your TTY and KIM-1 module are working together correctly. We will describe in detail all of the other operations possible with the TTY in a later section of the manual.

If you have reached this point without problems, you now have completed all of the required system tests and may be confident that the KIM-1 module and your peripheral units are all working correctly. Our next task is to learn more about the KIM-1 system and its operating programs.

#### CHAPTER 3

#### THE KIM-1 SYSTEM

Up to this point you have been engaged in bringing up your KIM-1 system and verifying its correct operation. Now it's time to learn more about the various parts of the KIM-1, how the parts work together as a system, and how the operating programs control the various activities of the system. The diagrams included in this section together with your full sized system schematic will be helpful in understanding the elements of your KIM-1 module.

#### 3.1 KIM-1 SYSTEM DESCRIPTION

Figure 3-1 shows a complete block diagram of the KIM-1 system. You should note first the presence of the MCS 6502 Microprocessor Array which acts as the central control element for the system. This unit is an 8 bit microprocessor which communicates with other system elements on three separate buses. First, a 16 bit <u>address</u> bus permits the 6502 to address directly up to 65,536 memory locations in the system. Next, an 8 bit, bidirectional <u>data</u> bus carries data from the 6502 array to any memory location or from any memory location back to the 6502 array. Lastly, a <u>control</u> bus carries various timing and control signals between the 6502 array and other system elements.

Associated with the 6502 array is a 1 MHz crystal which operates with an oscillator circuit contained on the 6502 array. This crystal controlled oscillator is the basic timing source from which all other system timing signals are derived. In particular, the  $\emptyset_2$  signal generated by the 6502 array and used either alone, or gated with other control signals, is used as the system time base by all other system elements.

The 6502 microprocessor is structured to work in conjunction with various types of memory. In the KIM-1 system, all memory may be considered to be of the Read-only (ROM) or Read/Write (RAM) variety. The ROM portion of the memory provides permanent storage for the operating progams essential to the control of the KIM-1 system. You will note the inclusion of two devices, labelled 6530-002 and 6530-003. Each of these devices include a 1024 byte (8 bits per byte) ROM with different portions of the operating program stored permanently in each ROM.

RAM type memory is available at three locations in the system. Again, each of the 6530 arrays include 64 bytes of RAM primarily used for temporary data storage in support of the operating program. In addition, a separate 1024 byte RAM is included in the KIM-1 system and provides memory storage for user defined application programs and data.

Input/output controls for the system also are included within the 6530 arrays. Each 6530 array provides 15 I/O pins with the microprocessor and operating program defining whether each pin is an input pin or output pin, what data is to appear on the output pins, and reading the data appearing on input pins. The I/O pins provided on the 6530-002 are dedicated to interfacing with specific elements of the KIM-1 system including the keyboard, display, TTY interface circuit, and audio tape interface circuit. The 15 I/O pins on the 6530-003 are brought to a connector and are available for the user to control a specific application.

Finally, each 6530 array includes an interval timer capable of counting a specific number of system clocks to generate precise timing gates. The exact time interval is preset under program control. The interval timer on the 6530-003 array is available for a user defined application program and is not required by the operating programs.

Figure 3-1 shows a major block labelled Control Logic. Included under this category are an address decoder used for generation of chip select signals for the 6530 arrays and the static RAM. Also included is the logic required to debounce the keys for system reset (RS key) and program stop (ST key). Lastly, special logic is included to allow operation of the system in a "single instruction" mode to facilitate program debugging.

Figure 3-1 shows the keyboard/display logic interfacing with the I/O pins of the 6530-002. Also shown are the interface circuits for transmission of data to and reception of data from the TTY and audio tape units.

Figure 3-2 shows the detailed interconnections between the MCS 6502 and the two MCS 6530 arrays.

Figure 3-3 shows detailed logic and schematics for the control logic.

Figure 3-4 shows a detailed schematic of the static RAM.

Figure 3-5 and 3-6 show the detailed schematic of the keyboard and display logic and circuits.


Figure 3-7 details the schematic of the TTY interface circuits.


Figure 3-8 details the schematic of the audio tape cassette interface circuits.

Figures 3-9 and 3-10 provide a summary of all signals available on either the Application connector or the Expansion Connector.


The fold-out system schematic shows all of the elements of the system connected together and all signals appearing on the module connectors.

You may refer to the Hardware Manual included with your KIM-1 module for additional details on the operating characteristics of the 6502 and 6530 arrays as well as detailed information on system timing.







Detailed Block Diagram FIGURE 3.2




CONTROL BUS


Control and Timing FIGURE 3.3






#### Keyboard and Display FIGURE 3.5






-0	2 4 6 8 10 12 14 1 0 3 0 5 0 7 0 9 0 11 0 13 0 15 0 0 0 0 0 0 0 0						
	GO	ST	RS	SST ON			
	AD	DA	PC	+			
	с	D	E	F			
	8	9	Α	В			
	4	5	6	7			
	0	I	2	3			

Keyboard Detail FIGURE 3.6



TTY Interface FIGURE 3.7



Audio Tape Interface FIGURE 3.8

-		. –		
22	KB Col D		Z	KB Row 1
21	KB Col A		Y	KB Col C
20	KB Col E		х	KB Row 2
19	KB Col B		W	KB Col G
18	KB Col F		V	KB Row 3
17	KB Row Ø		U	TTY PTR
16	PB5		Т	TTY KYBD
15	PB7		s	TTY PTR RTRN(+)
14	PAØ		R	TTY KYBD RTRN(+)
13	PB4		Р	AUDIO OUT HI
12	PB3		N	+12v
11	PB2		м	AUDIO OUT LO
10	PB1		L	AUDIO IN
9	₽₿Ø		K	DECODE ENAB
8	PA7		J	K7
7	PA6		Н	К5
6	PA5		F	К4
5	PA4		Е	КЗ
4	PA1		D	К2
3	PA2	т. Т	С	Kl
2	PA3		В	КØ
1	VSS GND		Α	VCC +5v

Application Connector FIGURE 3.9

		_		
22	VSS GND		Z	RAM/R/W
21	VCC +5		Y	Ø2
20			Х	PLL TEST
19			W	R/W
18			V	R/W
17	SST OUT		U	Ø2
16	К6		Т	AB15
15	dbø		S	AB14
14	DB1		R	AB13
13	DB2		Р	AB12
12	DB 3		N	AB11
11	DB4		М	AB10
10	DB 5		L	AB9
9	DB6		K	AB8
8	DB 7		J	AB 7
7	RST		H	AB6
6	NMI		F	AB5
5	RO		Е	AB4
4	IRQ		D	AB3
3	Ø1		С	AB2
2	RDY		В	AB1
1	SYNC		A	AB∅

Expansion Connector FIGURE 3.10

#### 3.2 KIM-1 MEMORY ALLOCATION

It has been stated that the 6502 microprocessor array included in the KIM-1 system is capable of addressing any of 65,536 memory locations. Obviously, we have not included that much memory in your KIM-1 system and this section is intended to detail for you exactly what memory locations are included in the system and where they are located (their exact addresses).

Each byte of memory in the system is understood to include 8 bits. Also, you should note that any addressable location in the system may be performing any one of four functions:

- 1. <u>A ROM byte</u> read-only memory in which we have stored the operating program.
- 2. A RAM byte read/write memory for storage of variable data.
- 3. An I/O location these locations include both direction registers which define the I/O pins to be either input pins or output pins, and the actual data buffer locations containing the data to be transmitted on output pins or the data read from input pins. Any I/O location may be viewed as a read/write memory location with a specific address.
- 4. <u>An Interval Timer location</u> a series of addresses are reserved for each interval timer in the system. Again, you may write to the timer to define its counting period or read from the timer to determine its exact state.

Figure 3-11 shows a block diagram detailing all memory blocks in the KIM-1 system. Figure 3-12 provides a memory map showing all addressable locations included in the system and their relationship to each other. Note also the areas in the memory map indicated as available for expansion. (Section 6 of the manual provides more detail on the subject of memory expansion). Finally, Figure 3-13 provides a complete listing of all important memory locations and will be referenced frequently by you when writing your application programs.

Referring to Figure 3-12, note that the memory map shows a block of 8192 address locations all existing in the lowest address space within the possible 65,536 address locations. This address space is further divided into eight blocks of 1024 locations each. Each 1024 block is further divided into four pages of 256 locations each. The "K" reference defines a specific block of 1024 locations and refers to the "K" number of the address decoder included within the system control logic. The "page" reference defines a specific group of 256 addresses. A total of 32 pages (0 to 31) are included in the 8192 address locations. The hex codes for certain addresses are shown at strategic locations in the memory map.

Beginning from the highest address location of the 8192, note that the first 1024 block (K7) is assigned to the ROM of the 6530-002 and the second 1024 block (K6) is assigned to the ROM of the 6530-003. The entire operating program of the KIM-1 system is included in these two blocks.

Next in order, a portion of the K5 block is dedicated to the RAM, I/O, and Timer locations of the two 6530 arrays. An expanded view of this address space is shown in Figure 3-12. Note that the RAM addresses for the 6530-002 (Hex 17EC to 17FF) are reserved for use by the operating program and <u>should not</u> appear in a user generated application program. The same is true for the I/O and Timer locations of the 6530-002 which also are reserved for use by the operating programs.

The next four blocks in order (K4, K3, K2, K1) are reserved for additional memory in an expanded system. In Section 6, the methods for adding memory will be discussed.

Finally, the lowest 1024 address locations (KO) are assigned to the static RAM included within the KIM-1 system. You should note that within this block, Page 0 and Page 1 have special significance. Page 1 is used as the system stack onto which return addresses and machine status words are pushed as the system responds to interrupts and subroutine commands. Page 0 has significance for certain of the special addressing modes available when programming for the 6502 microprocessor array.

Figure 3-12 shows an expanded view of Page 0 and Page 1. Note that 17 addresses (OOEF to OOFF) are reserved for use by the operating program and must never appear in the user generated application program. Also, note the comment that a maximum of eight locations may be required on the stack (Page 1) to service operating program interrupts.

In summary, the user generated application program may make use of the following areas of memory:


1. All of Page 0 except 00EF to 00FF


2. All of Page 1 (remember that the stack will extend an extra 8 bytes deep to accommodate the operating program).

3. All of Page 2 and Page 3.

4. In Page 23:

- All I/O locations from 1700 to 173F
- All 64 bytes of RAM from 1780 to 17BF
- An additional 44 bytes of RAM from 17C0 to 17EB





Memory Map FIGURE 3.12

ADDRESS	AREA	LABEL	FUNCTION
00EF	1	PCL	Program Counter - Low Order Byte
00F0		РСН	Program Counter – High Order Byte
00F1	Machine	Р	Status Register
00F2	Register Storage	SP	Stack Pointer
00F3	Buffer	A	Accumulator
00F4		Y	Y-Index Register
00F5		X	X-Index Register
1700	1	PAD	6530-003 A Data Register
1701	Application	PADD	6530-003 A Data Direction Register
1702	I/O •	PBD	6530-003 B Data Register
1703	Ļ	PBDD	6530-003 B Data Direction Register
1704 ↓	↑ Interval Timer		6530-003 Interval Timer (See Section 1.6 of Hardware Manual)
170F	¥		
17F5	<b>↑</b>	SAL	Starting Address - Low Order Byte
17F6	∎ Audio Tape	SAH	Starting Address - High Order Byte
17F7	Load & Dump	EAL	Ending Address - Low Order Byte
17F8		EAH	Ending Address - High Order Byte
17F9	¥	ID	File Identification Number
17FA	1	NMIL	NMI Vector - Low Order Byte
17FB		NMIH	NMI Vector - High Order Byte
17FC	Interrupt	RSTL	RST Vector - Low Order Byte
17FD	Vectors -	RSTH	RST Vector - High Order Byte
17FE		IRQL	IRQ Vector - Low Order Byte
17FF	+	IRQH	IRQ Vector - High Order Byte
1800	<b>A</b>	DUMPT	Start Address - Audio Tape Dump
1873	Audio Tape	LOADT	Start Address - Audio Tape Load
1C00	STOP Key + SST		Start Address for NMI using KIM "Save Machine" Routine (Load in 17FA & 17FB)
17F7	Paper Tape	EAL	Ending Address - Low Order Byte
17F8	Dump (Q)	EAH	Ending Address - High Order Byte

Special Memory Addresses FIGURE 3.13

### 3.3 KIM-1 OPERATING PROGRAMS


Figure 3-14 shows a simplified flow chart of the KIM-1 operating programs. This section provides a brief explanation of these programs to assist you in understanding the various operating modes of the system.

First, you should note that when power is first applied to your KIM-1 module and the RS (reset) key is depressed, control of the system automatically is assumed by the operating program. This is true, as well, for any succeeding depression of the reset key.

For each depression of the reset key, the system is initialized. At this time, stack pointer values are set, the I/O configuration is established, and essential status flags are conditioned. Next the program determines whether the system is to respond to TTY inputs or is to operate with the keyboard and display on the KIM-1 module.

If the TTY mode has been selected, the program halts and awaits a first key depression from the TTY (the RubOut Key). Upon receipt of this key depression, the program automatically performs a bit rate measurement and stores the correct value for use in receiving and decoding succeeding data transfers from the TTY. Note that this bit rate measurement is performed after each depression of the reset key.

The program will proceed immediately to a routine causing the prompting message ("KIM") to be typed on the TTY. Now, the program halts at the loop called "Get Character". As each key is depressed on the TTY, the coded data is accepted and analyzed in the routine called "Execute Key". The various keys depressed will cause the program to branch to the appropriate subroutines required to perform the desired operation. Upon completion of the individual key executions, the program returns to the "Get Key" loop and awaits the next key depression.



Exit from the TTY processing loop will occur in response to:

- 1. A depression of the reset key,
- 2. A depression of the G key which initiates execution of the application program, or
- 3. A change in the mode from TTY to Keyboard/Display.

If, after system reset and initialization, the Keyboard/Display mode (KB) is determined to be in effect, the program will proceed directly to display, and keyboard scan routines. The program will cause the display scan to occur continuously ("Display Cell") until one of the keys on the keyboard is depressed (AK?). Key validation is performed during an additional scan cycle. If the key is truly depressed (not noise), the program proceeds to the routine called "Get Key" in which the exact key depressed is defined. Next, the program moves to the "Execute Key" routine where branches to appropriate execution routines will be performed. Finally, after key execution, the program returns to the "Display Cell" routine and waits for the key to be released. When no key is depressed, the program returns to the normal "Display Cell" routine and awaits the next key depression.

In either the TTY or KB modes, the audio tape load or dump routines may be executed using appropriate commands from the selected keyboards. In either case, completion of the tape load or dump routine allows the program to return to the "Start" position which will, as usual, activate the KIM-1 display or cause the "KIM" prompting message on the TTY.

You should note the use of the Stop key to activate the non-maskable interrupt input ( $\overline{\rm NMI}$ ) of the 6502 microprocessor array. Depression of this key causes an unconditional termination of program execution, a saving of machine status registers on the stack, and a return to the control of the operating program.

A second interrupt input is available and referred to as IRQ. This interrupt may be defined by the user and will cause the program to jump to any location defined by the user in his program.

## **CHAPTER 4**

# **OPERATING THE KIM-1 SYSTEM**

Now that you have a better idea of what is included in your KIM-1 system and how it operates, its time to provide you with detailed procedures for all of the operations you can perform with the system. We will separate our operating procedures into three areas giving specific direction for the use of the KIM-1 keyboard and display, the audio tape recorder, and the serial teleprinter (TTY).

## 4.1 USING THE KIM-1 KEYBOARD AND DISPLAY

A brief study of your keyboard shows a total of 23 keys and one slide switch. First, let's list the purpose of each key:

- TO F Sixteen keys used to define the hex code of address or data
  - AD selects the address entry mode
  - DA selects the data entry mode
  - increments the address by +1 but does not change the entry mode
  - PC recalls the address stored in the Program Counter locations (PCH, PCL) to the display
  - RS causes a total system reset and a return to the control of the operating program
  - GO causes program execution to begin starting at the address shown on the display
  - ST terminates the execution of a program and causes a return to the control of the operating program

You have seen in an earlier chapter that the six digit display includes a four digit display of an address (left four digits) and a two digit display of data (right two digits).

Using only the KIM-1 keyboard and display, you may perform any of the following operations:

1. Select an Address

Press AD followed by any four of the hex entry keys. The address selected will appear on the display. If an entry error is made, just continue to enter the correct hex keys until the desired address shows on the display. Regardless of what address is selected, the data field of the display will show the data stored at that address.

2. Modify Data

After selecting the proper address, press DA followed by two hex entry keys which correctly define the data to be stored at the selected address. The data entered will appear in the data field of the display to indicate that the desired code has already been entered.

Note that it is possible for you to select an address of a ROM memory cell or even the address of a memory cell that does not exist in your system. In these cases, you will not be able to change the data display since it is clearly not possible for the system to write data to a ROM cell or a non-existent memory location.

3. Increment the Address

By pressing the + key the address displayed is automatically increased by +1. Of course, the data stored at the new address will appear on the display. This operation is useful when a number of successive address locations must be read or modified. Note that the use of the + key will not change the entry mode. If you had previously pressed the AD key, you remain in the address entry mode and a previous depression of the DA means you remain in the data entry mode.

## 4. Recall Program Counter

Whenever the NMI interrupt pin of the 6502 microprocessor array is activated, the program execution in progress will halt and the internal registers of the 6502 are saved in special memory locations before the control of the system is returned to the operating program. In the KIM-1 system, the NMI interrupt may occur in response to a depression of the  $\underline{ST}$  key (stop) or, when operating in the Single Step mode, after each program instruction is executed following the depression of the  $\underline{SO}$  key.

The PC key allows you automatically to recall the value of the Program Counter at the time an interrupt occurred. You may have performed a variety of operations since the interrupt such as inspecting the contents of various machine registers stored at specific memory locations. However, when you press the PC key, the contents of the Program Counter at the time of the interrupt are recalled to the address field of the display. You now may continue program execution from that point by pressing the GO key.

5. Execute a Program

Select the starting address of the desired program. Now, press the GO key and program execution will commence starting with the address appearing on the display.

6. Terminate a Program

The <u>st</u> key is provided to allow termination of program execution. As mentioned earlier, the <u>st</u> key activates the NMI interrupt input of the 6502 microprocessor array.

Note: The ST key will operate correctly only if you store the correct interrupt vector at locations 17FA and 17FB. For most of your work with the KIM-1 system, you should store the address 1C00 in these locations as follows: Now, when the NMI interrupt occurs, the program will return to location 1C00 and will proceed to save all machine registers before returning control to the operating program.

You should remember to define the  $\overline{\text{NMI}}$  vector each time the power to the system has been interrupted. A failure of the system to react to the  $\overline{\text{st}}$  key means you have forgotten to define the  $\overline{\text{NMI}}$  vector.

## 7. Single Step Program Execution

In the process of debugging a new program, you will find the single step execution mode helpful. To operate in this mode, move the SST slide switch to the ON position (to your right). Now, depress the GO key for each desired execution of a program step. The display will show the address and data for the next <u>instruction</u> to be executed. Note that in the course of stepping through a program, certain addresses will appear to be skipped. A program instruction will occupy one, two, or three bytes of memory depending upon the type of instruction. In single instruction mode, all of the bytes involved in the execution of the instruction are accessed and the program will halt only on the first byte of each successive instruction.

Note: SST mode also makes use of the  $\overline{\text{NMI}}$  interrupt of the 6502 microprocessor array. Again, the NMI vector must be defined as described in (6) above if the SST mode is to work correctly.

This covers all of the standard operations you may perform from the KIM-1 keyboard. Using combinations of the operations described, you may wish to perform certain specialized tasks as follows:

1. Define the IRQ Vector

You will recall that a separate interrupt input labelled IRQ is available as an input to the 6502 microprocessor array. If you wish to use this feature, you should enter the address to which the program will jump. The IRQ vector is stored in locations 17FE and 17FF.

2. Interrogate Machine Status

We have mentioned that after an NMI interrupt in response to the ST key or during the SST mode, the contents of various machine registers are stored in specific memory locations. If you wish to inspect these locations, their addresses are:

00EF	=	PCL
00F0	=	PCH
00F1	=	Status Register (P)
00F2	=	Stack Pointer (SP)
00F3	=	Accumulator (A)
00F4	=	Y Index Register
00F5	=	X Index Register

### 4.2 USING THE AUDIO TAPE RECORDER

There are two basic operations possible when working with your audio tape system. You may transfer data from the KIM-1 memory and record it on tape. Or, you may read back a previously recorded tape, transferring the data on tape into the KIM-1 memory.

Recording on Audio Tape

The procedure for recording on audio tape requires that you perform the following steps:

- Clear decimal mode by entering 00 in location 00F1. Define an identification number (ID) for the data block you are about to record. This two digit number is loaded into address 17F9. Don't use ID = 00 or ID = FF.
- Define the starting address of the data block to be transferred. This address is to be loaded into locations:

17F5 = Starting Address Low (SAL) 17F6 = Starting Address High (SAH)

3. Define the ending address as <u>one greater than</u> the last address in the data block to be recorded. The ending address is to be loaded into locations:

> 17F7 = End Address Low (EAL) 17F8 = End Address High (EAH)

As an example, assume you wish to record a data block from address 0200 up to and including address 03FF. (All of Pages 2 and 3). You wish to assign an ID number of 06 to this block. Using the KIM-1 keyboard, you should load the data shown into the addresses indicated so that:

> OOF1 = 00 (Clear Decimal Mode) 17F5 = 00 (SAL) 17F6 = 02 (SAH) 17F7 = 00 (EAL) 17F8 = 04 (EAH) 17F9 = 06 (ID) OF1 = 00 (Clear Decimal Mode) = 03FF + 1

Note that the ending address must be greater than the starting address for proper operation.

- 4. Assuming that you are using a new cassette on which no data has been stored previously, insert the cassette in the unit and rewind the tape to its start position.
- 5. Select the starting address of the tape record program. This address is 1800.
- 6. Select the Play/Record mode of the audio unit and allow several seconds for the tape to begin to move.
- 7. Press the GO key and the recording process will begin. The display will be blanked for a period and then will relight showing 0000 xx. This means that the data block selected has been recorded.
- 8. You may now stop the tape or allow some additional seconds of blank tape and then stop the unit.

# Loading Data From Audio Tape

The procedure for loading data from an audio tape into the

KIM-1 memory requires that you perform the following steps:

- Clear decimal mode by entering 00 in location 00F1. Define the ID number of the data block to be loaded from tape. The ID number is loaded into address 17F9.
- Select the starting address of the Tape Load program. This address is 1873<sub>HFV</sub>.
- 3. Press the GO key. The KIM-1 system is now waiting for the appearance of data from the tape unit.
- 4. Load the cassette and, presuming you do not know where on the tape the data block is recorded, rewind the tape to its starting position. Check the volume control setting.
- 5. Start the audio tape unit in its Play mode and observe that the tape begins to move.
- 6. Wait for the KIM-1 display to relight showing 0000 xx. This means the data block has been loaded successfully from the tape into the KIM-1 memory. If the display relights with FFFF xx, the correct data block has been found but there has been an error detected during the read operation. If the tape continues to run and the display never relights, the system has not been successful in finding the data block with the specific ID number you requested.

- 7. If in step (1), you had selected an ID = 00, the ID number recorded on the tape will be ignored and the system will read the first valid data block encountered on the tape. The data read from the tape will be loaded into memory address as specified on the tape.
- 8. If, in step (1), you had selected an ID = FF, the ID number recorded on the tape will be ignored and the system will read the first valid data block encountered on the tape. In addition, the data block will be loaded into successive memory locations beginning at the address specified in locations 17F5 and 17F6 (SAL, SAH) instead of the locations specified on the tape.

## Special Operations with Audio Tape

The KIM-1 system causes data to be recorded on audio tape with a specific format as detailed in Appendix E. Each recorded data block is preceeded by a group of synchronizing characters together with an identification code to define the specific block. Data blocks may be of arbitrary length.

With a little care, there is no reason for you not to include a number of recorded data blocks on the same tape. If you are recording blocks in sequence and have not rewound the tape between blocks, you need only specify the parameters of each new block (ID, SAL, SAH, EAH, EAL) and proceed with recording the new block.

If the tape has been rewound, you will need to know the ID number of the last recorded data block. Rewind the tape to its starting point and set up the parameters required to read the last recorded data block. After reading this block, stop the tape and you may now proceed to add a new block or blocks to the tape.

If you wish, you may add voice messages between the recorded data blocks on the tape. The KIM-1 system will ignore these audio messages when the tape is read back. Of course, you will need to install an earphone or speaker in parallel with the KIM-1 audio tape data input pin in order to hear the voice messages.

We <u>do not</u> recommend that you attempt to record data blocks in areas of the tape which have been used previously for recorded data. Variations in tape speed and block lengths can result in overlapping of recorded data which may be read incorrectly by the KIM-1 system.

### 4.3 USING A SERIAL TELEPRINTER

The addition of a serial teleprinter (such as the Teletype Model 33ASR) to work with the KIM-1 system permits a variety of special operations to be performed. In all cases, you define desired operations by depressing the proper keys while simultaneously producing a hard-copy printed record of each operation. If your teleprinter is equipped with a paper tape reader/punch, you may generate or read paper tapes using the KIM-1 system. Using the serial teleprinter, you may perform the following operations:

Select an Address

Type four hex keys (0 to F) to define the desired address. Next, press the SPACE bar.

The printer will respond showing the address code selected followed by a two digit hex code for data stored at the selected address location:

Type:1234SPACEPrinter Responds:1234AF

showing that the data AF is stored at location 1234.

## Modify Data

Select an address as in the previous section. Now type two hex characters to define the data to be stored at that address. Next type the • key to authorize the modification of data at the selected address:

Туре:	1234	SPACE
Printer Responds:	1234	AF
Туре:		6D 💿
Printer Responds:	1235	В7


Note that the selected address (1234) has been modified and the system increments automatically to the next address (1235).

<u>Note</u>: Leading zero's need not be entered for either address or data fields: For example:

EF	SPACE	selects address OOEF
Е	SPACE	selects address 000E
А	$\odot$	enters data OA
	$\odot$	enters data 00 (etc.)

Step to Next Address

Type (F) to step to the next address without modifying the current address:



Abort Current Operation

Type (UT) to terminate the current operation. The prompting message will be printed ("KIM") indicating that a new operation may proceed:

Туре:	1264	OUT
Printer Responds:	KIM xxxx xx	
Type:	1234	SPACE
Printer Responds:	1234 AF	
In the example, the $(OUT)$	key is use	d to correct an erroneous

address selection.

Note: The very key must be depressed after each depression of the KIM-1 reset key in order to allow the operating program to define the serial bit rate for the teleprinter.

# Load Paper Tape

Paper Tapes suitable for use with the KIM-1 system are generated using the format shown in Appendix F. To read such a tape into the KIM-1 system, proceed as follows:

1. Load the punched paper tape on to the tape mechanism

- 2. Type 🕒
- 3. Activate the paper tape reader

The paper tape will advance and data will be loaded into addresses as specified on the tape. A printed copy of the data read will be generated simultaneously with the reading of the paper tape.

Check-sums are generated during the reading of the paper tape and are compared to check-sums already contained on the tape. A checksum error will cause an error message to appear in the printed copy.

# Punch Paper Tape

The KIM-1 system can be used to punch paper tapes having the format described in Appendix F. The procedures for generating these tapes is as follows:

- 1. Define the starting address and ending address of the data block to be punched on the paper tape.
- 2. Load blank paper tape on the punch unit and activate the punch.

Type:		17F7 SPACE
See Printed:	17F7 xx	
Type:		FFO
See Printed:	17F8 xx	
Type:		030
See Printed:	17F9 xx	
Type:		200 SPACE
See Printed:	0200 xx	

You have now loaded the ending address (03FF) into address locations 17F7 (EAL) and 17F8 (EAH). The starting address (0200) is selected as shown.

3. Now type @

The paper tape will advance and punching of the data will proceed. Simultaneously, a printed record of the data will be typed.

#### List Program

A printed record of the contents of the KIM-1 memory may be typed. The procedure is the same as for punching paper tape except that the punch mechanism is not activated.

#### Execute Program

To initiate execution of a program using the TTY keyboard, the following procedures should be followed:

1. Enter the starting address of the program

2. Type 🜀

For example, to begin program execution from address location 0200:

Type:	200 SPACE
See Printed:	0200 xx
Type:	G

Program execution begins from location 0200 and will continue until the st or RS keys of the KIM-1 module are depressed. The single step feature may be employed while in the TTY mode.

x

# CHAPTER 5

# LET'S TRY A REAL APPLICATION

It is not practical in this manual to describe every possible application or programming technique. However, now that you have become familiar with the basic elements and operating procedures of the KIM-1 system, this section will show you how to apply what you have learned in a simple but realistic application example.


Our example will involve the generation of a variable frequency square wave which will be connected to a speaker to produce an audible tone. The frequency of the tone will be selected using a set of seven toggle switches. We will proceed through the example by defining the interface, writing and entering the program, and executing the program. Finally, we will study a series of program debugging techniques which will be useful to you for any new program you may write.


#### 5.1 DEFINING THE INTERFACE

You will recall that a group of 15 I/O pins are brought to the Application connector from the 6530-003 array. The logic and circuit details concerning these I/O pins are described in Appendix H and in Section 1.6 of the Hardware Manual ("Peripheral Interface/Memory Device - - MCS 6530").

For our application example we will use eight of these I/O pins. One pin (PAØ) will be used as an output line to supply a square wave to a driver circuit and speaker. The other seven I/O pins (PA1 to PA7) are defined as input points with a SPST toggle switch connected to each. Figure 5-1 shows the circuit configuration for this example. Note that the remaining seven I/O pins (the PB port) are not used for this problem.

For the switches connected to the input pins, we would like the sense of the switch to be defined as a logic "0" when open and a logic "1" when closed. By connecting the switches to ground, we are producing exactly the opposite sense and must remember to complement the switch states with software when we write our program. Also, we must define now that the switch at PA1 is to be the LSB (least significant bit) and the switch at PA7 is to be the MSB (most significant bit) of the seven bit binary word formed by all seven switches. In this way, the state of the switches can define a binary number from zero (all switches open) to 127<sub>DEC</sub> (all switches closed).






(THE B PORT IS NOT USED IN THIS EXAMPLE APPLICATION)

Speaker Application FIGURE 5.1

# 5.2 WRITING THE PROGRAM

Having defined the interface for our application, we may proceed now to write our program. The effort proceeds in four stages:

- 1. Generate a flow chart
- 2. Generate assembly language code
- 3. Analyze the program
- 4. Generate machine language code



Briefly, our flow chart shows a first step of system initialization. During this step, we must define the I/O configuration of the system in that pin PAØ becomes the output to the speaker and that pins PA1 to PA7 become inputs from the seven switches.

After initialization, a loop is set up which begins by inverting the state of  $PA\emptyset$  (Toggle  $PA\emptyset$ ). Next, the state of the switches is read and the data is complemented to produce the correct "sense" from the switches. The value so read is used to define a delay before returning to the start of the loop and again toggling the state of  $PA\emptyset$ . A little thought will show that this loop will produce a square wave with a frequency determined by the setting of the seven switches.

## Assembly Language Program

Our next task is to convert the simple flow chart into a program. The program is first written in "Assembly Language". You should refer to your Programming Manual to become familiar with all of the possible 6502 instructions (especially see Appendix B; Instruction Summary). Figure 5-2 shows the application example programmed in assembly language.

LABEL	OP CODE	OPERAND	MACHINE CYCLES	COMMENTS
INIT	LDA	#\$01	2	Define I/O 0=Input 1=Output
	STA	PADD	4	PADD = PORT A DATA DIRECTION REG.
START	INC	PAD	6	Toggle PAØ, PA1-PA7 Inputs not affected
READ	LDA	PAD	4	READ switches into accumulator
	EOR	#\$FF	2	Complement switch value
	LSR	A	2	Shift Accumulator 1 bit to right
	TAX		2	Transfer final count into X-Index
DELAY	DEX		2	Delay by an amount specified
	BPL	DELAY	3,2	By the count in the X-Index
	BMI	START	3	Go To START
PADD	=\$1701			Define absolute address of Data Direction Reg. A
PAD	=\$1700			Define absolute address of Data Reg. A


Assembly Language Listing FIGURE 5.2 You will note that each line of the program is broken into several fields:

- A label field permitting you to assign a "name" to a specific location in the program.
- An Operation Code field (Op Code) in which the exact instruction to be executed is defined.
- An Operand Field where the exact data required by the instruction is defined together with certain symbols defining addressing modes or data formats. Symbols encountered generally in MOS Technology, Inc. manuals are:
  - # Immediate Addressing
  - \$ Hex Code
  - @ Octal Code
  - % Binary Code
  - ' ASCII literal
  - = Equates a label to a value
- A Machine Cycle field defining the total number of machine cycles required to execute an instruction. (This information is derived from Appendix B of the Programming Manual).
- A Comment Field where the programmer may define the intent of specific program steps.

# Program Analysis

The inclusion of the "machine cycle" information of the program chart (Figure 5-2) allows us to analyze the exact timing relationships involved in our program example. Note that the KIM-1 system operates from a fixed frequency (1 MHz) oscillator with each machine cycle being lµs. Therefore, an instruction like "INC PAD" which requires 6 machine cycles will be executed in a 6µs period.

By counting the total machine cycles occurring between each toggle of PAØ, an equation for the square wave frequency can be developed. The actual frequency is determined by the position of the seven switches, the number of machine cycles between each toggle of PAØ, and the basic clock rate (1 MHz) of the KIM-1 system. Figure 5-3 shows the waveform of the PAØ square wave and the derived equations for computing the exact frequency.



NOTE: CNT EQUALS THE VALUE IN X-INDEX WHICH WAS CALCULATED FROM THE SEVEN SWITCHES O≤ CNT≤ 127

> Square Wave Output FIGURE 5.3

## Machine Language Coding

Our next problem is to convert our assembly language program into a program written in "machine language". The quickest and most foolproof method for accomplishing this conversion is by using the MOS Technology, Inc. Assembler (available for use on the time share services of United Computing Systems, Inc.). If you choose not to use this method, you will need to convert your source program to machine code using "paper-and-pencil" techniques.

You should proceed by constructing a table similar to that shown in Figure 5-4.

	INSTRUCTION		S	SOURCE CODE		
ADDRESS	BYTE 1	BYTE 2	BYTE 3	LABEL	OP CODE	OPERAND
Ø2ØØ	A9	Ø1		INIT	LDA	<i>#</i> \$01
Ø2Ø2	8D	Øl	17		STA	PADD
Ø2Ø5	EE	ØØ	17	START	INC	PAD
Ø2Ø8	AD	øø	17	READ	LDA	PAD
Ø2ØB	49	FF			EOR	#\$FF
Ø2ØD	4A				LSR	А
Ø2ØE	AA				΄ ΤΑΧ	
Ø2ØF	CA			DELAY	DEX	
Ø21Ø	1Ø	$\mathbf{FD}$			BPL	DELAY
Ø212	ЗØ	Fl			BMI	START
Ø214						

# Machine Language Code Table FIGURE 5.4

The source code contained in your assembly language program (Figure 5-2) is entered into the table first. A column is provided to allow you to define the specific address at which an instruction is located. The Instruction column provides space for defining one, two, or three byte instructions. (Please refer to Appendix B of the Programming Manual or to your Programming Card for specific Op Codes).

As an example, the first source instruction is LDA #\$01 which, when translated, means load the accumulator with the byte stored in the next program location (hex 01). This is the "immediate" addressing mode defined by the "#" symbol. The Op Code for LDA# is A9. This value is entered in the first column under the heading, Instruction. The next column contains the hex 01 value defined by the source statement. The initial address for the program is inserted in the "Address" column as 0200 (an arbitrary selection). The total instruction LDA #\$01 now occupies address locations 0200 and 0201.

The next available address is 0202 which is inserted in the "Address" column for the next source instruction. In this manner, you will proceed through all of the source statements decoding each and entering one, two, or three bytes of machine code as required in the "Instruction" column. The "Address" column will contain the address of the first byte of machine code (the Op Code) for each source statement.

In cases where the operand of the source statement is a symbol, the address to which the symbol has been equated should be filled in as the proper machine code. For example, the source statement "INC PAD" requires the incrementing of data stored at a location "PAD" defined in our assembly programs to have the address: PAD = 1700. Therefore, the address 1700 is entered as the second and third bytes of the source statement "INC PAD". (See Figure 5-4). Note also that when entering an address, such as 1700, the low order byte (00) is entered first and immediately after the Op Code and the high order byte (17) is entered next as the third byte of the instruction.

When dealing with branch instructions (BPL, BMI, etc.), you will need to calculate the exact value of the offset which may be either positive (branch forward) or negative (branch backward). You should refer to Section 4.1.1 of the Programming Manual to explore "Basic Concept of Relative Branching." As an example, the source statement "BMI START" (See Figures 5-2 and 5-4) requires a branch backward by (-15) locations to the address labelled "START" (from address 0213 backward to 0205 inclusive).

(The 2's complement of the -15 displacement is  $Fl_{HEX}$  which you should insert at location 0212). Had the branch been to a forward location the positive value of the offset would be inserted rather than the 2's complement value.

# 5.3 ENTERING THE PROGRAM

With the program now reduced to machine language code, you may enter the program address and data codes listed in Figure 5-4 following the procedures detailed in Section 2.4. The procedure for entering the program is as follows:

Press K	Leys	<u>See On Display</u>
AD 0	2 0 0	0200 xx
DA	A 9	0200 A9
+	0 1	0201 01
+	8 D	0202 8D
+	0 1	0203 01
+	1 7	0204 17
+	EE	0205 EE
+	0 0	0206 ØØ
+	1 7	0207 17
+	A D	0208 AD
+	0 0	0209 ØØ
+	1 7	020A 17
+	4 9	020B 49
+	FF	020C FF
+	4 A	020D 4A
+	AA	020E AA
+	CA	020F CA
+	1 0	0210 10
+	FD	0211 FD
+	3 0	0212 30
+	<b>F</b> 1	0213 F1


Key Sequences: Enter Program FIGURE 5.5

## 5.4 EXECUTING THE PROGRAM

With the program entered, you may proceed to program execution. First, if the  $\overline{\rm NMI}$  vector has not been defined previously, enter the vector as follows:

<u>Press Keys</u>		See Displayed
AD 1	7 F A	17FA xx
DA	0 0	17FA 00
+	1 C	17FB 1C

This procedure insures that the sT key will be effective in terminating the program. Now, select the starting address of your program (0200) and begin execution as follows:



The program will now execute. If your seven selector switches all are open, you will probably hear no sound from the speaker because the square wave frequency is too high. If all selector switches are closed, you will hear in the speaker the lowest frequency that can be generated with the program as currently written. You may experiment with other combinations of switch settings to hear a variety of tones from the speaker.

Depression of the stop key will cause the program execution to stop (the tone will terminate) and the KIM-1 display will relight. The display will show the address and data for the next instruction to be executed (probably 020F or 0210 since this is the delay loop where the program spends most of its running time).

#### 5.5 PROGRAM DEBUGGING AND MODIFICATION

If your program did not execute correctly, you would follow a debugging procedure involving the following steps:

## Step 1: List the Program

First make sure you have entered the program steps correctly. Select the starting address ( AD 0 2 0 0 ) and observe that the correct data (A9) is displayed. Now, using the + key, step through the remaining program locations checking for the correct data stored in each location.

#### Step 2: Single Step the Program

Follow the procedures listed in Section 5-4 for program execution but before depressing the GO key, place the SST slide switch in the ON position. Now, press the GO key and the first instruction will be executed. The display will relight indicating that the operating program is again in control of the system. The address displayed will be the address of the <u>first</u> byte of the <u>next</u> instruction to be executed. You may press the GO key again to execute the next instruction or you may choose to investigate changes in the contents of machine registers stored in selected memory locations (See Figure 3-13). The procedure detailed in Figure 5-6 gives a good indication of the various operations you may wish to perform in the SST mode.

#### Step 3: Check the I/O Operations

If program entry has been verified and program execution in the SST mode appears to be normal, you may wish to verify the correct operation of your specific I/O configuration.

You should recall that writing to or reading from any I/O port is the same as reading from or writing to any other memory location in the system. Therefore, if you select the address of an I/O port, the KIM-1 display will show you the hex code for the data being read from that address and thus, directly indicate the state of each I/O pin in the port. For example, the

67

address of the I/O port used for your sample program is 1700. Press AD 1 7 0 0 and the display will show the hex code corresponding to the settings of your selector switches. If you change the positions of your selector switches, you will see the hex code change in the data field of the display.

Now, leave the same address (1700) selected and press the  $\square A$  key. If you press any of the hex keys  $\bigcirc$  to  $\square$ , you will write the data to the I/O port (1700). Since seven of the pins of this I/O port are defined as inputs, only one (PAØ) will act as an output and will respond to the data entered by you from the keyboard. Try alternating rapidly between the  $\bigcirc$  and  $\square$  keys and you should hear clicking in the speaker indicating that you are successfully toggling the PAØ pin.

This concept of using the KIM-1 keyboard and display to exercise and verify the operation of I/O ports is a generally useful technique for debugging the hardware portions of most specific applications.

Press Keys	See Displayed	Comments
AD 0 2 0 0	0200 A9	Select first instruction address
SST Z N	0200 A9	Set SST to ON; All selector switches open
GO	0202 8D	Accumulator now loaded with \$01
GO	0205 EE	PADD now loaded
GO	0208 AD	PAØ now toggled
GO	020B 49	Switch values (PA1-PA7) now loaded
GO	020D 4A	Accumulator now complemented
GO	020E AA	Accumulator now right shifted 1 Bit
AD 0 0 F 3	00F3 xx	Display Accumulator
+	00F4 xx	Display Y - INDEX
+	00F5 00	Display X - INDEX
PC	020E AA	Restore PC (TAX will execute next)
GO	020F CA	Accumulator now loaded in X-INDEX
AD 0 0 F 3	00F3 00	Display Accumulator
+	00F4 xx	Display Y-INDEX
+	00F5 00	Display X-INDEX (A=0→X)
PC	020F CA	Restore PC
GO	0210 10	DEX now completed
AD 0 0 F 5	00F5 FF	Display X-INDEX (X <o)< td=""></o)<>
PC	0210 10	Restore PC
GO	0212 30	No branch (Result of DEX <u>not</u> positive)
GO	0205 EE	Branch (Result of DEX <u>is</u> negative).

SST Mode: Sample Operation FIGURE 5.6

·

# CHAPTER 6

# EXPANDING YOUR SYSTEM

In earlier sections you have learned that the MCS 6502 Microprocessor Array is capable of directly addressing up to 65,536 locations (bytes) of memory. (Usually abbreviated to 65K where "K" for the remainder of this section is to mean 1024 memory locations). In this section, we will discuss first the techniques for adding memory or I/O locations to the system and next, the proper handling of interrupt vectors in an expanded system.

#### 6.1 MEMORY AND I/O EXPANSION

In the KIM-1 system, the management of input/output data is handled exactly the same as transfers to or from any other memory location in the system. There are no instructions dealing specifically with input/output transfers. Instead, transfer of data is accomplished by reading from or writing to registers connected to the data bus and to I/O pins in specific I/O interface devices (such as the 6530 array). These registers have a specific address in the system just as does any other memory location. Therefore, when we speak of expanding the memory of the KIM-1 system, we are defining the methods for expanding both the real memory (RAM, ROM, PROM, etc.) as well as the I/O ports since they are both treated exactly alike as far as address assignments are concerned.

71

The first and most easilly implemented memory expansion is the addition of up to 4K of memory space. You will recall that the lowest 8K memory locations are defined by an address decoder included on the KIM-1 module, (Device U4 on the schematic). The eight outputs of this decoder (KØ to K7) each define a 1K block of addresses in the lowest 8K of the memory map. Three of the outputs (K5, K6, K7) are used to select ROM, RAM, I/O and Timer locations on the two 6530 arrays while a fourth (KØ) is used to select the 1024 locations of the static RAM memory. The remaining four outputs (K1, K2, K3, K4) are not used on the KIM-1 module but instead, are brought out to the Expansion connector for use as chip selects for memory or I/O additions.


Figure 6-1 shows the proper method for deriving the four chip select signals for the additional 4K of memory. Note that one of input pins of the decoder (D) was brought out to the Application Connector. It was this pin which we asked you to connect to ground in Chapter 2 of this manual. As long as this point remains connected to ground, the decoder will always select the lowest 8K addresses of the memory field regardless of the state of AB13, AB14, and AB15.

If you wish to expand the memory and I/O address space beyond the lower 8K addresses, you must arrange to de-select the lower 8K memory block while selecting some other 8K block. One suggested method for expanding beyond the lower 8K space is shown in Figure 6-2.


Note that the three high order address bits (AB13, AB14, AB15) are connected to a decoder. The eight outputs of the decoder act to divide the total 65K memory space into eight blocks of 8K each (8KØ, 8K1, etc.). Now, the 8KØ output may be returned as the fourth input (D) to the decoder (U4) on the KIM-1 module causing the proper selection and de-selection of this block within the total address space. The remaining seven outputs (8K1 to 8K7) may be used to select and de-select the additional decoders shown in Figure 6-2. You need add only as many decoders (one for each 8K block of memory) as you need for your desired memory expansion.

72

A word of caution is in order when you decide to add memory to your system. You have noticed the inclusion of the line receivers for the AB10, AB11, and AB12 signals, (See Figure 6-2). These devices are included because of loading limitations placed on the address bus lines of the 6502 array (Each such line is capable of driving one standard TTL load and 130pf of capacity. See Appendix G).



4K Expansion FIGURE 6.1



65K Expansion FIGURE 6.2 Before deciding how to expand your system, we recommend a careful study of all of the loading limitations of the KIM-1 signals since almost certainly you will require additional buffering circuits if correct operation is to be achieved.

#### 6.2 INTERRUPT VECTOR MANAGEMENT

We have referred several times in earlier sections to the interrupt features of the 6502 Microprocessor Array. We suggest now a careful reading of Section 9 of the Programming Manual for the subject "Reset and Interrupt Considerations".

In summary, there are three possible types of interrupt: Reset, NMI, and IRQ. Each will occur in response to an activation of one of the three pins of the 6502 array ( $\overline{\text{RST}}$ ,  $\overline{\text{NMI}}$ ,  $\overline{\text{IRQ}}$ ). In response to these inputs, the 6502 array will fetch the data stored at a specific pair of addresses and load the data fetched into the program counter. The addresses are <u>hardware</u> determined and not under the control of the programmer. The specific addresses for each type of interrupt are:

> FFFA, FFFB - NMI Vector FFFC, FFFD - RST Vector FFFE, FFFF - IRQ Vector

You will note that these addresses define the highest six locations in the 65K memory map.

In the KIM-1 system, three address bits (AB13, AB14, AB15) are not decoded at all. Therefore, when the 6502 array generates a fetch from FFFC and FFFD in response to a  $\overrightarrow{\text{RST}}$  input, these addresses will be read as 1FFC and 1FFD and the reset vector will be fetched from these locations. You now see that all interrupt vectors will be fetched from the top 6 locations of the lowest 8K block of memory which is the only memory block decoded for the unexpanded KIM-1 system. It is typical in any system to store the interrupt vectors in ROM so that they are immediately available after power-on. However, it is desirable that for the  $\overline{\rm NMI}$  and  $\overline{\rm TRQ}$  interrupts, the programmer be allowed to define as a variable the exact vector to which these interrupts will direct the system. Accordingly, the  $\overline{\rm NMI}$  and  $\overline{\rm TRQ}$  vector locations contain an indirect jump instruction referencing a RAM location into which the programmer will store the specific vector for the two types of interrupt. In the KIM-1 system, locations 17FA and 17FB contain the actual  $\overline{\rm NMI}$  vector and 17FE with 17FF contain the actual  $\overline{\rm IRQ}$  vector. The  $\overline{\rm RST}$  vector is not handled in this manner and always directs the system to the first step of the power-on initialization routine.

But what happens if we expand our memory above the lowest 8K block included in the KIM-1 system? Recall that we now must use AB13, AB14, and AB15 to decode the additional address locations of the memory. By so doing, the interrupt vector locations are no longer located in the K7 memory block since the decoder (U4) is de-selected in response to the addresses generated by the 6502 array in fetching the interrupt vectors (FFFA for example). We would have the same problem even in an unexpanded system if we wished to use a  $\overline{\text{RST}}$  vector and initialization routine different than what the KIM-1 system provides and if the  $\overline{\text{RST}}$  vector was to be located in a 1K block lower than K7 (KØ for instance).

The solution to this dilemma is to generate logically a special signal for interrupt select. Referring to Figure 6-2, a special signal called "Vector Select" is created to define the highest 1K memory block (K65). The fetch of any interrupt vector will cause this signal to go low "Select". Assuming that the K65 state is not used to select RAM, this signal may be "wire-or'd" with any one of the other "K" signals (K $\emptyset$  to K64) to define exactly which 1K block is to contain the interrupt vectors.


76

As an example, assume that you have connected the K65 "Vector Select" line to the K $\emptyset$  line. When a  $\overline{\text{RST}}$  occurs, the 6502 array generates a fetch from locations FFFC and FFFD. These addresses cause K65 to be selected which, in turn, accesses the K $\emptyset$  field of the memory and causes the actual fetch of the  $\overline{\text{RST}}$  vector from locations 03FC and 03FD. (Had you chosen to connect K65 to K7, the fetch of the reset vectors would occur from locations 1FFC and 1FFD).

In this way, the highest six addresses of any 1K block of memory may be used to supply the interrupt vectors for the system. If desired, a switch could be installed to allow you to select different areas of memory as the source locations for the interrupt vectors. (By the way, we selected the 75145 type decoders in Figure 6-2 specifically to allow the "wire-or" of K65 with any other K. This is possible because the 75145 decoder is provided with open-collector outputs which allows "wire-or" of several states using an external load resistor.)

An even simpler arrangement using the "Vector Select" approach is shown in Figure 6-3. Here, the KIM-1 system is assumed to have only the lower 8K of memory in place. The address decoder (U4) is de-selected using the AB15 signal which becomes "true" whenever an interrupt vector fetch is initiated by the system. The same signal (AB15) is inverted and "wire-or'd" through a switch to the KØ or the K7 chip select lines. Now, depending upon the position of the switch, interrupt vectors will be fetched from the top 6 addresses of either block KØ or K7. KØ in the KIM-1 system is the RAM and K7 is the ROM in the 6530-002 array (the operating program). In this way, you may have two different sets of interrupt vectors in your system and may select which set is to be used with a simple switch.

77



Vector Selection FIGURE 6.3

# **CHAPTER 7**

# WARRANTY AND SERVICE

Should you experience difficulty with your KIM-1 module and be unable to diagnose or correct the problem, you may return the unit to MOS Technology, Inc. for repair.

# 7.1 IN-WARRANTY SERVICE

All KIM series Microcomputer Modules are warranted by MOS Technology, Inc. against defects in workmanship and materials for a period of ninety (90) days from date of delivery. During the warranty period, MOS Technology, Inc. will repair or, at its option, replace at no charge components that prove to be defective provided that the module is returned, shipping prepaid, to:

> KIM Customer Service Department MOS Technology, Inc. 950 Rittenhouse Road Norristown, Pennsylvania 19401

This warranty does not apply if the module has been damaged by accident or misuse, or as a result of repairs or modifications made by other than authorized personnel at the above captioned service facility.

No other warranty is expressed or implied. MOS Technology, Inc. is not liable for consequential damages.

#### 7.2 OUT-OF-WARRANTY SERVICE

Beyond the ninety (90) day warranty period, KIM modules will be repaired for a reasonable service fee. All service work performed by MOS Technology, Inc. beyond the warranty period is warranted for an additional ninety (90) day period after shipment of the repaired module.

#### 7.3 POLICY ON CHANGES

All KIM series modules are sold on the basis of descriptive specifications in effect at the time of sale. MOS Technology, Inc. shall have no obligation to modify or update products once sold. MOS Technology, Inc. reserves the right to make periodic changes or improvements to any KIM series module.

#### 7.4 SHIPPING INSTRUCTIONS

It is the customer's responsibility to return the KIM series module with shipping charges prepaid to the above captioned service facility.

For in-warranty service, the KIM module will be returned to the customer, shipping prepaid, by the fastest economical carrier.

For out-of-warranty service, the customer will pay for shipping charges both ways. The repaired KIM module will be returned to the customer C.O.D. unless the repairs and shipping charges are prepaid by the customer.

Please be certain that your KIM module is safely packaged when returning it to the above captioned service facility.


80

APPENDIX A

ITEM	PART	QTY.	DESCRIPTION
1.	U1	1	6502 Microprocessor
2.	U2	1	6530 ROM RAM I/O Chip-02
3.	U3	1	6530 ROM RAM I/O Chip-03
4.	U5 through U12	8	6102 RAM 500ns Acc, Øns
5.	U18 through U23	6	7 SEG .3" Red Display
6.	U25	1	556 Timer IC
7.	U27	1	565 Phase Lock Loop
8.	U28	1	311 Comparator
9.	U24	1	74145 BCD Decoder IC
10.	U13 & U14	2	74125 TRI STATE Buffer
11.	U15	1	7400 Quad Nand IC
12.	U16	1	7404 Hex Inverter IC
13.	U17	1	7406 Hex Inv. 0/C IC
14.	U26	1	7438 Quad Nand O/C IC
15.	CR1,2,3,4,&8	5	20 MA. 50v Diode - IN914
16.	CR5, CR6	2	1A 50v Diode - IN4001
17.	CR7	1	6.2v ½w Z. Diode - IN4735
18.	Q7	1	NPN Transistor B>20, VCE>12 - 2N5371
19.	Q1 through Q6	6	PNP Transistor B>20, VCE>6 - 2N5375
20.	R24 & R25	2	$47K\Omega \pm 10\%$ 4w Resistor
21.	R1,2,3,4, & 6	5	3.3K $\Omega$ ±10% <sup>1</sup> <sub>4</sub> w Resistor
22.	R34 & R50	2	2.2K $\Omega$ ±10% <sup>1</sup> / <sub>4</sub> W Resistor
23.	R12-R17, R41-R46	12	1.0K $\Omega$ ±10% <sup>1</sup> <sub>4</sub> w Resistor
24.	R35 through R40	6	560 $\Omega$ ±10% <sup>1</sup> / <sub>4</sub> w Resistor
25.	R18-R23, R47	7	$220\Omega \pm 10\%$ $\frac{1}{4}$ w Resistor
26.	R33	1	$47\Omega \pm 10\%$ <sup>1</sup> / <sub>4</sub> w Resistor
27.	R52	1	5 Meg. ±10% ¼w Resistor
28.	R51	1	$30$ K $\Omega$ $\pm 5$ % $\frac{1}{4}$ w Resistor
29.	R7,R8,R9,R10&R11	5	$10$ K $\Omega$ $\pm 5$ % $\frac{1}{4}$ w Resistor
30.	R48, R49	2	$150\Omega \pm 5\% \frac{1}{2}W$
31.	R26 through R32	7	$82\Omega \pm 5\% \frac{1}{4W}$
32.	VR1	1	5KΩ Potentiometer
33.	C2, C3, C6	3	.22±10% uf.>12 wv. cap
34.	C1, C4	2	luf+80-10%>12WV Cap
35.	C5	1	.33 uf±10%>12WV Cap
36.	C7,C8,C15,C16,C17	5	.1uf+80-10%>12WV Cap
37.	C9, C10, C11	3	.0068uf±10%>12WV
38.	C12	1	.047uf±10%>12WV
39.	C13	1	.022uf±10%>12WV
40.	C14	1	.001uf±10%>12WV
41.		1	44 Pin Edge Conn. (Vector #R644)
42.	X1	1	1 MHz XTAL
43.		1	PCB.
44.		1	24 Key KBD
45.		6	Rubber Pads
46.		1	Shipping Bag (Static Free)
47.		ī	Shipping Box
48.		1	Hardware Manual
49.		1	Software Manual
50.		1	KIM Manual
51.		1	Warranty Card
52.		1	Wall Chart
53.		2	$#2 \times \frac{1}{4}$ SS Screws (Keyboard)
54.		1	Program Card
55.	C18	1	10pf CAP
56.	R53	1	330K <sup>1</sup> <sub>4</sub> w Resistor
57.	U4	1	74LS145 BCD Decoder 1C
		-	, MOTLA DAN DECORET TA

# **APPENDIX B**

# **KIM-1 PARTS LAYOUT**



# **APPENDIX C**

# IN CASE OF TROUBLE


#### SYMPTOM: Display Not Lit

- 1. Test +5 volt power supply. Using a VOM check for +5
  volts between Pin E-21 and E-22. Also check for +5
  volts between Pin A-A and Pin A-1. KIM-1 power supply
  should be set at +5v ± 5%.
- 2. Test KB/TTY option wiring (Figure 2-4). Pin A-21 should not be connected to Pin A-V.
- 3. Make sure decoder is enabled. See Figure 2-2 and insure that Pin A-K is connected to ground.
- 4. Depress the reset key and check all other keys to insure that no key is stuck.
- 5. Place a VOM between Pin E-21 (+5v) and Pin E-7 (Reset). Alternately depress and release the reset key checking to see if the voltage swings from (>4v) to (<1v).</p>
- 6. Test Pin E-V ( $\emptyset_2$ ) with an oscilloscope and insure 1 MHz operation.
- <u>SYMPTOM</u>: Cannot Dump to Audio Tape Cannot Load From Audio Tape
  - 1. Test +12 volt power supply. Using a VOM check for +12
    volts between Pin A-N (+12v) and Pin A-1 (GND). Set
    power supply to +12v ± 5%. (See Figure 2-2).
  - Check volume control on the tape recorder (Set at half way point).

- 3. Make sure that you are using the proper tape output pin. See Figure 2-3.
- 4. Check the tape interface circuit by disconnecting the tape recorder and shorting Pin A-P (Audio Out High) to Pin A-L (Audio In). Set up KIM-1 monitor to dump a section of memory. Using an oscilloscope observe data at Pin E-X (PLL TEST). See Appendix E for correct data format and calibration procedure.
- 5. Record voice on a section of tape and play it back to insure that the tape recorder is working. Connect another tape recorder to the system or try another cassette.
- 6. Make sure Status Register (Location 00F1) has been loaded with data value "00".
- 7. Make sure Tone Control is set to High.

# SYMPTOM: TTY Interface Problems

- 1. Make sure that Pin A-21 is connected to Pin A-V (Figure 2-4) to allow TTY operation.
- Compare the connections on Figure 2-4 with interface schematics in your TTY manual ( or any other serial teleprinter ).
- 3. Depress the reset key on the KIM-1 keyboard followed by a rub out character from the TTY.



Suggested Power Supply

# **APPENDIX E**

#### AUDIO TAPE FORMAT

Data is stored out onto your audio cassette recorder in a specific format designed to insure an error free recovery. In the unlikely event that a playback error does occur, several "ERROR DETECTION" methods are incorporated to warn you of this condition.

Data is transmitted to the tape recorder in the form of serial "ASCII" encoded characters (seven data bits plus Parity bit). Data retrieved from the memory is converted into this form by separating each byte into two half bytes. The half bytes are then converted into their ASCII equivalents.


Each record transmitted begins with a leader of one hundred "SYN" characters (ASCII 16) followed by a \* character (ASCII 2A). During playback, this pattern allows your micro-computer to detect the start of a valid data record and synchronize to the serial data stream. Following the \*, the record identification number (ID), and starting address low (SAL) and the starting address high (SAH) are transmitted. The data specified by the starting (SAL, SAH) and ending limits (EAL, EAH) is transmitted next followed by a "/" character (ASCII 2F) to indicate the end of the data portion of the record. Following the "/" two "CHECK-SUM" bytes are transmitted for comparison with a calculated check-sum number during playback to further insure that a proper data retrieval has taken place. Two "EOT" characters (ASCII Ø4) mark the end of record transmission.

Each transmitted bit begins with a 3700 hertz tone and ends with a 2400 hertz tone. "Ones" have the high to low frequency transition at one-third of the bit period. "Zeros" have the transition at twothirds of the period. During playback the 565 phase locked loop locks to, and tracks these two frequencies producing (through the 311 comparator) a logic "1" pulse of one-third the bit period for a "One". A pulse two thirds the bit period is likewise produced for a "Zero". Your microcomputer uses a software controlled algorithm for converting this signal into eight bit data words.

The frequency shift keyed phase lock loop method of data recovery is relatively insensitive to amplitude and phase variations. The "FREE RUNNING" frequency of the phase lock loop has been adjusted at the factory to a frequency half way between the two data frequencies (called the Center Frequency). This adjustment is accomplished by strapping Pin A-P (Audio Out High) to Pin A-L (Audio In). A program starting at address  $1A6B_{HEX}$ provides the center frequency reference that allows the loop to be adjusted by potentiometer VR1. Pin E-X (PLL TEST) is monitored with a voltmeter while the pot is rotated until the voltmeter reading is at the transition point between a logical "1" (+5v) and "0" (GND).

THIS ADJUSTMENT HAS BEEN FACTORY PRESET AND SHOULD ONLY REQUIRE ADJUSTMENT DUE TO COMPONENT REPLACEMENT!

E-2



Audio Tape Format FIGURE E-1

#### **APPENDIX F**

# PAPER TAPE FORMAT

The paper tape LOAD and DUMP routines store and retrieve data in a specific format designed to insure error free recovery. Each byte of data to be stored is converted to two half bytes. The half bytes (whose possible values are  $\emptyset$  to  $F_{HEX}$ ) are translated into their ASCII equivalents and written out onto paper tape in this form.

Each record outputted begins with a ";" character (ASCII 3B) to mark the start of a valid record. The next byte transmitted  $(18_{\rm HEX})$  or  $(24_{10})$  is the number of data bytes contained in the record. The record's starting address High (1 byte, 2 characters), starting address Lo (1 byte, 2 characters), and data (24 bytes, 48 characters) follow. Each record is terminated by the record's check-sum (2 bytes, 4 characters), a carriage return (ASCII 0D), line feed (ASCII ØA), and six "NULL" characters (ASCII ØØ).

The last record transmitted has zero data bytes (indicated by ; $\emptyset\emptyset$ ). The starting address field is replaced by a four digit Hex number representing the total number of data records contained in the transmission, followed by the records usual check-sum digits. A "XOFF" character ends the transmission.

;180000FFEEDDCCBBAA0099887766554433221122334455667788990AFC ;0000010001

F-1

During a "LOAD" all incoming data is ignored until a ";" character is received. The receipt of non ASCII data or a mismatch between a records calculated check-sum and the check-sum read from tape will cause an error condition to be recognized by KIM. The check-sum is calculated by adding all data in the record except the ";" character.

The paper tape format described is compatible with all other MOS Technology, Inc. software support programs.

# **APPENDIX G**

#### 6502 CHARACTERISTICS

# Clocks ( $\emptyset_1$ , $\emptyset_2$ )

The MCS 6502 is supplied with an internal clock generator. The frequency of this clock is crystal controlled.

# Address Bus $(A_0-A_{15})$

These outputs are TTL compatible, capable of driving one standard TTL load and 130pf.

# Data Bus $(D_0-D_7)$

Eight pins are used for the data bus. This is a bi-directional bus, transferring data to and from the device and peripherals. The outputs are tri-state buffers capable of driving one standard TTL load and 130pf.

#### Ready (RDY)

This input signal allows the user to single cycle the microprocessor on all cycles except write cycles. A negative transition to the low state during or coincident with phase one  $(\emptyset_1)$  will halt the microprocessor with the output address lines reflecting the current address being fetched. This condition will remain through a subsequent phase two  $(\emptyset_2)$  in which the Ready signal is high. This feature allows microprocessor interfacing with low speed PROMS as well as fast (max. 2 cycle) Direct Memory Access (DMA). If Ready is low during a write cycle, it is ignored until the following read operation.

G-1

#### Interrupt Request (IRQ)

This TTL level input requests that an interrupt sequence begin within the microprocessor. The microprocessor will complete the current instruction being executed before recognizing the request. At that time, the interrupt mask bit in the Status Code Register will be examined. If the interrupt mask flag is not set, the microprocessor will begin an interrupt sequence. The Program Counter and Processor Status Register are stored in the stack. The microprocessor will then set the interrupt mask flag high so that no further interrupts may occur. At the end of this cycle, the program counter low will be loaded from address FFFE, and program counter high from location FFFF, therefore transferring program control to the memory vector located at these addresses. The RDY signal must be in the high state (for control to the memory vector) located at these addresses. The RDY signal must be in the high state for any interrupt to be recognized. A  $3K\Omega$  external register should be used for proper wire-OR operation.

#### Non-Maskable Interrupt (NMI)

A negative going edge on this input requests that a non-maskable interrupt sequence be generated within the microprocessor.

NMT is an unconditional interrupt. Following completion of the current instruction, the sequence of operations defined for  $\overline{IRQ}$  will be performed, regardless of the state of the interrupt mask flag. The vector address loaded into the program counter, low and high, are locations FFFA and FFFB respectively. The instructions loaded at these locations causes the microprocessor to branch to a non-maskable interrupt routine in memory.

 $\overline{\text{NMI}}$  also requires an external  $3K\Omega$  resistor to Vcc for proper wire-OR operations.

G-2

Inputs  $\overline{\text{IRQ}}$  and  $\overline{\text{NMI}}$  are hardware interrupts lines that are sampled during  $\emptyset_2$  (phase 2) and will begin the appropriate interrupt routine on the  $\emptyset_1$  (phase 1) following the completion of the current instruction.

#### Set Overflow Flag (S.O.)

This TTL level input signal allows external control of the overflow bit in the Status Code Register.

#### SYNC

This output line is provided to identify those cycles in which the microprocessor is doing an Op Code fetch. The SYNC line goes high during  $\emptyset_1$  of an Op Code fetch and stays high for the remainder of that cycle. If the RDY line is pulled low during the  $\emptyset_1$  clock pulse in which SYNC went high, the processor will stop in its current state and will remain in the state until the RDY line goes high. In this manner, the SYNC signal can be used to control RDY to cause single instruction execution.

#### RESET

This input is used to reset or start the microprocessor from a power down condition. During the time that this line is held low, writing to or from the microprocessor is inhibited. When a positive edge is detected on the input, the microprocessor will immediately begin the reset sequence.

After a system initialization time of six clock cycles, the mask interrupt flag will be set and the microprocessor will load the program counter from the memory vector locations FFFC and FFFD. This is the start location for program control.

After Vcc reaches 4.75 volts in a power up routine, reset must be held low for at least two clock cycles.


When the reset signal goes high following these two clock cycles, the microprocessor will proceed with the normal reset procedure detailed above.

G-3

# **APPENDIX H**

# 6530 CHARACTERISTICS

The MCS 6530 is designed to operate in conjunction with the MCS 650X Microprocessor Family. It is comprised of a mask programmable 1024 x 8 ROM, a 64 x 8 static RAM, two software controlled 8 bit bi-directional data ports allowing direct interfacing between the microprocessor unit and peripheral devices, and a software programmable interval timer with interrupt, capable of timing in various intervals from 1 to 262,144 clock periods.



MCS 6530 Block Diagram FIGURE H.1

#### Reset (RES)

During system initialization a Logic "O" on the  $\overline{\text{RES}}$  input will cause a zeroing of all four I/O registers. This in turn will cause all I/O buses to act as inputs thus protecting external components from possible damage and erroneous data while the system is being configured under software control. The Data Bus Buffers are put into an OFF-STATE during Reset. Interrupt capability is disabled with the  $\overline{\text{RES}}$  signal. The  $\overline{\text{RES}}$  signal must be held low for at least one clock period when reset is required.

# Input Clock

The input clock is a system Phase Two clock which can be either a low level clock ( $V_{IL} < 0.4$ ,  $V_{IH} > 2.4$ ) or high level clock ( $V_{IL} < 0.2$ ,  $V_{IH} = Vcc + .3 - .2$ ).

# Read/Write (R/W)

The R/W signal is supplied by the microprocessor array and is used to control the transfer of data to and from the microprocessor array and the MCS 6530. A high on the R/W pin allows the processor to read (with proper addressing) the data supplied by the MCS 6530. A low on the R/W pin allows a write (with proper addressing) to the MCS 6530.

#### Interrupt Request (IRQ)

The IRQ pin is an interrupt pin from the interval timer. This same pin, if not used as an interrupt, can be used as a peripheral I/O pin (PB7). When used as an interrupt, the pin should be set up as an input by the data direction register. The pin will be normally high with a low indicating an interrupt from the MCS 6530.

#### Data Bus (DØ-D7)

The MCS 6530 has eight bi-directional data pins (DØ-D7). These pins connect to the system's data lines to allow transfer of data to and from the microprocessor array. The output buffers remain in the off state except when a Read operation occurs.

# Peripheral Data Ports

The MCS 6530-002, MCS 6530-003 both have 15 pins available for peripheral I/O operations. Each pin is individually software programmable to act as either an input or an output. The 15 pins are divided into 2 8-bit ports, PAØ-PA7 and PBØ-PB7. PB6 was used as a chip select and is not available to the user. The pins are set up as an input by writing a "O" into the corresponding bit of the data direction register. A "1" into the data direction register will cause its corresponding bit to be an output. When in the input mode, the peripheral output buffers are in the "1" state and a pull-up device acts as less than one TTL load to the peripheral data lines. On a Read operation, the microprocessor unit reads the peripheral pin. When the peripheral device gets information from the MCS 6530 it receives data stored in the data register. The microprocessor will read correct information if the peripheral lines are greater than 2.0 volts for a  $^{\prime\prime}1^{\prime\prime}$  and less than 0.8 volts for a "O" as the peripheral pins are all TTL compatible. Pins PAØ and PBØ are also capable of sourcing 3 ma at 1.5v, thus making them capable of Darlington drive. Pin PB7 has no internal pull-up (to allow collector-oring with other devices).

#### Address Lines (AØ-A9)

There are 10 address pins. In addition to these 10, there is the ROM SELECT pin. The above pins,  $A\emptyset$ -A9 and ROM SELECT, are always used as addressing pins. There are 2 additional pins which are mask programmable and can be used either individually or together as CHIP SELECTS. They are pins PB5 and PB6. When used as peripheral data pins they cannot be used as chip selects. PB5 was used as a data pin while PB6 was used as a chip select and is not available to the user.

A block diagram of the internal architecture is shown in Figure H-1. The MCS 6530 is divided into four basic sections, RAM, ROM, I/O and TIMER. The RAM and ROM interface directly with the microprocessor through the system data bus and address lines. The I/O section consists of 2 8-bit halves. Each half contains a Data Direction Register (DDR) and an I/O Register.

#### ROM 1K Byte (8K Bits)

The 8K ROM is in a 1024 x 8 configuration. Address lines  $A\emptyset$ -A9, as well as RSO are needed to address the entire ROM. With the addition of CS1 and CS2, seven MCS 6530's may be addressed, giving 7168 x 8 bits of contiguous ROM.

#### RAM 64 Bytes (512 Bits)

A 64 x 8 static RAM is contained on the MCS 6530. It is addressed by  $A\emptyset$ -A5 (Byte Select), RSØ, A6, A7, A8, A9 and CS1.

#### Internal Peripheral Registers

There are four internal registers, two data direction registers and two peripheral I/O data registers. The two data direction registers (A side and B side) control the direction of the data into and out of the peripheral pins. A "1" written into the Data Direction Register sets up the corresponding peripheral buffer pin as an output. Therefore, anything then written into the I/O Register will appear on that corresponding peripheral pin. A "0" written into the DDR inhibits the output buffer from transmitting data to or from the I/O Register. For example, a "1" loaded into data direction register A, position 3, sets up peripheral pin PA3 as an output. If a "0" had been loaded, PA3 would be configured as an input and remain in the high state. The two data I/O registers are used to latch data from the Data Bus during a Write operation until the peripheral device can read the data supplied by the microprocessor array.

H-4

During a read operation the microprocessor is not reading the I/O Registers but in fact is reading the peripheral data pins. For the peripheral data pins which are programmed as outputs the microprocessor will read the corresponding data bits of the I/O Register. The only way the I/O Register data can be changed is by a microprocessor Write operation. The I/O Register is not affected by a Read of the data on the peripheral pins.

#### Interval Timer

#### 1. Capabilities

The KIM-1 Interval Timer allows the user to specify a preset count of up to  $256_{10}$  and a clock divide rate of 1, 8, 64 or 1024 by writing to a memory location. As soon as the write occurs, counting at the specified rate begins. The timer counts down at the clock frequency divided by the divide rate. The current timer count may be read at any time. At the user's option, the timer may be programmed to generate an interrupt when the counter counts down past zero. When a count of zero is passed, the divide rate is automatically set to 1 and the counter continues to count down at the clock rate starting at a count of FF (-1 in two's complement arithmetic). This allows the user to determine how many clock cycles have passed since the timer reached a count of zero. Since the counter never stops, continued counting down will reach 00 again, then FF, and the count will continue.

# 2. Operation

# a. Loading the timer

The divide rate and interrupt option enable/disable are programmed by decoding the least significant address bits. The starting count for the timer is determined by the value written to that address.

H-5

Writing to Address	Sets Divide Ratio To	Interrupt Capability Is
1704	1	Disabled
1705	8	Disabled
1706	64	Disabled
1707	1024	Disabled
170C	1	Enabled
170D	8	Enabled
170E	64	Enabled
170F	1024	Enabled

# b. Determining the timer status

After timing has begun, reading address location 1707 will provide the timer status. If the counter has passed the count of zero, bit 7 will be set to 1, otherwise, bit 7 (and all other bits in location 1707) will be zero. This allows a program to "watch" location 1707 and determine when the timer has timed out.

#### c. Reading the count in the timer

If the timer has not counted past zero, reading location 1706 will provide the current timer count and disable the interrupt option; reading location 170E will provide the current timer count and enable the interrupt option. Thus the interrupt option can be changed while the timer is counting down.

If the timer has counted past zero, reading either memory location 1706 or 170E will restore the divide ratio to its previously programmed value, disable the interrupt option and leave the timer with its current count (not the count originally written to the timer). Because the timer never stops counting, the timer will continue to decrement, pass zero, set the divide rate to 1, and continue to count down at the clock frequency, unless new information is written to the timer.

H-6

## d. Using the interrupt option

In order to use the interrupt option described above, line PB7 (application connector, pin 15) should be connected to either the  $\overline{\text{IRQ}}$  (Expansion Connector, pin 4) or  $\overline{\text{NMI}}$  (Expansion Connector, pin 6) pin depending on the desired interrupt function. PB7 should be programmed as in <u>input</u> line (it's normal state after a RESET).

NOTE: If the programmer desires to use PB7 as a normal I/O line, the programmer is responsible for disabling the timer interrupt option (by writing or reading address 1706) so that it does not interfere with normal operation of PB7. Also, PB7 was designed to be wire-ORed with other possible interrupt sources; if this is not desired, a 5.1K resistor should be used as a pull-up from PB7 to +5v. (The pull-up should NOT be used if PB7 is connected to NMI or IRQ.)

# **APPENDIX** I

**KIM-1 PROGRAM LISTINGS** 

		· · ·							
CARD * LOC 3 4 5 6 7 8 9	CODE	CARD	666666 6 6666666 6 6 6 6 666666	5 5 555555 5 5	3 3 333333 3 3 3	000000 0 0 0 0 0 0 0 0 0 0			
10 11 12 13 14 15 16 17 18 19 20 21 22	, , , , , , , , , , , , , , , , , , ,			$\begin{array}{cccc} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \\ 0 & 0 &$	$\begin{array}{cccc} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \\ 0 & 0 &$	333333 3 333333 3 3 3 3 3 3 3 3 3 3 3			
23 24 25 26 27 28 29 30 31 32 33 33 34		MOS TECH DATE OC 6530-00: RECORDEN KIM MON	COPYRIGHT MOS TECHNOLOGY, INC DATE OCT 18 1975 REV D 6530-003 IS AN AUDIO CASSETT TAPE RECORDER ENTENSION OF THE BASIC KIM MONITOR						
35 36 37 38 39 40 41 42 43 44 45 46 47 49 50 51 52		LOADT-LI	DAD MEM F TOR MEM C IGN. -FE IGN. SHOU SHOU -FE NORM LSB MSB	BASIC ROU ROM AUDIO NTO AUDIO INTO AUDIO IRE ID ID USE S ID USE AI JLD NOT BE JLD NOT BE JLD NOT BE AL ID RAM STARTING ENDING AI	I TAPE I TAPE I TAPE DDR DN TAP DDR DN TAP USED GE ADDRESS				

CARD ⇔	LOC	CODE	CARI	B	
54			;		
55			;	EQUATES	
56			;	SET UP FOR 6530-	002 I/O
57			;		
58			SAD	=\$1740	6530 A DATA
59			PADD	= <b>\$</b> 1741	6530 A DATA DIRECTION
60			SBD	=\$1742	6530 B DATA
61			PBDD		6530 B DATA DIRECTION
62				=\$1744	DIV BY 1 TIME
63 64				=\$1745 =\$1746	DIV BY 8 TIME DIV BY 64 TIME
65				=\$1747	DIV BY 1024 TIME
66				=\$1747	READ TIME OUT BIT
67				=\$1746	READ TIME DOT DIT
68			;		
69	0000		•	+=\$00EF	
70			;	MPU REG. SAVX AR	EA IN PAGE 0
71			;		
72	00EF		PCL	+=++1 PROGRAM CN	T LOW
73	00F0		PCH	+=++1 PROGRAM CN	Т НІ
74	00F1		PREG	+=++1 CURRENT ST	
75	00F2			+=++1 CURRENT ST	
76	00F3		ACC	+=++1 ACCUMULATO	R
77	00F4			+=++1 Y INDEX	
78 70	00F5			♦=♦+1 X INDEX	
79 80			;	KIM FIXED AREA I	N DOCE O
00 81			;	NIM FINED AREA I	11 FROE 0
82	00F6		, СНКНІ	+=++1	
83	00F7		CHKSUM		
84	00F8			+=++1 INPUT BUFF	ER
85	00F9		INH	+=++1 INPUT BUFF	ER
86	00FA		POINTL	+=++1 LSB OF OPE	N CELL
87	00FB		POINTH	♦=♦+1 MSB OF OPE	N CELL
88	00FC		TEMP	<b>+</b> = <b>+</b> +1	
89	00FD		TMPX	<b>*</b> = <b>*</b> +1	
90	00FE		CHAR	<b>*=+</b> +1	
91 00	00FF		MODE	<b>*=*</b> +1	
92 93				KIM FIXED AREA I	N DOCE 99
93 94			, :	VIN LIVED UKEN I	H FHUE 20
95 95	0100		,	<b>+</b> =\$17E7	
96	17E7		СНКЦ	<pre>+=+1</pre>	
97	17E8		СНКН	+=++1	CHKSUM
98	17E9		SAVX	<b>+=+</b> +3	
99	17EC		VEB	<b>+=+</b> +6	VOLATILE EXECUTION BLOCK
100	17F2		CNTL30	<b>*</b> = <b>*</b> +1	TTY DELAY
101	17F3		CNTH30	<b>*=*</b> +1	TTY DELAY
102	17F4		TIMH	<b>*=+</b> +1	
103	17F5		SAL	<b>*=++1</b>	LOW STARTING ADDRESS
104	17F6		SAH	<b>*=+</b> +1	HI STARTING ADDRESS
1.05	17F7		EAL	<b>+</b> = <b>+</b> + <u>1</u>	LOW ENDING ADDRESS

CARD #	LOC	CODE	CARI	D	
106	17F8		EAH	<b>+=+</b> +1	HI ENDING ADDRESS
1 07	17F9		ID	<b>*=+</b> + <u>1</u>	
108			;		
109			;	INTERRUPT	VECTORS
110			;		
111	17FA		NMIV	<b>*=++</b> 5	STOP VECTOR (STOP=1C00)
112	17FC		RSTV	<b>*=++</b> 2	RST VECTOR
113	17FE		IRQV	<b>*=++</b> 2	IRQ VECTOR (BRK= 1C00)
114			;		

.

CARD ⇔	LOC	CODE	CARI	D		
116	1800		_	<b>*=</b> \$18	00	
117			;	<b>T 61 T T</b>		CUTTON DEDOV
118 119			;		MEM TO TAPE	ECUTION BLOCK
120			;	DOME	nem iu infe	
121	1800	A9 AD	DUMPT	LDA	⇔\$AD	LOAD ABSOLUTE INST
122	1802	8D EC 17		STA	VEB	
123	1805	20 32 19		USR II	NTVEB	
124			;			
125	1808	A9 27		LDA	#\$27	TURN OFF DATAIN PB5
126	180A	8D 42 17		STA	SBD	
127	180D	A9 BF		LDA	#\$BF	CONVERT PB7 TO OUTPUT
128 129	180F	8D 43 17	;	STA	PBDD	
130	1812	A2 64	,	LDX	\$\$64	100 CHARS
131	1814	A9 16	DUMPT1		*\$16	SYN CHAR'S
132	1816	20 7A 19		JSR	DUTCHT	
133	1819	CA		DEX		
134	181A	D0 F8		BNE	DUMPT1	
135			;			
136			;			
137	1810	A9 2A		LDA	#/+ DUTOUT	START CHAR
138 139	181E	20 7A 19	;	JSR	OUTCHT	
135	1821	AD F9 17		LDA	ID	OUTPUT ID
141	1824	20 61 19		JSR	DUTBT	
142			;			
143	1827	AD F5 17		LDA	SAL	DUTPUT STARTING
144	182A	20 5E 19		JSR	DUTBTC	ADDRESS
145	182D	AD F6 17		LDA	SAH	
146	1830	20 5E 19	_	JSR	OUTBTC	
147		OD ED 17	; numoro	1.00		
148 149	1833 1836	AD ED 17 CD F7 17	DUMPT2	CMP	VEB+1 EAL	CHECK FOR LAST DATA BYTE
150	1839	AD EE 17		LDA	VEB+2	
151		ED F8 17		SBC	EAH	
152 <		90 24		BCC	DUMPT4	
153			;			
154	1841	A9 2F		LDA	<b>*</b> //	OUTPUT END OF DATA CHR
155	1843	20 7A 19		JSR	OUTCHT	
156	1846	AD E7 17		LDA	CHKL	LAST BYTE HAS BEEN
157	1849	20 61 19		JSR L DO	DUTBT	OUT PUT NOW OUTPUT
158 159	184C 184F	AD E8 17 20 61 19		LDA JSR	СНКН	CHKSUM
160	1046	20 61 19	;	JUK	OUTBT	
161			;			
162	1852	A2 02		LDX	<b>\$</b> 02	2 CHAR1S
163	1854	A9 04	DUMP T3		#\$04	EDT CHAR
164	1856	20 7A 19		JSR	DUTCHT	
165	1859	CA		DEX		
166	185A	D0 F8	_	BNE	DUMPT3	
167			;			

CARD #		CODE	CARI			
168	1850	A9 00		LDA	*\$00 EETVT	
169	185E	85 FA		STA		FOR NORMAL EXIT
$\frac{170}{171}$	1860 1862	85 FB 40 4F 10		STA JMP	POINTH START	
172	1004	40 4F IU	;	000	SIDKI	
172	1865	20 EC 17	, DUMPT4	19P	VEB	DATA BYTE OUTPUT
174	1868	20 5E 19	Louis II - I	JSR	DUTBTC	
175		Anno 10° ang kana aka af	;			
176	186B	20 EA 19		JSR	INCVEB	
177	186E	4C 33 18		JMP	DUMPT2	
178			;			
179			;	LOAD M	1EMORY FROM	TAPE
180			•			
181		یت و متورد	•			
182	1871	0F 19	TAB		LOAD12	
183	1873	A9 8D 8D EC 17	LOADT	LDA	*\$8D	INIT VOLATILE EXECUTION BLOCK WITH STA ABS.
184 185	1875 1878	80 EC 17		STA USR	VEB INTVEB	BLUCK WITH STA ABS.
180	1010	20 32 17	;	00K.	1011765	
187	187B	A9 4C	7	LDA	<b>#\$</b> 4C	JUMP TYPE RTRN
188	187D	8D EF 17		STA	VEB+3	
189	1880	AD 71 18		LDA	TAB	
190	1883	8D F0 17		STA	VEB+4	
191	1886	AD 72 18		LDA	TAB+1	
192	1889	8D F1 17		STA	VEB+5	
193			;			
194	1880	A9 07		LDA	<b>#</b> \$07	RESET PB5=0 (DATA IN)
195	188E	8D 42 17	_	STA	SBD	
196	4.00.00.4	_ سنو سنو				
197 198	1891 1893	A9 FF 8D E9 17	SYNC	LDA STA	#\$FF SAVX	CLEAR SAVX FOR SYNC AREA
199	1070	OD E7 1(		SIN	SULV	
200	1896	20 41 1A	, SYNC1	JSR	RDBIT	GET A BIT
201	1899	4E E9 17	an e constanta	LSR	SAVX	SHIFT BIT INTO CHAR
202	1890	0D E9 17		ORA	SAVX	
203	189F	8D E9 17		STA	SAVX	
204	1882	AD E9 17		LDA	SAVX	GET NEW CHAR
205	18A5	C9 16		CMP	#\$16	SYN CHAR
206	1887	DO ED		BNE	SYNC1	
207			;			
208	18A9	A2 0A		LDX	*\$0A	TEST FOR 10 SYN CHARS
209	188B	20 24 1A	SYNC2	JSR	RDCHT	
210 211	18AE 18B0	C9 16 D0 DF		CMP BNE	#\$16 SYNC	IF NOT 10 CHAR RE-SYNC
212	18B2	CA		DEX	- 11- -	IF NOT TO CHAR RESIDE
213	18B3	D0 F6		BNE	SYNC2	
214	1010		;	all for the	and I dian have	
215			;			
216	18B5	20 24 1A	LOADT4	JSR	RDCHT	LOOK FOR START OF
217	18B8	C9 2A		CMP	# <b>* +</b>	DATA CHAR
218	18BA	F0 06		BEQ	LOAD11	
219	18BC	C9 16		CMP	#\$16	IF NOT 👻 SHOULD BE SYN

CARD #	LOC	CODE	CARD		PAGE
220	18BE	D0 D1	BNE	SYNC	
221 222	1800	F0 F3	BEQ ;	LOADT4	
223	1802	20 F3 19	LOAD11 JSR	RDBYT	READ ID FROM TAPE
224	1805	CD F9 17	CMP	ID	COMPARE WITH REQUESTED ID
225 226	18C8 18CA	F0 0D AD F9 17	BEQ LDA	LOADT5 ID	DEFAULT OO READ RECORD
227	18CD	C9 00	CMP	<b>*\$</b> 00	ANYWAY
558	180F	F0 06	BEQ	LOADT5	
229 230	18D1 18D3	C9 FF F0 17	CMP	⇔ՖFF LOADT6	DEFAULT FF IGNOR SA ON TAPE
230 231	18D5	DO 9C	BEQ BNE	LOADT	
232	ala an alan an		;		
233	18D7	20 F3 19	LOADT5 JSR	RDBYT	GET SA FROM TAPE
234 235	18DA 18DD	20 4C 19 8D ED 17	USR STA	CHKT VEB+1	SAVX IN VEB+1,2
236	18E0	20 F3 19	JSR	RDBYT	SHYA IN YEBTIYE
237	18E3	20 4C 19	JSR	СНКТ	
238	18E6	8D EE 17	STA	VEB+2	
239 240	18E9	4C F8 18	JMP :	LOADT7	
241	18EC	20 F3 19	LOADT6 JSR	RDBYT	GET SA BUT IGNORE
242	18EF	20 40 19	JSR	СНКТ	
243	18F2	20 F3 19	JSR	RDBYT	
244 245	18F5	20 4C 19	JSR :	СНКТ	
246			;		
247	18F8	80 SA	LOADT7 LDX	#\$02	GET 2 CHARS
248	18FA	20 24 18	LOAD13 JSR	RDCHT	GET CHAR(X)
249 250	18FD 18FF	C9 2F F0 14	CMP BEQ	#′∕ LOADT8	LOOK FOR LAST CHAR
251	1901	20 00 1A	JSR	PACKT	CONVERT TO HEX
252	1904	DO 23	BNE	LOADT9	Y=1 NON-HEX CHAR
253	1906	CA	DEX		
254 255	1907	D0 F1	BNE ;	LOAD13	
256	1909	20 4C 19	, JSR	СНКТ	COMPUTE CHECKSUM
257	190C	40 EC 17	JMP	VEB	SAVX DATA IN MEMORY
258	190F	20 EA 19	LOAD12 JSR	INCVEB	INCREMENT DATA POINTER
259 260	1912	40 F8 18	JMP :	LOADT7	
261	1915	20 F3 19	, LOADT8 JSR	RDBYT	END OF DATA COMPARE CHKSUM
262	1918	CD E7 17	CMP	СНКЦ	
263	191B	DO OC	BNE	LOADT9	
264 265	191D 1920	20 F3 19 CD E8 17	USR CMP	RDBYT CHKH	
266	1923	DO 04	BNE	LOADT9	
267	1925	A9 00	LDA	<b>#\$</b> 00	NORMAL EXIT
268	1927	F0 02	. BEQ	LOAD10	
269 270	1929	A9 FF	; LOADT9 LDA	##FF	ERROR EXIT
271	192B	85 FA	LOAD10 STA	POINTL	CINNER LALI
CARD ⇔		CODE	CARD		PAGE
272	192D	85 FB	STA	POINTH	
273 274	192F	4C 4F 1C	JMP ;	START	
L í 4			7		

CARD # LOC	CODE	CARI	)			
276 277		;	SUBRO	JTINES	FOLLOW	
278 279 200		;	SUB TO	MOVE	SA TO	VEB+1,2
282 1935 8 283 1938 A 284 193B 8 285 193E A 286 1940 8 287 1943 A 288 1945 8	D F5 17 D ED 17 D F6 17 D EE 17 9 60 D EF 17 9 00 D E7 17 D E8 17	, INTVEB	LDA STA LDA STA LDA STA LDA STA STA	SAL VEB+1 SAH VEB+2 \$\$60 VEB+3 \$\$00 CHKL CHKH		TS INST LEAR CHKSUM AREA
207 1740 0) 290 194B 6) 291		;	RTS	LUKU		
292 293 294		;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;		FE CHKSI SES Y TI		TAPE LOAD A
295 194C A8 296 194D 18 297 194E 61 298 1951 81 299 1954 A1 300 1957 69 301 1959 81 302 195C 98 303 195D 60	8 D E7 17 D E7 17 D E8 17 9 00 D E8 17 8	, снкт	TAY CLC ADC STA LDA ADC STA TYA RTS	СНКL СНКL СНКН \$\$00 СНКН		
304 305 306		; ; ;		Г ОМЕ В' /Х ВҮТЕ	YTE US	ΕY
309 1961 A 310 1962 4 311 1963 4 312 1964 4 313 1965 4	8 A A A	, OUTBTC OUTBT	JSR TAY LSR LSR LSR LSR JSR	CHKT A A A A HEXOUT	S	OMP CHKSUM AVX DATA BYTE HIFT OFF LSD UT PUT MSD
315 1969 98	8 0 6F 19 8		TYA USR TYA RTS	HEXOUT		UT PUT LSD
319 320 321 322	-	; ; ;	CONVER	RT LSD JTPUT TI		O ASCII
323 196F 2: 324 1971 C <sup>+</sup> 325 1973 1: 326 1974 3	9 0A	HEXOUT	AND CMP CLC BMI ADC	#\$0F #\$0A HEX1 #\$07		

CARD ⇔ 328	LOC 1978	CODE 69 30	CARI HEX1	D ADC	#\$30	
329 330 331 332			;	OUTPU CHAR	T TO TAPE OF USE SUB'S (	
333 334	197A 197D	8E E9 17 8C EA 17	, ООТСНТ	STY	SAVX SAVX+1	CTORT DIT
335 336 .337	1980 1982 1985	AO 08 20 9E 19 4A	CHT1	LDY JSR LSR	#\$08 DNE A	START BIT GET DATA BIT
338 339 340	1986 1988	B0 06 20 9E 19		BCS USR	CHT2 DNE CHT3	DATA BIT=1
341 342	198B 198E 1991	20 C4 19 20 C4 19	СНТ2 СНТЗ	JMP JSR JSR	ZRO ZRO ZRO	DATA BIT=0
343 344 345 346	1994 1995 1997 1998	88 DO EB AE E9 17 AC EA 17		DEY BNE LDX LDY	CHT1 SAVX SAVX+1	
347 348 349	199D	60	;	RTS		
350 351 352			; ; ;		T 1 TO TAPE SES 138 MICF	RDSEC EACH
353 354	199E 1960	A2 09 48	DHE	LDX PHA	⇔\$09	SAVX A
355 356 357 358	19A1 19A4 19A6 19A8	2C 47 17 10 FB A9 7E 8D 44 17	ONE1	BIT BPL LDA STA	CLKRDI ONE1 #126 CLK1T	WAIT FOR TIME OUT
359 360 361 362	19AB 19AD 19B0 19B3	A9 A7 8D 42 17 2C 47 17 10 FB	ONE2	LDA STA BIT BPL	⇔\$A7 SBD CLKRDI DNE2	SET PB7=1
363 364 365 366	19B5 19B7 19BA 19BC	A9 7E 8D 44 17 A9 27 8D 42 17		LDA STA LDA STA	#126 CLK1T #\$27 SBD	RESET PB7=0
367 368 369 370	19BF 19C0 19C2 19C3	CA DO DF 68 60		DEX BNE PLA RTS	0NE1	
371 372 373 374			; ; ;		T O TO TAPE Ses 207 Mici	RDSEC EACH
375 376 377	1904 1906	A2 06 48	, ZRO	LDX PHA	⇔\$06	SAVX A
378 379	1907 1908	2C 47 17 10 FB	ZRO1	BIT BPL	CLKRDI ZRO1	

CARD * LOC	CODE	CARI	Гі		
380 19CC 381 19CE 382 19D1 383 19D3 384 19D6 385 19D9		ZRO2	LDA STA LDA STA BIT BPL	#195 CLK1T #\$A7 SBD CLKRDI ZRD2	SET PB7=1
386 19DB 387 19DD 388 19E0 389 19E2 390 19E5 391 19E6 392 19E8 393 19E9	A9 C3 8D 44 17 A9 27 8D 42 17 CA D0 DF 68 60		LDA STA LDA STA DEX BNE PLA RTS	#195 CLK1T #\$27 SBD ZRD1	RESET PB7=0 Restore A
394 395	60	;		TO INC VEB+	1,2
396 397 19EA 398 19ED 399 19EF 400 19F2	EE ED 17 D0 03 EE EE 17 60	INCVEB	BNE INC	VEB+1 INCVE1 VEB+2	
401 402 403		; ; ;	SUB	TO READ BYT	E FROM TAPE
404 19F3 405 19F6 406 19F9 407 19FC 408 19FF	20 24 1A 20 00 1A 20 24 1A 20 00 1A 60	RDBYT RDBYT2	JSR JSR JSR JSR RTS	RDCHT PACKT RDCHT PACKT	
409 410 411 412		;		(A=ASCII IN HEX DATA	TO SAVX
412 413 1A00 414 1A02 415 1A04 415 1A04 416 1A06 417 1A08 418 1A0A 419 1A0C	C9 30 30 1E C9 47 10 1A C9 40 30 03 18	, РАСКТ	CMP BMI CMP BPL CMP BMI CLC	\$\$30 PACKT3 \$\$47 PACKT3 \$\$40 PACKT1	
420 1A0D 421 1A0F 422 1A10 423 1A11 424 1A12 425 1A13	10 69 09 2A 2A 2A 2A 2A A0 04	PACKT1	ADC ROL ROL ROL ROL LDY	\$\$09 A A A A *\$04	
426 1A15 427 1A16 428 1A19 429 1A1A 430 1A1C	2A 2E E9 17 88 D0 F9 AD E9 17	PACKT2	ROL ROL DEY BNE LDA	A SAVX PACKT2 SAVX	
431 1A1F	AO 00		LDY	<b>#\$</b> 00	Y=0 VALID HEX

`

CHAR

CARD #		CODE	CARI			
432	1981	60		RTS		Y=0 VALID HEX
433	1822	C8	PACKT3			Y=1 NOT HEX
434	1823	60		RTS		
435			;			
436			;	GET 1	CHAR FROM	TAPE AND RETURN
437			;	WITH	CHAR IN A	USE SAVX+1 TO ASM CHAR
438			;			
439	1824	8E EB 17	RDCHT	STX	SAVX+S	
440	1927	80 SA		LDX	<b>*</b> 108	RÉAD 8 BITS
441	1829	20 41 19	RDCHT1	JSR	RDBIT	GET NEXT DATA BIT
442	1820	4E EA 17		LSR	SAVX+1	RIGHT SHIFT CHAR
443	195E	0D EA 17		ORA	SAVX+1	OR IN SIGN BIT
444	1832	8D EA 17		STA	SAVX+1	REPLACE CHAR
445	1835	CA		DEX		
446	1836	D0 F1		BNE	RDCHT1	
447			;			
448	1938	AD EA 17		LDA	SAVX+1	MOVE CHAR INTO A
449	1A3B	2A		ROL	Ĥ	SHIFT OFF PARITY
450	1830	4 <del>0</del>		LSR	Ĥ	
451	183D	AE EB 17		LDX	SAAX+S	
452	$1 \ddot{H} 4 0$	60		RTS		
453			;			
454			;	THIS	SUB GETS ON	E BIT FROM
455			;	TAPE	AND RETURNS	IT IN SIGN OF A
456			;			
457	1841	20 42 17	RDBIT	BIT	$\mathbb{S}BD$	WAIT FOR END OF START BIT
458	1844	10 FB		BPL	RDBIT	
459	1846	AD 46 17		LDA	CLKRDT	GET START BIT TIME
460	1849	A0 FF		LDY	#£FF	A=256-T1
461	184B	80 46 17		STY	CLK64T	SET UP TIMER
462						
463	184E	A0 14		LDY	#\$14	
464	1450	98	RDBIT3			DELAY 100 MICROSEC
465	1851	DO FD		BNE	RDBIT3	
466			ţ			
		20 42 17	SDBI 15	BIT	SBD	
468	1856	30 FB		BWI	RDBITS	WAIT FOR NEXT START BIT
469			ļ			
470	1858	38		SEC		
471	1859	ED 46 17		SBC	CLKRDT	(256-T1)-(256-T2)=T2-T1
472	1850	AO FF		LDY	<b>\$</b> €FF	
473	185E	80 46 17		STY	CLK64T	SET UP TIMER FOR NEXT BIT
474			5			
475	1861	AO 07		LDY	<b>#</b> \$07	
476	1863	88	RDBIT4			DELAY 50 MICROSEC
477	1964	D0 FD		BNE	RDBIT4	
478			ļ			
479	1866	49 FF		EOR	***FF	COMPLEMENT SIGN OF A
480	1868	29 80 		AND	#\$80	MASK ALL EXCEPT SIGN
481	1868	60		RTS		

CARD #	LOC	CODE	CAR	D		
483 484 485 486 487 488			;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	MEI	OSTICS MORY LCAL	
489 490 491 492			; ; ;		L OUTPUT 16 STRING	6 MICROSEC
493 494 495 496 497	1A6B 1A6D 1A70 1A72	A9 27 8D 42 17 A9 BF 8D 43 17	PLLCAL	LDA STA LDA STA	⇔\$27 SBD ⇔\$BF PBDD	TURN OFF DATIN PB5=1 CONVERT PB7 TO OUTPUT
498 499 500 501 502	1875 1878 1878 1870 1870	2C 47 17 10 FB A9 9A 8D 44 17 A9 A7	PLL1	BIT BPL LDA STA LDA	CLKRDI PLL1 #154 CLK1T #\$87	WAIT 166 MICRO SEC OUTPUT PB7=1
503 504	1881	8D 42 17	;	STA	SBD	
505 506 507 508 509 510 511 512	1A84 1A87 1A89 1A8B 1A8E 1A8E 1A90 1A93	2C 47 17 10 FB A9 9A 8D 44 17 A9 27 8D 42 17 4C 75 1A	PLL2	BIT BPL LDA STA LDA STA JMP	CLKRDI PLL2 #154 CLK1T #\$27 SBD PLL1	₽B7=0
513 514 515			;		RUPTS PAGE	
516 517 518 519 520	1A96 1BFA 1BFC 1BFE	6B 1A 6B 1A 6B 1A		.WORD .WORD	0164 RESE PLLCAL PLLCAL PLLCAL PLLCAL	RVED FOR TEST

.

CARD ⇔ LOC	CODE	CARD							
522	;	ļ							
523	;	ł							
524	;	1							
525		ł							
526		ł	666666	5555!	55	333:	333	000	0.0.0
527		ł	6	5			З	0	0
528			6	5			3	0	0
529		ł	666666	5555!	55	333:	333	0	0
530	1	ł	6 6		5		3	0	0
531		1	6 6		5		З	0	0
532		i	666666	55555	55	333:	333	000	000
533	1	ł							
534	1	l							
535	1	1							
536	1	1		0000	0.0	000	000	5553	222
537		ł		0	0	0	0		2
538	1	1		0	0	0	0		2
539		l		0	0	0	Û	555	222
540	1	ł		0	Ũ	0	0	2	
541		1		0	0	0	0	2	
542	5	1		0000	00	000	000	222;	222
543	:	ł							

CARD ⇔ l 545 546 547	_OC	CODE ; ;	CARD		
548 549 550 551		;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;		MOS	YRIGHT TECHNOLOGY INC. E OCT 13 1975 REV E
552 553 554 555 556		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		:KE1	/ INTERFACE /BOARD INTERFACE SEG 6 DIGIT DISPLAY
557 558 559 560		, , , , , , , , , , , , , , , , , , , ,	ттү с	6	GDEXEC DPEN NEXT CELL
561 562 563		, ; ;		LF SP L	OPEN PREV. CELL MODIFY OPEN CELL OPEN NEW CELL LOAD (OBJECT FORMAT)
564 565 566 567		;		Q RO	DUMP FROM OPEN CELL ADDR TO HI LIMIT RUB OUT – RETURN TO START (KIM) ((ALL ILLEGAL CHAR ARE IGNORED))
568		;	КЕҮВО	ART (	CMDS:
569		;			SETS MODE TO MODIFY CELL ADDRESS
570 571		;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	D	ATA	SETS MODE TO MODIFY DATA IN OPEN CELL INCREMENTS TO NEXT CELL
572		;			SYSTEM RESET
573		;			GOEXEC
574 575			8	TOP	\$1C00 CAN BE LOADED INTO NMIV TO USE STOP FEATURE
576			P	С	DISPLAY PC
577		;		-	and an and a war of the state
578		;	C	LOCK	IS NOT DISABLED IN SIGMA 1
579		;			
580					
581 582					
200		,			

CARD ⇔ 584	LOC 1C00	CODE	CARI	) ♦=\$1C;	00 <sup>~</sup>		
585 50/			;				
586 587 588	1000 1002	85 F3 68	, SAVE	STA PLA	ACC	KIM ENTRY VIA STOP OR BRK (IRQ)	(NM I)
589	1002	85 F1		STA	PREG		
590	1005	68	SAVE1	PLA		KIM ENTRY VIA JSR	(A LOST)
591 592	1C06 1C08	85 EF 85 FA		STA STA	PCL POINTL		
593	1000 100A	68		PLA			
594	1C0B	85 F0		STA	PCH		
595 596	1C0D 1C0F	85 FB 84 F4	SAVE2	STA STY	POINTH YREG		
597	1011	86 F5		STX	XREG		
598	1013	BA		TSX			
599 600	1014 1016	86 F2 20 88 1E		STX JSR	SPUSER INITS		
601	1019	4C 4F 1C		JMP	START		
602			;				
603 604	1010 101F	6C FA 17 6C FE 17	NMIT IRQT	JMP JMP	(NMIV) (IRQV)	NON-MASKABLE INTERRU	JEI IKHE
605	T T. I		;				
606	1022	A2 FF	RST	LDX	#\$FF	KIM ENTRY VIA RST	
607 608	1024 1025	9A 86 F2		TXS STX	SPUSER		
609	1023	20 88 1E		USR	INITS		
610			;				
611 612	1C2A	A9 FF	; DETCPS	1 110	#*FF	COUNT START BIT	
613	1020	8D F3 17	DCTO/ S	STA	CNTH30	ZERD CNTH30	
614	1C2F	A9 01		LDA	*****01	MASK HI ORDER BITS	
615	1031	2C 40 17	DET1	BIT	SAD	TEST Keybd SSW test	
616 617	1C34 1C36	DO 19 30 F9		BNE BMI	START DET1	START BIT TEST	
618	1038	A9 FC		LDA	**FC		
619	1C3A	18	DET3	CLC	41. (Tr. 17) 4	THIS LOOP COUNTS	
620 621	1C3B 1C3D	69 01 90 03		ADC BCC	#\$01 DET2	THE START BIT TIME	
622	1C3F	EE F3 17		INC	CNTH30		
623	1042	AC 40 17	DET2	LDY	SAD DET3	CHECK FOR END OF ST	ART BIT
624 625	1045 1047	10 F3 8D F2 17		BPL Sta	CNTL30		
626	1C4A	A2 03		LDX	*\$08		
627	1040	20 6A 1E		JSR	GET5	GET REST OF THE CHAI	R
628 629			;			TEST CHAR HERE	
630			;				
631 632			;				
632 633			3				
6,34			Ţ	MAKE	TTYZKB SELE	CTION	
635			;				

CARD # LOC 636 1C4F		CAR START	JSR	INIT1	
637 105 638 639 640 1055 641 1050 642 105E 643 1061 644	2F 1E A2 0A 20 31 1E 4C AF 1D	;	LDA BIT BNE JSR LDX JSR JMP	\$\$01 SAD TTYKB CRLF \$\$0A PRTST SH⊡W1	PRT CR LF TYPE OUT KIM
645 1C64 646 1C66 647 1C68	A9 00 85 F8 85 F9	, CLEAR	LDA STA STA	\$\$00 INL INH	CLEAR INPUT BUFFER
648 1C6A 649 1C6D 650 1C6F 651 1C71 652 1C74 653	20 5A 1E C9 01 F0 06 20 AC 1F 4C DB 1D	READ ;	JSR CMP BEQ JSR JMP	GETCH #801 TTYKB PACK SCAN	GET CHAR
654 655 656		, , ,		ROTINE FOR ISPLAY	KEY BOARD
657 1C77 658 1C7A 659 1C7C 660 1C7E 661 1C81 662 1C83 663 1C86 664 1C88 665 1C8B 666	20 19 1F D0 D3 A9 01 2C 40 17 F0 CC 20 19 1F F0 F4 20 19 1F F0 EF	ТТҮКВ ТТҮКВ1	JSR BNE LDA BIT BEQ JSR JSR BEQ BEQ	SCAND START #\$01 SAD START SCAND TTYKB1 SCAND TTYKB1	IF A=0 NO KEY
667 1C8D 668 1C90 669 1C92 670 1C94 671 1C96 672 1C98 673 1C98 674 1C9C 675 1C9E 676 1CA0	20 6A 1F C9 15 10 BB C9 14 F0 44 C9 10 F0 2C C9 11 F0 2C C9 12	ĞЕТК ,	JSR CMP BPL CMP BEQ CMP BEQ CMP BEQ CMP	GETKEY #\$15 START #\$14 PCCMD #\$10 ADDRM #\$11 DATAM #\$12	DISPLAY PC ADDR MODE=1 DATA MODE=1 STEP
677 1C42 678 1CA4 679 1CA6 680 1CA8 681 1CA9 682 1CAA 683 1CAB	F0 2F C9 13 F0 31 0A 0A 0A 0A	DATA	BEQ CMP BEQ ASL ASL ASL ASL	STEP #\$13 GOV A A A A	RUN SHIFT CHAR INTO HIGH ORDER NIBBLE
684 1CAC 685 1CAE 686 1CB0 687 1CB2	85 FC A2 04 A4 FF D0 0A	DATA1	STA LDX LDY BNE	TEMP #\$04 MODE ADDR	STORE IN TEMP TEST MODE 1=ADDR MODE=0 DATA

CARD #	L DC	COI		CARI	ר		
688	1CB4	B1 FF			LDA	(POINTL),Y	GET DATA
689	1CB6	06 FC			ASL	TEMP	SHIFT CHAR
690	1CB8	28			ROL	Ĥ	SHIFT DATA
691	1CB9	91 FF	Ì		STA		STORE OUT DATA
692	1CBB	40 03	1C		JMP	DATAS	
693				;			
694	1CBE	0A		ADDR	ASL	Ĥ	SHIFT CHAR
695	1CBF	26 FF			ROL	POINTL	SHIFT ADDR
696	100 <b>1</b>	26 FE	3		ROL	POINTH	SHIFT ADDR HI
697	1003	CA		DATAS	DEX		
698	1004	DO EF			BNE	DATA1	DO 4 TIMES
699	1006	F0 08	3	_	BEQ	DATAM2	EXIT HERE
700							
701	1008	A9 01		ADDRM	LDA	*\$01 DoToW1	
702	1CCA	D0 08	<u>-</u>	-	BNE	DATAM1	
703 704	1000	00 00		; DOTOM	1.00	#\$00	
704 705	1CCE	A9 00 85 FF		ратам ратамі	LDA	MODE	
705 706	1CD0	- 00 FF - 40 4F		DATAM2		START	
706 707	10.00	ч <u>ь</u> чг	· 10	;	-01/IP	SIDKI	
707 708	1CD3	20 63	) 15	STEP	JSR	INCPT	
709	1CD6	40 4F			JMP	START	
710	10.00	т <u>ю</u> ті	10	;	- <b>2</b> -4-14		
711	1CD9	4C C8	3 1 D	GOV	JMP	GOEXEC	
712				;			
713				;			
713 714				;	DISPL	AY PC BY MO	VING
				;;		АҮ РС ВҮ МОЧ РОІМТ	VING
714				;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;			V I MG
714 715	1CDC	A5 EF	<del>.</del>	; ; ; PCCMD			VING
714 715 716 717 718	1CDC 1CDE	85 FF	À	; ; PCCMD	PC TO	POINT	VING
714 715 716 717 718 719	1CDE 1CE0	85 FF 85 F(	) )	; ; ; PCCMD	PC TO LDA STA LDA	POINT PCL	-/ IMG
714 715 716 717 718 719 720	1CDE 1CE0 1CE2	85 FF 85 FC 85 FE	) ) }	; ; ; PCCMD	PC TO LDA STA LDA STA	POINT PCL POINTL PCH POINTH	VING
714 715 716 717 718 719 720 721	1CDE 1CE0	85 FF 85 F(	) ) }		PC TO LDA STA LDA	POINT PCL POINTL PCH	VING
714 715 716 717 718 719 720 721 722	1CDE 1CE0 1CE2	85 FF 85 FC 85 FE	) ) }	; ; ; PCCMD ;	PC TO LDA STA LDA STA JMP	POINT PCL POINTL PCH POINTH START	
714 715 716 717 718 719 720 721 722 723	1CDE 1CE0 1CE2	85 FF 85 FC 85 FE	) ) }		PC TO LDA STA LDA STA JMP	POINT PCL POINTL PCH POINTH	
714 715 716 717 718 719 720 721 722 723 724	1CDE 1CE0 1CE2 1CE4	85 FF A5 F( 85 FE 40 4F	9 ) } 5 1C	;;;;	PC TO LDA STA LDA STA JMP LOAD P	POINT PCL POINTL PCH POINTH START PAPER TAPE F	FROM TTY
714 715 716 717 718 719 720 721 722 723 724 725	1CDE 1CE0 1CE2 1CE4 1CE7	85 FF A5 F( 85 FE 4C 4F 20 5F	) 3 5 1C 7 1E	÷	PC TO LDA STA LDA STA JMP LOAD F	POINT PCL POINTL PCH POINTH START PAPER TAPE F GETCH	FROM TTY LOOK FOR FIRST CHAR
714 715 716 717 718 719 720 721 722 723 724 725 726	1CDE 1CE0 1CE2 1CE4 1CE7 1CE7	85 FF A5 FC 85 FE 4C 4F 20 5F C9 3E	) 5 1C 7 1E	;;;;	PC TO LDA STA LDA STA JMP LOAD F JSR CMP	POINT PCL POINTL PCH POINTH START PAPER TAPE F GETCH #\$3B	FROM TTY
714 715 716 717 718 720 721 722 723 724 725 726 727	1CDE 1CE0 1CE2 1CE4 1CE7 1CE7 1CEA 1CEC	85 FF 85 FE 4C 4F 20 5F 20 5F 20 5F 20 F9	) 5 1C 7 1E	; ; ; LOAD	PC TO LDA STA LDA STA JMP LOAD F JSR CMP BNE	POINT PCL POINTL PCH POINTH START PAPER TAPE F GETCH #\$3B LOAD	FROM TTY LOOK FOR FIRST CHAR
714 715 716 717 718 720 721 722 723 724 725 726 727 728	1CDE 1CE2 1CE2 1CE4 1CE7 1CE7 1CEA 1CEC 1CEE	85 FF 85 FE 4C 4F 20 5F 20 5F 20 F9 89 00	) 5 1C 7 1E 9	;;;;	PC TO LDA STA LDA STA JMP LOAD USR CMP BNE LDA	POINT PCL POINTL PCH POINTH START PAPER TAPE F GETCH #\$3B LOAD #\$00	FROM TTY LOOK FOR FIRST CHAR
714 715 716 717 718 720 721 722 723 724 725 726 727 728 729	1CDE 1CE0 1CE2 1CE4 1CE7 1CE7 1CEA 1CEC 1CEE 1CF0	85 FF A5 FC 85 FE 4C 4F 20 5F 20 5F 20 5F 20 F9 85 F7	9 3 5 1C 9 1E 3	; ; ; LOAD	PC TO LDA STA LDA STA JMP LOAD F JSR CMP BNE LDA STA	POINT PCL POINTL PCH POINTH START PAPER TAPE F GETCH #\$3B LOAD \$\$00 CHKSUM	FROM TTY LOOK FOR FIRST CHAR
714 715 716 717 718 720 721 722 723 724 725 726 728 728 729 730	1CDE 1CE2 1CE2 1CE4 1CE7 1CE7 1CEA 1CEC 1CEE	85 FF 85 FE 4C 4F 20 5F 20 5F 20 F9 89 00	9 3 5 1C 9 1E 3	; ; LOAD	PC TO LDA STA LDA STA JMP LOAD USR CMP BNE LDA	POINT PCL POINTL PCH POINTH START PAPER TAPE F GETCH #\$3B LOAD #\$00	FROM TTY LOOK FOR FIRST CHAR
714 715 716 717 718 720 721 722 723 724 725 726 728 729 730 731	1CDE 1CE0 1CE2 1CE4 1CE7 1CEA 1CEC 1CEE 1CE0 1CF0	85 FF 85 FE 4C 4F 20 5F 20 5F 20 5F 20 5F 85 F7 85 F6	) 5 1C 7 1E 9	; ; ; LOAD	PC TO LDA STA LDA STA JMP LOAD F JSR CMP BNE LDA STA STA	POINT PCL POINTL PCH POINTH START PAPER TAPE F GETCH #\$3B LOAD #\$00 CHKSUM CHKHI	FROM TTY LOOK FOR FIRST CHAR SMICOLON
714 715 716 717 718 720 721 722 723 724 725 726 727 728 729 730 731 732	1CDE 1CE2 1CE4 1CE7 1CE7 1CEA 1CEC 1CEE 1CF0 1CF2 1CF4	85 FF A5 FC 85 FE 4C 4F 20 5F C9 3E D0 F9 A9 00 85 F7 85 F6 20 9E	9 3 5 1C 9 1E 3	; ; LOAD	PC TO LDA STA LDA STA JMP LOAD USR CMP BNE LDA STA STA JSR	POINT PCL POINTL PCH POINTH START PAPER TAPE F GETCH #\$3B LOAD \$\$00 CHKSUM	FROM TTY LOOK FOR FIRST CHAR SMICOLON GET BYTE CNT
714 715 716 717 718 720 721 722 723 724 725 726 727 728 729 730 731 732 733	1CDE 1CE2 1CE4 1CE7 1CE7 1CEA 1CEC 1CEE 1CF0 1CF2 1CF4 1CF7	85 FF A5 FC 85 FE 4C 4F 20 5F 20 5F 20 5F 85 F6 20 9E AA	) 5 1C 7 1E 9 9 1 5 1 5	; ; LOAD	PC TO LDA STA LDA STA JMP LOAD USR CMP BNE LDA STA STA JSR TAX	POINT PCL POINTL PCH POINTH START PAPER TAPE F GETCH #\$3B LOAD #\$00 CHKSUM CHKHI GETBYT	FROM TTY LOOK FOR FIRST CHAR SMICOLON GET BYTE CNT SAVE IN X INDEX
$714 \\ 715 \\ 716 \\ 717 \\ 718 \\ 720 \\ 721 \\ 722 \\ 722 \\ 722 \\ 724 \\ 725 \\ 726 \\ 727 \\ 728 \\ 729 \\ 730 \\ 731 \\ 732 \\ 733 \\ 734 $	1CDE 1CE2 1CE4 1CE7 1CE7 1CEA 1CEC 1CEE 1CF0 1CF2 1CF4	85 FF A5 FC 85 FE 4C 4F 20 5F C9 3E D0 F9 A9 00 85 F7 85 F6 20 9E	) 5 1C 7 1E 9 9 1 5 1 5	; ; LOAD	PC TO LDA STA LDA STA JMP LOAD USR CMP BNE LDA STA STA JSR	POINT PCL POINTL PCH POINTH START PAPER TAPE F GETCH #\$3B LOAD #\$00 CHKSUM CHKHI	FROM TTY LOOK FOR FIRST CHAR SMICOLON GET BYTE CNT
$714\\715\\716\\717\\718\\720\\721\\722\\722\\722\\722\\722\\722\\722\\722\\722$	1CDE 1CE0 1CE2 1CE4 1CE7 1CEA 1CEC 1CEE 1CF0 1CF2 1CF4 1CF7 1CF8	85 FF A5 FC 85 FE 4C 4F 20 5F 20 5F 20 5F 85 F6 20 9E 20 9E 20 9E	) 5 1C 7 1E 7 1E 7 1E 7 1E 7 1E 7 1E	; ; LOAD LOADS ;	PC TO LDA STA LDA STA JMP LOAD F JSR CMP BNE LDA STA STA JSR JSR JSR	POINT PCL POINTL PCH POINTH START PAPER TAPE F GETCH #\$3B LOAD #\$00 CHKSUM CHKSUM CHKHI GETBYT CHK	FROM TTY LOOK FOR FIRST CHAR SMICOLON GET BYTE CNT SAVE IN X INDEX COMPUTE CHKSUM
$714 \\ 715 \\ 716 \\ 717 \\ 718 \\ 720 \\ 721 \\ 722 \\ 722 \\ 722 \\ 724 \\ 726 \\ 728 \\ 728 \\ 728 \\ 728 \\ 728 \\ 730 \\ 731 \\ 732 \\ 734 \\ 735 \\ 736 $	1CDE 1CE0 1CE2 1CE4 1CE7 1CEA 1CEC 1CEE 1CF0 1CF2 1CF3 1CF3 1CF3	85 FF A5 FC 85 FE 4C 4F 20 5F 20 5F 20 5F 85 F6 20 9E AA	) 1C 1C 1E 1E 1F 1F 1F 1F	; ; LOAD LOADS ;	PC TO LDA STA LDA STA JMP LOAD USR CMP BNE LDA STA STA JSR TAX	POINT PCL POINTL PCH POINTH START PAPER TAPE F GETCH #\$3B LOAD #\$00 CHKSUM CHKHI GETBYT	FROM TTY LOOK FOR FIRST CHAR SMICOLON GET BYTE CNT SAVE IN X INDEX
$714\\715\\716\\717\\718\\720\\721\\722\\722\\722\\722\\722\\722\\722\\722\\722$	1CDE 1CE0 1CE2 1CE4 1CE7 1CEA 1CEC 1CEE 1CF0 1CF2 1CF4 1CF7 1CF8	85 FF A5 FC 85 FE 4C 4F 20 5F C9 3E D0 F9 A9 00 85 F7 85 F6 20 91 20 91 20 91	) 1C 1C 1E 1E 1F 1F 1F	; ; LOAD LOADS ;	PC TO LDA STA LDA STA JMP LOAD USR CMP BNE LDA STA STA JSR JSR JSR	POINT PCL POINTL PCH POINTH START PAPER TAPE F GETCH #\$3B LOAD #\$00 CHKSUM CHKSUM CHKHI GETBYT CHK GETBYT	FROM TTY LOOK FOR FIRST CHAR SMICOLON GET BYTE CNT SAVE IN X INDEX COMPUTE CHKSUM
$\begin{array}{c} 714\\ 715\\ 716\\ 717\\ 718\\ 720\\ 721\\ 722\\ 722\\ 722\\ 722\\ 726\\ 728\\ 726\\ 728\\ 726\\ 728\\ 730\\ 731\\ 732\\ 734\\ 735\\ 736\\ 737\end{array}$	1CDE 1CE2 1CE4 1CE7 1CE7 1CEA 1CEC 1CEE 1CF0 1CF2 1CF3 1CF3 1CF8 1CF8 1CFB	85 FF A5 FC 85 FE 4C 4F 20 5F C9 3E D0 F9 A9 00 85 F7 85 F6 20 91 20 91 85 FE	) 1C 1C 1E 1F 1F 1F 1F	; ; LOAD LOADS ;	PC TO LDA STA LDA STA JMP LOAD F JSR CMP BNE LDA STA STA JSR JSR JSR JSR STA	POINT PCL POINTL PCH POINTH START PAPER TAPE F GETCH #\$3B LOAD #\$00 CHKSUM CHKSUM CHKHI GETBYT CHK GETBYT POINTH	FROM TTY LOOK FOR FIRST CHAR SMICOLON GET BYTE CNT SAVE IN X INDEX COMPUTE CHKSUM

CARD # 740 741	LOC 1D06 1D08	CODE 95 FA 20 91 1F	CARI	D STA JSR	POINTL CHK	
742 743 744 745	1 D 0 B 1 D 0 C	8A F0 OF	;	TXA BEQ	LOAD3	IF CNT=0 DONT GET ANY DATA
746 747 748 749 750	1D0E 1D11 1D13 1D16 1D19	20 9D 1F 91 FA 20 91 1F 20 63 1F CA	LOADS	USR STA USR USR DEX	GETBYT (POINTL),Y CHK INCPT	GET DATA STORE DATA NEXT ADDRESS
750 751 752 753	1D19 1D10 1D1C	CA DO F2 E8	ţ	BNE INX	LOADS	X=1 DATA RECORD X=0 LAST RECORD
754 755 756 757 758 759 760	1D1D 1D20 1D22 1D24 1D27 1D29	20 9D 1F C5 F6 D0 17 20 9D 1F C5 F7 D0 13	LOAD3	JSR CMP BNE JSR CMP BNE	GETBYT CHKHI LOADE1 GETBYT CHKSUM LOADER	COMPARE CHKSUM
761 762 763	1D2B 1D2C	SA DO B9	;	TXA BNE	LOAD	X=0 LAST RECORD
764 765 766 767 768	1D2E 1D30 1D32 1D35 1D38	A2 0C A9 27 8D 42 17 20 31 1E 4C 4F 1C	LOAD7 LOAD8	L DX L DA STA JSR JMP	#\$0C #\$27 SBD PRTST START	X-OFF KIM DISABLE DATA IN
769 770 771 772 773	1D3B 1D3E 1D40	20 9D 1F A2 11 D0 EE	, LOADE1 LOADER ;		GETBYT ⇔\$11 LOAD8	DUMMY X-OFF ERR KIM
774 775 776 777			;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	FROM	TO TTY OPEN CELL A MHL,LIMHH	DDRESS
778 779 780 781 782 783 784	1D42 1D44 1D46 1D48 1D48 1D48 1D40	A9 00 85 F8 85 F9 A9 00 85 F6 85 F7	DUMP DUMP0 ;	LDA STA STA LDA STA STA	\$\$00	CLEAR RECORD COUNT CLEAR CHKSUM
785 785 787 788 789 789 790 791	1D4E 1D51 1D53 1D56 1D58 1D58 1D58 1D50	20 2F 1E A9 3B 20 A0 1E A5 FA CD F7 17 A5 FB ED F8 17	, DUMP1	JSR LDA JSR LDA CMP LDA SBC	⇔\$ЗВ ⊡UTCН	PRINT CR LF PRINT SMICOLON TEST POINT GT OR ET HI LIMIT GO TO EXIT

					. 1	
CARD:#		CODE 90 18	CARI	BCC	DUMP4	
792 793	1D60	90 IS	;	カレン	Fi - 0,19-, et	
794	1D62	A9 00	,	LDA	*\$00	PRINT LAST RECORD
795	1064	20 3B 1E		JSR	PRTBYT	0 BYTES
796	1D67	20 CC 1F		JSR	OPEN	
797	1D6A	20 1E 1E		JSR	PRTPNT	
798			;			
799	1D6D	A5 F6		LDA	СНКНІ	PRINT CHKSUM
800	1D6F	20 3B 1E		JSR	PRTBYT	FOR LAST RECORD
801	1072	A5 F7		LDA	CHKSUM	
802 803	1D74 1D77	20 3B 1E 40 64 10		USR Ump	PRTBYT CLEAR	
803	11011	40 D4 10	:	·"11.14		
805	1070	A9 18	DUMP4	LDA	#\$18	PRINT 24 BYTE CHT
806	1D7C	AA		төх		SAVE AS INDEX
807	1D7D	20 3B 1E		JSR	PRTBYT	
808	1D80	20 91 1F		JSR	СНК	
809	1D83	20 1E 1E		JSR	PRTPNT	
810				1 77.1 1		
811 812	1D86	AO 00 Di 50	DUMP2		##00 2001NTLN N	PRINT 24 BYTES
813	1D88 1D8A	B1 FA 20 3B 1E		L DA JSR	(POINTL),Y PRTBYT	PRINT DATA
814	1D8D	20 91 1F		JSR	CHK	COMP CHKSUM
815	1D90	20 63 1F		JSR	INCPT	INCREMENT POINT
816	1D93	CA '		DEX		
817	1D94	D0 F0		BNE	DUMP2	
818			;			
819	1D96	A5 F6		LDA	СНКНІ	PRINT CHKSUM
820	1D98	20 3B 1E		USR	PRTBYT	
821	1D9B	A5 F7		LDA	CHKSUM	
822 823	1D9D 1D80	20 3B 1E E6 F8		JSR INC	PRTBYT INL	INCREMENT RECORD CNT
824	1DA2	D0 02		BNE	DUMP3	
825	1064	E6 F9		INC	INH	
826	1DA6	4C 48 1D	DUMP3			
827			;			
858	1DA9	20 CC 1F	SPACE	USR	OPEN	OPEN NEW CELL
859	1 DAC	20 2F 1E	SHOW		CRLF	PRINT CR LF
830	1DAF	20 1E 1E	SHOW1		PRTPNT	
831	1DB2	20 9E 1E		JSR	DUTSP	PRT SPACE
832 833	1DB5 1DB7	AO 00 B1 FA		LDY LDA	#\$00 ∠¤⊓тыты\.\	PRINT DATA SPECIFIED ' BY POINT AD = LDA EXT
834	1DB7 1DB9	20 3B 1E		JSR	PRTBYT	$\mathbf{B} = \mathbf{C} \mathbf{D} \mathbf{H} = \mathbf{C} \mathbf{D} \mathbf{H} = \mathbf{C} \mathbf{A} \mathbf{I}$
835	1DBC	20 9E 1E		JSR	OUTSP	PRT SPACE
836	1DBF	40 64 10		JMP	CLEAR	
837			;			
838	1DC2	20 63 1F	RTRN	JSR	INCPT	OPEN NEXT CELL
839	1DC5	40 AC 1D		JMP	SHOW	
840	,		;			
841	1DC8	96 F2	GOEXEC		SPUSER	
	1DCA 1DCB	9A A5 FB		TXS LDA	рптыти	PROGRAM RUNS FROM
040	1000	CLU FD		느니끼	1 LIII	A NUONINI KOHA EKUN

.

CARD ⇔	LOC	CODE	CAR	D		
844	1 DCD	48		PHA		OPEN CELL ADDRESS
845 846	1DCE 1DD0	A5 FA 48		L DA PHA	POINTL	
847	1DD1	40 A5 F1		LDA	PREG	
848	1DD3	48		PHA		
849	1DD4	A6 F5		LDX	XREG	RESTORE REGS
850	1DD6 1DD8	A4 F4 A5 F3		LDY LDA	YREG ACC	
852	1DDA	40		RTI		
853			;			
854 855	1DDB 1DDD	C9 20 F0 CA	SCAN	CMP BEQ	⇔\$20 SPACE	DPEN CELL
856	1DDD 1DDF	C9 7F		CMP	3FACE #\$7F	RUB DUT (KIM)
857	1 DE 1	F0 1B		BEQ	STV	
858	1DE3	C9 0D		CMP	*\$0D	NEXT CELL
859 860	1DE5 1DE7	F0 DB C9 0A		BEQ CMP	RTRN ⇔\$0A	PREV CELL
861	1DE9	F0 1C		BEQ	FEED	( ) ( ten I ) "an" tan kan
862	1DEB	C9 2E		CMP		MODIFY CELL
863 864	1 DE D 1 DEF	F0 26 C9 47		BEQ CMP	MODIFY ⇔′G	GD EXEC
865	1DF1	F0 D5		BEQ	GOEXEC	
866	1DF3	C9 51		CMP	<b>*</b> ≮Q	DUMP FROM OPEN CELL TO HI LIMIT
867 868	1DF5 1DF7	F0 0A C9 4C		BEQ CMP		
000 869	1DF7 1DF9	C9 4C F0 09		BEQ	⇔′L LOADV	LOAD TAPE
870	1DFB	4C 6A 1	c	JMP	READ	IGNORE ILLEGAL CHAR
871	1000	10 IF 1	;		0 <b>7</b> 00 <b>7</b>	
872 873	1DFE 1E01	4C 4F 1 4C 42 1		JMP JMP	START DUMP	
874	1E04	4C E7 1		JMP	LOAD	
875			;			
876 877	1E07 1E08	38 A5 FA	FEED	SEC LDA	оптыти	DEC DOUBLE BYTE
878	1E08 1E09	E9 01		SBC	POINTL ⇔\$01	AT POINTL AND POINTH
		85 FA		STA	POINTL	
880	1E0E	B0 02		BCS	FEED1	
831 882	1E10 1E12	C6 FB 40 AC 1	D FEED1	DEC JMP	POINTH SHOW	
883	di 1	The true I	, central i	·	01100	
884	1E15	A0 00	MODIFY		<b>#\$</b> 00	GET CONTENTS OF INPUT BUFF
885 004	1617	A5 F8		LDA	INL ZODINTLA V	INL AND STOR IN LOC
886 887	1E19 1E1B	91 FA 40 C2 1	D.	STA JMP	RTRN	SPECIFIED BY POINT
888			;			
889				END	OF MAIN LINE	

CARD # LOC CODE CAR				)			
891 892			;	SUBROU	JTINES FOLLO	<u>ווו</u>	
893			;				
894 895			;	SUB TO	I PRINT POIN	1TL, POINTH	
896			;	1.00			
897 898	1E1E 1E20	A5 FB 20 3B 1E	PRTPNT	L DH JSR	POINTH PRTBYT		
899 900	1E23 1E26	20 91 1F A5 FA		JSR LDA	CHK POINTL		
901	1E28	20 3B 1E		JSR	PRTBYT		
902 903	1E2B 1E2E	20 91 1F 60		JSR RTS	CHK		
904			;		STRING OF (	SOUL CHOR FORM	
905 906			;		TO TOP	ASCII CHAR FROM	
907 908	1E2F	AS 07	; CRLF	LDX	⇔\$07		
909	1E31	BD D5 1F	PRTST	LDA	TOP,X		
910 911	1E34 1E37	20 A0 1E CA		USR DEX	OUTCH		
912 913	1E38 1E38	10 F7 60	PRT1	BPL RTS	PRTST	STOP ON INDEX ZERO	
914	ICON	0.0	;				
915 916			;	PRINT	1 HEX BYTE	AS TWO ASCII CHAR'S	
917	1E3B	85 FC	PRTBYT		TEMP	OUTET OUOD DICUT A DITO	
918 919	1E3D 1E3E	4A 4A		LSR LSR	A A	SHIFT CHAR RIGHT 4 BITS	
920 921	1E3F 1E40	4A 4A		LSR LSR	A A		
922	1E41	20 40 1E		JSR	НЕХТА	CONVERT TO HEX AND PRINT	
923 924	1E44 1E46	A5 FC 20 4C 1E		LDA JSR	TEMP HEXTA	GET OTHER HALF CONVERT TO HEX AND PRINT	
925	1E49	A5 FC		LDA	TEMP	RESTORE BYTE IN A AND RETURN	
926 927	1E4B	60	;	RTS			
989 958	1E4C 1E4E	29 OF C9 OA	НЕХТА	AND CMP	#\$0F #\$0A	MASK HI 4 BITS	
930	1E50	18		CLC			
931 932	1E51 1E53	30 02 69 07		BMI ADC	HEXTA1 ⇔Ֆ07	ALPHA HEX	
933 934	1E55 1E57	69 30 4C A0 1E	HEXTA1	ADC JMP	#∄30 OUTCH	DEC HEX PRINT CHAR	
935		40 NO IC	;				
936 937			;		CHAR FROM T 1 FROM SUB (	TTY √ITH CHAR IN A	
938						ND Y RETURNED = FF	
939 940	1E5A	86 FD	, GETCH	STX	TMPX	SAVE X REG	
941 942	1E50 1E5E	A2 08 A9 01		LDX LDA	*\$08 *\$01	SET UP 8 BIT CNT	
		a ng tant ang					

						PA
CARD *			CAR		COD	
943 944 945 946 947 948 949 950 951 952	1E60 1E63 1E65 1E67 1E6A 1E6D 1E70 1E72 1E74 1E76	2C 40 17 D0 22 30 F9 20 D4 1E 20 EB 1E AD 40 17 29 80 46 FE 05 FE 85 FE	GET1 GET5 GET2	BIT BNE JSR JSR LDA AND LSR ORA STA	SAD GET6 GET1 DELAY DEHALF SAD ⇔\$80 CHAR CHAR CHAR	WAIT FOR START BIT DELAY 1 BIT DELAY 1/2 BIT TIME GET 8 BITS MASK OFF LOW ORDER BITS SHIFT RIGHT CHARACTER
953 954	1E78 1E7B	20 D4 1E CA		JSR DEX	DELAY	DELAY 1 BIT TIME
955 956 957	1E7C 1E7E	D0 EF 20 EB 1E	ţ	BNE JSR	GET2 DEHALF	GET NEXT CHAR EXIT THIS RTN
958 959 960 961 962 963	1E81 1E83 1E85 1E86 1E87	A6 FD A5 FE 2A 4A 60	GET6	LDX LDA ROL LSR RTS	TMPX CHAR A A	SHIFT OFF PARITY
263 964 965			;	INITI	ALIZATION F	OR SIGMA
966 967 968	1E88 1E8A	A2 01 86 FF	ÎNITS	LDX STX	\$\$01 MODE	SET KB MODE TO ADDR
969 970 971 972 973 974 975 976	1E8C 1E8E 1E91 1E93 1E96 1E98 1E98 1E90 1E90	A2 00 8E 41 17 A2 3F 8E 43 17 A2 07 8E 42 17 D8 78 60	INIT1	LDX STX LDX STX LDX STX CLD SEI RTS	*\$00 PADD *\$3F PBDD *\$07 SBD	FOR SIGMA USE SADD FOR SIGMA USE SBDD ENABLE DATA IN OUTPUT
979 980 981 982			;	XIS	1 CHAR CH PRESERVED PRINTS 1	Y RETURNED = FF
983 984 985 986 987 988 989 989 990 991	1EB2	85 FE 86 FD 20 D4 1E AD 42 17 29 FE 8D 42 17 20 D4 1E A2 08	OUTCH	STA STX USR UDA AND STA USR UDX	SBD ⇔\$FE SBD DELAY ⇔\$08	10∕11 BIT CODE SYNC START BIT
992 993 994	1EB7		OUT1	LDA AND LSR	SBD ⇔\$FE CHAR	DATA BIT

CARD * 995 996 997 998 999 1000 1001 1002 1003 1004 1005	LDC 1EBB 1EC0 1EC3 1EC4 1EC6 1EC9 1ECB 1ECE 1ED1 1ED3	CODE 69 00 8D 42 20 D4 CA D0 EE AD 42 09 01 8D 42 20 D4 A6 FD 60	17 1E 17 17	CARI	) ADC STA JSR DEX BNE LDA STA JSR LDX RTS	*\$00 SBD DELAY OUT1 SBD *\$01 SBD DELAY TMPX	STOP BIT STOP BIT RESTORE INDEX
1006 1007 1008 1009				;		1 BIT TIME FERMEND BY 1	DETCPS
1010 1011 1012 1013	1ED4 1ED7 1EDA 1EDD	AD F3 8D F4 AD F2 38	17	DELAY	LDA STA LDA SEC	CNTH30 TIMH CNTL30	THIS LOOP SIMULATES THE DETCPS SECTION AND WILL DELAY 1 BIT TIME
1014 1015 1016 1017 1018 1019	1EDE 1EE0 1EE2 1EE5 1EE8 1EE8	E9 01 B0 03 CE F4 AC F4 10 F3 60		DE4 DE3	SBC BCS DEC LDY BPL RTS	≎\$01 DE3 TIMH TIMH DE2	
1020 1021 1022 1023 1024 1025 1026 1027 1028 1029	1EEB 1EEE 1EF1 1EF4 1EF5 1EF8 1EFA 1EFC	AD F3 8D F4 AD F2 4A 4E F4 90 E3 09 80 B0 E0	17	, ; DEHALF	LDA STA LDA LSR LSR BCC DRA BCS	CNTH30 TIMH CNTL30 A TIMH DE2 #\$80 DE4	DELAY HALF BIT TIME DOUBLE RIGHT SHIFT OF DELAY CONSTANT FOR A DIV BY 2
1030 1031 1032 1033 1034 1035 1036				;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;			DITION OF SSW P OR TTY MODE A = 0
1030 1037 1038 1039	1EFE 1F00	A0 03 A2 01		, АК :	LDY LDX	#\$03 #\$01	3 ROWS Digit 0
1039 1040 1041 1042 1043	1F02 1F04 1F07 1F08	A9 FF 8E 42 E8 E8	17	, DNEKEY AK1	LDA STX INX INX	⇔3FF SBD	DUTPUT DIGIT Get NXT Digit
1043 1044 1045 1046	1F08 1F09 1F0C 1F0D	2D 40 88 D0 F5	17		AND DEY BNE	SAD AK1	INPUT SEGMENTS

CARD #	LOC	CODE	CAR	D		
1047			;			
1048	1F0F	A0 07		LDY	<b>*\$</b> 07	
1049	1F11	8C 42 17		STY	SBD	
1050			;			
1051	1F14	09 80		ORA	*\$80	
1052	1F16	49 FF		EOR	#\$FF	
1053	1F18	60		RTS		
1054			;			
1055			;	SUB	OUTPUT TO 7	SEGMENT DISPLAY
1056			;			
1057	1F19	AO 00	SCAND	LDY	*\$00	GET DATA SPECIFIED
1058	1F1B	B1 FA		LDA	(POINTL),Y	BY POINT
1059	1F1D	85 F9		STR	INH	SET UP DISPLAY BUFFER
1060	1F1F	A9 7F	SCANDS	LDA	<b>#</b> \$7F	CHANGE SEG
1061	1F21	8D 41 17		STA	PADD	ΤΟ ΟυΤΡυΤ
1062			;			
1063	1F24	A2 09		LDX	*\$09	INIT DIGIT NUMBER
1064	1F26	A0 03		LDY	<b>*\$</b> 03	OUTPUT 3 BYTES
1065			;			
1066	1F28	B9 F8 00	SCAND1	LDA	INL,Y	GET BYTE
1067	1F2B	48		LSR	A	GET MSD
1068	1F2C	4A		LSR	Ä	
1069	1F2D	4A		LSR	A	
1070	1F2E	4A		LSR	A	
1071	1F2F	20 48 1F		JSR	CONVD	DUTPUT CHAR
1072	1F32	B9 F8 00		LDA	INL,Y	GET BYTE AGAIN
1073	1F35	29 OF		AND	*\$0F	GET LSD
1074	1F37	20 48 1F		JSR	CONVD	OUTPUT CHAR
1075	1F3A	88		DEY		SET UP FOR NXT BYTE
1076	1F3B	DO EB		BNE	SCAND1	
1077	1F3D	8E 42 17		STX	SBD	ALL DIGITS DFF
1078	1F40	A9 00		LDĤ	** \$ 00	CHANGE SEG
1079	1F42	8D 41 17		STA	PADD	TO INPUTS
1080	1F45	40 FE 1E		JMP	АК	GET ANY KEY
1081			;			
1082			;	CONVE	RT AND DISPL	AY HEX
1083			;		BY SCAND ONL	
1084			;			
1085	1F48	84 FC	CONVD	STY	TEMP	SAVE Y
1086	1F4A	A8		TAY		USE CHAR AS INDEX
1087	1F4B	B9 E7 1F		LDA	TABLE,Y	LOOK UP CONVERSION
1088	1F4E	AO 00		LDY	*\$00	TURN OFF SEGMENTS
1089	1F50	80 40 17		STY	SAD	
1090	1F53	8E 42 17		STX	SBD	OUTPUT DIGIT ENABLE
1091	1F56	8D 40 17		STA	SAD	DUT PUT SEGMENTS
1092			;			
1093	1F59	A0 7F		LDY	#\$7F	DELAY 500 CYCLES APPROX.
1094	1F5B	88	CONVD1			
1095	1F5C	DO FD		BNE	CONVD1	
1096			;			
1097	1F5E	E8		INX		GET NEXT DIGIT NUM
1098	1F5F	E8		INX		ADD 2

		CODE A4 FC 60	CAR);	D LDY RTS	TEMP	RESTORE Y
1101 1102 1103					SUB TO INC	REMENT POINT
1104 1105 1106 1107 1108	1F63 1F65 1F67 1F69	E6 FA D0 02 E6 FB 60	INCPT INCPT2	BNE INC	POINTL INCPT2 POINTH	
1109 1110 1111 1112 1113			;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	RETUR	EY FROM KEY Y WITH A≕KE 15 THEN ILI	
1114 1115 1116	1F6A 1F6C 1F6E	A2 21 A0 01 20 02 1F	GETKEY GETKE5	LDY JSR	#\$21 #\$01 DNEKEY	GET 1 ROW
1117 1118 1119	1F71 1F73 1F75	DO 07 EO 27 DO F5		CPX	KEYIN #\$27 GETKE5	A=O NO KEY TEST FOR DIGT 2
1120 1121	1F77 1F79	A9 15 60		LDA RTS	*\$15	15=NO KEY
1122 1123 1124 1125	1F7A 1F7C 1F7D 1F7F	A0 FF 0A B0 03 C8	KEYIN KEYIN1	LDY ASL BCS INY	⇔\$FF A KEYIN2	SHIFT LEFT UNTIL Y=KEY NUM
1126 1127	1F80 1F82	10 FA 8A	KEYIN2	BPL TXA	KEYIN1	
1128 1129 1130 1131	1F83 1F85 1F86 1F87	29 OF 4A AA 98		AND LSR TAX TYA	⇔\$OF A	MASK MSD DIV BY 2
1132 1133 1134	1F88 1F8A 1F8B	10 03 18 69 07	КЕҮІМЗ	BPL CLC ADC	KEYIN4 ⇔\$07	MULT (X-1) TIMES A
1135 1136 1137	1F8D 1F8E 1F90	CA DO FA 60	KEYIN4		KEYINS	
1138 1139 1140			; ; ;	SUB TI	З СОМРИТЕ С	HECK SUM
1141 1142 1143 1144 1145 1145 1146 1147 1148	1F91 1F92 1F94 1F96 1F98 1F98 1F98	18 65 F7 85 F7 A5 F6 69 00 85 F6 60	с́нк ;	CLC ADC STA LDA ADC STA RTS	CHKSUM CHKSUM CHKHI ⇔\$00 CHKHI	
$1149 \\ 1150$			;		HEX CHAR'S INL AND INH	

CARD #	LOC	CODE	CAR	D		
1151			;	X PRE	SERVED Y	RETURNED = 0
1152				NON H	EX CHAR WI	LL BE LOADED AS NEAREST HEX EQU
1153			;			
1154	1F9D	20 5A 1E	GETBYT	JSR	GETCH	
1155	1FA0	20 AC 1F		JSR	PACK	
1156	1FA3	20 5A 1E		JSR	GETCH	
1157	1FA6	20 AC 1F		JSR	PACK	
1158	1FA9	A5 F8		LDA	INL	
1159	1FAB	60		RTS		
1160			;			
1161			;	SHIFT	CHAR IN A	ΙΝΤΟ
.162			;		ND INH	
163			;			
164	1FAC	C9 30 ~~	PACK	CMP	*\$30	CHECK FOR HEX
165	1FAE	30 1B		BMI	UPDAT2	
.166	1FB0	C9 47		CMP	#\$47	NOT HEX EXIT
1167	1FB2	10 17		BPL	UPDAT2	
1168	1FB4	C9 40	HEXNUM	CMP	*\$40	CONVERT TO HEX
1169	1FB6	30 03		BMI	UPDATE	
1170	1FB8	18	HEXALP	CLC		
1171	1FB9	69 09		ADC	<b>*\$</b> 09	
1172	1FBB	2A	UPDATE	ROL	Ĥ	
1173	1FBC	2A		ROL	A	
1174	1FBD	2A		ROL	A	
1175	1FBE	2A		ROL	A	
1176	1FBF	A0 04		LDY	<b>*</b> \$04	SHIFT INTO I/O BUFFER
1177	1FC1	28	UPDAT1	ROL	Ĥ	
1178	1FC2	26 F8		ROL	INL	
1179	1FC4	26 F9		ROL	INH	
1180	1FC6	88		DEY		
1181	1FC7	D0 F8		BHE	UPDAT1	
1182	1FC9	A9 00		LDA	⇔\$00	A=0 IF HEX NUM
1183	1FCB	60	UPDAT2	RTS		
1184			;			
1185	1FCC	A5 F8	OPEN	LDA	INL	MOVE I/O BUFFER TO POINT
		85 FA		STA	POINTL	
1187	1FD0	A5 F9		LDA	INH	TRANSFER INH- POINTH
1188	1FD2	85 FB		STA	POINTH	
1189	1FD4	60	_	RTS		
1190			i.			
1191			j			
1192			,	енр П	F SUBROUTI	MES -

•

CARD #	LDC	CODE	CARI	)		
1194 1195			; ;	TABLES		
1196		00	;		2 M T 12 2	
1197 1197	1FD5 1FD6	00	ТОР	.BYTE \$00,\$00,\$00,\$00,\$00,\$00,\$00,\$0A,\$0D,	. <b>911</b> K.	
1197 1197	1FD7 1FD8	00 00				
1197	1FD9	00				
1197 1197	1FDA 1FDB	00 0A				
1197	1FDC	0 D				
1197 1198	1FDD 1FE0	4D 49 4B 20		.BYTE / /,\$13,/RRE/,/ /,\$13		
1198	1FE1	13				
1198 1198	1FE2 1FE5	52 52 45 20				
1198 1199	1FE6	13				
1199 1200			3	TABLE HEX TO 7 SEGMENT		
1201 1202	1FE7	BF	; TABLE	0 1 2 3 4 5 6 7 .BYTE \$BF,\$86,\$DB,\$CF,\$E6,\$ED,\$FD,\$87		
1202	1FE8	86				
1202 1202	1FE9 1FEA	DB CF				
1202	1FEB	E6				
1202 1202	1FEC 1FED	ED FD				
1202 1203	1FEE	87	ţ	8 9 A B C D E F		
1204	1FEF	FF	,	.BYTE \$FF, \$EF, \$F7, \$FC, \$B9, \$DE, \$F9, \$F1		
1204 1204	1FF0 1FF1	EF F7				
1204	1FF2	FC				
1204 1204	1FF3 1FF4	B9 DE				
1204 1204	1FF5 1FF6	F9 F1				
1604	11/0					
					PAGE	29
CARD #	LDC	CODE	. CARI	1		
1206 1207			5			
1208 1209			;			
1210			;	INTERRUPT VECTORS		
1211 1212	1FF7		;	★=\$1FFA		
1213	1FFA	1C 1C		.WORD NMIT		
1214 1215	1FFC 1FFE	22 1C 1F 1C	RSTENT IRQENT	.WARD RST .WARD IRQT		
1216				. END		

END OF MOS/TECHNOLOGY 650% ASSEMBLY VERSION 4 NUMBER OF ERRORS = 0, NUMBER OF WARNINGS = 0 PAGE 28

•

## SYMBOL TABLE

SYMBOL	VALUE	LINE DEFI	NED		CROS	S-REFE	RENCI	ES		
ACC ADDR ADDRM AK	00F3 1CBE 1CC8 1EFE	76 694 701 1037	587 687 673 1080	851						
AK1 CHAR CHK CHKH	1F04 00FE 1F91 17E8	1041 90 1141 97	1046 950 734 158	951 738 265	952 741 289	748 299	984 808 301	814	899	905
СНКНІ СНКЦ	00F6 17E7	82 96	730 156	755 262	782 288	799 297	819 298	1144	1146	
CHKSUM	00F7	83	729	758	783	801	821	1142	1143	
СНКТ СНТ1	194C 1982	295 336	234 344	237	242	244	256	308		
CHT2 CHT3	198E 1991	341 342	338 340							
CLEAR	1064	645	803	836						
CLKKT CLKRDI	1747 1747	65 66	**** 355	361	378	384	498	505		
CLKRDT	1746	67	459	471						
CLK1T CLK64T	1744 1746	62	358	364	381	387	501	508		
CLK8T	1746	64 63	461 ****	473						
CNTH30	17F3	101	613	622	1010	1022				
CNTL30	17F2	100	625	1012						
CONVD	1F48	1085	1071	1074						
CONVD1	1F5B	1094	1095							
CRLF	1E2F	908	640	785	859					
DATA	1CA8	680	++++							
DATAM	1CCC	704	675							
DATAM1	1CCE	705	702							
DATAM2	1CD0	706 686	699 200							
DATA1 DATA2	1CB0 1CC3	697	698 692							
DEHALF	1EEB	1022	947	956						
DELAY	1ED4	1010			986	990	997	1003		
DETCPS	1C2A	612	++++							
DET1	1031	615	617							
DETS	1042	623	621							
DET3	1C3A	619	624							
DES	1EDD	1013	1018	1027						
DE3	1EE5	1017	1015							
DE4 DUMP	1EDE 1D42	1014 778	1029 873							
DUMPT	1800	121	oro ++++							
DUMPT1	1814	131	134							
DUMPT2	1833	148	177							
DUMPT3	1854	163	166							
DUMPT4	1865	173	152							
DUMPV	1E01	873	867							
DUMP 0	1D48	781	826							
DUMP1	1D4E	785	++++							

SYMBOL	VALUE	LINE	DEFIN	ED	CROSS-REFERENCES							
DUMP2 DUMP3 DUMP4 EAH	1D86 1D86 1D78 17F8		811 826 805 106	817 824 792 151	791							
EAL FEED FEED1	17F7 1E07 1E12		105 876 882	149 861 880	789							
GETBYT GETCH	1F9D 1E5A		1154 940	732 648	736 725	739 1154	746 1156	754	757	770		
GETK GETKEY	1C8D 1F6A		667 1114	<b>****</b> 667								
GETKE5	1F6C		1115	1119								
GET1 GET2	1E60 1E6D		943 948	945 955								
GET5	1E6A		947	627								
GET6 GOEXEC	1E87 1DC8		962 841	944 711	865							
60V	1CD9		711	679								
HEXALP HEXNUM	1FB8 1FB4		$\frac{1170}{1168}$	**** ****								
HEXOUT HEXTA	196F 1E4C		323 928	314 922	316 924							
HEXTA1	1E55		933	931								
HEX1 ID	1978 17F9		328 107	326 140	224	226						
INCPT	1F63		1104	708	749	815	938					
INCPT2 INCVEB	1F69 19EA		1107 397	$\frac{1105}{176}$	258							
INCVE1 INH	19F2 00F9		$\frac{400}{85}$	398 647	780	oor	1059	1170	1107			
INITS	1E88		966	600	700 609	060	10.02	1112	110(			
INIT1 INL	1E8C 00F8		969 84	636 646	779	823	885	1066	1072	1158	1178	1185
INTVEB	1932		281	123	185					* *		
IRQENT IRQP27	1FFE 1BFE		1215 519	++++ ++++								
IRQT IRQV	101F 17FE		604	1215 604								
KEYIN	1F7A		1122	1117								
KEYIN1 KEYIN2	1F7C 1F82		1123 1127	1126 1124								
KEYIN3 KEYIN4	1F8A 1F8D		1133 1135	1136 1132								
LOAD	1CE7		725	727	762	874						
LOADER LOADE1	1D3E 1D3B		771 770	759 756								
LOADS	1CEE		728	****								
LOADT LOADT4	1873 18B5		183 216	231 221								
LOADTS LOADT6	18D7 18EC		233 241	225 230	558							
LOADT7	18F8		247	239	259							
LOADT8 LOADT9	1915 1929		261 270	250 252	263	266						

SYMBOL	VALUE	LINE DEFIN	ED	(	CROSS-	REFER	ENCES					
LDADV LDAD10	1E04 192B	874 271	869 268									
LOAD11 LOAD12	18C2 190F	223	218									
LOAD13	190F 18FA	258 248	182 254									
LOADS	1 D 0 E	746	751									
LOAD3	1 D 1 D	754	744									
LOAD7	1 D2E	764	****									
LOAD8	1D30	765	772									
MODE MODIFY	00FF 1E15	91 •••4	686 863	705	967							
NMIENT	1FFA	884 1213	000 ++++									
NMIP27	1 BFA	517	++++									
NMIT	1010	603	1213									
NMIV	17FA	111	603									
ONE	199E	353	336	339								
ONEKEY	1F02	1040	1116	<u> </u>								
ONE1 ONE2	19A1 19B0	355 361	356 362	368								
OPEN	1FCC	1185	796	828								
OUTBT	1961	309	141	157	159							
DUTBTC	195E	308	144	146	174							
DUTCH	1EA0	984	787	910	934							
OUTCHT OUTSP	1978	333	132	138	155	164						
OUTSF	1E9E 1EB4	983 992	831 999	835								
PACK	1FAC	1164	651	1155	1157							
PACKT	1800	413	251	405	407							
PACKT1	1A0F	421	418									
PACKT2	1815	426	429									
PACKT3 PADD	1822 1741	4 <u>3</u> 3 59	414 970	416 1061	1079							
PBDD	1743	57 61	128	496	972							
PCCMD	1 CDC	717	671	,	1 haan							
PCH	00F0	73	594	719								
PCL	00EF	72	591	717								
PLLCAL	196B	493	517	518	519							
PLL1 PLL2	1875 1884	498 505	499 506	511								
POINTH	00FB	87	170	272	595	696	720	737	790	843	881	897
				1188						·		
POINTL	00FA	86	169	271	592	688	691	695	718	740	747	788
,			812	833	845	877	879	886	900	1058	1104	1186
PREG PRTBYT	00F1 1E3B	74	589	847	000	007	010	000	000	004	~~~	0.04
PRTPNT	1E3B 1E1E	917 897	795 797	800 809	802 830	807	813	820	855	834	898	901
PRTST	1E31	909	642	767	912							
PRT1	1E3A	913	++++									
RDBIT	1841	457	200	441	458							
RDBIT2	1A53	467	468									
RDBIT3 RDBIT4	1A50 1A63	464 476	465 477									
RDBIT4	19F3	475 404	477 223	233	236	241	243	261	264			
RDBYT2	19F9	406	****	الما الما مما	اسا اس سما	⊾т⊥	640	-01	<u> </u>			
RDCHT	1824	439	209	216	248	404	406					
RDCHT1	1829	441	446									

SYMBOL	VALUE	LINE DEFINED			CROSS-REFERENCES								
READ RST RSTENT RSTP27 RSTV RTRN SAD SAH SAL SAL	106A 1022 1FFC 1BFC 17FC 1DC2 1740 17F6 17F5 1000	648 606 1214 518 112 838 58 104 103 587	870 1214 **** *** 859 615 145 143 ***	887 623 283 281	638	660	943	948	1044	1089	1091		
SAVE1	1005	590	****										
SAVE2 SAVX	1C0F 17E9	596 98	**** 198 430	201 439	202 442	203 443	204 444	333 448	334 451	345	346	427	
SBD	1742	60	430 126 510 1049	195 766 1077	360 974	366 987	383 989	389 992	457	467 1000	494 1002	503 1041	
SCAN SCAND SCANDS	1 DDB 1 F 1 9 1 F 1 F	854 1057 1060	652 657	662	664								
SCAND1 SHOW SHOW1	1F28 1DAC 1DAF	1066 829 830	1076 839 643	885									
SPACE SPUSER START	1DA9 00F2 1C4F	828 75 636	855 599 171	608 273	841 601	616	658	661	669	706	709	721	
STEP STV SYNC SYNC1 SYNC2	1CD3 1DFE 1891 1896 18AB	708 872 197 200 209	768 677 857 211 206 213	872 220									
TAB TABLE	1871 1FE7	182 1202	189 1087	191									
TEMP TIMH TMPX TOP TTYKB	00FC 17F4 00FD 1FD5 1C77	88 102 89 1197 657	940 909 639	958 650		923 1023 1004		1085	1099				
TTYKB1 UPDATE UPDAT1 UPDAT2 VEB	1C7C 1FBB 1FC1 1FCB 17EC	659 1172 1177 1183 99	122	665 1167 148	150	173		188	190	192	235	238	
XREG YREG ZRO ZRO1 ZRO2	00F4 00F5 19C4 19C7 19D6	77 78 376 378 384	257 597 596 341 379 385	282 849 850 342 391	284	286	397	399					

INSTRUCT	гіан сі	тиис				
INSTRUCT ADC AND ASL BCS BER BNIE BNIE BNIE BNIE BNIE BNIE BNIE BNIE	FION C	IUNT 13 97 45 26 12 94 15 0 0 81 0 0 81 0 0 81 0 0 81 0 0 81 0 0 81 0 0 81 0 0 81 0 0 81 0 22 0 65 05 181 285 20 185 185 185 185 185 185 185 185		·		
TYA * SYMBOLS * LINES = STOP		4 <li>Imit</li>	#		= 1690 646 (L)	

