


All values shown in this catalogue are subject to change for product improvement.

The information, diagrams and all other data included herein are believed to be correct and reliable. However, no responsibility is assumed by Mitsubishi Electric Corporation for their use, nor for any infringements of patents or other rights belonging to third parties which may result from their use.

## LINEAR ICs for VIDEO SYSTEMS

## MITSUBISHI VIDEO ICs

 CONTENTS1 INDEX AND GENERAL INFORMATION
Type Designation Table ..... 1-3
Circuit Functions ..... 1-4
TV IC Applications ..... 1-6
Ordering Information ..... 1-6
Package Outlines ..... 1-8
Quality Assurance And Reliability Testing ..... 1-13
2 LINEAR ICs for VIDEO SYSTEMS
M51231P Touch-Type Electronic Channel Selector ..... 2-3
M51232P Touch-Type Electronic Channel Selector ..... 2-7
M51233P Soft-Type Electronic Channel Selector ..... 2-11
M51240P 6-Function Remote Control Receiver ..... 2-16
M51242P 3-Function Remote Control Receiver ..... 2-22
M51251P TV Voltage Synthesizer ..... 2-26
M5134P TV AFT Circuit ..... 2-32
M51342P TV Game Modulator ..... 2-36
M5135P TV AFT Circuit ..... 2-40
M51356P TV IF System ..... 2-43
M51360L TV Video IF System ..... 2-50
M51375P TV Sound IF Demodulator ..... 2-52
M51378L TV Audio IF Demodulator ..... 2-56
M51380P, M51381P TV Video Signal Processor ..... 2-59
M51382P TV Video Signal Processor ..... 2-62
M51393AP PAL Video Chroma System ..... 2-64
M51395AP PAL Video Chroma System. ..... 2-66
M51397AP SECAM Chroma System ..... 2-68
M51401P VTR Servo Control Circuit ..... 2-69
M5143P TV Sound IF Demodulator ..... 2-73
M5144P TV Sound IF Demodulator ..... 2-77
M5169P TV Video Detector. ..... 2-81
M5183P TV Video IF Amplifier. ..... 2-84
M5185P TV Video IF Signal Processor ..... 2-87
M5186P/AP TV Video IF Signal Processor. ..... 2-91
M5187P SECAM TV VIF Signal Processor ..... 2-95
M5190P NTSC System Color TV Color Signal Processor ..... 2-99
M5192P NTSC System Color TV Color Signal Demodulator ..... 2-102
M5193P NTSC System Color TV Color Signal Processor ..... 2-106
M5194P/AP PAL System Color TV Signal Processor ..... 2-110
M5195P TV Video Signal Processor \& SYNC Separator ..... 2-113
M5196P SECAM Chroma System ..... 2-117
3 DIGITAL ICs for VIDEO SYSTEMS
M50110XP, M50115XP 30~120-Function Remote-Control Transmitters ..... 3-3
M50111XP , M50116XP , M50117XP 30~120-Function Remote-Control Receiver ..... 3-9
M50118P Voltage Synthesizer ..... 3-15
M50119P Remote-Control Transmitter for TV Receivers Equipped with Teletext and Viewdata Systems ..... 3-26
M50120P Remote-Control Receiver IC for the Teletext and Viewdata Systems ..... 3-31
M54452P $\quad 1 / 64$ High-Speed Divider with TTL Output ..... 3-38
M54454P $\quad 1 / 256$ High-Speed Divider with TTL Output ..... 3-41
M54456P 1/64 High-Speed Divider with ECL Output ..... 3-44
M54457P $\quad$ 1/256 High-Speed Divider with ECL Output ..... 3-47
M54462P $\quad 1 / 64,1 / 256$ High-Speed Divider ..... 3-50
M54463P $\quad 1 / 128$ High-Speed Divider with ECL Output ..... 3-52
M54817P VTR Synchronous Signal Generator ..... 3-55
M54818L 1/59718 VTR Divider ..... 3-58
M54819L Presettable Divider ..... 3-60
M58478P , M50121P , M50122P 17-Stage Oscillator/Divider ..... 3-62
M58479P , M58482P CMOS Counter/Timers ..... 3-66
M58480P , M58484P 30-Function Remote-Control Transmitters ..... 3-70
M58481P 30-Function Remote-Control Receivers ..... 3-74
M58485P 29-Function Remote-Control Receivers ..... 3-78
M58486AP Voltage Synthesizer ..... 3-82
M58487P 22-Function Remote-Control Receivers ..... 3-92
M58487AP 24-Function Remote-Control Receivers ..... 3-96
M5C6847P-1 Video Display Generator ..... 3-100
M5G1400P 1400-Bit (100-Word by 14-Bit) Electrically Alterable ROM ..... 3-110
M5L8279P,P-5 Programmable Keyboard/Display Interface ..... 3-114
Contact Address for Further Information

MITSUBISHI VIDEO ICs TYPE DESIGNATION TABLE

| Type | Page | Type | Page | Type | Page |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ■ LINEAR ICs |  | M5194P/AP | 2-110 | M58487P | 3-92 |
| M51231P | 2-3 | M5195P | 2-113 | M58487 AP | 3-96 |
| M51232P | 2-7 | M5196P | 2-117 | M5C6847P-1 | 3-100 |
| M51233P | 2-11 | - DIGITAL ICs |  | M5G1400P | 3-110 |
| M51240P | 2-16 | M50110XP | 3-3 | M5L8279P, | 3-114 |
| M51242P | 2-22 | M50111 XP | 3-9 |  |  |
| M51251P | 2-26 | M50115XP | 3-3 |  |  |
| M5134P | 2-32 | M50116XP | 3-9 |  |  |
| M51342P | 2-36 | M50117 XP | 3-9 |  |  |
| M5135P | 2-40 | M50118P | 3-15 |  |  |
| M51356P | 2-43 | M50119P | 3-26 |  |  |
| M51360L | 2-50 | M50120P | 3-31 |  |  |
| M51375P | 2-52 | M50121P | 3-62 |  |  |
| M51378L | 2-56 | M50122P | 3-62 |  |  |
| M51380P | 2-59 | M54452P | 3-38 |  |  |
| M51381P | 2-59 | M54454P | 3-41 |  |  |
| M51382P | 2-62 | M54456P | 3-44 |  |  |
| M51393 AP | 2-64 | M54457P | 3-47 |  |  |
| M51395AP | 2-66 | M54462P | 3-50 |  |  |
| M51397 AP | 2-68 | M54463P | 3-52 |  |  |
| M51401P | 2-69 | M54817P | 3-55 |  |  |
| M5143P | 2-73 | M54818L | 3-58 |  |  |
| M5144P | 2-77 | M54819L | 3-60 |  |  |
| M5169P | 2-81 | M58478P | 3-62 |  |  |
| M5183P | 2-84 | M58479P | 3-66 |  |  |
| M5185P | 2-87 | M58480P | 3-70 |  |  |
| M5186P/AP | 2-91 | M58481P | 3-74 |  |  |
| M5187P | 2-95 | M58482P | 3-66 |  |  |
| M5190P | 2-99 | M58484P | 3-70 |  |  |
| M5192P | 2-102 | M58485P | 3-78 |  |  |
| M5193P | 2-106 | M58486AP | 3-82 |  |  |

## CIRCUIT FUNCTIONS

| TYPE No． |  |  | $\begin{aligned} & \text { U } \\ & \text { O } \\ & \underline{4} \\ & \hline \end{aligned}$ | U <br>  |  |  | $\begin{aligned} & \stackrel{\leftarrow}{山} \\ & \frac{4}{\omega} \end{aligned}$ | $\frac{\stackrel{7}{4}}{4}$ | $\begin{gathered} z \\ \vdots \\ U \\ w \\ 0 \\ 0 \\ Z \end{gathered}$ | $\begin{gathered} u \\ \sim \\ u \\ \vdots \\ i \\ i \end{gathered}$ | $\begin{aligned} & \text { 岗 } \\ & \stackrel{\rightharpoonup}{0} \\ & \text { O} \\ & \stackrel{\text { 口 }}{5} \end{aligned}$ |  |  |  |  |  | $\stackrel{\text { 呙 }}{\substack{4}}$ | 5 <br> 0 <br> 0 <br> 0 <br> ㄹ <br> $>$ | yOSSヨコO甘d כIS $\forall W D ษ H כ ~$ |  |  | $\begin{aligned} & \stackrel{\leftarrow}{山} \\ & \frac{\stackrel{u}{\omega}}{\square} \end{aligned}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M5134P |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| M5135P |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| M5183P |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| M5169P |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| M5185P |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| M5186P／AP |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| M5187P |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| M51360L |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| M51356P |  |  |  |  | 2 |  | H |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| M5195P |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | ． |  |  |  |  |  |  |  |  |  |
| M51380P |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| M51381P |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | － |  |  |  |  |  |  |  |
| M51382P |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | － |  |  |  |  |  |  |  |  |  |
| M5190P |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | ． |  |  |  |  |  |  |
| M5192P |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | ， |  |  |  |  |
| M5193P |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| M5194P／AP |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | － |  |  |  |  |
| M5196P |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | － |  |  |  |  |
| M51393P |  |  |  |  |  |  |  |  |  |  |  |  |  | ， |  | ． |  | ， |  |  | ． |  |  |  |  |
| M51395P |  |  |  |  |  |  |  |  |  |  |  |  |  | － | － |  |  |  |  |  |  |  |  |  |  |
| M51397P |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| M5143P |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| M5144P |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| M51375P |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| M51378L |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| M51231P |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| M51232P |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| M51233P |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 4． |  |
| M51240P |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| M51242P |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

- IC APPLICATION FOR COLOR TV SET



## For Second Source Products

Example:


Indicates the product is a Mitsubishi Electric integrated circuit.
Industrial/consumer
(Operating ambient temperature range is $\mathbf{- 2 0}$
to $75^{\circ} \mathrm{C}$, standard)
High-reliability type
CMOS
Linear circuit
TTL
10~19: Linear circuit
32~33: TTL (equivalent to the TI SN74 family)
41~47: TTL, others
48~49: $\left.\right|^{2} L$
84: CMOS
85: p-channel silicon gate MOS
86: p-channel aluminum gate MOS
87: n-channel silicon gate MOS
88: p-channel aluminum gate EDMOS
89: CMOS
so~s2: Shottky TTL
(equivalent to the TI SN74S family)
This group consists of a two-digit serial number to indicate the type of circuit within the series.

Consists of a single letter which indicates the difference of outer appearance or some part of the device specifications as listed below.
(1) For linear circuits, this is one letter of the alphabet, chosen in alphabetical order but not including 1 or 0 , which is used to flag devices for which parts of the specifications differ.
(2) For devices with identical specifications having only pin bending direction differences, an $R$ is assigned to this group.
(3) When this group designation is not required, the next group is shifted to the left to follow the group (4) immediately.
B: Resin sealed ceramic-type package
K: Low melting point glass sealed ceramic-type package
L: Plastic molded SIL (single in-line) package
P: Plastic molded DIL (dual in-line) package
S: Cermet package
T: Can sealed glass-metal package
(similar to the TO-5 package)
Y: Can sealed glass-metal package (similar to the TO-3 package)

## For Second Source Products



## PACKAGE CODE

Package style may be specified by using the following simplified alphanumeric code.
Example:


1: DIL without fin
2: Flat without fin
4: DIL without fin (improved)
4B: Shrink DIL without fin
10: DIL without fin and with quartz lid

TYPE 8P4 8-PIN MOLDED PLASTIC DIL


TYPE 8P5 8-PIN MOLDED PLASTIC SIL




TYPE 18P4 18-PIN MOLDED PLASTIC DIL


TYPE 22P1 22-PIN MOLDED PLASTIC DIL
Dimension in mm


TYPE 28P4 28-PIN MOLDED PLASTIC DIL




TYPE 42P1 42-PIN MOLDED PLASTIC DIL
Dimension in mm


## 1. INTRODUCTION

Recent years have seen rapid advancements in semiconductor integrated circuits in the areas of level of integration, speed, and other performance factors. Increasingly complex systems requiring higher reliability and the need to simplify assembly processes has resulted in a rapidly increasing demand for semiconductor integrated circuits. Accompanying this increased demand is the very serious problem of supplying customers with devices that operate with uniform quality. Mitsubishi Electric has developed the system of quality assurance described below as well as a system for controlling reliability, enabling the supply of highly reliable devices to customers. This system and the results of reliability testing will be described below in addition to an overview of the problems that face us in the future for the support of high semiconductor reliability.

## 2. QUALITY ASSURANCE SYSTEM

This system consists of a combination of design reliability and product quality and is summarized in Fig. 1, along with the procedures for evaluation of reliability.

### 2.1 Design Quality Assurance

This part of the quality assurance system is implemented by the following two methods.
(1) Investigations are performed of required device characteristics and quality by means of breadboarding with standardly available components.
(2) CAD technology is used to design the device according to established design standards.

### 2.2 Product Quality Assurance

Product quality assurance is implemented with the following controls and inspections.
(1) Environmental control
(2) Periodic inspection and preventative maintenance on equipment and measurement instruments used in design.
(3) Purchasing control
(4) Manufacturing process control
(5) Intermediate inspections: Wafer process and assembly
(6) Final inspections: Inspections of the finished product for outward appearance, dimensions, structure, and electrical characteristics to determine the device's pass or fail status.
(7) Quality assurance inspections: These inspections are performed from the standpoint of the end user to provide an overall verification of quality to judge whether the device will be placed in stock. The following groups of categories are used in this type of inspection:
Group A: Tests of outward appearance, markings and electrical characteristics
Group B: Tests of environmental mechanical life.

Group C: Reliability tests of samples made from lots that have passed the Group A and Group B tests. Testing is performed to determine life and includes environmental and mechanical testing and is performed every several months.

Table 1 Integrated Circuit Reliability Testing Categories and Conditions (examples)

| Group | Test category | Test conditions |
| :---: | :---: | :---: |
| 1 | Continuous operation | Maximum operating temperature for 1000h |
|  | High-temperature storage | Maximum storage temperature for 1000 h |
|  | Resistance to humidity (storage) | $65^{\circ} \mathrm{C}, ~ 95 \% \mathrm{RH}, ~ 500 \mathrm{Hrs}$ |
| 2 | Resistance to soldering heat | $260^{\circ} \mathrm{C}, ~ 10 \mathrm{Sec}$ |
|  | Thermal shock | $0 \sim 100^{\circ} \mathrm{C}, 15$ cycles, $10 \mathrm{~min} / \mathrm{cycle}$ |
|  | Temperature cycling | Minimum - Maximum storage temperature, 10 cycles $1 \mathrm{~h} /$ cycle |
| 3 | Solderability | $230^{\circ} \mathrm{C}, 5 \mathrm{~s}$, using rosin flux |
|  | Lead strength | Pulling: $340 \mathrm{~g}, 30 \mathrm{~s}$ <br> Bending: $225 \mathrm{~g}, \pm 30^{\circ}, 3$ times |
|  | Vibration | 20G in $X, Y$, and $Z$ directions, every 4 times, $100 \sim 2000 \mathrm{~Hz}, 4 \mathrm{~min} /$ cycle |
|  | Shock | $75 \mathrm{~cm}, 3$ times, on a wooden board, $Y_{1}$ direction |
|  | Constant acceleration | 20000G, $Y_{1}$ direction, 1 min |

Table 2 Integrated Circuit Failure Analysis Procedures

| Step | Description |
| :---: | :---: |
| (1) External inspection | - Insoection of the condition of the leads, plating, soldering and bonding <br> - Package material, sealing, and marking inspection <br> - Inspection of other specified external features <br> - Inspections using stereo and metallurgical microscopes, X-ray fluoroscopy, and fine leakage or gross leakage inspections are performed as required. |
| (2) Electrical inspection | - Determination of shorts, opens, and deteriorization in parameters by measurement of electrical parameters. <br> - Observation of characteristics by means of oscilloscope and curves tracers, including physical characteristics observed indirectly by means of electrical characteristics. <br> - If required, perform stress testing such as environmental and life testing. |
| (3) Internal inspection | - Open the package lid and optically inspect the device internally. <br> - Observation of the surface of the silicon chip <br> - When applicable, measurement of electrical characteristics using a probe. <br> - If required, the application of SEM, XMA, or IR microscanning |
| (4) Chip analysis | - Metallurgical inspection and analysis to supplement the internal inspection analysis <br> - Cross-sectioning of the chip <br> - Analysis of flaws in the oxide layer <br> - Analysis of flaws in the diffuision layer |

Fig. 1 Quality assurance system


## MITSUBISHI

# MITSUBISHI LINEAR ICs QUALITY ASSURANCE AND RELIABILITY TESTING 

### 2.3 Reliability Evaluation Testing Used from the Development Prototype Phase through the Mass Production Phase

To verify the quality as described in sections 2.1 and 2.2 above, reliability evaluation is performed at three different stages of a product's life, development prototype, preproduction, and mass production.

In the development prototype stage, after a product has passed primary tests it advances to the preproduction stage at which some quantity of product is produced, after which secondary testing is performed to verify that the quality and reliability observed in the prototype has been maintained. In the mass production stage, a verification of quality and reliability is again performed, using the above described quality assurance testing procedures.

## 3. RELIABILITY CONTROL

### 3.1 Reliability Testing

Reliability certification is controlled on a worldwide basis by the IEC and locally in Japan by the Reliability Center of Japan (RCJ), operating in accordance with JIS standards to certify quality.

At Mitsubishi Electric, reliability testing is performed in accordance with such standards as MIL-STD-883 and EIAJ-IC-121 and is summarized in Table 1.

### 3.2 Failure Analysis

To improve the reliability of integrated circuits, the causes of failures encountered in reliability and accelerated testing are sought to provide feedback information for the improvement of process technology and the manufacturing
function. Such failure analysis procedures are summarized in Table 2.
4. EXAMPLES OF RELIABILITY TEST AND

### 4.1 Reliability Test Results

Linear ICs are widely used in audio and TV equipment and have been used with high reliability in these applications. Table 3 shows an example of the results of life testing of such linear ICs.

### 4.2 Example of Failure Analysis Results

Accelerated testing under conditions more severe than those encountered in normal operation is used to observe failures caused by moisture, wire bonding failures, and those caused when surge voltages cause damage or failures of 'vapor-deposited aluminum conductors. Typical results are shown below.
(1) Failures Caused by Moisture

An example of the results of steam pressure testing performed to evaluate moisture resistance of a plastic molded package is shown in Fig. 2. The vapor-deposited aluminum conductor was dissolved by moisture which penetrated the package.


Fig. 2 Example of corrosion of an aluminum vapordeposited conductor (analyzed using a metallurgical microscope)

Table 3 Examples of Linear IC Endurance Test Results

| Application | Type No. | Package | Test category and conditions |  | Number of samples | Component hours | Number of failures | Type of failure |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Audio | M51011P | 14-pin plastic molded DIL | Operating life | $75^{\circ} \mathrm{C}$ | 45 | 45,000 | 0 |  |
|  |  |  | High-temperature storage | $125^{\circ} \mathrm{C}$ | 45 | 45,000 | 0 |  |
|  | M51521L | 8 -pin plastic molded SIL | Operating life | $75^{\circ} \mathrm{C}$ | 22 | 22,000 | 0 |  |
|  |  |  | High-temperature storage | $125^{\circ} \mathrm{C}$ | 22 | 22,000 | 0 |  |
|  | M51530L | 16-pin plastic molded ZIL | Operating life | $75^{\circ} \mathrm{C}$ | 22 | 22,000 | 0 |  |
|  |  |  | High-temperature storage | $125^{\circ} \mathrm{C}$ | 22 | 22,000 | 0 |  |
|  | M51516L | 9-pin plastic molded SIL | Operating life | $75^{\circ} \mathrm{C}$ | 48 | 48,000 | 0 |  |
|  |  |  | High-temperature storage | $125^{\circ} \mathrm{C}$ | 50 | 50,000 | 0 |  |
| TV | M5186P | 22-pin plastic molded DIL | Operating life | $75^{\circ} \mathrm{C}$ | 22 | 22,000 | 0 |  |
|  |  |  | High-temperature storage | $125^{\circ} \mathrm{C}$ | 22 | 22,000 | 0 |  |
|  | M5193P | 22-pin plastic molded DIL | Operating life | $75^{\circ} \mathrm{C}$ | 22 | 22,000 | 0 |  |
|  |  |  | High-temperature storage | $125^{\circ} \mathrm{C}$ | 22 | 22,000 | 0 |  |
|  | M 5195P | 16-pin plastic molded DIL | Operating life | $75^{\circ} \mathrm{C}$ | 22 | 22,000 | 0 |  |
|  |  |  | High-temperature storage | $125^{\circ} \mathrm{C}$ | 22 | 22,000 | 0 |  |
| Others | M51903L | 8-pin plastic molded SIL | Operating life | $75^{\circ} \mathrm{C}$ | 22 | 22,000 | 0 |  |
|  |  |  | High-temperature storage | $125^{\circ} \mathrm{C}$ | 22 | 22,000 | 0 |  |
|  | M51202L | 5-pin plastic molded SIL | Operating life | $75^{\circ} \mathrm{C}$ | 22 | 22,000 | 0 |  |
|  |  |  | High-temperature storage | $125^{\circ} \mathrm{C}$ | 22 | 22,000 | 0 |  |
|  | M51231P | 16-pin plastic molded DIL | Operating life | $75^{\circ} \mathrm{C}$ | 45 | 45,000 | 0 |  |
|  | M51848P | 8 -pin plastic molded DIL | Operating life | $75^{\circ} \mathrm{C}$ | 22 | 22,000 | 0 |  |
|  |  |  | High-temperature storage | $125^{\circ} \mathrm{C}$ | 22 | 22,000 | 0 |  |

## MITSUBISHI LINEAR ICs QUALITY ASSURANCE AND RELIABILITY TESTING

## (2) Wire Bonding Failures

Fig. 3 shows an example of a failure occuring during the operational temperature cycling testing for evaluating the reliability of the wire bonding of the ICs inner leads. The cause of this failure is thought to be the opening of an internal lead bond due to the difference in thermal expansion coefficients of metal and resin, resulting in stress being applied to the inner lead.


Fig. 3 Lift off of gold inner lead (analyzed using a metallurgical microscope)

Fig. 4 Surge destruction example (analyzed using a metallurgical microscope)


Fig. 6 Hot spot at the bonding head (analyzed using an infrared microscanner)

Fig. 5 Enlarged view of Fig. 4 aluminum bridge (analyzed using XAMA1K $\alpha$ )


Fig. 7 The junction of Fig. 6 after removal of aluminum (analyzed using a metallurgical microscope)

(3) Failures Due to Surge Voltages

Many integrated circuits fail in the field due to the application of surge voltages. Surge voltage margin tests have been performed to reproduce this type of failure to allow analysis of this type of destruction and development of suitable protection.

Examples of failures occuring during such tests are shown in Fig. 4~7. In Fig. 4 and 5, the presence of a bridge was verified by means of an X-ray microscanner, while the hot spot shown in Fig. 6 and 7 was verified using an infrared microscanner.
(4) Failures of Aluminum Vapor-Deposited Interconnections


Fig. 8 Electromigration of an aluminum interconnection (analyzed using an SEM)

Fig. 8 shows an open circuit vapor-deposited aluminum interconnection, in a high current density region, caused by the operating life test. This test is performed as a step stress test to investigate IC deteriorization and failure caused by temperature and voltage stresses. This phenomenon is due to aluminum electromigration, which is observed when high-current loads are applied to a vapor-deposited aluminum interconnection.

## 5. SUMMARY

We have discussed the concepts of the Mitsubishi Electric quality assurance system and reliability control methods. The demands for high reliability integrated circuits will be increasing in the future. To anticipate and meet these new, more severe demands, as a manufacturer of integrated circuits, Mitsubishi Electric is making efforts in the following areas:
(1) Cooperation with device users in establishing quality levels, including those for reliability.
(2) The establishment of thorough reliability testing centered on evaluation of wafer and assembly and the feedback of information gained in such testing to create design standards and product standards.
(3) Facilitation of the achievement of reliability by means of improvements in failure analysis and accelerated life testing methods.
(4) Establishment of a system of collecting data on failures in the field and the use of this data in improving reliability.
To improve IC reliability even further, Mitsubishi Electric is continuing to make efforts with the cooperation of its users in system design, setting of quality levels, performing of incoming inspections, controlling the assembly and adjustment phase of IC equipment production and in the collection of field data essential to the improvement of device reliability.

## DESCRIPTION

The M51231P is a semiconductor integrated circuit consisting of a touch-type selection control circuit. It is designed for use in color and black-and-white TV tuners and includes a touch amplifier, channel memory, display drive circuit, and up/down control circuit for each of four channels. In addition to use in TV circuits, it has applications in other consumer and industrial equipment for touch switch control.

## FEATURES

- High breakdown voltage output circuit . . . . . 45V (Rated)
- Can be cascaded to increase number of channels
- Built-in up/down shifting function
- Usable for remote control


## APPLICATION

Color and black-and-white TV, VTR, stereo and other radio receivers
RECOMMENDED OPERATING CONDITIONS
Supply voltage range ..... 5~7V
Rated supply voltage ..... 5 V

PIN CONFIGURATION (TOP VIEW)


PACKAGE OUTLINE
Dimensions in mm



16-pin plastic DIL package


ABSOLUTE MAXIMUM RATINGS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :--- | :--- | :--- | :---: | :---: |
| Vcc | Supply voltage |  | 10 | V |
| Vo | Output terminal breakdown voltage | Pins (4) (5) (6) (7) | 45 | V |
| 10 | Output load current | Pins (4) (5) (6) (7) | 50 | 700 |
| Pd | Power dissipation |  | mA |  |
| $\mathrm{K} \theta$ | Derating | $\mathrm{Ta} \geqq 25^{\circ} \mathrm{C}$ | mW |  |
| Topr | Operating temperature |  | $-20 \sim+75$ | $\mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ )

| Symbol | Parameter | Test conditions | Test Circuit | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| 1(10)- OFF | Circuit current | All channels off | (a) | 1.3 | 2.5 | 3.7 | mA |
| 1(10)-ON | Circuit current | Only 1 channel on | (a) | 3.7 | 6.7 | 10 | mA |
| 11 | Input current (pins(11), (12), (13), (14)) | Input amplifier not saturated | (a) |  |  | 0.35 | $\mu \mathrm{A}$ |
| 18 | Reset terminal (trigger current) |  | (a) | 0.55 | 0.74 | 0.95 | mA |
| 1 (15) | Channel lock terminal (trigger current) |  | (a) | 0.43 | 0.60 | 0.72 | mA |
| $V_{\text {CE }}$ | Output saturation voltage (pins(4), (5), (6), (7) |  | (a) |  |  | 120 | mV |
| ID | Output leakage current (pins (4), (5), (6), (7) |  | (a) |  |  | 5 | $\mu \mathrm{A}$ |
| Is | Shift trigger current (pins (1), (2)) |  | (a) | 0.37 | 0.57 | 0.77 | mA |
| $V$ (10) | Operating supply voltage |  |  | 4.5 | 5 | 8 | $\checkmark$ |
| $\partial \mathrm{V}_{\mathrm{CE}} / \partial \mathrm{T}$ | Output voltage temperature coefficient | $\mathrm{I}_{\mathrm{C}}=5 \mathrm{~mA}$ |  |  |  | 0.3 | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |

TEST CIRCUIT
(a)


TEST METHODS

| Sequence | Symbol | $S_{1}$ | $S_{2}$ | $S_{3}$ | $S_{4}$ | $S_{5}$ | $S_{6}$ | Test instrument |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 (10)-OFF | 5 | 3 | 1 | 3 | 1 | 5 | $A_{10}$ |
| 2 | 1 (1i)-ON | 1~4* | 1 | 1 | 3 | 1 | 5 | $A_{10}$ |
| 3 | 11 | 1~4* | 1 | 1 | 3 | 1 | 5 | A + |
| 4 | 18 | 1~4* | 1 | 2 | 3 | 1 | 5 | $\mathrm{A}_{8}$ |
| 5 | 1 (15) | 1~4* | 2 | 1 | 3 | 1 | 5 | $\mathrm{A}_{15}$ |
| 6 | $V_{\text {ce }}$ | 1~4* | 1 | 1 | 3 | 1 | 1-4* | $\mathrm{V}_{\text {ce }}$ |
| 7 | 1 D | 5 | 1 | 3 | 3 | 2 | 5 | ID |
| 8 | Is1 | 1-4* | 1 | 1 | 1 | 1 | 5 | $\mathrm{A}_{1}$ |
| 9 | Is2 | 1-4* | 1 | 1 | 2 | 1 | 5 | $\mathrm{A}_{1}$ |

[^0]

AMBIENT TEMPERATURE $\mathrm{T}_{\mathrm{a}}\left({ }^{\circ} \mathrm{C}\right)$

## APPLICATION EXAMPLE



## DESCRIPTION

The M51232P is a semiconductor integrated circuit consisting of a touch-type electronic channel selector designed for use in electronic tuners for color and black-and-white TV sets.

The M51232P consists of touch amplifiers, channel memories, display drivers and up/down shift circuits for each of 4 channels. It can also be used in various other types of consumer and industrial equipment.

## FEATURES

- Incorporates a high sensitivity PNP input circuit.
- The output circuit has a high breakdown voltage.

45V (max rated)

- The number of controllable channels can be increased by cascading multiple M51232Ps.
- Incorporates an up/down shift function.
- Compatible with remote control applications.


## APPLICATION

Color TVs, VTRs, radios, stereos, etc.
RECOMMENDED OPERATING CONDITIONSSupply voltage range$13 \sim 17 \mathrm{~V}$
Rated supply voltage ..... 15V

## PIN CONFIGURATION (TOP VIEW)





16-pin plastic DIL package


ABSOLUTE MAXIMUM RATINGS ( $T \mathrm{a}=25^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {cc }}$ | Supply voltage |  | 18 | V |
| $\mathrm{V}_{0}$ | Output terminal breakdown voltage | Pins (4) (5) (6) (7) | 45 | V |
| 10 | Output load current | Pins (4) (5) (6) (7) | 50 | mA |
| Pd | Power dissipation |  | 700 | mW |
| $\mathrm{K}_{\theta}$ | Derating | $\mathrm{Ta} \geqq 25^{\circ} \mathrm{C}$ | 7 | $\mathrm{mW} /{ }^{\circ} \mathrm{C}$ |
| Topr | Operating temperature |  | $-20 \sim+75$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS $\left(T_{a}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CO}}=15 \mathrm{~V}\right)$

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| 1(10)- OFF | Circuit current | All channels off | 3.5 | 5.5 | 8.50 | mA |
| 1 (10)-ON | Circuit current | Only 1 channel on | 6.4 | 10.5 | 17.0 | mA |
| 11 | Input current (pins (11), (12), (13), (14)) | Input amplifier not saturated |  |  | 0.35 | $\mu \mathrm{A}$ |
| 18 | Reset terminal (trigger current) |  | 0.55 | 0.74 | 0.95 | mA |
| 1 (15) | Channel lock terminal (trigger current) |  | 0.43 | 0.60 | 0.72 | mA |
| $V_{\text {CE }}$ | Output saturation voltage (pins (4), (5), (6), (7) | Load current $=5 \mathrm{~mA}$ |  |  | 120 | mV |
| 10 | Output leak current (pins (4), (5), (6), (7) |  |  |  | 5 | $\mu \mathrm{A}$ |
| Is | Shift trigger current (pins (1), (2)) |  | 0.37 | 0.57 | 1.00 | mA |
| V (10) | Operating supply voltage |  | 12.0 | 15.0 | 18.0 | $\checkmark$ |
| $\partial V_{C E} / \partial T$ | Output voltage temperature coefficient | Load current $=5 \mathrm{~mA}$ |  |  | 0.3 | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |

## TEST CIRCUIT



TEST METHODS

| Sequence | Symbol | $\mathrm{S}_{1}$ | $S_{2}$ | $\mathrm{S}_{3}$ | $S_{4}$ | $\mathrm{S}_{5}$ | $\mathrm{S}_{6}$ | Test instrument |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 (10)-OFF | 5 | 3 | 1 | 3 | 1 | 5 | $A_{10}$ |
| 2 | 1 (10)-ON | 1-4* | 1 | 1 | 3 | 1 | 5 | $\mathrm{A}_{10}$ |
| 3 | 11 | 1~4* | 1 | 1 | 3 | 1 | 5 | A+ |
| 4 | $1(8)$ | 1~4* | 1 | 2 | 3 | 1 | 5 | $\mathrm{A}_{8}$ |
| 5 | 1 (15) | 1-4* | 2 | 1 | 3 | 1 | 5 | $\mathrm{A}_{15}$ |
| 6 | $V$ ce | 1~4* | 1 | 1 | 3 | 1 | 1~4* | $\mathrm{V}_{\text {CE }}$ |
| 7 | 1 D | 5 | 1 | 3 | 3 | 2 | 5 | 1 D |
| 8 | Is1 | 1-4* | 1 | 1 | 1 | 1 | 5 | $\mathrm{A}_{1}$ |
| 9 | IS2 | 1~4* | 1 | 1 | 2 | 1 | 5 | $\mathrm{A}_{1}$ |

[^1]

## APPLICATION EXAMPLE

8-channel touch selector circuit


## DESCRIPTION

The M51233P is a semiconductor integrated circuit consisting of a soft-type electroric channel selector. It is designed for use in color TV and radio receiver electronic tuners for selection of up to 12 channels. The circuit is housed in a 22 -pin plastic DIL package.

## FEATURES

- Built-in Zener diode voltage regulation $\qquad$ 5.5V (typ
- Low power consumptir $\cap$...... $I_{c c}=20 \mathrm{~mA}$, typical (including 10 mA Zener current)
- Up/down shifting
- Built-in channel shift oscillator
- Built-in initialization circuit
- Built-in AFT defeat pulse driver (open collector output)
- Common input/output pins


## APPLICATION

TV and audio equipment

## RECOMMENDED OPERATING CONDITIONS

Rated supply voltage $I_{\mathrm{cc}}=30 \mathrm{~mA}$

## PIN CONFIGURATION (TOP VIEW)



## PACKAGE OUTLINE

Dimensions in mm



ABSOLUTE MAXIMUM RATINGS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$, unless othervise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| I cc | Circuit current |  | 70 | mA |
| $V_{D(1)}$ | Pin (1) reverse DC voltage |  | 45 | V |
| $V_{D(i)}$ | Input/output pin reverse DC voltage | $\operatorname{Pin}(1)(i=2 \sim 13)$ | 45 | V |
| $V_{D(14)}$ | Pin (18) reverse DC voltage |  | 30 | V |
| $\mathrm{V}_{\mathrm{P}(1)}$ | Pin (1) reverse pulse voltage | Pulse width $5 \mu \mathrm{~s}$ | 60 | $\checkmark$ |
| $V_{P(i)}$ | Input/output pin reverse pulse voltage | Pulse width $5 \mu \mathrm{~s}$, pin (i) $(i=2 \sim 13)$ | 60 | V |
| $\mathrm{I}_{\mathrm{D}(\mathrm{i})}$ | Input/output pin DC current | Pin (i) $(i=2 \sim 13)$ | 50 | mA |
| $I_{\text {D(8) }}$ | Pin (18) DC current |  | 10 | mA |
| $V_{D(14)}$ | Pin (14) $D C$ voltage |  | V (20) | $\checkmark$ |
| $V_{D(15)}$ | Pin (15) DC voltage |  | $V$ (29) | $\checkmark$ |
| $V_{D(6)}$ | Pin (16) DC voltage |  | $V$ (2) | $\checkmark$ |
| $V_{D(17)}$ | Pin (17) DC voltage | $1 \mathrm{k} \Omega$ between applied voltage and pin (17) | $V$ (2) | $\checkmark$ |
| $V_{D(1)}$ | Pin (19) DC voltage | $1 \mathrm{k} \Omega$ between applied vol tage and pin (19) | $V$ (20) | V |
| $\mathrm{V}_{\mathrm{D}}(21)$ | Pin (21) DC voltage |  | $V$ (20) | $\checkmark$ |
| $\mathrm{I}_{\mathrm{D}(1)}$ | Pin (1) DC current |  | 10 | mA |
| Pd | Power dissipation |  | 1.4 | W |
| $\mathrm{K}_{\theta}$ | Derating | $\mathrm{Ta} \geqq 25^{\circ} \mathrm{C}$ | 14 | $\mathrm{mW} /{ }^{\circ} \mathrm{C}$ |
| Topr | Operating temperature |  | $-20 \sim+75$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

Note. V(20) is the voltage at pin (20)

ELECTRICAL CHARACTERSTICS $\left(T a=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.8 \mathrm{~V}\right)$

| Symbol | Parameter |  | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| 1 (29) OFF | Circuit current (off) |  |  |  | 3.0 | 6.5 | 13.0 | mA |
| 1 (2) ON | Circuit current (on) |  |  | 4.5 | 9.7 | 20.0 | mA |
| $\mathrm{V}_{\text {CE (1) }}$ | Pin (1) saturation voltage |  |  |  |  | 700 | mV |
| $V_{(2)}$ | Pin (2) trigger voltage |  |  | 0.3 |  | 2.5 | V |
| $\mathrm{V}_{(3)}$ | Pin(3) trigger voltage |  |  | 0.3 |  | 2.5 | V |
| $V_{(4)}$ | Pin (4) trigger voltage |  |  | 0.3 |  | 2.5 | V |
| $V_{(5)}$ | Pin(5)trigger voltage |  |  | 0.3 |  | 2.5 | V |
| $V_{(6)}$ | Pin(6)trigger voltage |  |  | 0.3 |  | 2.5 | V |
| $\mathrm{V}_{(7)}$ | Pin (7)trigger voltage |  |  | 0.3 |  | 2.5 | V |
| $V_{\text {(8) }}$ | Pin (8)trigger voltage |  |  | 0.3 |  | 2.5 | V |
| $V_{(9)}$ | Pin (9) trigger voltage |  |  | 0.3 |  | 2.5 | V |
| $V_{\text {(10) }}$ | Pin (10) trigger voltage |  |  | 0.3 |  | 2.5 | V |
| $V_{\text {(11) }}$ | Pin (11) trigger voltage |  |  | 0.3 |  | 2.5 | $\checkmark$ |
| $V_{\text {(13) }}$ | Pin (12) trigger voltage |  |  | 0.3 |  | 2.5 | V |
| $V_{\text {(13) }}$ | Pin (13) trigger voltage |  |  | 0.3 |  | 2.5 | V |
| $V_{\text {(1) }}$ | Shift trigger voltage | Pin (15) voltage |  | 0.5 |  | 2.0 | V |
| $V_{\text {(6) }}$ |  | Pin (16) voltage |  | 0.5 |  | 2.0 | V |
| $V$ (20) | Pin (20) Zener voltage |  |  | 5.0 | 5.5 | 6.0 | V |
| V(2) | Pin (21) trigger voltage |  |  | 2.1 |  | 4.2 | V |

## TEST CIRCUIT



TEST METHODS

| Symbol | $\mathrm{S}_{1}$ | $\mathrm{S}_{2}$ | $\mathrm{S}_{3}$ | $\mathrm{S}_{4}$ | $S_{5}$ | $\mathrm{S}_{6}$ | $S_{7}$ | $\mathrm{S}_{8}$ | $\mathrm{S}_{9}$ | $\mathrm{S}_{10}$ | $\mathrm{S}_{11}$ | $\mathrm{S}_{12}$ | $\begin{gathered} \text { Test } \\ \text { instrument } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 (20) (OFF) | 2 | 1 | 1 | - | - | OFF | 1 | 1 | - | 1 | 1 | 1 | $\mathrm{A}_{20}$ |
| 1 (20) (ON) | 2 | 1 | 1 | 1~12 | 1~12 | ON | 1 | 1 | - | 1 | 1 | 1 | $\mathrm{A}_{20}$ |
| $\mathrm{V}_{\text {CE (1) }}$ | $1 \rightarrow 3$ | 2 | 1 | - | - | OFF | 1 | 1 | - | 1 | 1 | 1 | $\mathrm{V}_{1}$ |
| $V_{(2)}$ | 3 | 1 | 3 | $2 \rightarrow 1$ | $2 \rightarrow 1$ | ON | 1 | 1 | - | 1 | 1 | 1 | $V_{3}$ |
| $V_{(3)}$ | 3 | 1 | 3 | $1 \rightarrow 2$ | $1 \rightarrow 2$ | ON | 1 | 1 | - | 1 | 1 | 1 | $\mathrm{V}_{3}$ |
| $\mathrm{V}_{(4)}$ | 3 | 1 | 3 | $2 \rightarrow 3$ | $2 \rightarrow 3$ | ON | 1 | 1 | - | 1 | 1 | 1 | $\mathrm{V}_{3}$ |
| $\mathrm{V}_{(5)}$ | 3 | 1 | 3 | $3 \rightarrow 4$ | $3 \rightarrow 4$ | ON | 1 | 1 | - | 1 | 1 | 1 | $V_{3}$ |
| $\mathrm{V}_{(6)}$ | 3 | 1 | 3 | $6 \rightarrow 5$ | $6 \rightarrow 5$ | ON | 1 | 1 | - | 1 | 1 | 1 | $\mathrm{V}_{3}$ |
| $\mathrm{V}_{(7)}$ | 3 | 1 | 3 | $5 \rightarrow 6$ | $5 \rightarrow 6$ | ON | 1 | 1 | - | 1 | 1 | 1 | $V_{3}$ |
| $\mathrm{V}_{(8)}$ | 3 | 1 | 3 | $6 \rightarrow 7$ | $6 \rightarrow 7$ | ON | 1 | 1 | - | 1 | 1 | 1 | $\mathrm{V}_{3}$ |
| $\mathrm{V}_{(9)}$ | 3 | 1 | 3 | $7 \rightarrow 8$ | $7 \rightarrow 8$ | ON | 1 | 1 | - | 1 | 1 | 1 | $\mathrm{V}_{3}$ |
| $\mathrm{V}_{(10}$ | 3 | 1 | 3 | $10 \rightarrow 9$ | $10 \rightarrow 9$ | ON | 1 | 1 | - | 1 | 1 | 1 | $V_{3}$ |
| $\mathrm{V}_{\text {(11) }}$ | 3 : | 1 | 3 | $9 \rightarrow 10$ | $9 \rightarrow 10$ | ON | 1 | 1 | - | 1 | 1 | 1 | $V_{3}$ |
| $V_{(12)}$ | 3 | 1 | 3 | 10 $\rightarrow 11$ | $10 \rightarrow 11$ | ON | 1 | 1 | - | 1 | 1 | 1 | $V_{3}$ |
| $V_{\text {(13) }}$ | 3 | 1 | 3 | $11 \rightarrow 12$ | $11 \rightarrow 12$ | ON | 1 | 1 | - | 1 | 1 | 1 | $V_{3}$ |
| $V_{\text {(15) }}$ | 3 | 1 | 3 | 1~12 | $1 \rightarrow 12$ | ON | 1 | $1 \rightarrow 3$ | 2 | 1 | 1 | 3 | $\mathrm{V}_{\mathrm{S}}$ |
| $V_{\text {(16) }}$ | 3 | 1 | 3 | 12~1 | 12~1 | ON | 1 | $1 \rightarrow 3$ | 3 | 1 | 1 | 3 | $\mathrm{V}_{\mathrm{S}}$ |
| $V_{(20)}$ | 3 | 1 | 1 | - | - | OFF | 1 | 1 | - | 1 | 1 | 1 | $\mathrm{V}_{20}$ |
| $\mathrm{V}_{(21)}$ | 3 | 1 | 1 | - | - | OFF | 1 | 2 | 2 | 1 | 2 | 2 | $\mathrm{V}_{21}$ |



## APPLICATION EXAMPLE

## SOFT-TYPE SWITCH 12 CHANNEL SELECTOR CIRCUIT



Pin (20) should not be subjected to voltage over 5 V
For use of voltages over 5 V , a dropping resistance must be used.

## DESCRIPTION

The M51240P is a semiconductor integrated circuit consisting of a circuit designed to provide 6 function remote control for color TVs and audio equipment. The circuit digitally detects 6 signal frequencies and provides 6 different outputs according to the input frequency. This frequency detection method is used to control power on/off, channel shift up, ćhannel shift down, volume up, volume down and muting functions.

A digital low-pass filter is used to eliminate the effects of noise and provide stable operation.

## FEATURES

- 2-frequency control upon power on
- Volume is set at $50 \%$ upon powering up
- 64-step volume control
- Reference frequency signal is sinewave with low spurious emissions
- Built-in mute/decode switching
- Built-in Zener diode regulation
- 16-pin DIL package


## APPLICATIONS

Color TVs, audio equipment, air conditioning equipment
RECOMMENDED OPERATING CONDITIONS
Rated supply voltage $I_{c c}=60 \mathrm{~mA}$

## PIN CONFIGURATION (TOP VIEW)

| RESET INPUT 1 |  | $16 \mathrm{~V}_{C C}$ |
| :---: | :---: | :---: |
| RESET OUTPUT 2 |  | 15 TEST INPUT |
| InPUT FREQUENCY 3 |  | 14 POWER OUTPUT |
| OSCIllator input 4 |  | 13 VOLUME OUTPUT |
| OSCillator output 5 |  | 12 MUTE OUTPUT |
| POWER ON/OFF INPUT 6 |  | 11 MUTE/DECODE |
| REQUENC <br> FREQUENC |  | 10 CHANN |
| SELECTION INPU |  | - UP OUTPUT |
| GND 8 |  | 9 CHANNEL SHIFT |




ABSOLUTE MAXIMUM RATINGS $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right.$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :--- | :--- | :---: | :---: | :---: |
| ICC | Circuit current |  | 70 | mA |
| Pd | Power dissipation |  | 800 | mW |
| $\mathrm{~K} \theta$ | Derating | $\mathrm{Ta} \geqq 25^{\circ} \mathrm{C}$ | 8 | $\mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Topr | Operating temperature |  | $-10 \sim+75$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS $\left(T a=25^{\circ}, ~ V_{C C}=4.8 \mathrm{~V}\right.$, unless otherwise noted $)$

| Symbol | Parameter | Test conditions | Test circuit | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| Icc | Circuit current |  | (a) | 10 | 20 | 50 | mA |
| fref | Reference frequency range |  | (b) | 899 | 910 | 926 | kHz |
| $v_{\text {ref }}$ | Reference frequency voltage |  | (b) | 0.5 | 1.0 | 4.0 | $\mathrm{V}_{\mathrm{P}-\mathrm{P}}$ |
| $\mathrm{f}_{1}$ | Operating frequnecy range (ch/dwn) |  | (c) | 33.2 | 33.58 | 33.8 | kHz |
| $\mathrm{f}_{2}$ | Operating frequency range (ch/up) |  | (c) | 34.3 | 34.71 | 35.1 | kHz |
| $\mathrm{f}_{3}$ | Operating frequency range (mute) |  | (c) | 35.5 | 35.93 | 36.2 | kHz |
| $\mathrm{f}_{4}$ | Operating frequency.range (power) |  | (c) | 36.7 | 37.24 | 37.6 | kHz |
| $\mathrm{f}_{5}$ | Operating frequency range (vol/u) |  | (c) | 38.1 | 38.64 | 39.0 | kHz |
| $\mathrm{f}_{6}$ | Operating frequency range (vol/d) |  | (c) | 39.6 | 40.16 | 40.6 | kHz |
| $\mathrm{f}_{7}$ | Operating frequency range (key) |  | (c) | 41.2 | 41.78 | 42.1 | kHz |
| 109 | Pin (9) leakage current |  | (d) |  |  | 5 | $\mu \mathrm{A}$ |
| $1{ }^{10} 10$ | Pin (10) leakage current |  | (d) |  |  | 5 | $\mu \mathrm{A}$ |
| $1{ }_{\text {I } 12}$ | Pin (12) leakage current |  | (d) |  |  | 5 | $\mu \mathrm{A}$ |
| $1{ }^{13}$ | Pin (13) leakage current |  | (d) |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{D} 14}$ | Pin (14) leakage current |  | (d) |  |  | 5 | $\mu \mathrm{A}$ |
| $V_{\text {CEg }}$ | Pin (9) saturation voltage |  | (d) | 0.4 | 0.8 | 1.3 | V |
| $\mathrm{V}_{\text {CE } 10}$ | Pin (10) saturation voltage |  | (d) | 0.4 | 0.8 | 1.3 | V |
| $V_{\text {CE } 12}$ | Pin (12) saturation voltage |  | (d) | 0.3 | 0.6 | 1.1 | V |
| $\mathrm{V}_{\text {CE } 13}$ | Pin (13) saturation voltage |  | (d) | 0.3 | 0.6 | 1.1 | V |
| $V_{\text {CE } 14}$ | Pin (14) saturation voltage |  | (d) | 0.3 | 0.6 | 1.1 | V |
| $V_{Z 16}$ | Pin (16) Zener voltage |  | (b) | 5.0 | 5.5 | 6.0 | V |
|  | Volume function | Table 1 | (e), (f) |  | Table 1 |  |  |
|  | Power supply function | Table 2 | (g) |  | Table 2 |  |  |
|  | Muting function | Table 3 | (h) |  | Table 3 |  |  |

TEST CIRCUITS
(a) Icc


OSCILLATOR EXTERNAL CONSTANTS

$$
\left.\begin{array}{l}
\mathrm{L}_{1}=350 \mu \mathrm{H} \\
\mathrm{C}_{1}=330 \mathrm{pF} \\
\mathrm{C}_{2}=330 \mathrm{pF} \\
\mathrm{C}_{3}=500 \mathrm{pF}
\end{array}\right] \text { THE CONSTANTS LISTED TO THE }
$$

(c) Operating frequency range

(b) $\mathrm{V}_{\mathrm{z}{ }_{16}, \mathrm{fref}} v_{\text {ref }}$

(d) VCE9, ID9, VCE10, ID10, VCE12, ID12,

Vce13, ID13, VCE14, IDI4


09

## TEST METHODS

| Symbol | Parameter | $\mathrm{S}_{2}$ | $\mathrm{S}_{3}$ | $\mathrm{S}_{4}$ | $\mathrm{S}_{5}$ | $S_{6}$ | $\mathrm{S}_{7}$ | instrument | Method |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {CE9 }}$ | Pin (9) saturation voltage | 1 | 1 |  |  |  |  | $V_{9}$ | Measurement made 70 ms after setting S 7 |
| ID9 | Pin (9) leakage current | 9 | 2 |  |  |  |  | A9 |  |
| VCE 10 | Pin (10) saturation voltage | 2 |  | 1 |  |  |  | $V_{10}$ |  |
| ID10 | Pin (10) leakage current | 9 |  | 2 |  |  |  | $\mathrm{A}_{10}$ |  |
| $V_{\text {CE } 12}$ | Pin (17) saturation voltage | 3 |  |  | 1 |  |  | $\mathrm{V}_{12}$ |  |
| $\mathrm{I}_{\mathrm{D} 12}$ | Pin (12) leak age current | 9 |  |  | 2 |  |  | $\mathrm{A}_{12}$ |  |
| $\mathrm{V}_{\text {CE } 13}$ | Pin (13) saturation voltage | 3 |  |  |  | 1 |  | $\mathrm{V}_{13}$ |  |
| ID13 | Pin (13) leakage current | 5 |  |  |  | 2 |  | $\mathrm{A}_{13}$ |  |
| $\mathrm{V}_{\text {CE } 14}$ | Pin (14) saturation voltage | 9 |  |  |  |  | 1 | $\mathrm{V}_{14}$ |  |
| 1014 | Pin (14) leakage current | 4 |  |  |  |  | 2 | $\mathrm{A}_{14}$ |  |

(e) Volume test circuit

(f) Volume timing chart


Table 1

| Symbol | Parameter | $\mathrm{S}_{2}$ | $S_{8}$ | Test instrument | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Typ | Max |  |
| $V_{S 50}$ (1) | Pin (13) voltage |  | OFF | $\mathrm{V}_{13}$ | 5.0 | 5.63 | 6.2 | V |
| $\mathrm{V}_{\text {SD25 }}$ | Pin (13) voltage | 6 | OFF $\rightarrow$ ON | $\mathrm{V}_{13}$ | 2.5 | 2.81 | 3.1 | V |
| $\mathrm{V}_{\text {SD }} 0$ | Pin (13) voltage | 6 | OFF $\rightarrow$ ON | $\mathrm{V}_{13}$ |  | 0.1 | 0.5 | V |
| $\mathrm{V}_{\text {SU25 }}$ | Pin (13) voltage | 5 | OFF $\rightarrow$ ON | $V_{13}{ }^{\prime}$ | 2.5 | 2.81 | 3.1 | V |
| $\mathrm{V}_{\text {SU50 }}$ | Pin (13) voltage | 5 | OFF $\rightarrow$ ON | $V_{13}$ | 5.0 | 5.63 | 6.2 | V |
| $\mathrm{V}_{\text {SU75 }}$ | Pin (13) voltage | 5 | OFF $\rightarrow$ ON | $\mathrm{V}_{13}$ | 6.8 | 7.63 | 8.4 | V |
| $\mathrm{V}_{\text {SU100 }}$ | Pin (13) voltage | 5 | OFF $\rightarrow$ ON | $\mathrm{V}_{13}$ | 9.6 | 9.9 |  | V |
| $V_{\text {SD75 }}$ | Pin (13) voltage | 6 | OFF $\rightarrow$ ON | $V_{13}$ | 6.9 | 7.63 | 8.4 | V |
| $\mathrm{V}_{\text {SD50 }}{ }^{\text {(1) }}$ | Pin (13) voltage | 6 | OFF $\rightarrow$ ON | $\mathrm{V}_{13}$ | 4.8 | 5.33 | 5.9 | V |

Note (1): Upon applying power, volume is automatically initialized at $50 \%$. The volume-up function increases the volume after a slight decrease.


Table 2

| Symbol | Parameter | Sg | $S_{10}$ | $\begin{aligned} & \text { Test } \\ & \text { circuit } \end{aligned}$ | Output mode | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{14}$ | Pin (14) voltage | 4 | 1 | $V_{14}$ | L |  |
| $V_{14-17}$ | Pin (14) voltage | 4 | 1 | $\mathrm{V}_{14}$ | H | Power trigger generator output applied to pin (6) |
| $\mathrm{V}_{14-17}$ | Pin (14) voltage | 4 | 1 | $V_{14}$ | L | Power trigger generator output applied to pin(6) |
| $V_{14-K 7}$ | Pin (14) voltage | 1 | 1 | $\mathrm{V}_{14}$ | H |  |
| $V_{14-K 4}$ | Pin (14) voltage | 2 | 1 | $\mathrm{V}_{14}$ | H |  |
| $V_{14-K 7}$ | Pin (14) voltage | 1 | 1 | $\mathrm{V}_{14}$ | L |  |
| $V_{14-K 4}$ | Pin (14) voltage, | 2 | 1 | $\mathrm{V}_{14}$ | L |  |
| $V_{14-K 0}$ | Pin (14) voltage | 3 | 2 | $\mathrm{V}_{14}$ | H |  |
| $\mathrm{V}_{14-\mathrm{K} 0}$ | Pin (14) voltage | 3 | 2 | $\mathrm{V}_{14}$ | L |  |

(h) Muting function


Table 3

| Symbol | Parameter | $\mathrm{S}_{2}$ | $S_{8}$ | $\mathrm{S}_{11}$ | Test circuit | Output mode | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{MI}}$ | Pin (13) voltage | 8 | OFF $\rightarrow$ ON | 2 | $V_{13}$ | $\frac{V_{C C}}{2}$ | Initial power output off |
|  | Pin (13) voltage | 3 | OFF $\rightarrow$ ON | 2 | $\mathrm{V}_{13}$ | L |  |
| $\mathrm{V}_{\mathrm{MM}}$ | Pin (13) voltage | 3 | $0 \mathrm{FF} \rightarrow 0 \mathrm{~N}$ | 2 | $\mathrm{V}_{13}$ | $\frac{\mathrm{VCC}}{2}$ |  |
|  | Pin (13) voltage | 3 | OFF $\rightarrow$ ON | 2 | $\mathrm{V}_{13}$ | L |  |
| $\mathrm{V}_{\text {MP }}$ | Pin (13) voltage | 4 | OFF $\rightarrow$ ON | 2 | $V_{13}$ | $\frac{V C C}{2}$ | Acts as subsequent power output on latch |
|  | Pin (13) voltage | 3 | $0 \mathrm{FF} \rightarrow$ ON | 2 | $V_{13}$ | L |  |
| $\mathrm{V}_{\text {MD }}$ | Pin (13) voltage | 5 | OFF $\rightarrow$ ON | 2 | $\mathrm{V}_{13}$ | $\frac{V_{C C}}{2}$ |  |
|  | Pin (13) voltage | 3 | OFF $\rightarrow$ ON | 2 | $\mathrm{V}_{13}$ | L |  |
| $\mathrm{V}_{\text {MU }}$ | Pin (13) voltage | 6 | OFF $\rightarrow$ ON | 2 | $\mathrm{V}_{13}$ | $\frac{\mathrm{VCC}}{2}$ |  |
|  | Pin (12) voltage | 3 | OFF $\rightarrow 0 \mathrm{~N}$ | 2 | $\mathrm{V}_{12}$ | H |  |
|  | Pin (12) voltage | 3 | OFF $\rightarrow$ ON | 2 | $\mathrm{V}_{12}$ | L |  |
|  | Pin (12) voltage | 4 | $0 F F \rightarrow 0 N$ | 2 | $\mathrm{V}_{12}$ | H | Power output off |
|  | Pin (12) voltage | 4 | OFF $\rightarrow 0 \mathrm{~N}$ | 2 | $\mathrm{V}_{12}$ | L | Power output on |
|  | Pin (12) voltage | 3 | OFF $\rightarrow 0 \mathrm{~N}$ | 2 | $\mathrm{V}_{12}$ | H |  |
|  | Pin (12) voltage | 5 | OFF $\rightarrow$ ON | 2 | $\mathrm{V}_{12}$ | L |  |
|  | Pin (12) voltage | 3 | OFF $\rightarrow 0 \mathrm{~N}$ | 2 | $V_{12}$ | H |  |
|  | Pin (12) voltage | 6 | OFF $\rightarrow$ ON | 2 | $\mathrm{V}_{12}$ | L |  |
|  | Pin (12) voltage | 3 | OFF $\rightarrow$ ON | 1 | $\mathrm{V}_{12}$ | L |  |
|  | Pin (13) voltage | 3 | $\mathrm{OFF} \rightarrow \mathrm{ON}$ | 1 | V 13 | $\frac{V C C}{2}$ | . |



## APPLICATION EXAMPLE

6-Function color TV remote circuit

$\star$ M51240P Pin (7) is to be grounded for use outside of Japan

| $D_{1} \cdots \cdots$ MC301 | $Q_{1} \cdots \cdots$ 2SC $711 A-F$ |
| :--- | :--- |
| $D_{2} \cdots \cdots$ SRIFM-8 | $Q_{2} \cdots \cdots$ 2SC620-D, E |
| $D_{3} \cdots \cdots$ SRIFM-8 | $Q_{3} \cdots \cdots$ 2SC711A-E,F |
| $D_{4} \cdots \cdots$ SRIFM-2 | $Q_{4} \cdots \cdots$ 2SC711 A-E,F |

Units Resistance; $\Omega$ (unless otherwise noted $1 / 4 \mathrm{~W}$ ) Capacitance; F

## PRECAUTION FOR USE

Do not apply more than 5V between pin (16) and pin (8). If more than 5 V is applied, use a dropping resistor.

## DESCRIPTION

The M51242P is a semiconductor integrated circuit consisting of a remote control demodulator which can be used to select functions in consumer and industrial equipment such as color TVs.

## FEATURES

- Zener diode for power stability
- 3 selectable functions
- Stable frequency standard ( 314 kHz Clapp oscillator)
- Low-distortion frequency standard (no cross-modulation from higher harmonics)
- Open collector output


## APPLICATIONS

Television, audio equipment, etc.

## RECOMMENDED OPERATING CONDITIONS

Rated supply voltage $I_{c c}=30 \mathrm{~mA}$


PACKAGE OUTLINE Dimensions in mm


16-pin plastic DIL package


## MITSUBISHI

ABSOLUTE MAXIMUM RATINGS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$, uniess otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Icc | Circuit current |  | 50 | mA |
| $I_{P}$ | Pin (1) current input | Pin (i) $(i=1 \sim 3,5 \sim 7,12 \sim 15)$ | 5 | mA |
| $\mathrm{I}_{(4) \mathrm{P}}$ | Pin (4) current input |  | 5 | mA |
| 1 (4)N | Pin (4) current output |  | -5 | mA |
| $\mathrm{I}_{(9)}$ | Pin (9)current input |  | 10 | mA |
| 1 (10) | Pin (10) current input |  | 10 | mA |
| 1 (11) | Pin (11) current input |  | 7 | mA |
| 1 (16) | Pin (16) current input |  | 50 | mA |
| $V_{(9)}$ | Pin (9) reverse DC breakdown voltage |  | 10 | V |
| $V_{\text {(10 }}$ | Pin (10) reverse DC breakdown voltage |  | 10 | V |
| $\mathrm{V}_{\mathrm{B}}$ | Pin (i) reverse DC breakdown voltage | Pin (i) $(i=11-15)$ | 8 | V |
| Pd | Power dissipation |  | 700 | mW |
| $\mathrm{K}_{\theta}$ | Derating | $\mathrm{Ta} \geqq 25^{\circ} \mathrm{C}$ | 7 | $\mathrm{mW} /{ }^{\circ} \mathrm{C}$ |
| Topr | Operating temperature |  | $-10 \sim+75$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS $\left(T a=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.8 \mathrm{~V}\right)$

| Symbol | Parameter | Test conditions | Test circuit | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| ICC1 | Circuit current |  | (a) | 7 | 12 | 22 | mA |
| fref | Frequency standard range |  | (b) | 309 | 314 | 319 | kHz |
| Vref | Frequency standard voltage |  | (b) | 0.5 | 2.5 | 5.0 | V |
| $\mathrm{f}_{1}$ | Operating frequency range (POWER) |  | (c) | 40.6 | 41.1 | 41.6 | kHz |
| $\mathrm{f}_{2}$ | Operating frequency range ( $\mathrm{CH} / \mathrm{UP}$ ) |  | (c) | 42.0 | 42.5 | 43.1 | kHz |
| $\mathrm{f}_{3}$ | Operating frequency range (CH/DWN) |  | (c) | 43.4 | 44.0 | 44.6 | kHz |
| $1 \mathrm{D}_{(9)}$ | Pin (9) leakage current |  | (d) |  | - | 5 | $\mu \mathrm{A}$ |
| 1D(10) | Pin (10) leakage current |  | (d) |  | - | 5 | $\mu \mathrm{A}$ |
| $1 \mathrm{D}_{\text {(11) }}$ | Pin (11) leakage current |  | (d) |  | - | 5 | $\mu \mathrm{A}$ |
| $1 \mathrm{D}_{\text {(12) }}$ | Pin (12) leakage current |  | (d) |  | - | 5 | $\mu \mathrm{A}$ |
| $1 \mathrm{D}_{\text {(13) }}$ | Pin (13) leakage current |  | (d) | - | - | 5 | $\mu \mathrm{A}$ |
| $1 \mathrm{D}_{\text {(14) }}$ | Pin (14) leakage current |  | (d) | - | - | 5 | $\mu \mathrm{A}$ |
| ID ${ }_{(15}$ | Pin (15) leakage current |  | (d) | - | - | 5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {CE(9) }}$ | Pin (9) saturation voltage |  | (d) | 80 | 160 | 350 | mV |
| $V_{\text {CE (1) }}$ | Pin (10) saturation voltage |  | (d) | 80 | 160 | 350 | mV |
| $V_{\text {CE (1) }}$ | Pin (11) saturation voltage |  | (d) | 200 | 400 | 700 | mV |
| $V_{\text {CEE }}$ | Pin (12) saturation voltage |  | (d) | 150 | 300 | 600 | mV |
| $V_{\text {CE }}(13$ | Pin (13) saturation voltage |  | (d) | 150 | 300 | 600 | mV |
| $V_{\text {CE (14) }}$ | Pin (14) saturation voltage |  | (d) | 150 | 300 | 600 | mV |
| $V_{\text {CE (15) }}$ | Pin (15) saturation voltage |  | (d) | 150 | 300 | 600 | mV |
| $V_{\text {(16) }}$ | Pin (16) Zener diode voltage |  | (b) | 5.0 | 5.5 | 6.0 | V |

## TEST CIRCUITS

## (a) IcCl

(c) Operating frequency range (typified by $\mathbf{f}_{2}$ test)
$4.8 \mathrm{~V} \underset{\pi}{\frac{\pi}{\pi}} \stackrel{-16)}{-\mathrm{CCO}}$


EXTERNAL CONSTANTS
$\left[\begin{array}{lc}L_{1} \simeq 600 \mu \mathrm{H} \\ \mathrm{C}_{1} & 470 \mathrm{pF} \\ \mathrm{C}_{2} & 1000 \mathrm{pF} \\ \mathrm{C}_{3} & 470 \mathrm{pF}\end{array}\right] \begin{aligned} & \text { CONSTANTS AT } \\ & \text { APPLY TO } \\ & \text { OTHER TEST } \\ & \text { CIRCUITS. }\end{aligned}$

(b) $V_{16}, f_{\text {ref }} V_{\text {ref }}$


$v_{C E(3)}, I_{D(3)}, V_{C E(4)}, I_{D(1)}, V_{C E(13)}, I D_{D(1)}$


## MITSUBISHI

TEST METHODS

| Symbol | $\mathrm{S}_{6}$ | $S_{7}$ | $\mathrm{S}_{8}$ | $\mathrm{S}_{9}$ | $S_{10}$ | $S_{11}$ | $\mathrm{S}_{12}$ | $\mathrm{S}_{13}$ | Test meter | Method |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {ce(9) }}$ | 2 | 1 |  |  |  |  |  |  | $V_{9}$ | Test 280 ms after setting $\mathrm{S}_{7}$ |
| $1 \mathrm{D}_{(9)}$ | 3 | 2 |  |  |  |  |  |  | A9 |  |
| $\mathrm{V}_{\text {CE (1) }}$ | 3 |  | 1 |  |  |  |  |  | $\mathrm{V}_{10}$ | Test 280ms after setting $\mathrm{S}_{7}$ |
| $1 \mathrm{D}_{\text {(1) }}$ | 1(Note) |  | 2 |  |  |  |  |  | $\mathrm{A}_{10}$ |  |
| $\mathrm{V}_{\text {CE (1) }}$ | 1 (Note) |  |  | 1 |  |  |  |  | $V_{11}$ | Test 80 ms after setting $\mathrm{S}_{7}$ |
| $1 \mathrm{D}_{(11)}$ | 4 |  |  | 2 |  |  |  |  | $\mathrm{A}_{11}$ | " |
| $\mathrm{V}_{\text {CE (1) }}$ | 4 |  |  |  | 1 |  |  |  | $V_{12}$ | " |
| $1 \mathrm{D}_{(12}$ | $4 \rightarrow 1$ |  |  |  | 2 |  |  |  | $\mathrm{A}_{12}$ | " |
| $\mathrm{V}_{\text {CE1 }}$ | 4 |  |  |  |  | 1 |  |  | $V_{13}$ | " |
| $1 \mathrm{D}_{(13}$ | $4 \rightarrow 1$ |  |  |  |  | 2 |  |  | $\mathrm{A}_{13}$ | " |
| $V_{\text {CEI4 }}$ | 4 |  |  |  |  |  | 1 |  | $V_{14}$ | " |
| $1 \mathrm{D}_{\text {(14) }}$ | $4 \rightarrow 1$ |  |  |  |  |  | 2 |  | $\mathrm{A}_{14}$ | " |
| VCE(15) | 4 |  |  |  |  |  |  | 1 | $V_{15}$ | " |
| $1 \mathrm{D}_{(15}$ | $4 \rightarrow 1$ |  |  |  |  |  |  | 2 | $\mathrm{A}_{15}$ | " |

Note: Leave $\mathrm{S}_{6}$ set to 1 between tests of $I C_{\text {(10) and }} \mathrm{V}_{\mathrm{CE}}(11)$


APPLICATION EXAMPLE 3-FUNCTION REMOTE CONTROL DEMODULATOR


## DESCRIPTION

The M51251P is a semiconductor integrated circuit consisting of a TV voltage synthesizer.

Functions include AFT signal processing, TV video carrier detection, D/A conversion and buffer amplification.

## FEATURES

- AFT output without the need for a varicap
- AFT on/off switching input
- CRT display is possible of the tuned frequency (channel)


## APPLICATIONS

Voltage synthesizers for color TVs and VTR tuners
RECOMMENDED OPERATING CONDITIONS
Supply voltage range . . . . . . . . . . . . . . . . . . . . . . . . . . 11~13V 1 . . . . . . . . . . . . . . . . . . . . 12V


## BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply voltage |  | 16 | V |
| Pd | Power dissipation |  | 1.4 | W |
| Topr | Operating temperature |  | $-20 \sim+75$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |
| 19 | Pin 9 current |  | 8 | mA |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$, unless otherwise noted)


| Symbol | Parameter | Test circuit | Test conditions |  |  |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | SW9 | SW 10 | SW 11 | Test point | Min | Typ | Max |  |
| $V_{z z}$ | Pin 22 voltage | 2 | 1 | 2 | 2 | A |  | 0.2 |  | V |
| $\mathrm{B}_{\mathrm{w}}$ | Bar width | 2 | 2 | 1 | 3 | A |  | 1.2 |  | $\mu \mathrm{s}$ |
| $B_{L}$ | Bar lower limit | 2 | 2 | 1 | 3 | A |  | 12 |  | $\mu \mathrm{s}$ |
| $\mathrm{B}_{\mathrm{H}}$ | Bar upper limit | 2 | 2 | 2 | 1 | A |  | 43 |  | $\mu \mathrm{s}$ |

## MITSUBISHI LINEAR ICs

M51251P

TV VOLTAGE SYNTHESIZER

## Note 1. Buffer Output Voltage Range

Units are considered good when the voltage difference $\mathrm{V}_{10}-\mathrm{V}_{11}\left(\mathrm{~V}_{10-11}\right)$ is sma!ler than 29 mV for setting of $\mathrm{SW}_{1}$ to 29 V and 0.6 V .

## Note 2. AFT Comparator Threshold Voltage

Varying $\mathrm{V}_{\mathrm{a}}$ the voltage difference $\mathrm{V}_{6}-\mathrm{V}_{8}$ when the voltage on pin 12 goes from to high or high to low is taken as the reference for $V_{6-8 U}$. The same is true for pin 14 and the $V_{6-8 D}$ reference.

## Note 3. AFT Mutual Conductance

Varying $\mathrm{V}_{\mathrm{a}}$ and letting $\mathrm{I}_{\mathrm{a} 1}(\mu \mathrm{~A})$ be the AFT output current (pin 7) with a $\mathrm{V}_{6-8}$ of 300 mV and $\mathrm{I}_{\mathrm{a} 2}(\mu \mathrm{~A})$ be the AFT output current ( pin 7 ) for a $\mathrm{V}_{6-8}$ of -300 mV , then gm is given by the expression which follows.

$$
g m=\frac{1 a_{1}-1 a_{2}}{300-(-300)} \quad(g m)
$$

## Note 4. Pin 2 Threshold Voltage

The pin 2 threshold voltage $\mathrm{V}_{2 \mathrm{TH}}$ is the voltage $\mathrm{V}_{\mathrm{a}}$ at which the pin 16 voltage $\mathrm{V}_{16}$ goes from high to low or low to high.

## Note 5. Pin 5 Threshold Voltage

The pin 5 threshold voltage $\mathrm{V}_{5 \text { TH }}$ is the voltage $\mathrm{V}_{\mathrm{a}}$ at which the pin 16 voltage $\mathrm{V}_{16}$ goes from high to low or from low to high.

Note 6. Bar Width and Bar Lower Limit
Inputing a signal from a signal generator as shown in Figure (a), at point a the bar width is as shown in Figure (b) as y $(\mu \mathrm{s})$.
The bar lower limit is the period shown in Figure (a) as $\mathrm{X}(\mu \mathrm{s})$ starting from the trailing edge of Figure (a) waveform to the leading edge of the Figure (b) waveform.


Note 7. Bar Upper Limit
Switching $\mathrm{SW}_{10}$ and $\mathrm{SW}_{11}$ the upper limit is again the time from the falling edge of the Figure (a) waveform to the falling edge of the Figure (b) waveform.

TEST CIRCUITS

(b)


THERMAL DERATING (MAXIMUM RATING)


AMBIENT TEMPERATURE Ta ( ${ }^{\circ} \mathrm{C}$ )

## FUNCTION

(1) AFT signal processor

The AFT signal processor is normally part of the AFT loop and operates during automatic selection as well.

As shown in Figure 1, when the AFT voltage is greater than or less than the central value by more than 200 mV the up or down digital signal is output respectively. When the

Fig. 1
tuning voltage is lower the up signal is high (12V) and when it is high the down signal is high. These two signals are used to provide digital AFT control. The AFT loop is formed by outputing a current as shown in Figure 2 in response to the


AFT output voltage. This current flows through a load resistance to form a voltage signal which is impressed upon the AFT voltage. Linear AFT operation is controlled by the AFT switch.

## (2) TV Video Carrier Detector

This detector is used to detect the video carrier by two methods ANDing them to form a digital output. The output is high ( 12 V ) for a detected video carrier.

The first detection method checks if the blanking signal and the separated sink signal coincide (coincidence detection).

The other method relies on detection of the quantity of noise in the above syne signal during the horizontal scan. (Noise detection)

(3) D/A Buffer Amplifier

The output tuning voltage from the controller is a pulse train of pulses two $\mu \mathrm{s}$ wide and $12 \mathrm{Vp}-\mathrm{p}$ in amplitude, varying in duty cycle. These pulses are amplified by an inverting amplifier with zener diode temperature compensation and then filtered with an RC low pass filter to remove the ripple components. The voltage is then amplified by a buffer amplifier of gain one which also lowers the impedance. The signal is then applied to the linear AFT load resistance and applied as well to the varicap as the tuning voltage. An active filter is formed by feeding back the output voltage to the capacitor of the first stage of the low pass filter so that the time constant may be lowered.

## (4) Tuning Display

The tuning display consists of a vertical bar of green, red or blue on the TV screen, the position of the bar indicating the channel selected.

As shown in Fig. 4, the screen is divided vertically into three sections; $V_{L}, V_{H}$ and $U$. For each band a tuning voltage of OV corresponds to the position to the far left of the horizontal region and as the voltage is increased the bar moves to the right. At the highest tuning voltage value the bar is at the right of the band. The width of the band is controllable by an external capacitance. However, the widths of the bands may not be varied independently for each band.


Fig. 4
The beginning of the band may be determined by an external DC voltage independent of the other bands. Therefore, as shown in Fig. 5, each band can be made to take up the entire screen width.

The bar width may also be controlled by an external capacitance which if removed causes the bar to disappear completely. While the channel spacing is adjusted to be approximately equal, the adjustment is different for VHF and UHF band as shown in Fig. 4. For the case of Fig. 5, the band adjustment does not differ.


## APPLICATION EXAMPLE



## DESCRIPTION

The M5134P is a semiconductor integrated circuit consisting of an AFT circuit designed for applications in TV tuner automatic frequency control. It includes an RF amplifier/ limiter, phase detector, differential DC amplifier, bias stabilizer circuit and a voltage regulated circuit formed around a zener diode.

## FEATURES

- Regulated power supply with zener diode included
- Built-in differential input amplifier and limiter
- Full-wave bridge detection using diode
- Differential output available


## APPLICATION

TV AFT circuits

## RECOMMENDED OPERATING CONDITIONS

Rated supply voltage
18 V (with $\mathrm{R}_{\mathrm{s}}=270 \Omega$ )

PIN CONFIGURATION (TOP VIEW)


NC: NO CONNECTION

PACKAGE OUTLINE
Dimensions in mm


14-pin plastic DIL package

## EQUIVALENT CIRCUIT



Note: Locations indicated with ground symbol are connected internally to pin (13)

ABSOLUTE MAXIMUM RATINGS ( $T_{a}=25^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :--- | :--- | :--- | :---: | :---: |
| I cc | Circuit current |  | 60 | mA |
| Pd | Power dissipation |  | 700 | mW |
| $\mathrm{~K} \theta$ | Thermal derating | $\mathrm{Ta} \geqq 25^{\circ} \mathrm{C}$ | 7 | $\mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Topr | Operating temperature |  | $-20 \sim+75$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )

| Symbol | Parameter | Test conditions |  | Test circuit | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| Pd | Power dissipation | $\mathrm{VCC}=18.0 \mathrm{~V}, \mathrm{RS}=270 \Omega$ |  |  | (a) | 190 | 270 | 360 | mW |
| Icc | Circuit current ( $\mathrm{VCC}=9 \mathrm{~V}$ ) | $V(19)=9 \mathrm{~V}$ |  | (a) | 4.3 | 6.3 | 9.5 | mA |
| $V$ (14) | Pin (14) voltage | $\mathrm{VCC}=18.0 \mathrm{~V}, \mathrm{RS}=270 \Omega$ |  | (a) | 10.3 | 11.2 | 11.9 | $\checkmark$ |
| $1(4)$ | Pin (4) current |  |  | 1.0 | 2.1 | 4.3 | mA |  |
| $V_{(7)}$ | Pin (7) voltage |  |  | 5.0 | 6.5 | 8.0 | V |  |
| $\mathrm{V}_{(7)}$ - 8 ) | Voltage difference across pins (7) and (8) |  |  | $-1.0$ | 0 | 1.0 | $\checkmark$ |  |
| V ( l im) | Input limiting voltage | $\mathrm{f}=58.75 \mathrm{MHz}$ |  |  | (b) |  | 100 |  | mV rms |
| $\Delta \mathrm{f}_{1}$ | Control voltage characteristics 1 | $\mathrm{V}_{\mathrm{i}}=200 \mathrm{mV} \mathrm{V}_{\mathrm{rms}}$ | $\checkmark$ (7), (8) $=3 \sim 10 \mathrm{~V}$ |  | (c) |  | 50 | 100 | kHz |
| $\Delta \mathrm{f}_{2}$ | Control voltage character isitcs 2 |  | $\mathrm{V}(7),(8)=3 \sim 10 \mathrm{~V}$ |  | (c) | 2.5 |  |  | MHz |

## TEST CIRCUIT

(a) Power dissipation, sink current, pin voltage

(c) Control voltage characteristics

(b) Input limiting voltage


Test method:
Increase the input level until the output level is saturated and then turn down the SG attenuator until the RF DVM indication value is reduced by 3 dB . The input signal voltage will now be $\mathrm{V}_{\mathrm{i}(\mathrm{lim})}$ ).
RF DVM: RF digital voltmeter
SG: Signal generator

Units Resistance: $\Omega$
Capacitance: F Inductance: H
Testing precautions:
Refer to Table 1 for the specifications of T2 and T3. Attach all the parts except the IC socket to the copper foil side of the PCB. DVM: Digital voltmeter

TYPICAL CHARACTERISTICS $\left(T a=25^{\circ} \mathrm{C}\right.$, unless otherwise noted)


CONTROL VOLTAGE VS INPUT FREQUENCY DEVIATION


INPUT FREQUENCY DEIVATION $\Delta f(\mathrm{MHz})$

## APPLICATION EXAMPLE

Color TV AFT circuit


Table 1 Transformer specifications

| Transformer | Connections | Pins | Coil material and turns | Capacitance C ( pF ) | Qo |
| :---: | :---: | :---: | :---: | :---: | :---: |
| T1 | $\text { (1) } 1218^{(3)}$ | (1)-(2) | $\phi 0.8 \mathrm{~mm}$ formar wire $63 / 4$ turns | 47 | 100 |
|  | (2) $3:$-4 | (3)-(4) | $\phi 0.8 \mathrm{~mm}$ formarwire, $43 / 4$ turns |  |  |
| T2 | ${ }^{(1)} 13 ; \xi^{(3)}$ | (1)-(2) | $\phi 0.8 \mathrm{~mm}$ formar wire $31 / 4$ turns | 56 | 130 |
|  | (2) IS: (4) | (3)-(4) | $\phi 0.8 \mathrm{~mm}$ formarwire, $31 / 4$ turns |  |  |
| T3 |  | (1)-(2) | $\phi 0.8 \mathrm{~mm}$ tin-plated wire $43 / 4$ turns, <br> space winding <br> (3)はCT | 68 | 150 |

Note: Core material: $\mathrm{E}_{1}$ screw core $\phi 3.5 \mathrm{~mm} \times 6.5 \mathrm{~mm}$

## PRECAUTIONS FOR USE

1. The M5134P has a built-in zener diode and so the drop resistance $R_{s}$ should be chosen with the voltage supply conforming to the supply voltage $\mathrm{V}_{\mathrm{CC}}$ so that the allowable power consumption of the IC is not exceeded with variations in the $\mathrm{V}_{\mathrm{Cc}}$ and zener diode voltage $\mathrm{V}_{\mathrm{z}}$. The standard operating conditions are a supply voltage of $18.0 \mathrm{~V} \pm 10 \%$ and a drop resistance of $270 \Omega \pm 5 \%$. Refer to Table 2 when setting the drop resistance.
2. When using only one of the M5134P's differential outputs (pin (7) or (8)) for the tuner AFT circuit, connect the unconnected pin to the $\mathrm{V}_{\mathrm{Cc}} \mathrm{pin}($ ( pin (14)) for use.

Table 2 Supply voltage regulation (K\%) and drop resistance

| $K$ | $V_{C C}$ | $R \mathrm{RS}$ |
| :---: | :---: | :---: |
| $5 \%$ | 16 V min. | $V_{C C}=18 \mathrm{~V} \rightarrow \mathrm{RS}_{\mathrm{S}}=270 \Omega$ |
| $10 \%$ | 20 V min. | $\mathrm{VCC}_{\mathrm{CC}}=24 \mathrm{~V} \rightarrow \mathrm{RS}=620 \Omega$ |
| $15 \%$ | 29 V min. | $\mathrm{~V}_{\mathrm{CC}}=30 \mathrm{~V} \rightarrow \mathrm{RS}_{\mathrm{S}}=800 \Omega$ |

## MITSUBISHI LINEAR ICs

M51342P

## TV GAME MODULATOR

## DESCRIPTION

The M51342P is a semiconductor integrated circuit consiting of a modulator designed for NTSC TV games and includes a color signal modulator, 3.58 MHz oscillator, 4.5 MHz oscillator, RF oscillator and RF modulator. Its output serves to receive the TV antenna input signal.

The standard supply voltage is 9 V in consideration of dry battery operation.

## FEATURES

- Controller allows digital signals to be sent to M51342P.
- 3.58 MHz signal is used as clock signal of controller IC.
- Controller IC block and modulator block including the M51342P and its peripheral circuits can be configured separately.
- RF outputs for two channels.
- Selectable color signal step and number


## APPLICATION

TV displays for color TV games

## RECOMMENDED OPERATING CONDITIONS

| Supply volrage range | 7.0~11.0V |
| :---: | :---: |
| Rated supply voltage | 9.0 V |

## PIN CONFIGURATION (TOP VIEW)





ABSOLUTE MAXIMUM RATINGS $\left(\mathrm{T} \mathrm{a}=25^{\circ} \mathrm{C}\right.$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unịt |
| :---: | :---: | :---: | :---: | :---: |
| V cc | Supply voltage |  | 13.5 | $\checkmark$ |
| $V_{(2)-(5)}$ | Circuit voltage (pins (2) ~ (5) ) |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $V_{(3)}$-(5) | Circuit voltage (pins (3) ~ (5) |  | $\mathrm{V}_{\mathrm{Cc}}$ | V |
| $V_{(4)-(5)}$ | Circuit voltage (pins (4) ~ (5) |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $V_{(13)}$-(5) | Circuit voltage (pins (12) ~ (5) |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $V_{\text {(13) - }}$ (5) | Circuit voltage (pins (13)~ (5) |  | $\mathrm{V}_{\mathrm{CC}}$ | $\checkmark$ |
| 1 (17) | Circuit current |  | 5 | mA |
| Pd | Power dissipation |  | 1000 | mW |
| $\mathrm{K}_{\theta}$ | Derating | $\mathrm{Ta} \geqq 25^{\circ} \mathrm{C}$ | 10 | $\mathrm{mW} /{ }^{\circ} \mathrm{C}$ |
| Topr | Operating temperature |  | $-20 \sim+75$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=9 \mathrm{~V}$ )

| Symbol | Parameter | Test conditions | Test circuit | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| Icc | Total circuit current |  | (a) | 25 | 36 | 47 | mA |
| $v$ (17) | Chroma oscillator output |  | (a) | 1.1 | 1.6 | 2.0 | $V_{P-P}$ |
| $v_{\text {(13) }}$ | Modulated chroma output |  | (a) |  | 0.2 |  | $V_{P-P}$ |
| $v_{\text {(11) }}$ | Channel A output | $\mathrm{f}=91.25 \mathrm{MHz}$ or 97.25 MHz | (a) | 10 | 30 | 100 | mV P-P |
| $v_{\text {(1) }}$ | Channel B output | $\mathrm{f}=91.25 \mathrm{MHz}$ or 97.25 MHz | (a) | 10 | 30 | 100 | mV P-p |
| $v_{\text {(15) }}$ | Sound carrier oscillation output | $\mathrm{f}=4.5 \mathrm{MHz}$ | (a) | 1.0 | 1.7 | 2.5 | $V_{P-P}$ |
| $v_{(3)}$ | Chroma bias |  |  | 7.0 | 7.5 | 8.0 | V |
| $\left\|v_{(4)-\text { (3) }}\right\|$ | B-Y input |  |  | 0.70 | 0.75 | 0.80 | $V_{P-P}$ |
| $\left\|v_{(2)-(3)}\right\|$ | R-Y input |  |  | 0.70 | 0.75 | 0.80 | $V_{p-p}$ |
| $\mathrm{C}_{(1)}$ | Pin (1) input capacitance | $f=3.58 \mathrm{MHz}$ |  |  | 4 |  | pF |
| $\mathrm{R}_{(1)}$ | Pin (1) input resistance | $f=3.58 \mathrm{MHz}$ |  |  | 8.2 |  | $\mathrm{k} \Omega$ |
| $\mathrm{C}_{(18}$ | Pin (18) input capacitance | $\mathrm{f}=3.58 \mathrm{MHz}$ |  |  | 4 |  | pF |
| $\mathrm{R}_{(18)}$ | Pin (18) input resistance | $\mathrm{f}=3.58 \mathrm{MHz}$ |  |  | 8.2 |  | $\mathrm{k} \Omega$ |

THERMAL DERATING (MAXIMUM RATING)


AMBIENT TEMPERATURE Ta ( ${ }^{\circ} \mathrm{C}$ )

## MITSUBISHI LINEAR ICs

 M51342P
## TEST CIRCUIT



## APPLICATION EXAMPLE


*3 Sideband filter and spurious noise suppressor filter may be connected if required.
2: Transformer specifications
$T_{1}, T_{2}$ : Bobbins with screw core, 1-3/4 turns ( $\phi 0.5$ ) $T_{3}$ : 10K type bobbin with screw core, pot core, approx. 30 turns ( $\phi 0.1$ )

Note 3: *4 Resistor for 4.5 MHz oscillation adjustment.
4: Adjust 43 pF and 1 k parts to yield $90^{\circ}$ relative angle between color subcarrier B-Y and R-Y signal and also identical amplitude.

MITSUBISHI
ELECTRIC

## PRECAUTIONS FOR USE

M51342P standard input signal ( $\mathrm{V}_{\mathrm{CC}}=9 \mathrm{~V}$ )


Note 1: Set the level of the $V_{\text {BLACK }}$ and $V_{\text {WHITE }}$ video signals so that there is no Note 3: The chroma modulation signal has a standard $\pm 0.8 \mathrm{~V}$ deviation from the suppression of black or white on the screen.
2: If the positions of the video and chroma signals should deviate, shift the phase of these signals only during the terminal period of the signals (pictures of ball, line, etc.) 7.5 V (typ) bias although $\pm 10 \%$ is allowable after the screen has been checked.
Any type of color may be chosen in accordance with the chroma modulation signals B-Y and R-Y level ratio and the absolute level. The figure below shows the color vectors under the standard operating state.
4: Use $V_{c c}$ or GND to short the sound signal.

Relationship of chroma modulation signals with chroma bias and approximate colors

| + $B(R-Y)$ | Color modulation signal level ( 7.5 V reference) |  | Approximate color |
| :---: | :---: | :---: | :---: |
| A3B1 A0B1 A1B1 | Chroma A (B-Y) | Chroma B (R-Y) |  |
|  | $\mathrm{A} 0=0 \mathrm{~V}$ | $\mathrm{B} 0=0 \mathrm{~V}$ | Light gray |
| - | $\mathrm{AO}=0 \mathrm{~V}$ | $\mathrm{B} 1=+0.8 \mathrm{~V}$ | Red |
|  | $\mathrm{A} 0=0 \mathrm{~V}$ | $\mathrm{B} 3=-0.8 \mathrm{~V}$ | Cyan |
| - | $\mathrm{A} 1=+0.8 \mathrm{~V}$ | $\mathrm{B0}=0 \mathrm{~V}$ | Blue |
| A3B0 ABB0 A $\quad$ AB0 | $\mathrm{A} 1=+0.8 \mathrm{~V}$ | $\mathrm{B} 1=+0.8 \mathrm{~V}$ | Magenta |
| - | $\mathrm{A} 1=+0.8 \mathrm{~V}$ | $\mathrm{B} 3=-0.8 \mathrm{~V}$ | Blue cyan |
|  | $\mathrm{A} 3=-0.8 \mathrm{~V}$ | $\mathrm{BO}=0 \mathrm{~V}$ | Yellow |
| A3B3 A0B3 A1B3 | $\mathrm{A} 3=-0.8 \mathrm{~V}$ | $\mathrm{B} 1=+0.8 \mathrm{~V}$ | Orange |
| -B | $\mathrm{A} 3=-0.8 \mathrm{~V}$ | $\mathrm{B} 3=-0.8 \mathrm{~V}$ | Green |
|  | $A_{B}(\mathrm{BURST})=-0.4 \mathrm{~V}$ | $\mathrm{BO}=0 \mathrm{~V}$ | Burst |

## DESCRIPTION

The M5135P is a semiconductor integrated circuit consisting of an AFT circuit designed for applications in TV tuner automatic frequency control. It includes an RF amplifier/limiter, phase detector, differential DC amplifie, bias regulator circuit and a voltage regulator using a zener diode. It has the same functions and pin connections as the M5134P, and it requires virtually the same external circuit. However, it is characterized by an input sensitivity which has been improved by 20 dB .

## FEATURES

- High input sensitivity . . . . . . $\mathrm{V}_{\text {i(lim) }}=18 \mathrm{mVrms}$ (typ)
- Built-in regulated power supply with zener diode
- Differential input amplifier and limiter provided
- Differential output available


## APPLICATION

TV AFT circuits

## RECOMMENDED OPERATING CONDITIONS

Rated supply voltage $\ldots \ldots \ldots .18 \mathrm{~V}$ (with $\mathrm{R}_{\mathrm{s}}=510 \Omega$ )

## PIN CONFIGURATION (TOP VIEW)



NC: NO CONNECTION

PACKAGE OUTLINE Dimensions in mm

$19 \pm 0.5$


14-pin plastic DIL package


ABSOLUTE MAXIMUM RATINGS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$, uniess otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :--- | :--- | :--- | :---: | :---: |
| Icc | Circuit current (pin (14) |  | 50 |  |
| Pd | Power dissipation |  | mA |  |
| $\mathrm{K} \theta$ | Derating | $\mathrm{Ta} \geqq 25^{\circ} \mathrm{C}$ | 700 | mW |
| Topr | Operating temperature |  | $-20 \sim+75$ | $\mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| T stg | Storage temperature |  | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=25^{\circ}$ ${ }^{\circ}$ )

| Symbol | Parameter | Test conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| Pd | Power dissipation | $V_{C C}=18.0 \mathrm{~V}$, |  | 130 | 140 | 150 | mW |
| Icc | Circuit current | $\mathrm{V}_{\text {(14) }}=10.5 \mathrm{~V}$ |  | 4.0 | 6.5 | 9.5 | mA |
| $V_{\text {(4) }}$ | Zener voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=18.0 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}}=510 \Omega \end{aligned}$ |  | 10.9 | 11.8 | 12.8 | $\checkmark$ |
| 1 (4) | Pin (4) sink current |  |  | 1 | 2 | 4 | mA |
| $V_{(7)}$ | Pin (7) output vol tage |  |  | 5.0 | 6.9 | 8.0 | V |
| $V_{\text {(8) }}$ | Pin (8) output voltage |  |  | 5.0 | 6.9 | 8.0 | V |
| $\mathrm{V}_{(7), ~(8)}$ | Pins (7), (8) offset Voltage |  |  | $-1.0$ | 0 | 1.0 | V |
| $\mathrm{V}_{\mathrm{i} \text { (lim) }}$ | Input limiting voltage |  |  |  | 18 |  | mVrms |
| $\Delta \mathrm{f}_{1}$ | Pins (7), (8) control voltage characteristics | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=18.0 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}}=510 \Omega \\ & \mathrm{~V}_{\mathrm{i}}=18 \mathrm{mVrms} \end{aligned}$ | $\mathrm{V}_{\left(7,7^{\prime} \text { (8) }\right.}=3 \sim 10 \mathrm{~V}$ |  | 60 | 100 | kHz |
| $\Delta \mathrm{f}_{2}$ |  |  | $\mathrm{V}_{\left(7,7^{(8)}\right.}=3 \sim 10 \mathrm{~V}$ | 1.8 | 3.0 | 4.0 | MHz |

## TYPICAL CHARACTERISTICS

( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=18.0 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=510 \Omega$, unless otherwise noted)

THERMAL DERATING (MAXIMUM RATING)


CONTROL OUTPUT VOLTAGE VS INPUT FREQUENCY DEVIATION


INPUT FREQUENCY DEVIATION $\Delta \mathrm{f}(\mathrm{MHz})$

CONTROL OUTPUT VOLTAGE VS INPUT FREQUENCY DEVIATION


INPUT FREQUENCY DEVIATION $\Delta f(\mathrm{MHz})$

## APPLICATION EXAMPLE

## Color TV AFT circuit



Coil specifications (Core material: for $T_{1}, T_{2}$ TDK's M5 $\phi 3.3 \mathrm{~mm} \times 6.5 \mathrm{~mm}$ screw core or equivalent)

| Transformer | Connections |  | Coil material and turns | Qo |
| :---: | :---: | :---: | :---: | :---: |
| T1 |  | $L_{1}$ | $\phi 0.7 \mathrm{~mm}$, formar wire, $3 \frac{1}{4}$ turns, tightly wound | 130 |
|  |  | $L_{2}$ | $\phi 0.7 \mathrm{~mm}$, formar wire, $3 \frac{1}{4}$ turns, tightly wound |  |
| T2 |  | $L_{3}$ | $\phi 0.7 \mathrm{~mm}$, tin-plated wire, $4 \frac{3}{4}$ turns, space wound | 150 |

$T_{1}: M-6025$ (Toko) or equivalent
$\mathrm{T}_{2}$ : M-6026 (Toko) or equivalent

## MITSUBISH

## DESCRIPTION

The M51356P is a semiconductor integrated circuit consisting of a VIF amplifier, video detector, sound IF detector, IF/RF AGC, AFT, sound IF limiter amplifier, FM demodulator, electronic attenuator, and audio driver circuit. It provides in a single chip all color TV IF functions including video IF and audio IF.
The M51356P is an effective means of providing high reliability and performance in a small package.

## FEATURES

- High density packaging includes VIF, SIF, and audio driver circuits in one chip
- High S/N ratio ...... 57dB, typ. (for high input levels)
- A built-in white spot and black spot noise inverter improves picture quality and stability
- Good AGC characteristics combine with a noise inverter to provide stable synchronization even in the presence of noise
- Negative feedback is used in the audio driver stage for reduced distortion

RECOMMENDED OPERATING CONDITIONS
Supply voltage range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 I ( V

## PIN CONFIGURATION (TOP VIEW)

|  |  |
| :---: | :---: |




[^2]ABSOLUTE MAXIMUM RATINGS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 14.4 | V |
| Pd | Power dissipation |  | 1.6 | W |
| Topr | Operating temperature |  | $-20 \sim+65$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| ICC | Circuit current | $V_{C C}=12 \mathrm{~V}$ | 40 | 60 | 82 | mA |
| Vin min | Input sensitivity | $\mathrm{fp}=58.75 \mathrm{MHz} \mathrm{CW}$ <br> Input level for 0.6 V increase in $\mathrm{V}_{29}$ |  | 48 | 54 | dB $\mu$ |
| Vin max | Maximum allowable input | $\mathrm{fp}=58.75 \mathrm{MHz} \mathrm{CW}$ <br> Input level for 0.6 V decrease in $\mathrm{V}_{29}$ | 100 | 105 |  | dB $\mu$ |
| GR | AGC range | Vin max - Vin min | 48 | 57 |  | dB |
| Vodet | Video detector output | $\mathrm{fp}=58.75 \mathrm{MHz}, ~ A M 74 \% \mathrm{fm}=20 \mathrm{kHz}$ | 1.75 | 2.15 | 2.55 | $V_{P-P}$ |
| BW | Video frequency response | $\begin{aligned} & f_{\mathrm{P}}=58.75 \mathrm{MHz}, \mathrm{CW} 90 \mathrm{~dB} \mu, \mathrm{f}_{\mathrm{B}}=40 \sim \\ & \left.58 \mathrm{MHz} \text { sweep } 90 \mathrm{~dB} \mu \text { (external } \mathrm{AGC} \mathrm{~B}_{2}=0 \mathrm{~V}\right) \end{aligned}$ | 8 | 12 |  | MHz |
| $\mathrm{V}_{30 \mathrm{H}}$ | RF AGC maximum voltage | $\begin{aligned} & \mathrm{f}_{\mathrm{P}}=58.75 \mathrm{MHz}, \quad \mathrm{CW}, 50 \mathrm{~dB} \mu \\ & \mathrm{~V}_{1}=4 \mathrm{~V} \end{aligned}$ | 9.4 | 9.8 |  | V |
| $\mathrm{V}_{30 \mathrm{~L}}$ | RF AGC minimum voltage | $\begin{aligned} & \mathrm{f}_{\mathrm{P}}=58.75 \mathrm{MHz}, \quad \mathrm{CW}, 105 \mathrm{~dB} \mu \\ & \mathrm{~V}_{1}=5.0 \mathrm{~V} \end{aligned}$ | ' | 0 | 1.0 | V |
| $\mu$ | AFT detector sensitivity | For $100 \mathrm{k} \Omega+100 \mathrm{k} \Omega$ load resistance | 40 | 60 | 85 | $\mathrm{mV} / \mathrm{kHz}$ |
| $V_{\text {OAF }}$ max | AF maximum output | $\begin{aligned} & \mathrm{f}_{\mathrm{P}}=58.75 \mathrm{MHz}, \mathrm{CW}, 80 \mathrm{~dB} \mu \mathrm{~V}_{12}=10 \mathrm{~V} \\ & \mathrm{f}_{\mathrm{S}}=54.25 \mathrm{MHz}, \mathrm{FM} 7.5 \mathrm{kHzdevfm}= \end{aligned}$ | 800 | 1200 | 1600 | mVrms |
| LTM | Limiting sensitivity | f S $=4.5 \mathrm{MHz}, \quad \mathrm{FM} 7.5 \mathrm{kHzdev} . \mathrm{fm}=$ 400 Hz Applied to pin 18 |  | 49 | 53 | dB $\mu$ |
| AMR | AMR | $\begin{aligned} & \mathrm{f}_{\mathrm{S}}=4.5 \mathrm{MHz}, \mathrm{AM} 30 \%, f \mathrm{f}=1 \mathrm{kHz}, \\ & 90 \mathrm{~dB} \mu \text { Applied to pin } 18 \end{aligned}$ | 38 | 43 |  | dB |
| $V_{\text {BTH }}$ | Black spot inverter threshold level | $\mathrm{f}_{\mathrm{C}}=58.75 \pm 5 \mathrm{MHz}$ sweep $80 \mathrm{~dB} \mu$ External $\mathrm{AGC}, \mathrm{V}_{2}=5.8 \mathrm{~V}$ | 2.3 | 2.7 | 3.25 | V |
| $V_{B C L}$ | Black spot inverter clamp level |  | 3.7 | 4.2 | 4.7 | V |
| $V_{\text {WCL }}$ | White spot inverter threshold level |  | 6.6 | 7.0 | 7.4 | v |
| $\mathrm{V}_{\text {WOL }}$ | White spot inverter clamp level |  | 3.9 | 4.4 | 4.9 | V |

## TYPICAL CHARACTERISTICS

THERMAL DERATING (MAXIMUM RATING)


AMBIENT TEMPERATURE Ta ( $\left.{ }^{\circ} \mathrm{C}\right)$

AGC CHARACTERISTICS


VIDEO IF INPUT LEVEL $\mathrm{V}_{\mathrm{i}}(\mathrm{dB}-\mu)$


AFT NARROWBAND CHARACTERISTICS


DEVIATION FREQUENCY ( kHz )

SIF SECTION AMR CHARACTERISTICS


AFT WIDEBAND CHARACTERISTICS


SIF DETECTOR OUTPUT LIMITING


ELECTRONIC VOLUME CONTROL CHARACTERISTICS


CONTROL PIN VOLTAGE $\mathrm{V}_{12}$ ( V )

## Pin(1)RF AGC Delay Control

By means of a variable resistance the voltage on this pin can be adjusted to allow changes in the threshold voltage at which the RF AGC output (pin (30) begins to change. The capacitor $C_{1}$ connected to this pin is a high frequency bypass capacitor.

## Pin(2)IF AGC Filter

The time constant is determined by $\mathrm{R}_{1}, \mathrm{C}_{2}$ and $\mathrm{C}_{3}$. The internal IC impedance is approximately $2.2 \mathrm{k} \Omega$. This filter further smooths the output of the IF AGC filter (pin(3)), making use of a two-stage circuit.

## Pin(3)IF AGC Filter

$\mathrm{C}_{4}$ is charged with a time constant of approximately 10 ms during the asynchronous signal period, and discharged with a time constant of approximately $50 \mu \mathrm{~s} . \mathrm{L}_{1}$ is used to prevent ringing.
Pin(4)Supply Voltage 1 ( $\mathbf{V}_{\mathbf{c c}}$ )
Supply voltage pin for the VIF, AGC, LLD, and video amplifier sections. The decoupling capacitors $\mathrm{C}_{5}$ and $\mathrm{C}_{6}$ are applied as close as possible to the IC pin, with the ground sides connected as close as possible to pin (6).

## Pin(5)AGC Lock-Out Prevention

This pin normally has a $0.1 \sim 0.45 \mu \mathrm{~F}$ capacitor connected to it. The larger the capacitance, the greater the AGC noise cancelling effect is. However, smaller values prevent AGC lock-out so that this capacitance value should be chosen to balance these two effects. If AGC lock-out occurs, a resistance of several hundreds of kilohms is effective when connected between the capacitor and the power supply.


## Pin (6) Ground 1

Ground pin for the VIF, AGC, LLD, and video amplifier sections. It acts as a quard in the VIF amplifier pin area, preventing feedback from output pins with high-level signals so that further care is required when laying out the PC board (refer to the PC board layout example).

## Pins (7)and (10) Negative Feedback Bypass

These pins are used to provide DC feedback bypass between the output and input of the VIF amplifier to insure bias stability. Capacitors $\mathrm{C}_{8}$ and $\mathrm{C}_{11}$ provide AC feedback bypass from the output. To improve amplifier stability, capacitors with good high-frequency characteristics should be chosen for $C_{8}$ and $C_{11}$ and they should be mounted as close as possible to the IC pins. $\mathrm{C}_{10}$ should also have good high-frequency characteristics.

## Pins (8) and (9) VIF Input

Pin (8) has the same polarity as the VIF output, pin (22), and pin(9) has the same polarity as the output pin (22). As shown in the application circuit, a transformer coupling through $\mathrm{C}_{9}$ provides a balanced input configuration. As shown in the circuit at the right, by bypassing one side, a single ended input can be
 achieved. Gain is reduced, however, and for large input signals, the possibility exists that a difference in output amplitude will arise (pin (22) and pin (23) so that care is required in this regard. Transformer $T_{1}$ acts as an impedance matching device for the IC, and is effective in reducing noise outside of the video IF passband, yielding an improvement in $\mathrm{S} / \mathrm{N}$ ratio for weak signals. The primary to secondary turns ratio is determined by the matching impedance and gain. The sensitivity of the M51356P at full gain being approximately $48 \mathrm{~dB} \mu \mathrm{~V}$ means that for a tuner with a gain of 30 dB the maximum sensitivity is approximately $18 \mu \mathrm{~V}$. If an SAW filter is used after the tuner, in general the SAW filter loss being large, for example 20 dB requires that the preamplifier formed by $\mathrm{Q}_{1}, \mathrm{R}_{2} \sim \mathrm{R}_{5}$ and $\mathrm{C}_{12} \sim \mathrm{C}_{14}$ be used to compensate for this loss (gain $16 \sim 20 d B$ ). If a low-loss SAW filter (less than 10 dB ) is used, this preamplifier is not required ( $T_{1}$ is still required for noise reduction).
Pin (11) Ground 2
This is the SIF section ground. To improve stability and prevent interferance to the VIF from the SIF, special care is required in the laying out of the PC board as was explained in the case of $\operatorname{Pin}$ (6).

## Pin (12) Electronic Attenuator Control

As shown in the figure at the right, the demodulated AF output is controlled in accordance with the voltage on this pin. Approximately 0.8 V provides minimum output while approximately 8 V provides maximum output. $\mathrm{C}_{15}$ is a high-frequency bypass capacitor.


Pin (13) Power Supply $2\left(V_{\mathbf{c c}}\right)$
This is the power supply for the SIF section. To prevent interferance to the VIF from the SIF harmonics, capacitors $\mathrm{C}_{16}$ and $\mathrm{C}_{17}$ are connected as close as possible to the IC pin. In addition, to prevent interference via this power supply, the high-frequency choke $L_{3}$ is effective. $R_{16}$ is effective in eliminating power supply ripple from the audio stages.
Pins (14) and (15) SIF Phase Circuit
$L_{4}, C_{18}$, and $C_{9}$ form a peak differential-type $F M$ demodulator circuit. For 4.5 MHz , an inductance value of $\mathrm{L}=18 \mathrm{H}$ with a Q of 60 is appropriate. Since no surge absorbing diode has been used, care should be taken that surge voltages are not applied to pins 14 and 15.
Pin (16) Audio Negative Feedback
The gain of the M51356P can be reduced by providing external negative feedback from the output stage, resulting in a reduction in distortion and improvement in gain stability. For the application example, the gain up to the externally connected transistors collector is $1+R_{8} / R_{6}$, the gain up to the internal IC pin 17 (audio stage gain) being approximately $18 \mathrm{~dB}\left(\mathrm{R}_{\mathrm{C}}=1.5 \mathrm{k} \Omega\right)$.
Pin (17) Audio Driver Output
The output is an emitter follower circuit as shown at the right, the bias voltage being approximately 6 V . As shown in the application example, the output transistor can be connected directly to this
 pin. $\mathrm{C}_{22}$ prevents the self oscillation and $R_{7}$ is used for internal transistor biasing. An output coupling capacitor may be used to block DC components from the output pin.
Pin ${ }^{18}$ SIF Input
This is the input for the limiter stage, the input limiting sensitivity being approximately $49 \mathrm{~dB} \mu \mathrm{~V}$. The input bias resistance is connected to pin (19). To prevent interference from the SIF stages to the VIF input, the input to pin (18) should be approximately 30 mV .
Pin 19 SIF Input Bias
$\mathrm{C}_{23}$ is a high frequency bypass capacitor. The input stage bias resistor $R_{9}$ should be below $10 k \Omega$ for amplifier stability. In the application example to achieve ceramic resonator impedance matching a value of $1 \mathrm{k} \Omega$ is used.

## Pin (20) Audio Detector Output

This is the output pin for the audio detector (transistor detector). Normally $90 \mathrm{~dB} \mu \mathrm{~V}$ output is obtainable. The output is connecited to a ceramic filter through coupling capacitor $\mathrm{C}_{24}$. For applications in which $\mathrm{S} / \mathrm{N}$ ratio or buzz noise is a problem, a tuned transformer circuit may be inserted between the ceramic resonator.

## Pin (21) De-Emphasis

De-emphasis implemented by the combination of the ICs internal resistance ( $7 \mathrm{k} \Omega$, typ.) and $\mathrm{C}_{25}$.

$$
\mathrm{t}=\frac{1}{2 \pi \mathrm{f} \mathrm{C}_{25} \times 7 \mathrm{k} \Omega}=75 \mu \mathrm{~s}
$$

The above expression determines the de-emphasis, with a value of
 $0.01 \mu \mathrm{~F}$ being normal.
Pins (22) and (23) Audio Trap Coil As shown at the Fig. at the right, a shunt-type audio trap is placed between the VIF outputs to lower the audio impedance and attenuate the LLD audio component.


## Pin (24) AFT Output

The S-curve sloping off to the right as shown at the right is obtained. The voltage at pin $24\left(V_{24}\right)$ is nearly entirely determined by the divider $R_{10} / R_{11} . C_{28}$ is a high frequency bypass capacitor.


Pins (25), (26), (27), and (28) LLD Coil and AFT Coil
$L_{6}, C_{29}$, and $R_{12}$ form the LLD tuning circuit with $L_{7}$ and $\mathrm{C}_{29}$ forming the AFT tuning circuit. The LLD to AFT coupling is formed by the stray capacitance of the terminal pairs (25)/(26) and (27/(28) (comprised of the IC pin capacitance of approximately 1 pF and the PC board capacitance), a value of 2 pF being ideal. The value of the LLD damping resistance $R_{12}$ should be chosen to match the demodulator output linearity from a value of several kilohms to several tens of kilohms. AFT defeat when channel switching is performed by leaving open or grounding through $\mathrm{R}_{12}$ the centertap of $\mathrm{L}_{7} . \mathrm{C}_{31}$ is a high-frequency bypass capacitor. Pin (29) Dideo Output
The internal connection is to an emitter follower output. $R_{14}$ is the emitter follower bias resister ( $1 \mathrm{k} \Omega$ or greater should be used) and $R_{15}$ is used to impedance match the audio trap ceramic filter. $L_{8}$ is a high-frequency choke and $\mathrm{Q}_{2}$ is used for bias regulation. With the lower level video sync output, the DC bias for no input is 6 V while for signal conditions the edge is 3.5 B .


## PRINTED CIRCUIT BOARD LAYOUT



## Pin (30) RF AGC Output

A reverse AGC output polarity is obtained with 10 V for weak fields and approximately 1 V for strong fields, which provides AGC for the tuner. In accordance with the pin (1) control voltage $\mathrm{V}_{1}$, the output changeover point shifts as shown in the figure at the right so that the M51356P can accommodate the tuner characteristics such that the inputs (pins 8 ) and (9) ) never exceed the maximum allowable input.


## APPLICATION EXAMPLE



## MITSUBISHI

 ELECTRIC
## MITSUBISHI LINEAR ICs <br> M51360L

## DESCRIPTION

The M51360L is a semiconductor integrated circuit consisting of a TV video IF system including a video detector, video amplifier, IF AGC and RF AGC circuits. It makes use of a power-saving design for portable TVs.

## FEATURES

- Low voltage operation
4.5 V (typ)
- Low power consumption

11 mA (typ) power supply current (at maximum video sensitivity)

- Wideband or narrow band video IF amplifier characteristics may be selected
- Housed in a compact 16-pin ZIL package


## APPLICATION

B/W portable TVs
RECOMMENDED OPERATING CONDITIONS
Supply voltage range . . . . . . . . . . . . . . . . . . . . . . . . . . . $4.5 \sim 7.5 \mathrm{~V}$

## PIN CONFIGURATION (TOP VIEW)

|  | 16 | VIDEO OUTPUT (EMITTER) |
| :---: | :---: | :---: |
|  | 15 | agc detector input |
|  | 14 | VIDEO OUTPUT (OPEN COLLECTOR) |
|  | 13 | VIDEO DETECTOR COIL |
|  | 12 | IF AGC ADJUSTMENT |
|  | 11 | VIDEO DETECTOR COIL |
|  | 10 | AGC FILTER |
|  | 9 | VIDEO DETECTOR INPUT |
|  | 8 | AGC FILTER |
|  | 7 | VIDEO IF LOAD |
|  | 6 | BYA BYPASS |
|  | 5 | RF AGC DELAY |
|  | 4 | RF AGC OUTPUT (REVERSE) |
|  | 3 | $V_{C C}$ |
|  | 2 | VIDEO IF INPUT |
|  | 1 | GND |



## BLOCK DIAGRAM



## APPLICATION EXAMPLE



## DESCRIPTION

The M51375P is a semiconductor integrated circuir consisting of a TV sound IF circuit including an IF amplifier, FM detector, DC volume control, AF driver, regulated power supply, muting circuit, and DC volume characteristic switching functions. It is housed in a 14-pin molded epoxy resin DIL package.

## FEATURES

- Reduced power supply ripple
- Regulated power supply
- Switching of the DC volume characteristics is possible
- Built-in muting circuit
- Excellent AM Rejection ratio


## APPLICATION

TV sound IF demodulation

## RECOMMENDED OPERATING CONDITIONS

Supply voltage range . . . . . . . . . . . . . . . . . . . . . 11~13V
Rated supply voltage 12 V



ABSOLUTE MAXIMUM RATINGS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 16 |  |
| Vi (IF) | Input voltage |  | $\pm 3$ |  |
| $\mathrm{PD}_{\mathrm{D}}$ | Power dissipation |  | 1.2 | V |
| ID | Supply current |  | 60 | W |
| Topr | Operating temperature |  | $-10 \sim+60$ | mA |
| Tstg | Storage temperature |  | $-50 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS $\left(T a=25^{\circ}, v_{C C}=12 \mathrm{~V}\right.$, unless othervise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $V_{12}$ | Circuit voltage characteristics | $\mathrm{V}_{C C}=12 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=39 \Omega$ | 10.3 | 10.5 | 11.0 | $\checkmark$ |
| ID | Supply current | $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=39 \Omega$ | 30 | 35 | 41 | mA |
| $\mathrm{V}_{\mathrm{R} \text { (ATT) }}$ | Power supply ripple suppression | $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V} \pm 100 \mathrm{mVp}-\mathrm{p}$ | 8 |  |  | dB |
| Vo(DET) | Detector output | $\begin{aligned} & \mathrm{Vin}=100 \mathrm{~dB} \mu, \quad \mathrm{fm}=1 \mathrm{kHz} \\ & \mathrm{f}=4.5 \mathrm{MHz}, \quad \mathrm{fDEV}= \pm 25 \mathrm{kHz} \end{aligned}$ | 0.30 | 0.45 | 0.60 | Vrms |
| THD (DET) | Detector output distortion | $\begin{aligned} & \mathrm{Vin}=100 \mathrm{~dB} \mu, \quad \mathrm{fm}=1 \mathrm{kHz} \\ & \mathrm{f}=4.5 \mathrm{MHz}, \quad \mathrm{fDEV}= \pm 50 \mathrm{kHz} \end{aligned}$ |  |  | 5 | \% |
| Vi(LIM) | Input limiting voltage | $\begin{aligned} & f=4.5 \mathrm{MHz}, \quad f \mathrm{~m}=1 \mathrm{kHz} \\ & \mathrm{fDEV}= \pm 25 \mathrm{kHz} \end{aligned}$ |  | 46 | 52 | dB $\mu$ |
| AMR | AM Rejection ratio | Vin $=100 \mathrm{~dB} \mu, \mathrm{f}=4.5 \mathrm{MHz}$ | 45 |  |  | dB |
| $V_{0}(A T T 1)$ | DC Volume maximum attenuation | $V_{B}=0$ | 73 | 75 |  | dB |
| $V_{0}(A T T 2)$ | DC Volume attenuation characteristic 1 | $V_{B}=1.9 \mathrm{~V}$ | -25 | -22 | -19 | dB |
| $V_{0}(A T T 3)$ | DC Volume attenuation characteristic 2 | $\mathrm{V}_{\mathrm{B}}=5 \mathrm{~V}$ | -10 | $-7.5$ | -5 | dB |
| $V_{O}(A T T 4)$ | DC Volume attenuation characteristic 3 | $V_{B}=5 \mathrm{~V}, V_{14}=0 \mathrm{~V}$ | -24 | -21 | -18 | dB |
| GV(AF) | AF Driver voltage gain | $\mathrm{Vi}=100 \mathrm{mVrms}, \mathrm{f}=1 \mathrm{kHz}$ | 17.5 | 20 | 23 | dB |
| Vo(AF)MAX | Undistorted AF driver output | $\mathrm{THD}=5 \%$ | 2.0 | 2.5 |  | Vrms |
| $V_{\text {O }}$ (ATT5) | Muting characteristics |  |  |  | -60 | dB |
| $\mathrm{V}_{\mathrm{N}}(\mathrm{AF})$ | AF Noise | $\mathrm{Rg}=0 \Omega$ |  |  | 0.5 | mVrms |
| $\mathrm{V}_{6}$ | Pin 6 voltage |  | 2.6 | 5.5 | 7.0 | $\checkmark$ |
| $\mathrm{V}_{\text {N ( IF }}$ ) | IF Noise | $V_{C}=100 \mathrm{~dB} \mu, \mathrm{f}=4.5 \mathrm{MHz} \mathrm{C.W}$. |  |  | 1.0 | mVrms |

## TEST CIRCUIT



## TEST METHODS

| Symbol | $S_{1}$ | $\mathrm{S}_{2}$ | S3 | S4 | S5 | $\mathrm{S}_{6}$ | Test point | Method |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{12}$ | 2 | 3 | 1 | 1 | 1 | 1 | G | $\mathrm{V}_{C C}=12 \mathrm{~V}, \mathrm{R}_{S}=39 \Omega$ Read voltmeter |
| ID | 2 | 3 | 1 | 1 | 1 | 1 | A | $\mathrm{V}_{C C}=12 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=39 \Omega$ Read ammeter |
| $V_{R}($ ATT $)$ | 2 | 3 | 1 | 1 | 1 | 2 | G | With $\mathrm{V}_{C C}=12 \mathrm{~V} \pm 100 \mathrm{mV}$-p applied, and $\mathrm{V}_{\mathrm{O}}$ as the output ( $\mathrm{m} V \mathrm{p}-\mathrm{p}$ ) at point $\mathrm{G}, \mathrm{V}_{\mathrm{R}}(\mathrm{ATT})=\log 200 / \mathrm{V}_{\mathrm{O}}$ |
| VO(DET) | 2 | 3 | 1 | 1 | 1 | 1 | B | $\left.\begin{array}{l}V_{\text {in }}=100 \mathrm{~dB} \mu, \quad f=4.5 \mathrm{MHz} \\ f=1 \mathrm{kHz}, \quad f \mathrm{DEv}= \pm 25 \mathrm{kHz}\end{array}\right\}$ Read voltmeter |
| THD(DET) | 2 | 3 | 1 | 1 | 1 | 1 | D | $\left.\begin{array}{l}\mathrm{Vin}=100 \mathrm{~dB} \mu, \quad \mathrm{f}=4.5 \mathrm{MHz} \\ \mathrm{f} \mathrm{m}=1 \mathrm{kHz}, \quad \mathrm{fDEV}= \pm 50 \mathrm{kHz}\end{array}\right\}$ Read distortion meter |
| Vi(LIM) | 2 | 3 | 1 | 1 | 1 | 1 | C | Read input level when the detector output is 3 dB lower than $\mathrm{V}_{\mathrm{O}}$ (DET) |
| AMR | 2 | 3 | 1 | 1 | 1 | 1 | D | $F M: f m=1 \mathrm{kHz}, \quad f D E V= \pm 25 \mathrm{kHz} \rightarrow V_{O(D E T)} \mathrm{FM} A M R=20 \log \frac{V_{O}(D E T) F M}{V_{O(D E T) A M}}$ $A M: f m=1 \mathrm{kHz}, \quad 30 \% \rightarrow V_{O(D E T) A M}$ |
| $V_{O}(A T T 1)$ | 2 | 1 | 1 | 1 | 1 | 1 | D |  |
| $V_{0}(A T T 2)$ | 2 | 2 | 1 | 1 | 1 | 1. | D | With $\mathrm{V}_{O}(\mathrm{DET}) 2$ as the detector output with $\mathrm{V}_{\mathrm{B}}=1.9 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}(\mathrm{ATT} 2)=20 \log \mathrm{~V}_{\mathrm{O}}(\mathrm{DET}) 2 / \mathrm{V}_{O}(\mathrm{DET})$ |
| $V_{0}(A T T 3)$ | 2 | 2 | 1 | 1 | 1 | 1 | D | With $V_{O}(\mathrm{DET}) 3$ as the detector output with $\mathrm{V}_{\mathrm{B}}=5 \mathrm{~V}, \mathrm{~V}_{O}(A T T 3)=20 \log \mathrm{~V}_{\mathrm{O}}(\mathrm{DET}) 3 / \mathrm{V}_{O}(\mathrm{DET})$ |
| $V_{0}($ ATTA) | 2 | 2 | 1 | 1 | 2 | 1 | D | With $V_{O}(D E T)_{4}$ as the detector output with $V_{B}=5 \mathrm{~V}$ and $V_{14}=0 \mathrm{~V}, \mathrm{~V}_{O}(A T T 4)=20 \log V_{O}(\mathrm{DET}) 4 / V_{O}(\mathrm{DET})$ |
| Gu(AF) | 1 | 1 | - | - | - | 1 | E | With $V_{O}(A F)(\mathrm{mVrms})$ as the $A F$ output with $f=1 \mathrm{kHz}, \mathrm{Vi}^{\prime}=100 \mathrm{mVrms}, \mathrm{GV}^{2}=20 \log V_{O}(A F 1) / 100$ |
| $V_{\text {O(AF)MAX }}$ | 1 | 1 | - | - | - | 1 | E | Read the AF output level with $f=1 \mathrm{kHz}, \mathrm{THD}=5 \%$ |
| Vo(ATT5) | 2 | 3 | 1 | 2 | - | 1 | D | With $V$ in $=100 \mathrm{~dB} \mu, f=4.5 \mathrm{MHz} \quad f \mathrm{~m}=1 \mathrm{kHz}, \quad \mathrm{fDEV}= \pm 25 \mathrm{kHz}$, and muting applied, if $\mathrm{V}_{\mathrm{O}}(\mathrm{DET}) 5$ is the detector output, $\mathrm{V}_{\mathrm{O}(\mathrm{ATT5})}=20 \log \mathrm{~V}_{\mathrm{O}}(\mathrm{DET}) 5{ }^{\prime} \mathrm{V}_{\mathrm{O}}$ (DET) |
| $\mathrm{V}_{\mathrm{N} \text { (AF) }}$ | 3 | 1 | 2 | 1 | - | 1 | E | Read voltmeter with no input |
| $V_{6}$ | 2 | - | - | 2 | 1 | 1 | F | Read voltmeter with no input |
| $\mathrm{V}_{\mathrm{N} \text { (IF) }}$ | 2 | 3 | 1 | 1 | 1 | 1 | D | Read voltmeter with $\mathrm{f}=4.5 \mathrm{MHz}$ C.W. |

TYPICAL CHARACTERISTICS
THERMAL DERATING


AMBIENT TEMPERATURE $\mathrm{Ta}\left({ }^{\circ} \mathrm{C}\right)$



S-CURVE CHARACTERISTICS


FREQUENCY DEVIATION (kHz)

## APPLICATION EXAMPLE



## MITSUBISHI

ELECTRIC

## DESCRIPTION

The M51378L is a semiconductor integrated circuit consisting of an audio IF demodulator circuit designed for use in small portable TV receivers.

The circuit includes an audio IF amplifier, limiter and differential peak-type FM detector.

## FEATURES

- Low-voltage, low-current operation for low power consumption $\mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V}$ (TYP), $\mathrm{I}_{\mathrm{cco}}=5 \mathrm{~mA}(\mathrm{TYP})$
- Wide operating supply voltage range $\cdots \cdots . . . V_{c c}=3.2 \sim 7.5 \mathrm{~V}$
- Small 8-pin SIL package


## APPLICATION

Small portable TV audio IF demodulator circuits

RECOMMENDED OPERATING CONDITIONS
Supply voltage range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $4.2 \sim 4.5 \mathrm{~V}$

PIN CONFIGURATION (TOP VIEW)



ABSOLUTE MAXIMUM RATINGS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply voltage |  | 7.5 | V |
| $\mathrm{V}_{\mathrm{i}}$ (IF) | Input signal voltage (between pins (7) and (8)) |  | $\pm 3$ | V |
| Icc | Circuit current |  | 15 | mA |
| Pd | Power dissipation |  | 500 | mW |
| $K \theta$ | Derating | $\mathrm{Ta} \geqq 25^{\circ} \mathrm{C}$ | 5 | $\mathrm{mW} /{ }^{\circ} \mathrm{C}$ |
| Topr | Operating temperature |  | $-20 \sim+75$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS ( $T \mathrm{a}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Test circuit | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| I cco | Quiescent circuit current | Zero signal condition | (a) |  | 5.0 | 6.0 | mA |
| $V_{i}(\mathrm{lim})$ | Input limiting voltage | $\begin{aligned} & \mathrm{fo}=4.5 \mathrm{MHz}, \quad \mathrm{fm}=400 \mathrm{~Hz} \\ & \mathrm{fd}= \pm 7.5 \mathrm{kHz} \end{aligned}$ | (b) |  | 46 | 50 | dB $\mu$ |
| Vo(af) | Detector output voltage | $\begin{aligned} & \mathrm{fo}=4.5 \mathrm{MHz}, \mathrm{fm}=400 \mathrm{~Hz} \\ & \mathrm{fd}= \pm 7.5 \mathrm{kHz}, \mathrm{Vi}=100 \mathrm{~dB} \mu \end{aligned}$ | (b) | 41 | 58 | 82 | mVrms |
| AMR | AM rejection ratio | $\begin{aligned} & \text { FM }: \mathrm{fd}= \pm 25 \mathrm{kHz}, V i=100 \mathrm{~dB} \mu \\ & A M: 400 \mathrm{~Hz}, 30 \% \text { Mod. } \end{aligned}$ | (b) | 35 | 40 |  | dB |
| BW | Bandwidth | $\begin{aligned} & \mathrm{fm}=400 \mathrm{~Hz} \\ & \mathrm{fd}= \pm 7.5 \mathrm{kHz} \end{aligned}$ | (b) |  | 150 |  | kHz |
| $\mathrm{V}_{\text {ccos }}$ (op) | Supply voltage range | Required for operation |  | 3.2 | 4.5 | 7.5 | V |
| THD | Total harmonic distortion | $\begin{aligned} & \mathrm{fo}=4.5 \mathrm{MHz}, \mathrm{fm}=400 \mathrm{~Hz} \\ & \mathrm{fd}= \pm 7.5 \mathrm{kHz}, \mathrm{Vi}=100 \mathrm{~dB} \mu \end{aligned}$ | (b) |  | 0.3 | 1.0 | \% |

TEST CIRCUITS
(a) I cco

(b) $V_{o(a f)}, V_{i(l i m)}, A M R, B W, T H D$


TYPICAL CHARACTERISTICS $\left(T a=25^{\circ}, V_{C O}=4.5 \mathrm{~V}\right.$, Unless otherwise noted)
THERMAL DERATING
(MAXIMUM RATING)

AMBIENT TEMPERATURE Ta ( ${ }^{\circ} \mathrm{C}$ )
DETECTOR OUTPUT LIMITING

INPUT VOLTAGE Vi ( $\mathrm{dB} \mu)$

## S-CURVE CHARACTERISTICS



FREQUENCY $f(\mathrm{MHz})$

## APPLICATION EXAMPLE

Small portable TV audio IF demodulator circuit


## DESCRIPTION

The M51380P is a semiconductor integrated circuit consisting of a circuit designed for use as a TV video signal processing circuit with video tone control, brightness control, contrast control, pedestal clamping (variable DC regeneration ratio) and video drive functions. It is housed in a 16-pin package.

Apart from the variable DC regeneration ratio function, the M51381P has all the functions of the M51380P and is housed in a 14-pin package. The corresponding pins of the two units are given at the end of the section.

## FEATURES

- Video tone, brightness and contrast adjustment with DC voltage control
- Two-level differentiation for video tone adjustment; external peaking pin allows overshooting and preshooting to be set as desired
- Variable DC regeneration ratio (M51380P only)
- Color signal output transistor can be driven directly.
- Built-in peak limiter circuit


## APPLICATION

TV video signal processing

## RECOMMENDED OPERATING CONDITIONS

Supply voltage ..... $11.0 \sim 13.0 \mathrm{~V}$


PACKAGE OUTLINE Dimensions in mm



## MITSUBISHI <br> ELECTRIC

ABSOLUTE MAXIMUM RATINGS ( $T a=25^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{cc}}$ | Supply voltage |  | 16.0 |  |
| Pd | Power dissipation |  | 700 | V |
| $\mathrm{~K}_{\theta}$ | Derating | $\mathrm{Ta} \geqq 25^{\circ} \mathrm{C}$ | 7 | mW |
| Topr | Operating temperature |  | $-20 \sim+75$ | $\mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{T} s t g$ | Storage temperature |  | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12.0 \mathrm{~V}$, unless otherwise noted)

| Symbol | Parameter | Test conditions |  |  |  |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Video signal Note: | $\begin{gathered} \text { Pin } 9 \\ (\mathrm{~V}) \end{gathered}$ | $\begin{gathered} \text { Pin (11) } \\ (\mathrm{V}) \end{gathered}$ | $\begin{gathered} \text { Pin }{ }^{13} \\ \text { (V) } \end{gathered}$ | $\begin{gathered} \text { Pin (15) } \\ (\mathrm{V}) \end{gathered}$ | Min. | Typ | Max. |  |
| ICC1 | Circuit current 1 | OFF | 0 | 7.0 | 6.0 | 0 | 29 | 37 | 44 | mA |
| $1 \mathrm{CC2}$ | Circuit current 2 | OFF | 12.0 | 7.0 | 6.0 | 0 | 20 | 25 | 30 | mA |
| Vomax | Maximum video output | II | 0 | 7.0 | 8.0 | 0 | 7.0 | 8.0 |  | Vp-p |
| Gvmax | Maximum video voltage gain | I | 0 | 7.0 | 8.0 | 0 | 8.5 | 12.0 | 15.5 | dB |
| Vplim | Peak limiter operating voltage | OFF | 5.0 | 4.0 | 6.0 | 0 | 3.9 | 4.2 | 4.5 | Vo-P |
| $\mathrm{V}_{\text {BLK }}$ | Blanking operating voltage | OFF | 5~6 | 4.0 | 6.0 | 0 | 5.0 | 5.4 | 5.7 | Vo-p |
| $\mathrm{f}_{\mathrm{B}}$ | Frequency band response | I, IV | 0 | 7.0 | 6.0 | 0 | -8 | -6 | -4 | dB |
| Gp max | Maximum video peaking | II, III | 0 | 7.0 | 6.0 | 8.0 | 13.5 | 16 | 20.5 | dB |
| $\delta \mathrm{Vodc} / \delta \mathrm{Ta}$ | Video output pin voltage temperature dependence | OFF | 0 | 7.0 | 6.0 | 0 | 0 | 2 | 4 | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |

Note: Video signal

|  | Signal content |
| :---: | :---: |
| I | $200 \mathrm{mVp}-\mathrm{p}, 100 \mathrm{kHz}$ sine wave |
| II | $3.0 \mathrm{Vp}-\mathrm{p}, 100 \mathrm{kHz}$ sine wave |
| III | $200 \mathrm{mVp}-\mathrm{p}, 2.0 \mathrm{MHz}$ sine wave |
| IV | $200 \mathrm{mVp}-\mathrm{p}, 4.0 \mathrm{MHz}$ sine wave |

## TEST CIRCUIT



## TEST METHODS

| Symbol |  |
| :--- | :--- |
| Vplim | DC voltage of pin(8) scanning period. Set $\mathrm{S}_{1}$ to ON. |
| $\mathrm{V}_{\mathrm{BLK}}$ | Voltage of pin (9) when pin (8) voltage changes suddenly. |
| $\mathrm{f}_{\mathrm{B}}$ | Output ratio at pin(8) with signals I and IV is expressed in decibels. |
| $\mathrm{G}_{\mathrm{pmax}}$ | Output ratio at pin (8) with signals II and III is expressed in decibels. |

CORRESPONDING PINS OF M51380P and M51381P

| M51380P pin no. | (1) | (2) | (3) | (4) | (5) | (6) | (7) | (8) | (9) | (10) | (11) | (12) | (13) | (14) | (15) | (16) |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| M51381P pin no. | $(1)$ | $(2)$ | $(3)$ | - | $(4)$ | $(5)$ | $(6)$ | $(7)$ | $(8)$ | - | (9) | (10) | (11) | (12) | (13) | (14) |

TYPICAL CHARACTERISTICS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{vcc}=12.0 \mathrm{v}$, unless otherwise noted)


## DESCRIPTION

The M51382P is a semiconductor integrated circuit consisting of a TV video signal processing circuit which includes a brightness control, contrast control, pedestal clamping and video drive functions.

## FEATURES

- DC control of brightness and contrast
- Can directly drive chroma output transistors
- Peak limiter circuit
- Color tracking circuit


## APPLICATION

TV video signal processing

## RECOMMENDED OPERATING CONDITIONS

Supply voltage range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112 V
Rated supply voltage 13 V




ABSOLUTE MAXIMUM RATINGS ( $\mathbf{T} a=25^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{Cc}}$ | Supply voltage |  | 16 | V |
| Pd | Power dissipation |  | $\mathbf{7 0 0}$ |  |
| $\mathrm{K}_{\theta}$ | Derating | $\mathrm{Ta} \geqq 25^{\circ} \mathrm{C}$ | 7 | mW |
| Topr | Operating temperature |  | $-20 \sim+75$ | $\mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ )

| Symbol | Parameter | Test conditions |  |  |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Video signal Note | Pin (8) (V) | $\operatorname{Pin}(9)$ <br> (V) | Pin (11) (V) | Min | Typ | Max |  |
| I cci | Circuit current (1) | OFF | 0 | 7.0 | 6.0 | 28 | 37 | 44 | mA |
| loc2 | Circuit current (2) | OFF | 12.0 | 7.0 | 6.0 | 17 | 26 | 32 | mA |
| $V_{0}$ max | Maximum video output | II | 0 | 7.0 | 8.0 | 7.0 | 8.0 |  | $\mathrm{V}_{\mathrm{P}-\mathrm{P}}$ |
| Gvmax | Maximum video voltage gain | I | 0 | 7.0 | 8.0 | 8.5 | 12.0 | 15.5 | dB |
| $V_{\text {Plim }}$ | Peak limiter operating voltage | OFF | 5.0 | 4.0 | 6.0 | 3.9 | 4.2 | 4.5 | $\mathrm{V}_{\text {O-P }}$ |
| $V_{\text {BLK }}$ | Blanking operating voltage | OFF | 12.0 | 4.0 | 6.0 | 10.0 |  |  | $\mathrm{V}_{0-\mathrm{P}}$ |
| $\mathrm{f}_{\mathrm{B}}$ | Frequency band characteristics | I, III | 0 | 7.0 | 6.0 | -8.0 | $-6.0$ | $-4.0$ | dB |
| $\delta \mathrm{V}_{\text {ODC } / ~}^{\text {/ }} \mathrm{Ta}$ | Video output voltage temperature dependence | OFF | 0 | 7.0 | 6.0 | 0 | 2 | 4 | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |

Note Video signal

|  | Signal content |
| :---: | :---: |
| I | $200 \mathrm{mVp}-\mathrm{p}, 100 \mathrm{kHz}$ sine wave |
| II | $3.0 \mathrm{Vp}-\mathrm{p}, 100 \mathrm{kHz}$ sine wave |
| III | $200 \mathrm{mVp}-\mathrm{p}, 4.0 \mathrm{MHz}$ sine wave |

THERMAL DERATING (MAXIMUM RATING)


AMBIENT TEMPERATURE Ta ( ${ }^{\circ} \mathrm{C}$ )

## APPLICATION EXAMPLE

TV Video Signal Processing Circuit HORIZONTAL PULSE $\Omega^{10 V_{0-P}}$



MITSUBISHI LINEAR ICs M51393AP

## DESCRIPTION

The M51393AP is a semiconductor integrated circuit consisting of a PAL system color TV video chroma system, housed in a 30 -pin molded DIL package.

Functions include video tone control, contrast control, and brightness control. The device includes a video output transistor, chroma signal processing and chroma demodulator circuits.

## FEATURES

- Double differentiation is used for video tone control and high frequency component suppression control is continuous
- Pedestal clamp system with variable DC regeneration
- Linked contrast and color saturation control
- Peak limiting
- Built-in a video output transistor
- High sensitivity killer $\qquad$ -43dB level (typ)


## APPLICATION

PAL system color TV (video chroma circuits)
RECOMMENDED OPERATING CONDITIONS
Supply voltage range 11~13V
Rated supply voltage .............................................. 12V

## PIN CONFIGURATION (TOP VIEW)

BURST PHASE
ADJUSTMENT

## PACKAGE OUTLINE Dimensions in mm





30-pin plastic molded DIL package

## BLOCK DIAGRAM



## APPLICATION EXAMPLE



## DESCRIPTION

The M51395AP is a semiconductor integrated circuit consisting of a system PAL video chroma system capable of handling PAL and SECAM dual systems, and housed in a 30-pin molded DIL package.

Its functions include video tone control, contrast control, brightness control, and the device includes video output transistor, a chroma signal processing circuit, and a chroma demodulator.

## FEATURES

- The video tone control uses double differential and has continuous high frequency component suppression
- Pedestal clamp system with variable DC regeneration
- A contrast control voltage output is available for use with the M51397AP SECAM IC color saturation adjustment
- Peak-limiting is possible
- Built-in video output transistor
- High-sensitivity killer ................ - 43dB level, typ


## APPLICATION

PAL and SECAM dual systems, PAL video chroma circuits

## RECOMMENDED OPERATING CONDITIONS

Supply voltage range . . . . . . . . . . . . . . . . . . . . . 11~13V
Rated supply voltage . . . . . . . . . . . . . . . . . . . . . . . . 12V




APPLICATION EXAMPLE


## DESCRIPTION

The M51397AP is a semiconductor integrated circuit consisting of a limiter amplifier, SECAM switch, ident discriminator (ident B-Y and R-Y signals), color killer, color saturation control, matrix; system switch (PAL/SECAM) and DC regenerations circuit. It is intended for use in SECAM system color TV signal processing and demodulation including regeneration in one chip.

## FEATURES

- Horizontal and vertical ident signals are possible
- Built-in ident error compensation
- High-gain limiter amplifier
- A system switch allows selection of either PAL or SECAM automatically
- Built-in DC regeneration circuit
- Low crosstalk


## APPLICATION

SECAM system color TV, color disgnal processors

## RECOMMENDED OPERATING CONDITIONS


Rated supply voltage.

## PIN CONFIGURATION (TOP VIEW)

OUTPUT COLR OUTPUT COLR SIGNAL
INPUT DELAYED COLOR SIGNAI COLOR SATURA. TION CONTROL ISCRIMINATORCOIL DEMODULATED OUTPUT
SUPPLY VOLTAGE R-Y
DISCRIMINATOR COIL
R-Y
DEMODULATED
OUPPPUT
SUPPLY VOLTAGE




## DESCRIPTION

The M51401P is a semiconductor integrated circuit consisting of a VTR servo control circuit for use in home VTR equipment ( $1 / 2^{\prime \prime}$ and $3 / 4^{\prime \prime}$ ). The circuit includes a reference pulse signal amplifier and delay circuit, pulse amplifiers to process the signals detected at the controlled circuits, the associated delay circuit, trapezoid waveform generator, sample and hold circuit and buffer amplifier.

## FEATURES

- Wide dynamic range $0.5 \sim 10 \mathrm{~V}$ (typ)
- Low ripple $\qquad$ .80 mV (max)
- Good linearity 5\% (max)
- Trapezoid waveform generator provides two slopes which can be selected
- Built-in time delay for the reference signal and detected pulse signals.


## APPLICATIONS

VTR servocontrollers, general purpose DC servocontroller circuits

## RECOMMENDED OPERATING CONDITIONS

Supply voltage range . . . . . . . . . . . . . . . . . . . . . 8.5~13V
Rated supply voltage . . . . . . . . . . . . . . . . . . . . . . . . 12V

| PIN CONFIGURATION (TOP VIEW) |
| :---: |
|  |




## MITSUBISHI ELECTRIC

ABSOLUTE MAXIMUM RATINGS ( $T_{a}=25^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply voltage |  | 15.6 | $\checkmark$ |
| Icc | Circuit current |  | 64 | mA |
| Pd | Power dissipation |  | 610 | mW |
| VIN | Input signal voltage (pins (15) and (16) |  | $\pm 3$ | $\checkmark$ |
| Topr | Operating temperature |  | $-20 \sim+70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-40 \sim+150$ | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS $\left(T_{a}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}\right.$. unless otherwise noted $)$

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage |  | 8.5 |  | 13 | $\checkmark$ |
| Icc | Circuit current |  | 30 | 42 | 52 | mA |
| $\Delta \mathrm{V}_{16}$ | Input level | Phase circuit-1 $\mathrm{R}_{01}=200 \Omega$ | 40 |  |  | mVo-P |
| $\Delta \mathrm{V}_{15}$ | Input level | Phase circuit-2 $\mathrm{R}_{02}=200 \Omega$ | 40 |  |  | mVo-p |
| $\Delta \mathrm{V}_{1}$ | Input level | Phase circuit-3 $\mathrm{R}_{03}=200 \Omega$ | 200 |  |  | mV - P |
| Trape-LY | Trapezoid linearity |  |  |  | 5 | \% |
| $\angle 9$ (PB) | Trapezoid slope (PB) |  | 3.55 | 4.15 | 5.15 | $\mathrm{V} / \mathrm{ms}$ |
| $\angle 9$ (REC) | Trapezoid slope (REC) |  | 1.72 | 1.85 | 1.97 | $\mathrm{V} / \mathrm{ms}$ |
| $\mathrm{V}_{8}$ (max) | S \& H maximum output voltage |  |  |  | 700 | mV |
| $V_{8}($ min $)$ | $S \& H$ minimum output voltage |  | 9.5 | 10 | 11.5 | V |
| $V_{8}(\mathrm{rip})$ | S \& H ripple voltage |  |  |  | 80 | mV |
| $\tau_{7}(\mathrm{P})$ | Sampling pulse width |  | 100 | 130 | 160 | us |
| TD-15 | Delay time |  | 0.7 | 1.2 | 1.7 | ms |
| TD-16 | Delay time |  | 0.7 | 1.2 | 1.7 | ms |
| T3-PB | Pulse delay (PB) |  | 21 | 25 | 29 | ms |
| T3-REC | Pulse delay (REC) |  | 2.5 | 3.0 | 3.5 | ms |
| $\mathrm{V}_{8}$ (TRS) | Output transient response | Refer to section on typical characteristics for details |  |  |  |  |

## TEST CIRCUIT



Note 1. The phase circuits are used to adjust the pin (15) and pin (16) input signals and pin (6) sample pulse phase relationships to that shown in the section on typical characteristics.

## TEST METHODS

| Parameter | $\mathrm{S}_{1}$ | $S_{2}$ | $S_{3}$ | $S_{4}$ | Measurement point | Method |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 cc | b | a | a | a |  |  |
| $\Delta V_{16}$ |  |  |  | a | Pin (13) | Monitor the rectangular waveform |
| $\Delta V_{15}$ |  |  |  | a | Pin (12) | (hentangular waveform |
| $\Delta V_{1}$ |  | b |  | a | Pin (7) | Monitor the sample pulse |
| Trape-LY | C |  | b | a | Pin (9) |  |
| $\angle 9$ (PB) |  |  | b | a | Pin (9) | Use a meter with an input impedance of $10 \mathrm{M} \Omega$ or above |
| $\angle 9$ (REC) | a |  | b | a | Pin (9) |  |
| $V_{8}$ (max) | b |  | a | a | $\operatorname{Pin}$ (8) |  |
| $V_{8}$ (min) | C |  | a | a | Pin (8) |  |
| $\mathrm{V}_{8}$ (rip) |  |  |  | a | Pin (8) |  |
| $\tau 7(\mathrm{p})$ |  | b |  | a | Pin (7) |  |
| TD-16 |  |  |  | a | Pin (16), (12) |  |
| TD-15 |  |  |  | a | Pin (15), (12) |  |
| T3-PB |  |  |  | a | $\operatorname{Pin}$ (1), (7) |  |
| T3-REC |  |  |  | a | Pin (1), (7) | Phase comparison of the pulse leading edges |
| $\mathrm{V}_{8}$ (TRS) | ※ | a |  | b | Pin (8) | * $S_{1}$ as in output transient response curves Fig. 2 |

TYPICAL CHARACTERISTICS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$, unless otherwise noted)


AMBIENT TEMPERATURE $\mathrm{Ta}\left({ }^{\circ} \mathrm{C}\right)$

Fig. 1 Signal level and timing relationships
$\Delta \mathrm{V}_{15}$ (PIN (15)
$\Delta V_{16}$ (PIN (16)


Note 1. The $S$ \& $H$ output phases $a, b$, and $c$ refer to the $S \& H A, B$ and $C$ outputs.

Fig. 2 Sample output transient response


Home VTR Servocontroller Circuit


Units Resistance: $\Omega$
Capacitance: F
Diode: MD234

## MITSUBISHI

## DESCRIPTION

The M5143P is a semiconductor integrated circuit consisting of the sound circuits required for use in TV sets. It includes a sound IF amplifier, limiter, differential peak detector, electronic volume control, audio driver and regulated power supply.

## FEATURES

- Electronic volume control allowing control with DC
- Single coil with differential peak detection
- Minimal number of external parts, high stability
- High limiting sensitivity . . . . . . . . . . . . . . . 200 V V (typ)
- Excellent AMR . . . . . . . . . . . . . . . . . . . . . . 50dB (typ)
- High audio drive output . . . . . . . . . . . . . . 6mAp-p (max)


## APPLICATION

TV sound IF demodulation

## RECOMMENDED OPERATING CONDITIONS

Rated supply voltage . . . . . . . . . . . . 18.0V (with $\mathrm{R}_{\mathrm{s}}=220 \Omega$ )

PIN CONFIGURATION (TOP VIEW)


NC: NO CONNECTION



ABSOLUTE MAXIMUM RATINGS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits |  |
| :--- | :--- | :--- | :---: | :---: |
| Icc | Circuit current $^{*}$ |  | 50 |  |
| $\mathrm{~V}_{\text {in }}$ | Input signal voltage (pins (1)-(2)) |  | $\pm 3$ | mA |
| $\mathrm{P}_{\mathrm{d}}$ | Power dissipation |  | 650 | V |
| $\mathrm{~K}_{\theta}$ | Thermal derating | $\mathrm{Ta} \geqq 25^{\circ} \mathrm{C}$ | 6.5 | mW |
| $\mathrm{~T}_{\mathrm{opr}}$ | Operating temperature |  | $-20 \sim+70$ | $\mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature |  | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

*Current capable of flowing into pin (5)

ELECTRICAL CHARACTERISTICS ( $T_{a}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=12.0 \mathrm{v}$, )

| Symbol | Parameter | Test conditions | Test circuit | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| $\mathrm{Pd}_{\mathrm{d}}$ | Power dissipation |  |  | 264 | 316 | 360 | mW |
| $V_{z}$ | Zener voltage | $1 \mathrm{CC}=28 \mathrm{~mA}$ |  | 10.3 | 11.2 | 12.2 | mA |
| $\mathrm{V}_{\mathrm{i}}(\mathrm{lim})$ | Input limiting voltage | $\mathrm{f}_{\mathrm{O}}=4.5 \mathrm{MHz}, \quad \mathrm{R}_{\mathrm{X}}=0$ | (a) |  | 46 | 52 | dB $\mu$ |
| AMR | AM rejection ratio | $\mathrm{f}_{\mathrm{AM}}=30 \%, \mathrm{f}_{\mathrm{d}}=25 \mathrm{kHz}, \mathrm{f}_{\mathrm{O}}=4.5 \mathrm{MHz}, \mathrm{R}_{\mathrm{X}}=0$ | (a) | 40 | 50 |  | dB |
| $V_{0}(\mathrm{af})$ | Detection output voltage | $\begin{aligned} & f_{\mathrm{d}}=25 \mathrm{kHz}, \mathrm{f}_{\mathrm{m}}=400 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{o}}=4.5 \mathrm{MHz}, \mathrm{~V}_{\mathrm{in}}=100 \mathrm{~dB} \mu, \quad \mathrm{R}_{\mathrm{x}}=0 \end{aligned}$ | (a) | 500 | 750 |  | mV |
| ATT (max) | Maximum electronic volume control attenuation | $\mathrm{R}_{\mathrm{x}}=\infty$ | (a) | 60 | 80 |  | dB |
| $G_{V}(\mathrm{af})$ | Audio driver voltage gain | $\mathrm{f}=400 \mathrm{~Hz}, \mathrm{~V}_{\text {in }}=0.1 \mathrm{~V}$ | (b) | 17.5 | 20 |  | dB |

## TEST CIRCUITS



TYPICAL CHARACTERISTICS $\left(T a=25^{\circ} \mathrm{C}\right.$, unless otherwise noted )


DETECTION OUTPUT VOLTAGE FREQUENCY RESPONSE


ELECTRONIC VOLUME CONTROL CHARACTERISTICS

volume control resistance $R_{X}(\Omega)$
s-CURVE RESPONSE


## APPLICATION EXAMPLE

TV sound circuit


## DESCRIPTION

The M5144P is a semiconductor integrated circuit consisting of in the sound circuits required for use in TV sets. It includes a sound IF amplifier, limiter, differential peak detector, electronic volume control and audio driver and, apart from the zener diode used in the regulated power supply, it is completely identical to the M5143P.

## FEATURES

- Electronic volume control allowing DC control
- Single coil with differential peak detection
- Minimal number of external parts, high stability
- High limiting sensitivity . . . . . . . . . . . . . . . $200 \mu \mathrm{~V}$ (typ)
- Excellent AMR . . . . . . . . . . . . . . . . . . . . . . . . 50dB (typ)
- High sound drive output . . . . . . . . . . . . . . 6mAp-p (max)


## APPLICATION

TV sound IF demodulation
RECOMMENDED OPERATING CONDITIONS
Supply voltage range $\ldots \ldots \ldots \ldots \ldots \ldots \ldots \cdot 12 \pm 10 \%$
Rated supply voltage $\ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots 12 \mathrm{~V}$


NC: NO CONNECTION


14-pin plastic DIL package


ABSOLUTE MAXIMUM RATINGS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 18 | V |
| $\mathrm{~V}_{\text {in }}$ | Input singal voltage (pins (1)-(2)) |  | $\pm 3$ |  |
| $\mathrm{P}_{\mathrm{d}}$ | Power dissipation |  | 650 | V |
| $\mathrm{~K}_{\theta}$ | Thermal derating | $\mathrm{Ta} \geqq 25^{\circ} \mathrm{C}$ | 6.5 | mW |
| $\mathrm{~T}_{\mathrm{opr}}$ | Operating temperature |  | $-20 \sim+70$ | $\mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature |  | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{Cc}}=12.0 \mathrm{~V}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Test circuit | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| Pd | Power dissipation |  |  | 264 | 316 | 360 | mW |
| 1 cc | Circuit current |  |  | 18 | 22.5 | 27 | mA |
| $V_{i}(\mathrm{lim})$ | Input limiting voltage | $\mathrm{f}_{0}=4.5 \mathrm{MHz}, \quad \mathrm{R}_{\mathrm{x}}=0$ | (a) |  | 46 | 52 | dB $\mu$ |
| AMR | AM rejection ratio | $\mathrm{f}_{\text {AM }}=30 \%, \mathrm{f}_{\mathrm{d}}=25 \mathrm{kHz}, \mathrm{f}_{\mathrm{O}}=4.5 \mathrm{MHz}, \mathrm{R}_{\mathrm{X}}=0$ | (a) | 40 | 50 |  | dB |
| $V_{0}(\mathrm{af})$ | Detection output voltage | $\begin{aligned} & f_{\mathrm{d}}=25 \mathrm{kHz}, \mathrm{f}_{\mathrm{m}}=400 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{o}}=4.5 \mathrm{MHz}, V_{\mathrm{in}}=100 \mathrm{~dB} \mu, \quad \mathrm{R}_{\mathrm{x}}=0 \end{aligned}$ | (a) | 500 | 750 |  | mV |
| ATT (max) | Maximum electronic volume attenuation | $\mathrm{R}_{\mathrm{x}}=\infty$ | (a) | 60 | 80 |  | dB |
| $G_{v}(\mathrm{af})$ | Sound driver voltage gain | $\mathrm{f}=400 \mathrm{~Hz}, \mathrm{~V}_{\text {in }}=0.1 \mathrm{~V}$ | (b) | 17.5 | 20 |  | dB |

## TEST CIRCUITS

(a) $\mathrm{V}_{\mathrm{o}}(\mathrm{af}), \mathrm{V} \mathrm{i}$ (lim); AMR ATT(max)


Units
Capacitance: F

(b) $G v(a f)$

TYPICAL CHARACTERISTICS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$, unless otherwise noted)
THERMAL DERATING
(MAXIMUM RATING)


OPERATING TEMPERATURE Ta ( $\left.{ }^{\circ} \mathrm{C}\right)$

DETECTION OUTPUT VOLTAGE FREQUENCY RESPONSE


ELECTRONIC VOLUME CONTROL CHARACTERISTICS


VOLUME CONTROL RESISTANCE $R_{X}(\Omega)$

S-CURVE RESPONSE


## APPLICATION EXAMPLE

TV sound circuit


## DESCRIPTION

The M5169P is a semiconductor integrated circuit consisting of a video detection circuit for use in TV picture detection applications. The circuit consists of an AM detector circuit and a level shift circuit.

## FEATURES

- Quasi-synchronous detection system
- Extraction of both positive and negative outputs
- Drive with low inputs ( 200 mV p-p typ, with $\mathrm{V}_{\text {in }}=5 \mathrm{mVrms}$, AM 30\% modulation)
- Excellent carrier suppression characteristics


## APPLICATIONS

TV video detection.

| RECOMMENDED | OPERATING CONDITIONS |
| :---: | :---: |
| Supply voltage range | 12~24 |
| ated supply voltag |  |

PIN CONFIGURATION (TOP VIEW)



## EQUIVALENT CIRCUIT



ABSOLUTE MAXIMUM RATINGS ( $T a=25^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits |  |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 24 | Unit |
| V in | Signal input voltage |  | V |  |
| $\mathrm{I}_{\mathrm{CC}}$ | Circuit current |  | 1.0 | Vrms |
| Pd | Power dissipation |  | 26 | mA |
| $\mathrm{~K}_{\theta}$ | Derating | $\mathrm{Ta} \geqq 25^{\circ} \mathrm{C}$ | 625 | mW |
| Topr | Operating temperature |  | 6.25 | $\mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Tstg | Storage tmperature |  | $-20 \sim+75$ | ${ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=20.0 \mathrm{~V}\right)$

| Symbol | Parameter | Test conditions | Test circuit | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| ICC | Circuit current |  | (a) |  | 15 | 20 | mA |
| $V_{(4)}$ | Pin (4) quiescent DC voltage |  | ( a) | 7.5 | 8.3 | 9.0 | V |
| $V_{(4)}$ min | Minimum video detection output voltage | $\mathrm{f}=58.75 \mathrm{MHz}$ unmodulated, <br> Vin varied | (a) |  | 0 | 0.5 | V |
| $V$ in | Input signal voltage | $\begin{aligned} & \mathrm{fo}=58.75 \mathrm{MHz}, \quad f m=1 \mathrm{kHz} \\ & \mathrm{AM}=30 \%, \mathrm{~V}_{\mathrm{O}(4)}=200 \mathrm{mV} \mathrm{~m}_{\mathrm{P}} \end{aligned}$ | (a) | 2.5 | 5.0 | 10.0 | mV rms |
| $\mathrm{V}_{0}(\mathrm{AFT}$ ) | AFT output voltage | $\mathrm{f}=58.75 \mathrm{MHz}$ unmodulated | (a) | 130 | 150 |  | mV rms |
| $\mathrm{V}_{(1)}$ | AFT output DC voltage |  | (a) | 7.0 | 8.2 | 9.5 | V |
| THD (DET) | Total harmonic detection of detector output | $\begin{aligned} & \mathrm{fo}=58.76 \mathrm{MHz}, f \mathrm{fm}=1 \mathrm{kHz} \\ & \mathrm{AM}=80 \%, \mathrm{~V}_{\mathrm{O}(4)}=1.5 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \end{aligned}$ | (a) |  | 4 | 9 | - \% |
| V lim | Diode limiting characteristics | $1 \mathrm{D}=200 \mu \mathrm{~A}$ | (b) | 0.30 | 0.48 | 0.55 | V |

## TEST CIRCUITS


Units Resistance: $\Omega$ Capacitance: F

TEST METHODS
(SW ${ }_{1,2,3}$ setting conditions)

| Symbol | $\mathrm{SW}_{1}$ | $\mathrm{SW}_{2}$ | $\mathrm{SW}_{3}$ |
| :--- | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{CC}}$ | OFF | 3 | 4 |
| $\mathrm{~V}_{(4)}$ | ON | 3 | 1 |
| $\mathrm{~V}_{(4)} \min$ | ON | 3 | 1 |
| $V_{\text {in }}$ | ON | 2 | 2 |
| $\mathrm{~V}_{\mathrm{O}}(\mathrm{AFT})$ | ON | 2 | 2 |
| $\mathrm{~V}_{(1)}$ | ON | 1 | 4 |
| $\mathrm{THD}_{(\mathrm{DET})}$ | ON | 3 | $2 \& 3$ |

(b)


## MITSUBISHI LINEAR ICs

 M5169PTYPICAL CHARACTERISTICS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$, unless otherwise noted) THERMAL DERATING (MAXIMUM RATING)


AMBIENT TEMPERATURE $\mathrm{Ta}\left({ }^{\circ} \mathrm{C}\right)$

PICTURE DETECTOR OUTPUT VOLTAGE VS SUPPLY VOLTAGE CHARACTERISTICS


PICTURE DETECTOR OUTPUT VOLTAGE VS INPUT SIGNAL VOLTAGE CHARACTERISTICS


INPUT SIGNAL VOLTAGE $\mathrm{V}_{\mathrm{i}}$ (mVrms)

TUNING COIL Li, $C_{1}$ SPECIFICATIONS
Type: made by Toko Inc., equivalent to 10 k bobbin with shield Number of turns: 5 (pins (4)-(6) )
Wire material : 0.12 $\boldsymbol{0}$, 0 VEW

$$
\mathrm{Q}_{0}=90 \pm 20 \%
$$

Internal capacitance $=33 \mathrm{pF}$

(BOTTOM VIEW

APPLICATION EXAMPLE
TV video detector circuit


## DESCRIPTION

The M5183P is a semiconductor integrated circuit designed for use as a TV video IF amplifier circuit and it includes a two-stage IF amplifier circuit, a keyed AGC circuit and an AGC amplifier circuit.

## FEATURES

- High power gain $\qquad$ 48dB typ ( $f=58 \mathrm{MHz}$ )
- Excellent and wide-range AGC response ..... 68dB (typ)
- Minimum output variations caused by 60 dB IF input variations
- Minimum changes in input/output admittance across entire AGC spectrum
- Both positive and negative high-gain keyed AGC system


## APPLICATION

TV video IF amplification

## RECOMMENDED OPERATING CONDITIONS

Supply voltage range ..... $10 \sim 18 \mathrm{~V}$
Rated supply voltage ..... 12 V

## PIN CONFIGURATION (TOP VIEW)



NC: NO CONNECTION

## PACKAGE OUTLINE

Dimensions in mm


14-pin plastic DIL package

## EQUIVALENT CIRCUIT



ABSOLUTE MAXIMUM RATINGS $\left(T_{a}=25^{\circ} \mathrm{C}\right.$, unless otherwise noted $)$

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Supply voltage (pin (11) |  | 18 | $\checkmark$ |
| $V_{(7)}, V_{(8)}$ | Output stage breakdown voltage (pins (7), (8)) |  | 18 | V |
| $V_{(1) \text {-(2) }}$ | Input voltage (pins (1) ~ (2)) |  | 10 | $V_{\text {P-P }}$ |
| $V_{\text {(6)-(10) }}$ | AGC voltage (pins (6) ~(10) ) |  | 6 | $\checkmark$ |
| $V_{(5)}$ | Gating voltage (pin (5)) |  | 10, -20 | $\checkmark$ |
| Pd | Power dissipation |  | 700 | mW |
| $\mathrm{K}_{\theta}$ | Derating | $\mathrm{Ta} \geqq 25^{\circ} \mathrm{C}$ | 7 | $\mathrm{mW} /{ }^{\circ} \mathrm{C}$ |
| Topr | Operating temperature |  | $-20 \sim+75$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS ( $T_{\mathrm{a}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12.0 \mathrm{~V}$ )

| Symbol | Parameter |  | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Pd | Power dissipation |  |  |  |  | 325 | 370 | mW |
| 10 | Output current |  | $1_{(7)}+1_{(8)}$ |  | 5.7 |  | mA |
| Icc | Circuit current |  | $1_{(7)}+1_{(8)}+1_{(11)}$ |  | 27 | 31 | mA |
| AGC | AGC range |  |  |  | 68 |  | dB |
| Gp | Power gain |  | $\mathrm{f}=58 \mathrm{MHz}$ | 44 | 48 |  | dB |
| NF | Noise figure |  | $\mathrm{f}=60 \mathrm{MHz}, \quad \mathrm{Rg}=50 \Omega$ |  | 8.5 |  | dB |
| $V_{(12)}$ | RF AGC voltage range | Max |  | 6.5 | 7.0 |  | $\mathrm{V}_{\mathrm{DC}}$ |
|  |  | Min |  | 0 | 0.2 | 0.6 |  |
| $\mathrm{V}_{0}$ | Maximum voltage swing for differential output | 0 dB AGC | Across pins (7) ~ (8) |  | 16.8 |  | $V_{\text {P-P }}$ |
|  |  | $-30 \mathrm{~dB} \mathrm{AGC}$ |  |  | 8.4 |  |  |
|  | Output variations |  | IF signal variation: 60 dB |  | 0.3 |  | dB |
|  | IF gain variation |  | Variation across total RF AGC range |  | 10 |  | dB |

## TYPICAL CHARACTERISTICS

THERMAL DERATING (MAXIMUM RATING)


AMBIENT TEMPERATURE $\operatorname{Ta}\left({ }^{\circ} \mathrm{C}\right)$

NPUT ADMITTANCE VS FREQUENCY RESPONSE


FREQUENCY $f(\mathrm{MHz})$


## APPLICATION EXAMPLE

TV video IF amplifier circuit


## DESCRIPTION

The M5185P is a semiconductor integrated circuit consisting of a video IF amplifier, video detector circuit, video amplifier circuit, sound IF detector circuit, AFT circuit, AFT switching circuit, AGC noise eliminator circuit, peak-type IF AGC circuit, and RF AGC circuit. It is designed for use in TV video IF signal processing.

## FEATURES

- The sound IF detector and video detector circuit are separated
- The video detector circuit uses synchronous detection, and the sound IF detector circuit uses a transistor detecting method
- Fixed or variable IF AGC level is possible
- Positive/negative RF AGC output


## APPLICATION

TV video IF signal processing circuits

## RECOMMENDED OPERATING CONDITIONS

Supply voltage range ..................................................11~13V
Rated supply voltage ................................................12.0V


PACKAGE OUTLINE $\quad$ Dimensions in mm


28-pin plastic DIL package


MITSUBISHI

ABSOLUTE MAXIMUM RATINGS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 14.4 | V |
| Pd | Power dissipation |  | 1.4 | W |
| $\mathrm{~K} \theta$ | Derating | $\mathrm{Ta} \geqq 25^{\circ} \mathrm{C}$ | 14 | $\mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Topr | Operating temperature |  | $-20 \sim+70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS
( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$, unless otherwise noted)

| Symbol | Parameter | $\mathrm{f}(\mathrm{MHz})$ | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| I cco | Quiescent circuit current |  |  | 35 | 50 | 66 | mA |
| G V | Video IF voltage gain | 58.75 | $\mathrm{Vi}=1 \mathrm{mVrms}$ | 38 | 41 | 44 | dB |
| $\mathrm{G}_{\mathrm{R}}$ | Video IF AGC control range | 58.75 | $\mathrm{Vi}=100 \mathrm{mVrms}$ | 49 | 52 |  | dB |
| Rin(VIF) | Video IF input resistance | 58.75 |  |  | 1.1 |  | k $\Omega$ |
| Cin(VIF) | Video IF input capacitance | 58.75 |  |  | 2.9 |  | pF |
| Ro | Video IF output resistance | 58.75 |  |  | 280 |  | $\Omega$ |
| $\mathrm{G}_{\mathrm{c}}$ | Video detector conversion gain | 58.75 | $\mathrm{Vi}=120 \mathrm{mV}$ P-P, $\mathrm{f}_{\mathrm{m}}=400 \mathrm{~Hz}, 74 \% \mathrm{AM}$ | 27 | 30 | 33 | dB |
| Vo max | Maximum video output | 58.75 | $\mathrm{fm}_{\mathrm{m}}=400 \mathrm{~Hz}, 74 \% \mathrm{AM}$ | 3.6 | 4.0 |  | $V_{P-P}$ |
| DG | Video detector differentiation gain | 58.75 | $\mathrm{fm}=3.58 \mathrm{MHz}$, step waveform | 0 | 5 | 10 | \% |
| DP | Video detector differentiation phase | 58.75 | $\mathrm{fm}_{\mathrm{m}}=3.58 \mathrm{MHz}$, step waveform | 0 | 3 | 7 | \% |
| $V$ (17) | Video amplifier output DC voltage |  | Zero signal condition | 4.8 | 5.8 | 6.8 | V |
| BW | Video amplifier band width | 58.75 | $\mathrm{Vi}=20 \mathrm{mVrms}, \mathrm{f}_{\mathrm{m}}=$ sweep , 40\%AM | 6 | 11 |  | MHz |
| $\operatorname{Rin}(V D)$ | Video detector input resistance | 58.75 |  |  | 6.2 |  | k $\Omega$ |
| Cin (VD) | Video detector input capacitance | 58.75 |  |  | 3.3 |  | pF |
| $\mu$ | AFT detector sensitivity | 58.75 | Sweep signal , V(10) $=5.3 \sim 7.5 \mathrm{~V}$ | 44 | 58 | 72 | $\mathrm{mV} / \mathrm{kHz}$ |
| $V_{\text {(10) }}$ | AFT output DC voltage |  | Zero signal condition | 4.9 | 5.7 | 7.0 | V |
| $\mathrm{V}_{\text {AFT }}$ (ON) | AFT switch on voltage | 58.75 | Sweep signal , $V_{\text {(15) }}$ varied | 0 | 1.2 | 1.3 | V |
| $\mathrm{V}_{\text {AFT }}$ (OFF) | AFT switch off voltage | 58.75 | Sweep signal , $\mathrm{V}_{(15)}$ varied | 1.3 | 1.5 | 1.6 | V |
| $V_{\text {RRH }}$ | RF AGC maximum voltage |  |  | 9.5 | 10.8 | 11.5 | V |
| $\mathrm{V}_{\text {RRL }}$ | RF AGC minimum voltage |  |  | 0 | 0.2 | 0.5 | V |
| S/N | Overall signal to noise ratio | 58.75 | $\mathrm{V} i=80 \mathrm{~dB} \mu$ |  | 56 |  | dB |
| $\mathrm{R}_{\text {AGC }}$ | Overall AGC range | 58.75 | Vivaried |  | 56 |  | dB |
| $V_{O}(S I F)$ | Sound IF detector output signal voltage voltage | 58.75 | $80 \mathrm{~dB} \mu, \mathrm{f}_{\mathrm{S}}=54.25 \mathrm{MHz}, 60 \mathrm{~dB} \mu$ | 89 | 93 | 97 | dB $\mu$ |

## TYPICAL CHARACTERISTICS

THERMAL DERATING
(MAXIMUM RATING)

ambient temperature $\mathrm{T}_{\mathrm{a}}\left({ }^{\circ} \mathrm{C}\right.$ )

## APPLICATION EXAMPLE

TV Video IF signal processing circuit


PRINTED CIRCUIT BOARD LAYOUT (copper clad side, full size)


## DESCRIPTION

The M5186P/AP is a semiconductor integrated circuit designed to serve as a TV video IF signal processing circuit. The circuit consists of a video IF amplifier, video detector, video amplifier, audio IF detector, AFT circuit, AFT switching circuit, IF AGC circuit (peak-type) and RF AGC circuits. These circuits are housed in a 22-pin plastic DIL package.

## FEATURES

- Audio IF detector circuits and video detector circuits are separated
- Forward, reverse and RF AGC outputs are availables.
- Synchronous video and audio detection system
- Quadrature detection type AFT circuit
- Excellent AGC characteristics with broad control range
- Peak-type AGC circuit


## APPLICATION

TV video IF signal processing

## RECOMMENDED OPERATING CONDITIONS

Supply voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 V



ABSOLUTE MAXIMUM RATINGS $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right.$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 16.0 | V |
| $\mathrm{P}_{\mathrm{d}}$ | Power dissipation |  | 1.4 |  |
| $\mathrm{~K} \theta$ | Derating | $\mathrm{Ta} \geqq 25^{\circ} \mathrm{C}$ | W |  |
| Topr | Operating temperature |  | $-20 \sim+75$ | $\mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature |  | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{v}_{\mathrm{Cc}}=12.0 \mathrm{~V}$ )

| Symbol | Parameter | Test conditions | Test circuit | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| I Cc | Circuit current |  | (a) | 36 | 50 | 70 | mA |
| $V_{\text {(14) }}$ | Video amplifier output DC voltage |  | (a) | 4.8 | 6.0 | 7.2 | V |
| $\mathrm{V}_{\text {(7) }}$ | AFT output DC voltage |  | (a) | 4.3 | 5.5 | 7.0 | $\checkmark$ |
| $G_{V(I F)}$ | Video IF amplifier maximum voltage gain |  | (a) | 36 | 41 | 46 | dB |
| GR | IF AGC control range |  | (a) | 58 |  |  | dB |
| $V_{\text {O ( }}$ (ET) | Video amplifier output signal voltage |  | (a) | 250 | 350 | 500 | mVrms |
| THD(DET) | Video amplifier output distortion |  | (a) |  |  | 6 | \% |
| $\mathrm{V}_{0}$ (SIF) | Audio IF detector output signal voltage |  | (a) | 30 | 70 | 120 | mVrms |
| $\Delta \mathrm{f}$ | AFT detector sensitivity | $\mathrm{V}_{(7)}=3 \sim 10 \mathrm{~V}$ | (a) |  | 130 | 180 | kHz |
| $V_{\text {L }}$ | AFT switch control range |  | (a) | 1.5 | 1.8 | 2.1 | V |
| $\mathrm{V}_{\mathrm{H}}$ |  |  | (a) | 6.2 | 6.6 | 7.0 |  |
| $\mathrm{V}_{(4)-\mathrm{L}}$ | RF AGC control range |  | (a) |  |  | 0.5 | V |
| $\mathrm{V}_{(4)-\mathrm{H}}$ |  |  | (a) | 9.5 |  |  |  |
| $V_{\text {(5) }-\mathrm{L}}$ |  |  | (a) |  |  | 0.5 |  |
| $\mathrm{V}_{\text {(5)-H }}$ |  |  | (a) | 9.5 |  |  |  |
| Rin | Video IF amplifier input resistance |  | (b) |  | 1 |  | k $\Omega$ |
| Cin | Video IF amplifier input capacitance |  | (b) |  | 7 |  | pF |
| DG | Video detector differentiation gain response |  | (c) |  |  | 7 | \% |
| DP | Video detector differentiation phase response |  | (c) |  |  | 7 | - |
| $\mathrm{fc}_{\mathrm{c}}$ | Video amplifier frequency response |  | (c) |  | 7 |  | MHz |

INPUT SIGNALS (levels measured into $50 \Omega$ terminations)

| SG 1 | $\mathrm{f}_{\mathrm{O}}=58.75 \mathrm{MHz}, \quad \mathrm{V}_{\mathrm{i}}=1 \mathrm{mVrms}$, unmodulated |
| :---: | :---: |
| SG 2 | $\mathrm{f}_{\mathrm{O}}=58.75 \mathrm{MHz}, \mathrm{V}_{\mathrm{i}}=100 \mathrm{mVrms}$, unmodulated |
| SG 3 | $\mathrm{f}_{\mathrm{C}}=58.75 \mathrm{MHz}, \mathrm{V}_{\mathrm{i}}=20 \mathrm{mVrms}, \mathrm{f}_{\mathrm{m}}=1 \mathrm{kHz}, 40 \%$ AM modulated |
| SG 4 | $\left.\begin{array}{l}\mathrm{f}_{1}=58.75 \mathrm{MHz}, \quad \mathrm{V}_{\mathrm{i}}=20 \mathrm{mVrms}, \\ \mathrm{f}_{2}=54.25 \mathrm{MHz}, \quad \mathrm{V}_{\mathrm{i}}=2 \mathrm{mVrms},\end{array}\right\}$ signals added |
| SG 5 | $f=58.75 \mathrm{MHz} \pm 5 \mathrm{MHz}$ sweep signal, $\mathrm{V}_{\mathrm{i}}=20 \mathrm{mVrms}$ |
| SG 6 | $\left.\begin{array}{l}\mathrm{f}_{\mathrm{c}}=58.75 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{m}}=3.58 \mathrm{MHz} \text { overlayed stepped waveform }\end{array}\right\}$ modulated signal, $\mathrm{V}_{\mathrm{i}}=$ variable |
| SG 7 | $\left.\begin{array}{l} f_{1}=58.75 \mathrm{MHz}, V_{i}=20 \mathrm{mV} \mathrm{rms}, \\ f_{2}=58.75 \mathrm{MHz}-10 \mathrm{MHz} \text { sweep signal, } V_{i}=2 \mathrm{mVrms} \end{array}\right\} \text { Signals added }$ |

TEST CIRCUITS


TYPICAL CHARACTERISTICS $\left(T_{a}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12.0 \mathrm{~V}\right.$, unless otherwise noted)
THERMAL DERATING
(MAXIMUM RATING)


AMBIENT TEMPERATURE Ta ( ${ }^{\circ} \mathrm{C}$ )


VIdeo If INPUT LeVEL $\mathrm{V}_{\mathrm{i}}(\mathrm{dB} \mu)$

AFT WIDEBAND CHARACTERISTICS



AGC VOLTAGE (PIN (21) (V)

VIDEO DETECTOR LINEARITY


VIDEO DETECTOR INPUT VOLTAGE (mVrms)

AFT NARROWBAND CHARACTERISTICS


## DESCRIPTION

The M5187P is a semiconductor integrated circuit consisting of a SECAN TV video IF signal processing circuit. It includes a video IF amplifier, video detector, video amplifier, AFT circuit, AFT switching circuit, keyed IF AGC circuits. All these circuits are housed in a 22 -pin plastic DIL package.

## FEATURES

- Built-in AFT switching circuit
- Synchronous video detection system
- Quadrature detection type AFT circuit
- Excellent AGC characteristics with wide control range
- Keyed AGC system


## APPLICATION

SECAM TV VIF signal processing

## RECOMMENDED OPERATING CONDITIONS

Supply voltage range .............................. $11 \sim 13 \mathrm{~V}$
Rated supply voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12V

PIN CONFIGURATION (TOP VIEW)


NC: NO CONNECTION

PACKAGE OUTLINE Dimensions in mm



ABSOLUTE MAXIMUM RATINGS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 16 | V |
| $\mathrm{P}_{\mathrm{d}}$ | Power dissipation |  | 1.4 |  |
| $\mathrm{~K}_{\theta}$ | Derating | $\mathrm{Ta} \geqq 25^{\circ} \mathrm{C}$ | 14 | W |
| $\mathrm{~T}_{\mathrm{opr}}$ | Operating temperature |  | $-20 \sim+75$ | $\mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{stg}}$ | Storage temperature |  |  | $-40 \sim+125$ |

ELECTRICAL CHARACTERISTICS $\left(T a=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12.0 \mathrm{~V}\right)$

| Symbol | Parameter | Test conditions | Test circuit | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| Icc | Circuit current |  | (a) | 33 | 46 | 65 | mA |
| $\mathrm{V}_{\text {(14) }}$ | Video amplifier output DC voltage |  | (a) | 5.8 | 7.0 | 8.2 | V |
| V (7) | AFT output DC voltage |  | (a) | 4.3 | 5.7 | 7.2 | $\checkmark$ |
| GV(IF) | VIF amplifier maximum voltage gain |  | (a) | 38 | 43 | 48 | dB |
| GR | IF AGC control range |  | (a) | 58 |  |  | dB |
| $V_{\text {O(DET }}$ | Video amplifier output signal vol tage |  | (a) | 250 | 350 | 500 | mVrms |
| THD (DET) | Video amplifier output distortion |  | (a) |  |  | 6 | \% |
| $\Delta \mathrm{f}$ | AFT detector sensitivity | $\mathrm{V}_{(7)}=3 \sim 10 \mathrm{~V}$ | (a) |  | 120 | 180 | kHz |
| $V_{L}$ | AFT switch control range |  | (a) | 1.5 | 1.8 | 2.1 | V |
| $\mathrm{V}_{\mathrm{H}}$ |  |  | (a) | 6.2 | 6.6 | 7.0 |  |
| $\mathrm{V}_{(4)-\mathrm{L}}$ | RF AGC control range |  | (a) |  |  | 0.5 | V |
| $\mathrm{V}_{(4)-\mathrm{H}}$ |  |  | (a) | 9.5 |  |  |  |
| $\mathrm{R}_{\text {in }}$ | VIF amplifier input resistance |  | (b) |  | 1 |  | k $\Omega$ |
| Cin | VIF amplifier input capacitance |  | (b) |  | 7 |  | pF |
| DG | Video detector differential gain response |  | (c) |  |  | 7 | \% |
| DP | Video detector differential phase response |  | (c) |  |  | 7 |  |
| fc | Video amplifier frequency response |  | (c) |  | 7 |  | MHz |
| Keyed | Keyed AGC control response | $V$ (14) difference between when pin (5) is grounded and when left open. | (a) | 0.4 |  |  | V |

INPUT SIGNALS (levels measured into $50 \Omega$ termination)

| SG 1 | $\mathrm{f}_{0}=32.7 \mathrm{MHz}, \quad \mathrm{V}_{\mathrm{i}}=1 \mathrm{mVrms}$, unmodulated |
| :---: | :---: |
| SG 2 | $\mathrm{f}_{\mathrm{O}}=32.7 \mathrm{MHz}, \quad \mathrm{V}_{\mathrm{i}}=100 \mathrm{mVrms}$, unmodulated |
| SG 3 | $\mathrm{f}_{\mathrm{C}}=32.7 \mathrm{MHz}, \mathrm{V}_{\mathrm{i}}=20 \mathrm{mVrms}, \mathrm{f}_{\mathrm{m}}=1 \mathrm{kHz}, ~ A M 40 \%$ modulated |
| SG 4 | $f=32.7 \mathrm{MHz} \pm 5 \mathrm{MHz}$ signal, $\mathrm{Vi}_{\mathrm{i}}=20 \mathrm{mVrms}$ |
| SG 5 | $\left.\begin{array}{l}\mathrm{f}_{\mathrm{C}}=32.7 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{m}}=4.25 \mathrm{MHz} \text { stepped multiplex waveform }\end{array}\right\}$ modulated signal, $\mathrm{v}_{\mathrm{i}}=$ variable |
| SG 6 | $\left.\begin{array}{l}f_{1}=32.7 \mathrm{MHz}, \quad V_{i}=15 \mathrm{mVrms} \\ f_{2}=32.7 \mathrm{MHz}+15 \mathrm{MHz} \text { sweep signal }, \quad V_{i}=1.5 \mathrm{mVrms}\end{array}\right\}$ signals added |
| SG 7 | $\mathrm{f}_{0}=32.7 \mathrm{MHz}, \quad \mathrm{V}_{\mathrm{i}}=20 \mathrm{mVrms}$, unmodulated |

TEST CIRCUITS


TEST METHODS


TYPICAL CHARACTERISTICS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12.0 \mathrm{~V}$, unless otherwise noted)

THERMAL DERATING (MAXIMUM RATING)


AMBIENT TEMPERATURE $\mathrm{Ta}\left({ }^{\circ} \mathrm{C}\right)$

AGC CHARACTERISTICS


VIF INPUT LEVEL ( $\mathrm{dB} \mu$ )


AGC CHARACTERISTICS


AGC VOLTAGE (PIN (20) ) (V)

VIDEO DETECTOR LINEARITY


VIDEO DETECTOR INPUT VOLTAGE (mVrms)

AFT NARROWBAND CHARACTERISTICS


FREQUENCY DEVIATION ( kHz )

## DESCRIPTION

The M5190P is a semiconductor integrated circuit consisting of an NTSC color signal processor for color TV sets. The use of an injection lock system for color synchronization reduces the number of externally mounted parts and DC for color saturation and color phase control facilitates circuit interconnection.

## FEATURES

- Low number of externally mounted parts
- DC for color saturation and color phase control
- 3.58 MHz color subcarrier oscillator based on an injection lock system
- Built-in color killer circuit using a Schmitt trigger
- ACC circuit provided
- Highly sensitive synchronized oscillation.
- Built-in voltage regulator


## APPLICATION

NTSC system color TV color signal processing

## RECOMMENDED OPERATING CONDITIONS

Rated supply voltage
$20 \mathrm{~V}\left(\mathrm{R}_{\mathrm{S}}=390 \Omega\right)$

## PIN CONFIGURATION (TOP VIEW)



## PACKAGE OUTLINE <br> Dimensions in mm




14-pin plastic DIL package


## MITSUBISHI LINEAR ICs

 M5190PABSOLUTE MAXIMUM RATINGS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Icc | Circuit current |  | 32 | mA |
| 1 (4) | Horizontal pulse input current |  | 250 | $\mu$ Apeak |
| Pd | Power dissipation |  | 700 | mW |
| $\mathrm{K}_{\theta}$ | Derating. | $\mathrm{Ta} \geqq 25^{\circ} \mathrm{C}$ | 7.0 | $\mathrm{mW} /{ }^{\circ} \mathrm{C}$ |
| Topr | Operating temperature |  | $-20 \sim+75$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=20 \mathrm{~V}, \mathrm{Rs}_{\mathrm{s}}=390 \Omega$ )

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $V$ (14) | Pin (14) voltage | Input OFF, $\mathrm{R}_{\mathrm{C}}=7.5 \Omega, \mathrm{R}_{\mathrm{T}}=4.5 \mathrm{k} \Omega$ | 8.6 | 9.2 | 10 | V |
| Vemax | Color signal maximum output | Input $0 \mathrm{~dB}, \mathrm{R}_{\mathrm{C}} 50 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{T}}=4.5 \mathrm{k} \Omega$ | 2.0 | 2.9 |  | $V_{P-P}$ |
| $\mathrm{G}_{\mathrm{C}}$ | Color signal maximum gain | Input-20dB, $\mathrm{R}_{\mathrm{C}}=50 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{T}}=4.5 \mathrm{k} \Omega$ | 34 | 40 |  | dB |
| $\mathrm{R}_{\mathrm{K}}$ | Killer operating resistance |  | 1 | 8 | 16 | $k \Omega$ |
| $\mathrm{R}_{\text {ACC }}$ | ACC control range | Input +6dB $\sim-10 \mathrm{~dB}$ | 5 | 15 | 30 | $\%$ |
| $\mathrm{V}_{\text {cw }}$ | Color subcarrier output |  | 0.55 | 0.75 | 1.0 | $V_{P-P}$ |
| C | Color saturation variation | $\mathrm{R}_{\mathrm{C}}=0 \sim 50 \mathrm{k} \Omega$ | 40 |  |  | dB |
| T | Color phase variation | $\mathrm{R}_{\mathrm{T}}=0 \sim 30 \mathrm{k} \Omega$ |  | 126 |  | deg |

Input $0 \mathrm{~dB}=60 \mathrm{mVp}-\mathrm{p}$ (frequency: 3.579545 MHz )

## TEST CIRCUIT



TYPICAL CHARACTERISTICS
( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \vee C C=20 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=390 \Omega$, unless otherwise noted)


AMbient temperature Ta ( ${ }^{\circ} \mathrm{C}$ )


PULL-IN RANGE ON
SYNCHRONIZATION FOR COLOR SIGNAL INPUT


COLOR SIGNAL INPUT (dB)


COLOR PHASE CONTROL-BASED COLOR SUBCARRIER OUTPUT



VOLTAGE APPLIED TO PIN (12) (V)

## APPLICATION EXAMPLE

NTSC Color Signal Processor


MITSUBISHI
ELECTRIC

## DESCRIPTION

The M5192P is a semiconductor integrated circuit consisting of an NTSC system color TV color demodulation and includes a vector demodulator and matrix circuit. It not only features excellent temperature characteristics for the DC output offset voltage for each axis and DC output level for each axis as well as minimal offset but is also provided with a luminance signal adder circuit, thereby enabling RGB direct-coupled drive:

## FEATURES

- Double balanced demodulator circuit
- Excellent balance between 3 outputs
- Low temperature coefficient for DC output offset voltage
- Low DC output offset voltage across all axes
- Low temperature coefficient of DC output offset voltage across all axes
- Low unbalanced output


## APPLICATION

NTSC system color TV sets

## RECOMMENDED OPERATING CONDITIONS

Supply voltage $16 \sim 26 \mathrm{~V}$
Rated supply voltage ..... 24V



## MITSUBISHI

ABSOLUTE MAXIMUM RATINGS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 28 | $\checkmark$ |
| $R_{L}$ | Load resistnace |  | 3 (min) | $k \Omega$ |
| $\begin{aligned} & \text { eB-Y } \\ & \text { eR-Y }^{2} \end{aligned}$ | Color subcarrier input voltage |  | 5 | $V_{\text {P-P }}$ |
| ec | Color signal input voltage |  | 5 | $V_{\text {P-P }}$ |
| er | Luminance signal input voltage |  | $\vee \mathrm{Vcc}-5 \leqq \mathrm{ec} \leqq \mathrm{VCc}$ | $V_{\text {P-P }}$ |
| VBLK | Blanking pulse input voltage |  | 5 | $V_{P-P}$ |
| Pd | Power dissipation |  | 700 | mW |
| $\mathrm{K}_{\theta}$ | Derating | $\mathrm{Ta} \geqq 25^{\circ} \mathrm{C}$ | 7.0 | $\mathrm{mW} /{ }^{\circ} \mathrm{C}$ |
| Topr | Operating temperature |  | $-20 \sim+75$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=24 \mathrm{~V}$, unless otherwise noted)

| Symbol | Parameter | Test conditions |  |  |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} e_{c} \\ \left(V_{p-p}\right) \end{gathered}$ | $\begin{aligned} & \text { eB-Y } \\ & \left(V_{P-P}\right) \end{aligned}$ | $\begin{aligned} & \hline e_{R-Y} \\ & \left(V_{P-P}\right) \end{aligned}$ |  | Min | Typ | Max |  |
| 100 | Circuit current | 0 | 0 | 0 | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{M} \Omega$ | 5 | 9 | 14 | mA |
|  |  | 0 | 0 | 0 | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=3.3 \mathrm{k} \Omega \\ & \mathrm{~V}_{(3)}=\mathrm{V}_{\mathrm{CC}} \end{aligned}$ | 16 | 22 | 27 | mA |
| $V_{(1)}, V_{(2)}, V_{(4)}$ | Output voltage | 0 | 0 | 0 |  | 13.5 | 14.5 | 15.5 | $\checkmark$ |
| $\Delta \mathrm{V}$ | Output offset voltage | 0 | 0 | 0 |  |  | 0 | 0.45 | V |
| $x$ | Output potential temperature coefficient | 0 | 0 | 0 |  |  | 0 | 4 | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| ec | B-Y input voltage |  | 0.4 | 0.4 | $\begin{aligned} & R_{L}=3.3 \mathrm{k} \Omega \\ & V_{(3)}=V_{C C} \\ & E_{B-Y}=5 V_{P-P} \end{aligned}$ |  | 0.4 | 0.7 | $V_{P-P}$ |
| $E_{R-Y}$ | R-Y output voltage |  | 0.4 | 0.4 |  |  | 3.8 |  | $V_{\text {P-P }}$ |
| $E_{G-Y}$ | G-Y output voltage |  | 0.4 | 0.4 |  |  | 1.0 |  | $V_{P-P}$ |
| $\theta_{B-R}$ | Relative demodulation angle |  |  |  |  |  | 106 |  | deg. |
| $\theta_{B-G}$ |  |  |  |  |  |  | 256 |  |  |
| Eu | Unbalanced output | 0 | 2 | 2 | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=3.3 \mathrm{k} \Omega \\ & \mathrm{~V}_{(3)}=\mathrm{V}_{\mathrm{CC}} \end{aligned}$ |  | 0.2 |  | $V_{P-P}$ |
| $\Delta V_{\text {BLK }}$ | Blanking voltage drop |  |  |  | $\mathrm{V}_{(6)}=4 \mathrm{~V}$ | 0.8 | 1.5 | 3.0 | V |

TEST CIRCUIT


MITSUBISHI
ELECTRIC

TYPICAL CHARACTERISTICS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$, unless otherwise noted)



DEMODULATION LINEARITY


COLOR SIGNAL INPUT VOLTAGE ec (Vp-p)

OUTPUT VOLTAGE VS TEMPERATURE CHARACTERISTICS

ambient temperature Ta ( ${ }^{\circ} \mathrm{C}$ )

DEMODULATED OUTPUT VS COLOR SUBCARRIER INPUT VOLTAGE


COLOR SUBCARRIER INPUT VOLTAGE е R-Y, е b-y (Vp-p)

## MITSUBISHI

## RELATIVE DEMODULATION ANGLES



APPLICATION EXAMPLE
NTSC system color TV color signal demodulator


## DESCRIPTION

The M5193P is a semiconductor integrated circuit consisting of an NTSC color signal processor and demodulator circuit. APC color synchronization is used and DC color-phase control is employed to ensure stability.

## FEATURES

- Peak-type ACC detector
- Internal setting of ACC and color killer levels
- APC system uses sample and hold for color synchronization
- Detector circuit has excellent output temperature characteristics
- 22-pin DIL package


## APPLICATION

NTSC color TV color signal processing

## RECOMMENDED OPERATING CONDITIONS

Supply supply voltage range ..... 11~13V
Rated supply voltage ..... 12V


## PACKAGE OUTLINE Dimensions in mm




22-pin plastic DIL package


## MITSUBISHI LINEAR ICs

 M5193PABSOLUTE MAXIMUM RATINGS ( $T a=25^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{cc}}$ | Supply voltage |  | 16.0 | V |
| Pd | Power dissipation |  | 1.4 |  |
| $\mathrm{~K}_{\theta}$ | Derating | $\mathrm{Ta} \geqq 25^{\circ} \mathrm{C}$ | 14 | W |
| Topr | Operating temperature |  | $-20 \sim+75$ | $\mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}_{\mathrm{a}}=25^{\circ} \mathrm{C}, \mathrm{V} \mathrm{Vc}=12 \mathrm{~V}$, unless otherwise noted)

| Symbol | Parameter | Test conditions |  |  |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Color signal input (dB) | Pin(2) voltage (V) | Pin(8)voltage <br> (V) |  | Min | Typ | Max |  |
| ICO | Circuit current | OFF | 6 | 6 |  | 27 | 38 | 49 | mA |
| $\mathrm{G}_{\mathrm{c}}$ | Color signal maximum gain | -22 | 8 | 6 |  | 36 | 42 | 47 | dB |
| Vcmax | Color signal maximum output | 0 | 8 | 6 |  | 0.9 | 1.25 | 1.6 | VP-P |
| $\mathrm{R}_{\text {AcC }}$ | ACC control range |  | 6 | 6 | Note (1) | -18 |  |  | dB |
| Vi (K) | Killer operational input level |  | 6 | 6 |  | -46 | -37 | -28 | dB |
| C | Color saturation characteristics | 0 | 4~8 | 6 |  | 40 |  |  | dB |
| T | Color phase characteristics | 0 | 5.5 | 4~8 |  |  | 90 |  | deg. |
| $F_{P}$ | APC pull-in range | 0 | 6 | 6 |  | $\pm 400$ |  |  | Hz |
| E ODC | Output voltage | OFF | 6 | 6 |  | 6.6 | 7.0 | 7.4 | V |
| $\triangle E_{\text {ODC }}$ | Output offset voitage | OFF | 6 | 6 |  |  |  | 0.3 | $\checkmark$ |
| $\delta \mathrm{E}_{\text {ODO }} / \delta \mathrm{T}$ | Output voltage temperature coefficient | OFF | 6 | 6 | - | -2 | 0 | 2 | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| E Omax | Maximum demodulated output voltage | 0 | 8 | 6 | Note (2) | 4.0 |  |  | Vp-p |
| Eco | B-Y demodulation sensitivity | 0 |  | 6 | Note (2), (3) | 3.0 | 4.0 | 5.0 | VP-P |
| $E_{O(R-Y)} / E_{O(B-Y)}$ | Demodulated output voltage ratio | 0 |  | 6 | Note (2), (4) |  | 0.81 |  |  |
| $E_{O(G-Y) / E} \mathrm{E}_{O(\mathrm{~B}-\mathrm{Y})}$ |  | 0 |  | 6 | Note (2), (4) |  | 0.32 |  |  |
| $\theta_{R-Y}$ | Demodulated phase angle | 0 | 5.5 | 6 |  |  | 106 |  | deg. |
| $\theta_{B-Y}$ |  | 0 | 5.5 | 6 |  |  | 259 |  | deg. |


Note (1) ACC control range is the input level when color output voltage decreased by 3 dB compared with color output
voltage which occurs with a 0 dB color input signal
Note (2) Color portion frequency $=3.50 \mathrm{MHz}$
Note (3) For color signal output voltage of $0.5 \mathrm{Vp}-\mathrm{p}$
Note (4) For color signal output voltage of $0.3 \mathrm{Vp}-\mathrm{p}$

## TEST CIRCUIT



TYPICAL CHARACTERISTICS $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V} \mathrm{Vc}=12 \mathrm{~V}\right.$, unless otherwise noted)


MERIMAL DERATING
(AXIMUM RATING)

AMBIENT TEMPERATURE Ta ( $\left.{ }^{\circ} \mathrm{C}\right)$


COLOR SIGNAL INPUT (dB)

DEMODULATED OUTPUT VOLTAGE VS B-Y, R-Y COLOR SIGNAL INPUT

DEMODULATED OUTPUT VOLTAGE (Vp-p)

$\mathrm{B}-\mathrm{Y}, \mathrm{R}-\mathrm{Y}$ COLOR SIGNAL INPUT (VP-P)

ACC CHARACTERISTICS


COLOR INPUT SIGNAL (dB)

DEMODULATED OUTPUT VOLTAGE VS COLOR SUB-CARRIER INPUT


COLOR SUBCARRIER INPUT (Vp-p)

## APPLICATION EXAMPLE

NTSC color TV color signal processing circuit


## DESCRIPTION

The M5194P/AP is a semiconductor integrated circuit consisting of a PAL system color TV signal processing circuit including the circuitry required to process and demodulate a PAL system color TV signal. An APC-type color sync circuit is used and DC control is used for color saturation control to ensure stability.

## FEATURES

- Peak-type ACC detector
- Internal setting of ACC and color killer levels
- An APC-type sample and hold circuit is used for color synchronization
- Highly temperature-stable demodulator circuit
- Housed in a 22-pin DIL package


## APPLICATION

PAL system color TV signal processing

## RECOMMENDED OPERATING CONDITIONS

Supply voltage range . . . . . . . . . . . . . . . . . . . . . 11~13V
Rated supply voltage . . . . . . . . . . . . . . . . . . . . . . . . 12V

PIN CONFIGURATION (TOP VIEW)



PAL SYSTEM COLOR TV SIGNAL PROCESSOR

ABSOLUTE MAXIMUM RATINGS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 16.0 | V |
| Pd | Power dissipation |  | 1.4 | W |
| $\mathrm{~K}_{\theta}$ | Derating | $\mathrm{Ta} \geqq 25^{\circ} \mathrm{C}$ | 14 | $\mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Topr | Operating temperature |  | $-20 \sim+75$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$, unless otherwise noted)

| Symbol | Parameter | Test conditions |  |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Color signal input (dB) | Pin (2) voltage (V) |  | Min | Typ | Max |  |
| Icc | Circuit current | OFF | 6 |  | 25 | 34 | 43 | mA |
| $\mathrm{G}_{\mathrm{C}}$ | Maximum color signal gain | -22 | 8 |  | 37 | 42 | 47 | dB |
| $V$ max | Maximum color signal output | 0 | 8 |  | 1.0 | 1.50 | 2.0 | $V_{\text {P-P }}$ |
| $\mathrm{R}_{\text {ACC }}$ | ACC control range |  | 6 |  | -16 |  |  | dB |
| Vi (K) | Killer operating input level |  | 6 | M 5194 P | -45 | -35 | -30 | dB |
|  |  |  |  | M 5194AP | -48 | -38 | -30 |  |
| Vi (1) | Indent operating input level |  | 6 |  |  |  | Vi (K) | dB |
| C | Color saturation variation | 0 | 4~8 |  | 40 |  |  | dB |
| $F_{P}$ | APC pull-in range | 0 | 6 |  | $\pm 400$ |  |  | Hz |
| Eode | Output voltage | OFF | 6 | M 5194 P | 6.6 | 7.0 | 7.4 | V |
|  |  |  |  | 'M 5194 AP | 6.8 | 7.2 | 7.6 |  |
| $\triangle \mathrm{E}_{\text {ODC }}$ | Output offset voltage | OFF | 6 |  |  |  | 0.3 | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| $\delta \mathrm{E}_{\text {odc }} / \delta \mathrm{T}$ | Output voltage temperature coefficient | OFF | 6 |  | -2 | 0 | 2 | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
| Eomax | Demodulated output voltage | 0 | 8 | Note (1) | 4.0 |  |  | $V_{P-P}$ |
| Eco | B-Y demodulation sensitivity | 0 |  | Note (1) Note (2) | 3.0 | 4.0 | 5.0 | VP-P |
| $E_{O(R-Y) / E} E_{O(B-Y)}$ | Demodulated output voltage ratio | 0 |  | Note (1) Note (2) |  | 0.61 |  |  |
| $E_{O(G-Y) / E} \mathrm{O}_{(\mathrm{B}-Y)}$ |  | 0 |  | Note (1) Note (2) |  | 0.36 |  |  |

- Input Signals are 50 mVp -p color burst signal, and 100 mVp -p color signal taken as 0 dB (frequency $=4.433619 \mathrm{MHz} \pm 5 \mathrm{~Hz}$ )

Note (1) Color section frequency is 4.424 MHz
Note (2) Pin 16 and 17 input voltage is $0.3 \mathrm{Vp}-\mathrm{p}$


Units Resistance: $\Omega$
Capacitance: F
Inductance: H

MITSUBISHI
ELECTRIC

TYPICAL CHARACTERISTICS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$, unless otherwise noted)
THERMAL DERATING
(MAXIMUM RATING)


AMBIENT TEMPERATURE Ta ( ${ }^{\circ} \mathrm{C}$ )

## APPLICATION EXAMPLE

PAL system color TV signal processing circuit


## MITSUBISHI LINEAR ICs M5195P

## DESCRIPTION

The M5195P is a semiconductor integrated circuit consisting of a video signal processor and sync separator. It is designed for TV video signal processing and sync separation, and its functions include video tone control, brightness control, contrast control, pedestal clamping, video output, noise cancelling and sync separation.

## FEATURES

- DC voltage control of video tone, brightness and contrast.
- Video tone control uses a double differentiation system and since peaking pins are accessible, the overshoot and preshoot can be set optionally.
- Variable DC regeneration ratio
- Direct drive of color signal output transistors is possible
- Pedestal clamp pulse not required
- Built-in peak limiter circuit
- Built-in blanking circuit


## APPLICATION

TV video signal processing and sync separation

## RECOMMENDED OPERATING CONDITIONS

Supply voltage range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $11.0 \sim 13.0 \mathrm{~V}$
Rated supply voltage . . . . . . . . . . . . . .

## PIN CONFIGURATION (TOP VIEW)



## PACKAGE OUTLINE <br> Dimensions in mm




16-pin plastic DIL package

## BLOCK DIAGRAM



ELECTRIC

## MITSUBISHI LINEAR ICs M5195P

ABSOLUTE MAXIMUM RATINGS ( $T a=25^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 16.0 | V |
| Pd | Power diss ${ }^{\prime}$ pation |  | 700 | mW |
| $\mathrm{~K}_{\theta}$ | Derating | $\mathrm{Ta} \geqq 25^{\circ} \mathrm{C}$ | 7 | $\mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Topr | Operating temperatue |  | $-20 \sim+75$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{C C}=12.0 \mathrm{~V}$, unless otherwise noted)

| Symbol | Parameter | Test conditions |  |  |  | Test circuit | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Video signal (Note) | SW 1 | SW 2 | SW 3 |  | Min | Typ | Max |  |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Circuit current 1 | VII | (1) | (1) | (2) |  | 30 | 38 | 46 | mA |
| ICC2 | Circuit current 2 | VII | (1) | (1) | (2) |  | 18 | 25 | 34 | mA |
| Vomax | Maximum video output | II | (1) | (2) | (2) |  | 7.0 | 8.0 |  | $V_{\text {P-P }}$ |
| Gv max | Maximum video voltage gain | I | (1) | (2) | (2) |  | 14.5 | 17.5 | 21.5 | dB |
| Vplim | Peak limiter operating voltage | IV | (1) | (1) | (1) |  | 3.8 | 4.2 | 4.6 | $\mathrm{V}_{\text {O-P }}$ |
| $V_{\text {BLK }}$ | Blanking operating voltage | IV | (1) | (1) | (1) |  | 5.0 | 5.4 | 5.7 | V |
| $\mathrm{f}_{\mathrm{B}}$ | Frequency band response | I, V | (1) | (2) | (2) |  | -2 | 0 | +1 | dB |
| Gpmax | Maximum video peaking | I, VI | (2) | (2) | (2) |  | 13.5 | 16 | 20.5 | dB |
| $\mathrm{V}_{\mathrm{NC}}$ | Noise cancelation level | VIII | (1) | (1) | (1) |  |  | 0.7 | 1.0 | $\mathrm{V}_{\mathrm{P}-\mathrm{P}}$ |
| $\mathrm{W}_{\text {S }}$ | Sync output pulse width | III | (1) | (1) | (1) |  | 3.3 | 3.9 | 4.2 | $\mu \mathrm{s}$ |
| V OS | Sync output pulse amplitude | III | (1) | (1) | (1) |  | 10.0 | 10.5 |  | VP-p |
| $\delta \mathrm{V}_{\text {ODC }} / \delta \mathrm{Ta}$ | Video output pin voltage temperature dependability | VII | (1) | (2) | (1) |  | 0 | 2 | 4 | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |

(Note) Video signals

|  | Contents |
| :---: | :--- |
| I | $100 \mathrm{mVp}-\mathrm{p}, 100 \mathrm{kHz}$ sine wave |
| II | $1.5 \mathrm{Vp}-\mathrm{p}, 100 \mathrm{kHz}$ sine wave |
| III | Reference sync signal [Note (1)] |
| IV | APL $100 \%$ reference signal [Note (2)] |
| V | $100 \mathrm{mVp}-\mathrm{p}, 4.0 \mathrm{MHz}$ sine wave |
| VI | $100 \mathrm{mVp}-\mathrm{p}, 2.0 \mathrm{MHz}$ sine wave |
| VII | APL $50 \%$ reference signal [Note (3)] |
| VIII | Pulse ( $0.2 \mu \mathrm{~s}$ ) overlayed sync signal [Note (4)] |



## TEST CIRCUIT



TEST METHODS

| Symbol | Method |
| :---: | :---: |
| Icc1 |  |
| 1 ccz | Pin (9) $=12.0 \mathrm{~V}$ |
| Vomax | $\mathrm{Pin}(13)=8.0 \mathrm{~V}$ |
| Gvmax | Pin (13) $=8.0 \mathrm{~V}$ |
| Vplim | DC voltage of pin (8) scanning interval when pin(9) $=5.0 \mathrm{~V} ; \mathrm{SW}_{4}$ is set to ON |
| $V_{\text {BLK }}$ | Pin(9) voltage when pin(8) voltage varies suddenly with pin (9) voltage varied from 4.0V to 5.0V |
| $f_{B}$ | Output ratio is expressed in decibels at pin(8) with signals I and V |
| Gpmax | Output ratio is expressed in decibels at pin(8) with signals 1 and VI and pin (15) $=8.0 \mathrm{~V}$ |
| $V_{\text {NG }}$ | Difference between sync pulse and noise pulse peaks when noise canceler starts operating is read out at pin (1) |
| $W_{S}$ | Output pulse width at pin (5) |
| VDS | Output pulse width at pin (5) |
| $\delta \mathrm{V}_{\text {ODC }} \delta \mathrm{Ta}$ | Temperature dependency of pin (8) DC voltage |

Note (1) Unless otherwise noted, pin(9) $=0 \mathrm{~V}$, pin (11) $=7.0 \mathrm{~V}$, pin (13) $=6.0 \mathrm{~V}$ and pin (15) $=0 \mathrm{~V}$
(2) Set pin (12) $D C$ voltage so that $D C$ voltage of pin (8)scanning interval is 6 V when $\mathrm{SW}_{3}=$ (2)

ELECTRIC

TYPICAL CHARACTERISTICS $\left(T \mathrm{~T}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{C}}=12.0 \mathrm{~V}\right.$, unless otherwise noted $)$


## MITSUBISHI LINEAR ICs M5 196 P

## SECAM CHROMA SYSTEM

## DESCRIPTION

The M5196P is a semiconductor integrated circuit designed for use as an SECAM system color TV color signal processing and demodulation circuit. It consists of a limiter amplifier, SECAM switch, discriminator (ident, B-Y, R-Y), color killer, saturation controller, and matrix circuit.

## FEATURES

- Horizontal/vertical ident
- Built-in ident error correction
- High-gain limiter amplifier
- Low crosstalk


## APPLICATION

SECAM system CTV, color signal processing circuit

## RECOMMENDED OPERATING CONDITIONS

Supply voltage range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 12V 13 V
Rated supply voltage . . . . . . . . . . . . . .


## PACKAGE OUTLINE Dimension in mm




28-pin plastic DIL package


ABSOLUTE MAXIMUM RATINGS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply voltage |  | 16 | V |
| Pd | Power dissipation |  | 1.4 | W |
| $K_{\theta}$ | Derating |  | 14 | $\mathrm{mW} /{ }^{\circ} \mathrm{C}$ |
| Topr | Operating temperature |  | $-20 \sim+75$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{Cc}}=12 \mathrm{~V}$ )

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| 1 cco | Quiescent circuit current |  | 43 | 55 | 67 | mA |
| $\mathrm{G}_{\mathrm{L}}$ | Limiter voltage gain | -3 dB lowered | 16 | 22 | 30 | dB |
| Gsw | SECAM SW limiter voltage gain | -3 dB lowered | 10 | 18 | 26 | dB |
| $V_{i(k)}$ | Killer operating input level |  | $-66$ | $-58$ | $-50$ | dB |
| Rc | Color signal voltage gain control range | $V$ (11) $=2 \sim 4 \mathrm{~V}$ | 26 |  |  | dB |
| AMR | AM rejection ratio |  |  | $-30$ | $-25$ | dB |
| $E_{O}(R-Y) / E_{O}(B-Y)$ | Demodulated output voltage ratio |  |  | 0.79 |  |  |
| $E_{O(G-Y)} / E_{O}(B-Y)$ |  |  |  | 0.47 |  |  |
| Eomax (B-Y) | Maximum demodulated output voltage |  | 4 | 5 | 6 | VP-P |
| Eomax (R-Y) |  |  | 3 | 4 | 5 | VP-P |
| Eomax (G-Y) |  |  | 2 | 2.5 | 3 | $V_{P-P}$ |
| Vor | Overall crosstalk |  | 0 | 30 | 60 | $m V_{P-P}$ |

## TYPICAL CHARACTERISTICS

THERMAL DERATING (MAXIMUM RATING)


AMBIENT TEMPERATURE Ta ( ${ }^{\circ} \mathrm{C}$ )

## APPLICATION EXAMPLE

SECAM system Color TV, color signal processing circuit


6 +3

## DESCRIPTION

The M50110XP and M50115XP are remote-control transmitter circuits manufactured by aluminum-gate CMOS technology for use in television receivers, audio equipment and other devices using infrared for transmission. The M50110XP conveys 30 different commands on the basis of a $10-$ bit PCM code, while the M50115XP conveys 120 different commands. These transmitters are intended to be used in conjunction with an M50111XP, M50116XP or M50117. $X P$ receiver. The $X$ in each type corresponds to blank, $A$, $B$ or $C$, which are respectively used for audio equipment, TV and VTR, air conditioners and other applications, or video-disk equipment.

## FEATURES

| Type | Remote-control function |
| :---: | :---: |
| M50110XP | 30 |
| M50115XP | 120 |

- Single power supply
- Wide supply voltage range: $2.2 \mathrm{~V} \sim 8 \mathrm{~V}$
- Low power dissipation:

$$
\begin{array}{ll}
\text { Idle state }\left(\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}\right): & 3 \mathrm{~mW} \text { (typ) } \\
& 3 \mu \mathrm{~W} \text { (max) }
\end{array}
$$

- Has many functions and various uses
- Low-cost LC or ceramic oscillator used for reference frequency
- Low external component count
- Low transmitter duty cycle for minimal power consumption
- High-speed transmission


## APPLICATION

- Remote-control transmitter for audio equipment, TV, VTR, air conditioners and video-disk equipment ${ }^{*}$


## FUNCTION

The M50110XP and M50115XP transmitter circuits for infrared remote-control systems consist of an oscillator, a timing generator, a scanner, a key-in encoder, an instruction decoder, a code modulator and an output buffer. In M50110XP with a $6 \times 5$ keyboard matrix 30 commands can be transmitted by 10-bit PCM codes. In M50115XP, with a $6 \times 5$ keyboard matrix and two data inputs 120 commands can be transmitted. Oscillation is stopped when none of the keys are depressed in order to minimize power consumption.


## BLOCK DIAGRAM

M50110XP


M50115XP


## FUNCTION

## Oscillator

As the oscillator is on chip, oscillation frequency is easily obtained by connecting an external LC network or ceramic resonator between the OSC IN and OSC OUT terminals. Fig. 1 and Fig. 2 show examples of typical oscillation circuits.


Fig. 1 An example of an oscillator (using a ceramic resonator)


Fig. 2 An example of an oscillator (using an LC network)

Setting the oscillation frequency to 480 kHz (or 455 kHz ) will also set the signal transmission carrier wave to 400 kHz (or 38 kHz ).

Power consumption is minimized by stopping oscillation in the oscillator when none of the keys is depressed.

## Key input and data input

In the M50110XP, 30 different commands can be sent through a $6 \times 5$ keyboard matrix, consisting of inputs $I_{1} \sim I_{6}$ and scanner outputs $I_{A} \sim I_{E}$. In the M50115XP, 120 different commands can be sent because two data inputs, $\overline{\mathrm{D}_{5}}$ and $\overline{D_{6}}$, are also used.

Table 2 shows the relationship between the keyboard matrix and the transmission code.

Table 1 Key code, type number and use

| Key code |  |  | Type number | Use |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{K}_{0}$ | $K_{1}$ | $\mathrm{K}_{2}$ |  |  |
| 0 | 0 | 0 | M50110P M50115P | Remote control for audio equipment |
| 1 | 0 | 0 | M50110AP M50115AP | Remote control for TV and VTR |
| 0 | 1 | 0 | M50110BP M50115BP | Remote control for air conditioners and other application |
| 0 | 0 | 1 | M50110CP M50115CP | Remote control for video-disk equipment |

Table 2 Relation between the keyboard matrix and the transmission code names

|  | $\phi_{A}$ | $\phi_{\mathrm{B}}$ | $\phi_{\mathrm{C}}$ | $\phi_{\mathrm{D}}$ | $\phi_{\mathrm{E}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{6}$ | $\mathrm{~A}-1$ | $\mathrm{~A}-2$ | $\mathrm{~A}-3$ | $\mathrm{~A}-4$ | $\mathrm{~A}-5$ |
| $\mathrm{I}_{5}$ | $\mathrm{~A}-6$ | $\mathrm{~A}-7$ | $\mathrm{~A}-8$ | $\mathrm{~A}-9$ | $\mathrm{~A}-10$ |
| $\mathrm{I}_{4}$ | $\mathrm{~A}-11$ | $\mathrm{~A}-12$ | $\mathrm{~A}-13$ | $\mathrm{~A}-14$ | $\mathrm{~A}-15$ |
| $\mathrm{I}_{3}$ | $\mathrm{~B}-0$ | $\mathrm{~B}-1$ | $\mathrm{~B}-2$ | $\mathrm{~B}-3$ | $\mathrm{~B}-4$ |
| $\mathrm{I}_{2}$ | $\mathrm{~B}-5$ | $\mathrm{~B}-6$ | $\mathrm{~B}-7$ | $\mathrm{~B}-8$ | $\mathrm{~B}-9$ |
| $\mathrm{I}_{1}$ | $\mathrm{~B}-10$ | $\mathrm{~B}-11$ | $\mathrm{~B}-12$ | $\mathrm{~B}-13$ | $\mathrm{~B}-14$ |

Table 3 Relation between the transmission code names and the transmission codes

| Transmission code name | Transmission |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{D}_{0}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{4}$ |
| A-1 | 1 | 0 | 0 | 0 | 0 |
| A-2 | 0 | 1 | 0 | 0 | 0 |
| A-3 | 1 | 1 | 0 | 0 | 0 |
| A-4 | 0 | 0 | 1 | 0 | 0 |
| A-5 | 1 | 0 | 1 | 0 | 0 |
| A-6 | 0 | 1 | 1 | 0 | 0 |
| A-7 | 1 | 1 | 1 | 0 | 0 |
| A-8 | 0 | 0 | 0 | 1 | 0 |
| A-9 | 1 | 0 | 0 | 1 | 0 |
| A-10 | 0 | 1 | 0 | 1 | 0 |
| A -11 | 1 | 1 | 0 | 1 | 0 |
| A-12 | 0 | 0 | 1 | 1 | 0 |
| $A-13$ | 1 | 0 | 1 | 1 | 0 |
| A-14 | 0 | 1 | 1 | 1 | 0 |
| A-15 | 1 | 1 | 1 | 1 | 0 |
| B-0 | 0 | 0 | 0 | 0 | 1 |
| B-1 | 1 | 0 | 0 | 0 | 1 |
| B-2 | 0 | 1 | 0 | 0 | 1 |
| B-3 | 1 | 1 | 0 | 0 | 1 |
| B-4 | 0 | 0 | 1 | 0 | 1 |
| B-5 | 1 | 0 | 1 | 0 | 1 |
| B-6 | 0 | 1 | 1 | 0 | 1 |
| B-7 | 1 | 1 | 1 | 0 | 1 |
| B-8 | 0 | 0 | 0 | 1 | 1 |
| B-9 | 1 | 0 | 0 | 1 | 1 |
| B-10 | 0 | 1 | 0 | 1 | 1 |
| $B-11$ | 1 | 1 | 0 | 1 | 1 |
| $B-12$ | 0 | 0 | 1 | 1 | 1 |
| $B-13$ | 1 | 0 | 1 | 1 | 1 |
| B-14 | 0 | 1 | 1 | 1 | 1 |

## Transmission Commands

In the M50110XP, 30 commands can be transmitted by 10bit PCM codes ( $\mathrm{K}_{0} \sim \mathrm{~K}_{2}, \mathrm{D}_{0} \sim \mathrm{D}_{6}$ ), and in the M50115XP, 120 commands can be transmitted. The first three bits $K_{0} \sim$ $\mathrm{K}_{2}$, which are key codes between transmitters and receivers, correspond to type numbers and uses. Relation between key codes, type numbers and uses of remote control systems is shown in Table 1.

The next five bits $D_{0} \sim D_{4}$ correspond to the $6 \times 5$ keyboard matrix. Relation between transmission codes and their name is shown in Table 2.

The last two bits, $D_{5}$ and $D_{6}$, are controlled by the data inputs $D_{5}$ and $D_{6}$. When terminal $D_{5}$ or $D_{6}$ is open or high level, data code $D_{5}$ or $D_{6}$ becomes " 0 ", and when terminal $D_{5}$ or $D_{6}$ is low level, code data $D_{5}$ or $D_{6}$ becomes " 1 ".

In the M50110XP, the data bits $D_{5}$ and $D_{6}$ are fixed in " 0. ." To prevent spurious operation, the codes are designed so that there is no transmission code whose data bits $D_{0} \sim D_{6}$ are all " 0 " or " 1 ."

## Transmission Coding

When oscillation frequency $f_{\text {osc }}$ is 480 kHz , transmission of data code is executed as follows: when $f_{\text {osc }}$ is other than 480 kHz , the period is multiplied by $480 \mathrm{kHz} / \mathrm{f}_{\text {osc }}$ and its frequency by $f_{\text {osc }} / 480 \mathrm{kHz}$.

A single pulse is amplitude-modulated by a carrier of 40 kHz , and the pulse width is 0.25 ms . Therefore a single pulse consists of 10 clock pulses of 40 kHz (see Fig. 3).


Fig. 3 A single pulse modulated onto carrier ( 40 kHz )

Fig. 4 Distinction between the bits " 1 " and " 0 "
The distinction between " 0 " and " 1 " bits is made by the pulse interval between two pulses, with an 1 ms interval corresponding to " 0 ", and a 2 ms interval representing " 1 " (see Fig. 4).

One command word is composed of 10 bits, that is, of 11 pulses, and it is transmitted in the 24 ms cycle while a matrix switch is depressed (see Fig. 5).


As mentioned above, adopting of this code means that the period during which output is high level (i.e. signal emitting LED is lit) is shorter than in continuous wave transmission. Indeed the LED is on for only half of the 11 -pulse period or 1.375 ms , which is $5.7 \%$ of the 24 ms entire cycle. This not only saves in total power consumption, but it also improves LED reliability. That is to say, emission can be increased on the same power consumption.


Fig. 5 Synthesis of one word (the code below shows 0001010000 )

## MITSUBISHI LSIs M50110XP, M50115XP

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| VDD | Supply voltage | With respect to GND | $-0.3 \sim 9$ | V |
| $V_{1}$ | Input voltage |  | $V_{S S} \leqq V_{1} \leqq V_{\text {DD }}$ | V |
| $V_{0}$ | Output voltage |  | $\mathrm{V}_{S S} \leqq \mathrm{~V}_{\mathrm{O}} \leqq \mathrm{V}_{\mathrm{DD}}$ | $\checkmark$ |
| Pd | Maximum power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 300 | mW |
| Topr | Operating free-air temperature range |  | $-30 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=-30 \sim 70^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $V_{\text {DD }}$ | Supply voltage | 2.2 |  | 8 | V |
| $V_{\text {IH }}$ | High-level input voltage | $0.7 \times V_{\mathrm{DD}}$ |  | $V_{\text {DD }}$ | $V$ |
| $V_{\text {IL }}$ | Low-level input voltage | 0 |  | $0.3 \times \mathrm{VDO}$ | V |
| $\mathrm{fosc}^{\text {O }}$ | Oscillation frequency |  | 455 |  | kHz |
|  |  |  | 480 |  | kHz |

## ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}_{\mathrm{a}}=25^{\circ} \mathrm{C}$, unless onhervise noted)

| Symbol | Parameter | Test conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| $V_{D D}$ | Operational supply voltage | $\mathrm{Ta}=-30 \sim 70^{\circ} \mathrm{C}, \mathrm{f}_{\text {OSC }}=455 \mathrm{kHz}$ |  | 2.2 |  | 8 | $\checkmark$ |
| IDD | Supply voltage during operation | $\mathrm{fosc}=455 \mathrm{kHz}$ | $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ |  | 0.1 | 0.5 | mA |
|  |  |  | $V_{D D}=6 \mathrm{~V}$ |  | 0.5 | 2 | mA |
| IDD | Supply voltage during non-operation | $\mathrm{V}_{D D}=3 \mathrm{~V}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
|  |  | $V_{D D}=8 \mathrm{~V}$ |  |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{1}$ | Pull-up resistances, $1_{1} \sim I_{6}$ |  |  |  | 20 |  | $\mathrm{k} \Omega$ |
| Iol | Low-level output currents, $\phi_{\mathrm{A}} \sim \phi_{\mathrm{E}}$ | $V_{\text {DD }}=3 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.9 \mathrm{~V}$ |  | 0.18 | 0.6 |  | mA |
|  |  | $\mathrm{V}_{\mathrm{OD}}=6 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=1.8 \mathrm{~V}$ |  | 0.7 | 3 |  | mA |
| IOH | High-level output current, OUT | $V_{D D}=3 \mathrm{~V}, V_{O H}=2 \mathrm{~V}$ |  | -2 | -5 |  | mA |
|  |  | $V_{D D}=6 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=4 \mathrm{~V}$ |  | -8 | -16 |  | mA |

## APPLICATION EXAMPLE (M50115XP)



## DESCRIPTION

The M50111XP, M50116XP and M50117XP are remote control receiver circuits manufactured by aluminum-gate CMOS technology for use in television receivers, audio equipment and other applications using infrared transmission. The systems can receive $30 \sim 120$ different 10 -bit PCM code commands by remote control.

The M50111XP, M50116XP and M50117XP are designed for use with an M50110XP or M50115XP transmitter. The $X$ in each type number corresponds to blank, $A, B$ or $C$, which are respectively used for audio equipment, TV and VTR, air conditioner and other applications, or videodisk equipment.

## FEATURES

| Type | Remote-control function |  | Parallel outputs |
| :---: | :---: | :---: | :--- |
|  | Serial data | Parailel data |  |
| M50111XP | 120 | 30 | $D_{0} \sim D_{3}, \overline{\mathrm{STA}}, \overline{\mathrm{STB}}$ |
| M50116XP | 120 | 60 | $D_{0} \sim \mathrm{D}_{3}, \overline{\mathrm{STA}} \sim \overline{\mathrm{STD}}$ |
| M50117XP | 120 | $\mathbf{1 2 0}$ | $\mathrm{D}_{0} \sim \mathrm{D}_{7}, \mathrm{FF}$ |

- Single power supply
- Wide power supply voltage range: $4.5 \mathrm{~V} \sim 8 \mathrm{~V}$
- Low power dissipation
- Low-cost LC or ceramic oscillator used for frequency reference
- Information is transmitted by pulse code modulation
- High speed reception
- Superior noise immunity - instructions are not executed unless the same code is received two or more times in succession
- Single transmission frequency ( 40 kHz or 38 kHz ) for carrier wave
- Many functions and various uses
- Large tolerance in operating frequency between the transmitter and the receiver
- Can be simply connected to a microcomputer


## APPLICATION

- Remote control receivers for audio equipment, TV, VTR, air conditioners, video-disk equipment and similar devices


## FUNCTION

The M50111XP, M50116XP and M50117XP receivers for infrared remote control systems consist of an oscillator, a timing generator, a demodulator, an error prevention circuit, a reception state decision circuit, a serial data processor, a shift register, a received signal input circuit, power-on reset circuit and other circuits. The M50111XP, M50116XP and M50117XP are designed to decode and execute instructions after 2 successive receptions of the identical instruction code. This provides positive assurance that noise will not be executed as instructions.


With the data outputs $D_{0} \sim D_{6}$ and the decode outputs $\overline{\text { STA }} \sim \overline{S T D}, \mathrm{M} 50111 \mathrm{XP}$ can process 30 different instructions, the M50116XP can process 60 different instructions and the M50117XP can process 120 different instructions. With a serial data output SD, 120 different instructions can be processed by any of the receivers.


## FUNCTION

## Oscillator

As the oscillator is on chip, oscillation frequency is easily obtained by connecting an external LC network or ceramic resonator between the OSC IN and OSC OUT terminals. Fig. 1 and Fig. 2 show examples of typical oscillation circuit.


Fig. 1 An example of an oscillator (using a ceramic resonator)

$L: 2.5 \mathrm{mH}$
$C_{L I}, C_{L O}: 90 \mathrm{pF}$
$C: 0.1 \mu F$

## Misoperation Prevention Circuit

Any signal whose low-level interval at $\overline{\mathrm{SI}}$ input is less than $50 \sim 100 \mu \mathrm{~s}$ is not accepted as a transmission signal.

When a, pulse interval $T_{p}$ is less than 0.4 ms , the misoperation prevention circuit resets to idle state to prevent an error. When all data codes $D_{0} \sim D_{4}$ are supplied as 0 or 1, it resets to idle state.

## Receive State Check Circuit

The reception indication output IR becomes high-level after receiving the same transmission code 2 or more times in succession. Therefore reception states of an instruction from the transmitter can be indicated by an LED connected to the output IR.

## Reception Code, Data Output, Decode Output and

 Flip-flop OutputData outputs $\mathrm{D}_{0} \sim \mathrm{D}_{6}$ correspond to $\mathrm{D}_{0} \sim \mathrm{D}_{6}$ of the transmission codes. When a code is 0 , the data output will be low-level, and when a code is 1 , the data output will be high-level, while decode outputs STA $\sim \overline{S T D}$ correspond to transmission codes $D_{4}, D_{5}$ as shown in Table 1. When the transmission codes $D_{0} \sim D_{6}$ are 1010000, the flip-flop output FF will go to high-level, and when the codes are 0101000, the output FF will go to low-level.

Table 2 shows the relationship between key codes and type numbers, and examples of their use.

Table 1 The relationship between the decode outputs and the transmission codes $\mathrm{D}_{4}, \mathrm{D}_{5}$

| Transmission code |  | Decode output |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $D_{4}$ | $D_{5}$ | $\overline{\text { STA }}$ | $\overline{\text { STB }}$ | $\overline{\text { STC }}$ | $\overline{\text { STD }}$ |
| 0 | 0 | L | H | $H$ | $H$ |
| 1 | 0 | $H$ | L | $H$ | $H$ |
| 0 | 1 | $H$ | $H$ | L | $H$ |
| 1 | 1 | $H$ | $H$ | $H$ | L |

Table 2 The relationship between be key codes, types numbers examples of their use

| Key code |  |  | Type number | Use |
| :---: | :---: | :---: | :---: | :---: |
| K ${ }_{0}$ | $\mathrm{K}_{1}$ | $\mathrm{K}_{2}$ |  |  |
| 0 | 0 | 0 | M50111P M50116P M50117P | Remote control for audio equipment |
| 1 | 0 | 0 | M50111AP M50116AP M50117AP | Remote control for TV, VTR |
| 0 | 1 | 0 | M50111BP M50116BP M50117BP | Remote control for air conditioners and others |
| 0 | 0 | 1 | M50111CP M50116CP M50117CP | Remote control for video-disk equipment |

Fig. 3 The relationship between the $\overline{\mathrm{SI}}$ input wave form, code and data
When the input pulse interval to the $\overline{\mathrm{SI}}$ input is 3.2 ms or longer, it will be assumed to be the end of a word, but if the interval is finally 50 ms or longer it will be accepted as the end of the command transmission and the device will be put in the idle state. In the idle state, the data outputs $D_{0} \sim D_{6}$ and the reception indication output IR goes to low-level and the decoder outputs $\overline{\text { STA }} \sim \overline{S T D}$ go to high-level.

## Serial Data Processor

When an identical code is received twice, the reception indication output IR is turned from low-level to high-level and then after $6.25 \mu \mathrm{~s}$ delay the interrupt output INT is turned from low-level to high-level (see the timing diagram). When pulses are supplied to the clock input CL for SD while the INT output is high-level, the received data are sent from the serial data output SD. These data are synchronized with the rising edge of the CL input pulses. Thus the contents of the transmission code can be read, if the SD output is decided at the falling edge of the CL input pulses.

The SD output is a three-state output, which is usually in the disabled state (high impedance). After an interrupt output INT goes to high-level, the disabled state is absolved at the first low-to-high transmission of a CL input pulses. And then the data $D_{0} \sim D_{6}$ is serially sent, and after 50~ $100 \mu$ s from the seventh high-to-low transmission of CL input pulses, the SD output is again put in the disabled state and at the same time the INT output goes to lowlevel.

## Power-on Reset Circuit

Attaching a capacitor to the terminal $\overline{\mathrm{AC}}$, the power-on reset function can be activated when power supply is'applied to the IC. When the $\overline{\mathrm{AC}}$ input is turned to low-level, the data outputs $D_{0} \sim D_{6}$, the reception indication output IR, the interrupt output INT and the flip-flop output FF go to low-level, the decode outputs $\overline{\mathrm{STA}} \sim \overline{\mathrm{STD}}$ go to high-level and the serial data output SD is put in disabled state.

## Timing Diagram



After the INT output becomes high-level, when the received code is not identical to the previously received code before the first fall of the CL input, the INT output is returned to low-level; at the same time the $\overline{S T A} \sim \overline{S T D}$ outputs become high level and the SD output become a disabled state. After the INT output goes to high-level, when received codes are not identical after the first fall of the CL input, the data $D_{0} \sim D_{6}$ are sent and then the INT output goes to low-level after $50 \sim 100 \mu \mathrm{~s}$ from the seventh fall of CL input pulses and the SD output is put in the disabled state.

The time $t_{s}$ from the rising edge of the INT output to the rising edge of the CL input must be at least $6.25 \mu \mathrm{~s}$.

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| VDD | Supply voltage | With respect to $\mathrm{V}_{\mathrm{SS}}$ | -0.3-9 | $\checkmark$ |
| $V_{1}$ | Input voltage |  | $\mathrm{V}_{\text {SS }} \leqq \mathrm{V}_{1} \leqq \mathrm{~V}_{\text {DD }}$ | $\checkmark$ |
| Vo | Output voltage |  | $\mathrm{V}_{\text {SS }} \leqq \mathrm{V}_{0} \leqq \mathrm{~V}_{\text {DD }}$ | $\checkmark$ |
| Pd | Maximum power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 300 | mW |
| Topr | Operating free-air temperature range |  | $-30 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $T a=-30 \sim 70^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $V_{\text {DD }}$ | Supply voltage | 4.5 |  | 8 | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | $0.7 \times \mathrm{V}_{\text {D }}$ |  | $V_{D D}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | 0 |  | $0.3 \times V_{\text {DD }}$ | $\checkmark$ |
| fosc | Oscillation frequency |  | 455 |  | kHz |
|  |  |  | 480 |  | kHz |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $V_{D D}$ | Operational supply voltage | $\mathrm{Ta}=-30 \sim 70^{\circ} \mathrm{C}, \mathrm{fosc}^{\prime}=455 \mathrm{kHz}$ | 4.5 |  | 8 | V |
| IDD | Supply current from V ${ }_{\text {DD }}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{f}_{\text {OSC }}=455 \mathrm{kHz}$ |  | 0.3 | 1.0 | mA |
| IOH | High-level output current, SD | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ | -2 | -6 |  | mA |
| IOH | High-level output current, INT, IR | $V_{D D}=4.5 \mathrm{~V}, \mathrm{~V}_{O H}=2.4 \mathrm{~V}$ | -1 | -3 |  | mA |
| $\mathrm{IOH}^{\text {a }}$ | High-level output current, $\mathrm{D}_{0} \sim \mathrm{D}_{6}$, STA $\sim$ STD, FF | $V_{D D}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ | -0.5 | $-1.5$ |  | mA |
| Iol | Low-level output current, $\mathrm{D}_{0} \sim D_{6}, \overline{\text { STA }} \sim \overline{S T D}, F F, S D, ~ I N T, ~ I R ~$ | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}, \mathrm{~V}_{0 \mathrm{~L}}=0.4 \mathrm{~V}$ | 1.6 | 3.2 |  | mA |
| $\mathrm{R}_{1}$ | Pull-up resistance, $\overline{\text { Sl }}$ |  |  | 20 |  | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{1}$ | Pull-up resistance, $\overline{A C}$ |  |  | 48 |  | k $\Omega$ |
| $\mathrm{R}_{1}$ | Pull-down resistance, CL |  |  | 63 |  | k $\Omega$ |

APPLICATION EXAMPLE (M50111XP)


## DESCRIPTION

The M50118P is a voltage synthesizer circuit manufactured by aluminum-gate CMOS technology. It has a fully automatic search function of storing in an EAROM the tuning voltages corresponding to all suitable stations with only one key depressed, a sequentially automatic up/down search function of presetting of any arbitary station. It can be used in conjunction with the M5G1400P EAROM to obtain a completely electronic tuning sytem for TVs, VTRs and so on.

## FEATURES

- Fully automatic search and sequentially automatic up/ down search
- 12 programs selected directly with one key depressed
- 30 programs selected directly with two keys depressed or sequentially
- 30 programs selected directly or sequentially from a remote control receiver IC (for example, M50120P)
- Exchange function of program counts: 30, 20, 12 or 10 programs
- Exchange function of band counts: Band $1 \sim$ Band 3, Band $1 \sim$ Band 4 or Band 3
- AFT on/off and Mute on/off memory for each program
- Program number outputs with BCD code


## APPLICATIONS

Electronic tuning systems for TVs, VTRs and other devices requiring similar program selection functions.



ABSOLUTE MAXIMUM RATINGS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Supply voltage |  | $-0.3 \sim+15.0$ | V |
| $V_{1}$ | Input voltage |  | $\mathrm{V}_{S S} \leqq \mathrm{~V}_{1} \leqq \mathrm{~V}_{\text {DD }}$ | - |
| $\mathrm{V}_{0}$ | Output voltage |  | $\mathrm{V}_{S S} \leqq \mathrm{~V}_{1} \leqq \mathrm{~V}_{\text {DD }}$ | - |
| Topr | Operating free-air ambient temperature range |  | $-30 \sim+70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-40 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |
| Pd | Maximum power dissipation |  | 300 | mV |

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Limits |  |  | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ |  |
|  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply voltage | 11 | 12 | 13 | V |
| $\mathrm{f}_{\mathrm{OSC}}$ | Oscillator frequency |  | 1.8 |  | MHz |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | $\mathrm{V}_{\mathrm{DD}}-3 \mathrm{~V}$ |  | $\mathrm{~V}_{\mathrm{DD}}$ | - |
| $\mathrm{V}_{\mathrm{IL}}$ | Low-level input voltage | $\mathrm{V}_{\mathrm{SS}}$ |  | $\mathrm{V}_{\mathrm{SS}}+3 \mathrm{~V}$ | - |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $V_{D D}$ | Supply voltage | $\mathrm{Ta}=-30 \sim+70^{\circ} \mathrm{C}, \mathrm{f}_{\text {OSC }}=1.8 \mathrm{MHz}$ | 11 | 12 | 13 | V |
| IDD | Supply current | $\mathrm{f}_{\mathrm{osc}}=1.8 \mathrm{MHz}$ |  | 2 | 7 | mA |
| RI | Pull-up resistance, ( $\overline{\text { PR RE }}, \overline{\text { PR UP, }} \overline{\mathrm{PR} \mathrm{DN}}$, $\overline{U P}, \mathrm{DN}, \mathrm{TB}, \overline{\mathrm{TEX}}$ |  |  | 50 |  | $k \Omega$ |
| $\mathrm{R}_{1}$ | Pull-up resistance ( $\overline{\mathrm{AC}}$ ) |  |  | 100 |  | $k \Omega$ |
| $R_{1}$ | Pull-down resistance, ( $\overline{\mathrm{ST}}, \mathrm{PFX}, \mathrm{I}_{1} \sim \mathrm{I}_{3}, \mathrm{~K}_{\mathbf{1}} \sim K_{3}$. PBEX) |  |  | 50 |  | $k \Omega$ |
| 1 OH | High-level output current ( $\overline{\mathrm{B} 1}, \overline{\mathrm{~B} 2}$ ) | $\mathrm{V}_{\mathrm{O}}=10 \mathrm{~V}$ | 2 |  |  | mA |
| IoL | Low-level output current ( $\overline{\mathrm{B1}}, \overline{\mathrm{B2}}$ ) | $\mathrm{V}_{\mathrm{O}}=2 \mathrm{~V}$ | 3 |  |  | mA |
| 1 OH | High-level output current ( $\overline{\mathrm{D} / \mathrm{A} \mathrm{OUT}})$ | $\mathrm{V}_{\mathrm{O}}=10 \mathrm{~V}$ | 3 |  |  | mA |
| Iol | Low-level output current ( $\overline{\mathrm{D} / \mathrm{A} \mathrm{OUT}}$ ) | $\mathrm{V}_{\mathrm{O}}=2 \mathrm{~V}$ | 5 |  |  | mA |
| IOH | High-level output current (AFT, MUTE) | $\mathrm{V}_{\mathrm{O}}=10 \mathrm{~V}$ | 3 |  |  | mA |
| 1 OL | Low-level output current (AFT, MUTE) | $\mathrm{V}_{\mathrm{O}}=2 \mathrm{~V}$ | 4 |  |  | mA |
| IOZH | Off-state output current (AFT, MUTE) | $\mathrm{V}_{\mathrm{O}}=12 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| I OZL |  | $\mathrm{V}_{0}=0 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage (CLK, C1~C3, 1/0) | $10=0.5 \mathrm{~mA}$ | 11 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage (CLK, C1~C3, I/O) | $10=1 \mathrm{~mA}$ |  |  | 2 | V |
| 1 OzH | Off-state output current (1/O) | $\mathrm{V}_{0}=12 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| lozl |  | $\mathrm{V}_{0}=0 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| IOH | High-level output current ( $\phi_{\text {A }} \sim \phi_{\mathrm{D}}$ ) | $\mathrm{V}_{0}=10 \mathrm{~V}$ | 6 |  |  | mA |
| Iol | Low-level output current ( $\overline{\mathrm{SD}}, \mathrm{P}_{00} \sim \mathrm{P}_{\mathbf{1 1}}$ ) | $\mathrm{V}_{0}=0.4 \mathrm{~V}$ | 1.6 |  |  | mA |
| I OZH | Off-state output current ( $\overline{S D}, \mathrm{P}_{00} \sim \mathrm{P}_{11}$ ) | $V_{0}=10 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| 1 OL | Low-level output current ( $\overline{\mathrm{SD}}$ ) | $\mathrm{V}_{0}=3 \mathrm{~V}$ | 10 |  |  | mA |

## FUNCTIONAL DESCRIPTION

The M50118P is a voltage synthesizer IC and consists of a completely electronic tuning system when used in conjunction with the M5G1400P EAROM that is capable of operation without the use of any mechanical components.

The major functions include fully automatic search, sequentially automatic up and down search, direction or sequential selection of up to 30 programs, exchange func-
tion of program counts (30,20, 12 or 10 channels), digital AFT (automatic fine tuning), automatic bandswitching, fine tuning, and AFT on/off and MUTE on/off memory for each program separately, and program number display output with BCD code.

In addition, by using a remote control unit, direct or sequential selection of up to 30 channels is possible.

## FUNCTION

## (1) Oscillator Circuit

The M50118P includes an CMOS inverter and highimpedence feed-back resistance so that the only components required for external connection to configure the oscillator circuit consist of the LC circuit of three capacitors and one inductor as shown in Fig. 1.

Fig. 1 Connections of external oscillator components


Examples of component values (for $\mathrm{f}_{\text {osc }}=1.8 \mathrm{MHz}$ )
$\mathrm{L}=180 \mu \mathrm{H}$
$\mathrm{C}_{1}=\mathrm{C}_{2}=87 \mathrm{pF}$
$\mathrm{C}_{3}=0.1 \mu \mathrm{~F}$
$\left(\mathrm{f}_{\mathrm{osc}}=1.8 \mathrm{MHz}\right)$

Table 1 Keyboard matrix I

| $\phi$ | $\phi_{A}$ | $\phi_{\mathrm{B}}$ | $\phi_{\mathrm{C}}$ | $\phi_{\mathrm{D}}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{1}$ | $\operatorname{Pr} 1$ | $\operatorname{Pr} 2$ | $\operatorname{Pr} 3$ | $\operatorname{Pr} 4$ |
| $\mathrm{I}_{2}$ | $\operatorname{Pr} 5$ | $\operatorname{Pr} 6$ | $\operatorname{Pr} 7$ | $\operatorname{Pr} 8$ |
| $\mathrm{I}_{3}$ | $\operatorname{Pr} 9$ | $\operatorname{Pr} 10$ | $\operatorname{Pr} 11$ | $\operatorname{Pr} 0$ |

Table 2 Keyboard matrix II

|  | $\phi_{A}$ | $\phi_{B}$ | $\phi_{C}$ | $\phi_{D}$ |
| :---: | :---: | :---: | :---: | :--- |
| $K_{1}$ | FAS | FT (+) | CLEAR | $10-19$ |
| $K_{2}$ | AS ( + ) | FT ( - ) | AFT ON | $20-29$ |
| $K_{3}$ | AS ( - ) | PR UP | PR UP | PRL |

## (2) Keyboard Matrix

The combination of the $\phi_{A} \sim \phi_{\mathrm{D}}$ scanner outputs and the $I_{1} \sim I_{3}$ and $K_{1} \sim K_{3}$ key inputs form a matrix of $4 \times 3$, enabling the input of 24 commands.

When two or more keys are pressed simultaneously, neither key input is accepted, the last key being released having effect. Note however that PRL is independent from the other keys and can be input simultaneously with other keys.

Table 1 and 2 show the relationship between the matrix and the corresponding commands.

As shown in Table 1, when program counts are 10 or 12, single action program selection is possible (when the program counts are $10, \operatorname{Pr} 1 \sim \operatorname{Pr} 9$ and $\operatorname{Pr} 0$ are used).

When program counts are 20 or 30 , program selection is
made using two actions, for which the $\operatorname{Pr} 1 \sim \operatorname{Pr} 9$ and $\operatorname{Pr} 0$ of Table 1 are required. For example, if the $\operatorname{Pr} 17$ selection is to be made, the $10-19$ key is first pressed, followed by the Pr7 key. If after the $10-19$ or $20-29$ key more than approximately 6.5 seconds elapses before a key in the range $\operatorname{Pr} 0$ to $\operatorname{Pr} 9$ is pressed, the key input sequence is cancelled.
(3) Program Counts and Band Counts Exchange Input (PBEX)
By inputing the scan outputs $\phi_{A} \sim \phi_{D}$ at the PBEX input, selection of program counts and band counts can be achieved. These relationships are summarized in Tables 3 and 4.

Table 3 Channel Number Selection

| Program <br> counts | PBEX | $\phi_{\mathrm{A}}$ |
| :---: | :---: | :---: |
| 30 | - | $\phi_{\mathrm{B}}$ |
| 20 | 0 | - |
| 12 | - | 0 |
| 10 | 0 | 0 |

Table 4 Bandswitching

| Band | PBEX | $\phi_{\mathrm{C}}$ |
| :---: | :---: | :---: |
| Band $1 \sim$ Band 3 | - | - |
| Band $1 \sim$ Band 4 | 0 | - |
| Band 3 | - | 0 |

## (4) Search

The search functions consist of the sequentially automatic and the fully automatic search functions.
(i) Auto Search

When the AS(+) or AS(-) keys are input, the search mode causes the muting function to be enabled and the sweep up (or down) from the current position. For 30 ms after the sweep begins the UP (or DN) input is prevented from going high. After this 30 ms has elapsed, the $\overline{U P}, \mathrm{DN}$ and TB inputs are monitored and when UP $=\mathrm{TB}=$ high (or DN $=$ $T B=$ high), the sweep speed is cut to $1 / 16$. When UP and TB (or DN and TB) go from high to low, a timer starts to operate to sense if DN and TB (or UP and TB) go to high within 200 ms or not. In this period the sweep speed is $1 / 16$ of the sweep speed without a signal and this is maintained until this sensing of DN and TB (or UP and TB) is completed. If within 200 ms DN and TB (or UP and TB) don't change to high, the sweep continues. If they change to high during this period, the sweep is terminated when this state change occurs. The tuning voltage at this point is lowered by 16 steps (approx. 32 mV ) (for the case of AS( - ) this is not done). Next, the digital AFT operates for 200 ms . Digital

Fig. 2 Flowchart of sequentially automatic up search (the case when the AS(+) key has been pressed)


Fig. 3 Flowchart of sequentially automatic down search (the case when the AS(-) key has been pressed)


## MITSUBISHI LSIs

 M50118PFig. 4 Flowchart of fully automatic search
(the case when the FAS key has been pressed, with the program counts 30 and the band between 1 and 4)


AFT is controlled by the $\overline{U P}$ and DN inputs. When the $\overline{U P}$ input is low, the tuning voltage is increased, and when the DN input is high, the tuning voltage is decreased. When 200 ms has elapsed, the TB input is sensed. If TB is low at this time, it is judged that a normal station is not being received and the sweep is restarted, the operation from this point being similar to that described above. If the TB input is high, however, a normally received station is judged to have been encountered and the following data is written into the EAROM:
$\left.\begin{array}{ll}\text { Tuning voltage: } & \begin{array}{l}14 \text { bits } \\ 2 \text { bits } \\ \text { Band: }\end{array} \\ \text { AFT on/off: } \\ \text { MUTE on/off: } & \begin{array}{l}\text { bit } \\ 1 \mathrm{bit}\end{array}\end{array}\right\} 18$ bits

When the write operation has been completed, the search mode is cancelled and the digital AFT operates, the AFT output going high with the mute mode being cancelled as well. The digital AFT speed at this time is the same as for fine tuning.

In the search mode when the sweep up (or down) reaches the upper (or lower) end of a band, automatic bandswitching is performed and the new tuning voltage output is that of the lower (or upper) end of the new band.

The flowchart for the automatic search operation is shown in Fig. 2 and 3.

Sequentially automatic up (or down) sequencing search operation changes to down (or up) search when the AS(-) (or AS(+)) key is pressed respectively during a sequentially automatic up (or down) search operation.

## (ii) Fully Automatic Search

When the FAS key is input, the search mode is enabled and MUTE is turned on. At the same time, the program number 1 is selected and the tuning voltage is set at the lower end of Band 1 (Band 3 if this is the only band). Next, the sweep begins and this operation is the same as the sequentially automatic up search. When a station has been captured, data is written into EAROM, after which the program number is incremented by 1 and the next search is initiated. When in this manner, all program numbers are searched or all bands are exhausted, the search ends with the selection of $\operatorname{Pr} 1$.

The sequence of program numbers for searching is shown in Table 5.

Table 5 Full Auto Search Sequence

| The number of programs | Search sequence |
| :---: | :---: |
| 10 | $\operatorname{Pr} 1 \longrightarrow \operatorname{Pr~} 10$ |
| 12 | $\operatorname{Pr} 1 \longrightarrow \operatorname{Pr} 12$ |
| 20 | $\operatorname{Pr} 1 \longrightarrow \operatorname{Pr~} 19 \longrightarrow \operatorname{Pr} 0$ |
| 30 | $\operatorname{Pr} 1 \longrightarrow \operatorname{Pr} 29 \longrightarrow 0$ |

The flowchart for fully automatic search is shown in Fig. 4. During the fully automatic search operation, the Mute control output is at a high level.

For either the fully or sequentially search modes, if a station is selected during the search process the search mode is cancelled. The data written as a result of the search is AFT on and MUTE off.

## (iii) Search Speed

The search speed is switched for every band. Table 6 shows the search speeds for each band in the no signal condition.

Table 6 Search Time for Zero-Signal Condition

| Band | Search time |
| :---: | :---: |
| Band 1 | 2.33 s |
| Band 2 | 4.66 s |
| Band 3, Band 4 | 9.32 s |

In the following cases the search speed will be $1 / 16$ of the no signal condition speed:

FAS, AS(+) . . From the time TB goes high and $\overline{U P}$ goes low until DN goes high.
AS(-) ........ From the time TB and DN go high until $\overline{\mathrm{UP}}$ goes low.

## (iv) Bandswitching in Search Mode

Automatic bandswitching is accomplished in the search modes as shown in Table 7.

Table 7 Bandswitching Sequence for the Search Modes

| Band | Bandswitching sequence |
| :---: | :---: |
| Band 1 -Band 3 | $\longrightarrow$ Band $1 \longleftrightarrow$ Band $2 \longleftrightarrow$ Band $3 \longleftrightarrow$ |
| Band 1 -Band 4 | Band $1 \leftrightarrow$ Band $2 \leftrightarrow$ Band $4 \leftrightarrow$ Band 3 |
| Band 3 | $\square$ Band $3 \longleftrightarrow$ |

## (v) Search Mode Display

During execution of the search mode, a $50 \%$ duty cycle clock of period 0.3 s is available at the search mode display output $\overline{\mathrm{SD}}$. By using this output the search mode can be displayed during the search operation.

For modes other than search mode, this output is left floating.

## (5) Program Selection

(i) Direct Program Selection Using Key Input

For 10 or 12 programs, direct selection of a program is possible by using only one action. For 20 or 30 programs, 2 key operations are required. Note that the $\operatorname{Pr} 10$ and $\operatorname{Pr} 11$ keys are when 12 programs.

For two-action program serection, when the $0-19$ or $20-29$ key is pressed the lower order digit of the program
number display disappears ( $\mathrm{P}_{\mathbf{0 0}} \sim \mathrm{P}_{03}$ are floating). The upper order digit is 1 and 2 for $10-19$ and $20-29$ respectively, and the display is flashing at this point. If a key in the range $\operatorname{PrO}$ to $\operatorname{Pr} 9$ is not pressed within approximately 6.5 seconds, the flashing of the display stops and original program number is restored, the key input for the 10-19 or 20-29 key being ignored.
(ii) Sequential Selection Using Key Input

The PR UP and PR DN key input functions are switched by the PFX input.

If the PFX input is left open or set to low, these keys cause sequential selection. If, however, the PFX input is high, the program number display changes in sequence but the reading of EAROM data is not executed, the received program remaining unchanged.

## (iii) Remote Control Interface

The $\overline{\operatorname{PR~RE}, ~ \overline{P R ~ U P} \text {, and } \overline{P R ~ D N} \text { inputs are provided with }}$ internal pull-up resistors, allowing the direct selection of up to 30 programs from a remote control receiver (e.g., M50120P).

When a program selection is performed by either the key matrix or a remote control receiver the tuning voltage data which corresponds to the select channel is read out of EAROM. The read sequence is: 14 -bit tuning voltage data, and then 4 bits of data on the band, AFT and muting modes. When the read operation is complete muting is turned on, and the AFT data is sensed for AFT on or off condition. If the AFT data is off, after 300 ms elapses the mute function is cancelled and the MUTE data in memory takes priority. If AFT is on when this data is examined, the tuning voltage read out of memory is lowered by 16 steps (approx. 32 mV ). Then, after 100 ms have elapsed, digital AFT is enabled. The digital AFT speed at this point is the same as the digital AFT speed in the search mode, that is, equal to $1 / 16$ of the no signal condition search speed. When another 200 ms has elapsed, the digital AFT speed becomes that of frequency fine tuning and the AFT output goes to high. Simultaneously with this the mute function is cancelled and the mute function is controlled by the MUTE data read from memory, the mute output being floating for MUTE on and low for MUTE off.

Fig. 5 shows the flowchart of program selection.

## (6) Band Control Outputs $\overline{(B 1}, \overline{B 2)}$

The data indicating the currently selected band is available at the $\overline{\mathrm{B} 1}$ and $\overline{\mathrm{B} 2}$ outputs with binary code. These outputs are summarized in Table 8.

Fig. 5 Flowchart of the Program Selection


Note: At this point the digital AFT is the same as the digital AFT speed in the search mode.

Table 8 Relationship between Band Outputs and 4 Bands

| $\overline{B 1}$ | $\overline{B 2}$ | Band |
| :---: | :---: | :---: |
| $H$ | $H$ | Band 1 |
| L | $H$ | Band 2 |
| $H$ | $L$ | Band 3 |
| L | L | Band 4 |

## (7) CLEAR Key Input

When the CLEAR key is input, the tuning voltage changes to $0 V$ and the band to Band 1. Note that the band will be Band 3 if this is the only band. AFT is turned off and the muting function is turned on, this data being written into EAROM.

This allows the system to be re-initialized during a search operation and allows the muting function to be turned on after program selection without generating any noise.

## (8) Frequency Fine Tuning

When the $\mathrm{FT}(+)$ or $\mathrm{FT}(-)$ keys are input, the digital AFT function is turned off and the AFT output is left floating. The frequency is slowly shifted. The speed of this shift is given in Table 9.

While the $\mathrm{FT}(+)$ or $\mathrm{FT}(-)$ is being depressed, the frequency shifts and when the key is released, the data corresponding to the tuned frequency as well as AFT off data are written into EAROM automatically.

Table 9 Sweep Speeds of Frequency Fine Tuning

| Band | Time required to sweep the entire band |
| :---: | :---: |
| Band 1 | $300 \mathrm{~s}(110 \mathrm{mV} / \mathrm{s})$ |
| Band 2 | $600 \mathrm{~s}(55 \mathrm{mV} / \mathrm{s})$ |
| Band 3, Band 4 | $1200 \mathrm{~s}(27.5 \mathrm{mV} / \mathrm{s})$ |

Note that the range of the tuning voltage is $0 \sim 33 \mathrm{~V}$.

## (9) AFT ON key Input

After AFT has been turned off using frequency fine tuning or the CLEAR key, if the AFT ON key is pressed the AFT function is restored and AFT ON data is written into EAROM automatically.
(10) Tunining Control Inputs ( $\overline{U P}, \mathrm{DN}$, and $T B$ )

The UP, DN and TB inputs control the search mode. The relationship to the AFC signal is shown in Fig. 6. It is possible to determine the existence of a video signal by examining the TB input.

Digital AFT is controlled by the $\overline{U P}$ and DN inputs.
Fig. 6 AFT Signal and Search Control Input Relationships


## (11) Tuning Voltage Output (D/A OUT)

As shown in Fig. 7, a pulse modulated waveform is output at $\overline{\mathrm{D} / \mathrm{A} \mathrm{OUT}}$ in accordance with a 14 -bit digital value.

The period $T_{0}$ (approx. 110 Hz ) is broken into 64 subperiods of width $\mathrm{Ts}=142 \mu \mathrm{~s}$ (approx. 7 kHz ). This is further divided into 256 minimum periods of pulse width $\mathrm{t}_{0}=555 \mathrm{~ns}$ (1.8F MHz period).

The low period for each of the 64 subperiods, that is, $\mathrm{Tm}(\mathrm{m}=1 \sim 64)$ is determined as follows.

The 14-bits data word is divided into a 6 -bits lower data and an 8 -bits upper data. For example, if the lower data are 000000 and the upper data are 00110000 , then $T_{1} \sim T_{64}=$ $12 \mathrm{t}_{0}$. In this relationship one step means that the lower data would become 100000 making $T_{32}=13 \mathrm{t}_{0}$, an increase in length of just $t_{0}$, with the other periods $T_{m}$ remaining $12 \mathrm{t}_{0}$. If we step up once more the lower data become 010000, $T_{16}=T_{48}=13 \mathrm{t}_{0}$, that is, two periods have now become equal to $13 t_{0}$ with the remaining periods $T_{m}$ at $12 \mathrm{t}_{0}$. In this manner, stepping continues until the entire lower 6-bits data are ones, that is 111111. At this point $T_{1} \sim T_{63}=13 t_{0}$ and $T_{64}=12 t_{0}$. If we proceed one step further, the upper data is now affected, becoming 10110000, such that with the lower data of 000000, $T_{1} \sim T_{64}$ are all $13 t_{0}$. Therefore, we see that the lengths of the periods $T_{1} \sim T_{64}$ are either all the same or have a difference of $t_{0}$, with this sequence of changing periods repeating at a rate of 7 kHz .

Table 9 shows the relationship between the lower 6-bits data and the relative lengths of the periods $\mathrm{T}_{\mathrm{m}}$.

Fig. $7 \overline{\text { D/A OUT Output Waveform }}$


Table 10 Relationship of the Lower 6-bits Data and the Periods $\mathrm{T}_{\mathrm{m}}$

| Lower 6-bit byte of data | Subperiods that are longer than the periods <br> $T_{m}$ (where $\left.m=1 \sim 64\right)$ by $\mathrm{t}_{0}$ |
| :--- | :--- |
| 10000000 | $\mathrm{~m}=32$ |
| 0100000 | $\mathrm{~m}=16,48$ |
| 0010000 | $\mathrm{~m}=8,24,40,56$ |
| 00001000 | $\mathrm{~m}=4,12,20,28,36,44,52,60$ |
| 0000010 | $\mathrm{~m}=2,6,10, \cdots \cdots \cdots \cdots \cdots 58,62$ |
| 0000001 | $\mathrm{~m}=1,3,5, \cdots \cdots \cdots \cdots \cdots \cdots 61,63$ |

Fig. 8 Low-pass Filter Circuit Example

(12) Program No. Display Output ( $P_{00} \sim P_{03}, P_{10} \sim P_{11}$ ) The outputs $P_{00} \sim P_{03}$ and $P_{10} \sim P_{11}$ are program number display outputs and are $n$-channel open drain outputs.
$P_{00} \sim P_{03}$ indicate lower order digit of the program number and $P_{10} \sim P_{11}$ indicate higher order digit of the program number, expressed in static BCD form.

An example of the use of this display output is shown in Fig. 9.

Fig. 9 An Example of Program Number Display Circuit


Table 11 shows the relationship between the program number and the corresponding program number display outputs. The output for Pr0 will depend upon the program counts.

Note that for the outputs listed in Table 11, a 1 indicates a floating output while a 0 indicates a low-level output.

Table 11 Output Data for $\mathrm{P}_{\mathbf{0 0}} \sim \mathrm{P}_{\mathbf{1 1}}$

| Pr No. | 1's Digit |  |  |  | 10's digit |  | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | P 00 | $\mathrm{P}_{01}$ | $\mathrm{P}_{02}$ | $\mathrm{P}_{03}$ | P10 | $\mathrm{P}_{11}$ |  |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 |  |
| 2 | 0 | 1 | 0 | 0 | 0 | 0 |  |
| 3 | 1 | 1 | 0 | 0 | 0 | 0 |  |
| 4 | 0 | 0 | 1 | 0 | 0 | 0 |  |
| 5 | 1 | 0 | 1 | 0 | 0 | 0 |  |
| 6 | 0 | 1 | 1 | 0 | 0 | 0 |  |
| 7 | 1 | 1 | 1 | 0 | 0 | 0 |  |
| 8 | 0 | 0 | 0 | 1 | 0 | 0 |  |
| 9 | 1 | 0 | 0 | 1 | 0 | 0 |  |
| 10 | 0 | 0 | 0 | 0 | 1 | 0 |  |
| 11 | 1 | 0 | 0 | 0 | 1 | 0 |  |
| 12 | 0 | 1 | 0 | 0 | 1 | 0 |  |
| 13 | 1 | 1 | 0 | 0 | 1 | 0 |  |
| 14 | 0 | 0 | 1 | 0 | 1 | 0 |  |
| 15 | 1 | 0 | 1 | 0 | 1 | 0 |  |
| 16 | 0 | 1 | 1 | 0 | 1 | 0 |  |
| 17 | 1 | 1 | 1 | 0 | 1 | 0 |  |
| 18 | 0 | 0 | 0 | 1 | 1 | 0 |  |
| 19 | 1 | 0 | 0 | 1 | 1 | 0 |  |
| 20 | 0 | 0 | 0 | 0 | 0 | 1 |  |
| 22 | 1 | 0 | 0 | 0 | 0 | 1 |  |
| 22 | 0 | 1 | 0 | 0 | 0 | 1 |  |
| 23 | 1 | 1 | 0 | 0 | 0 | 1 |  |
| 24 | 0 | 0 | 1 | 0 | 0 | 1 |  |
| 25 | 1 | 0 | 1 | 0 | 0 | 1 |  |
| 26 | 0 | 1 | 1 | 0 | 0 | 1 |  |
| 27 | 1 | 1 | 1 | 0 | 0 | 1 |  |
| 28 | 0 | 0 | 0 | 1 | 0 | 1 |  |
| 29 | 1 | 0 | 0 | 1 | 0 | 1 |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | For 20 or 30 programs |
|  | 0 | 0 | 0 | 0 | 1 | 0 | For 10 programs |
|  | 0 | 1 | 0 | 0 | 1 | 0 | For 12 programs |
| Standby mode | 1 | 1 | 1 | 1 | 0 | 0 |  |

## (13) Standby Input (ST)

When the $\overline{\text { ST }}$ input is low, the M50118P functions are inhibited and the oscillator circuit is halted. Thus the scanner output disappears and the program number display extinguishes. Since, however, the program number is held in the address counter, when the $\overline{\mathrm{ST}}$ input is restored to high, the program number selected before the input went low is reselected. This feature is called the last program memory function.

When the $\overline{\mathrm{ST}}$ input is low the output levels are as shown in Table 12.

Table 12 Output Levels with $\overline{\text { ST }}$ Low

| Output pin name | Output level |
| :---: | :---: |
| $\overline{\mathrm{B} 1 . \overline{\mathrm{B2}}}$ | L |
| $\overline{\mathrm{D} / \mathrm{A} \text { OUT }}$ | L |
| MUTE | Open |
| AFT | Open |
| $\mathrm{I} / \mathrm{O}$ | Open |
| $\mathrm{CLK}, \mathrm{C} \mathrm{1} ,\mathrm{C} \mathrm{2} C 3$, | H |
| $\phi_{\mathrm{A}}$ | H |
| $\phi_{\mathrm{B}}, \phi_{\mathrm{C}}, \phi_{\mathrm{D}}$ | L |
| $\overline{\mathrm{SD}}$ | Open |
| $\mathrm{P}_{00}, \mathrm{P}_{01} \mathrm{P}_{02}, \mathrm{P}_{03}$ | Open |
| $\mathrm{P}_{10} \mathrm{P}_{11}$ | L |
| OSC OUT | H |

## (14) Power-on Reset Input (AC)

By connecting a capacitor between the $\overline{\mathrm{AC}}$ pin and the $\mathrm{V}_{\mathrm{SS}}$ pin, a power-on reset function can be implemented.

The power-on reset function is enabled to provide the clear function at the time power is applied to the device, Pr1 being automatically selected.

After both $\overline{\mathrm{ST}}$ and $\overline{\mathrm{AC}}$ inputs are low, when both go high $\operatorname{Pr} 1$ is first selected.

To assure that the power-on reset function operates reliably, after the $V_{D D}$ supply is greater than 8 V , the amount of time that the voltage $V \overline{A C}$ at the pin $A C$ is below or equal to $0.3 \times \mathrm{V}_{\mathrm{DD}}$ is 1 ms minimum (period $\mathrm{T}_{\mathrm{AC}}$ in Fig. 10).

Fig. 10 Power on Reset Timing Requirements


Also, since in this system the contents of the M5G1400P EAROM for Pr1 are read upon power on, for the condition $V_{\overline{A C}} \geqq 0.3 \times V_{D D}$, the M5G1400P power supply must be at least $92 \%$ of the 35 V level, i.e. at 32.2 V .

When the power supply is turned off and then reapplied, the capacitor may not discharge sufficiently to ensure reliable power-on reset upon reapplying the power. For this cases the additional circuit of Fig. 11 can be used. Note, however, that the external capacitor value must be chosen such that the period $T_{A C} \geqq 1 \mathrm{~ms}$ condition is met as well. (The value shown in Fig. 11 are for reference only).

Fig. 11 External Components to Ensure Reliable Power- on Reset Function


## (15) Program Lock Key Input (PRL)

When the PRL key is input program selection from the keyboard the $\operatorname{PrO} \sim \operatorname{Pr} 11,10-19$ and $20-29$ keys, as well as the PR UP and PR DN functions are locked out, that is, prohibited.

Note however, that in this mode, program selection using $\overline{\operatorname{PR~UP}}, \overline{\mathrm{PR} \mathrm{DN}}$, and $\overline{\mathrm{PR} \mathrm{RE}}$ from the remote control receiver is not prohibited.
(16) AFT Output

The AFT pin controls the on/off switching of the linear AFT function. When the AFT output is high, linear AFT is operating. When it is low or high-impedance (floating), linear AFT is not operating.

Table 13 summarizes the AFT modes of operation.
Table 13 AFT Output Logic Levels

| Mode | AFT output logic level |
| :--- | :---: |
| Search mode (during sweep) | L |
| Search mode (during the 200ms that digital AFT is <br> operating) | Z |
| Program select mode (with linear AFT on) | H |
| Program select mode (with linear AFT off) | Z |

## (17) Mute Output

The MUTE pin controls the MUTE on/off switching. In the fully automatic search mode this can be sensed using this output. When the MUTE output is high or high-impedance (floating), muting is on. When it is low, muting is off. Table 14 summarizes the Mute modes of operation.

Table 14 Mute Output Logic Levels

| Mode | Mute output logic level |
| :--- | :---: |
| Fully automatic search | H |
| Other modes with muting on | Z |
| Muting off | L |

Note the $Z$ indicates a floating output

## APPLICATION EXAMPLE



## DESCRIPTION

The M50119P is an aluminum-gate CMOS integrated circuit consisting of a infrared control circuit for controlling TV receivers equipped with Teletext and Viewdata systems. By means of a 10 -bit code, it is capable of transmitting 36 commands.

The M50119P can be used in combination with the M50120P receiver IC.

## FEATURES

- Single power supply
- Wide supply voltage range . . . . . . . . . . . . . . . $2.2 \sim 5.5 \mathrm{~V}$
- Low power consumption when not operating
$\left(V_{D D}=3 V\right)$
3nW (typ) $3 \mu \mathrm{~W}$ (max)
- Built-in oscillator makes use of a ceramic resonator or LC circuit
- The power consumption of the LED during transmission of a command is low, resulting in high reliability for the LED
- Low number of external components


## FUNCTION

The M50119P infrared TV remote control transmitter consists of an oscillator, timing generator, scanner signal generator, key input encoder, command decoder, code modulation circuit, bit selection input circuit and an output buffer. It has a $6 \times 6$ keyboard matrix input and encodes the key inputs in 10-bit PCM code to enable transmission of 36 commands. When key input is not being performed, the oscillator is stopped to reduce power consumption to as low a level as possible.


## MITSUBISHI

REMOTE CONTROL TRANSMITTER FOR TV RECEIVERS EQUIPPED WITH TELETEXT AND VIEWDATA SYSTEMS

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Supply voltage | With respect to the $\mathrm{V}_{\text {SS }}$ pin | $-0.3 \sim 6$ | V |
| $V_{1}$ | Input voltage |  | $V_{S S}-0.3 \leqq V_{1} \leqq V_{D D}+0.3$ | V |
| $V_{0}$ | Output voltage |  | $\mathrm{V}_{\text {SS }} \leqq \mathrm{V}_{0} \leqq \mathrm{~V}_{\text {SS }}$ | V |
| Pd | Maximum power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 300 | mW |
| Topr | Operating free-air temperature range |  | $-30 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

## RECOMMENDED OPERATING CONDITIONS

| Symboi | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $V_{\text {DD }}$ | Supply voltage | 2.2 |  | 5.5 | V |
| $\mathrm{f}_{\text {OSC }}$ | Oscillation frequency |  | 455 |  | kHz |
|  |  |  | 480 |  |  |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | $0.7 \times V_{\text {DD }}$ | $V_{\text {DD }}$ | $V_{\text {DD }}$ | V |
| $V_{\text {IL }}$ | Low-level input voltage | 0 | 0 | $0.3 \times V_{\text {DD }}$ | V |
| $\mathrm{C}_{1-\phi}$ | Inter-pin capacitance, between $\bar{T}_{1} \sim T_{6}$ and $\overline{\phi_{A}} \sim \overline{\phi_{F}}$ pins |  |  | 100 | pF |

ELECTRICAL CHARACTERISTICS $\left(T a=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}\right.$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $V_{D D}$ | Supply voltage | $\mathrm{Ta}=-30 \sim 70^{\circ} \mathrm{C}$ | 2.2 | 3.0 | 5.5 | V |
| $1 \mathrm{IDD}^{\text {d }}$ | Supply current, operating | $\mathrm{f}_{\text {OSC }}=455 \mathrm{kHz}$ |  | 0.1 | 0.3 | mA |
| 1 DD | Supply current, non-operating |  |  |  | 1 | $\mu \mathrm{A}$ |
| R1 | Pull-up resistance, $T_{1} \sim T_{6}$ | $\mathrm{V}_{\mathrm{DD}}=2.2 \sim 5.5 \mathrm{~V}$ | 30 | 50 | 70 | $k \Omega$ |
| Iol | Low-level output current $\overline{\phi_{A}} \sim \overline{\phi F}$ | $\mathrm{V}_{\mathrm{OL}}=0.9 \mathrm{~V}$ | 0.1 | 0.5 |  | mA |
| 1 OH | High-level output current, OUT | $\mathrm{V}_{\mathrm{OH}}=2 \mathrm{~V}$ | 5 | 10 |  | mA |
| $\mathrm{R}_{1}$ | Pull-up resistance, EXB | $\mathrm{V}_{\mathrm{DD}}=2.2 \sim 5.5 \mathrm{~V}$ | 15 | 25 |  | $k \Omega$ |

## FUNCTIONAL DESCRIPTION

## (1) Oscillator Circuit

Since a built-in oscillator circuit has been provided, all that need be provided externally is either a ceramic resonator or LC circuit to obtain the reference signal. The circuits for ceramic resonator and LC circuits are shown in Fig. 1 and 2 respectively.


Fig. 1 Example of oscillator using a ceramic resonator

By setting the reference frequency to 480 kHz or 455 kHz , the transmitted frequency will be 40 kHz or 38 kHz respectively.

When key input is not being performed, the oscillator is shut off to minimize power consumption.


Fig. 2 Example of oscillator circuit using an LC circuit

## REMOTE CONTROL TRANSMITTER FOR TV RECEIVERS EQUIPPED WITH TELETEXT AND VIEWDATA SYSTEMS

## (2) Key Input

A $6 \times 6$ keyboard matrix is formed by the $\bar{I}_{1} \sim T_{6}$ inputs and $\bar{\phi}_{A} \sim \bar{\phi}_{\mathrm{F}}$ scan outputs, enabling the input of 36 commands.

If two or more keys are pressed simultaneously, no keys will have any effect.

Table 1 shows the relationship between the key matrix and the transmitted commands.

Table 1 Keyboard Matrix and Transmission Codes


Equal key commands in the matrix always result in the same transmitted code being output. While in Table 1 the same key is shown in 4 different positions, this results in different operations as determined by the function of the M50120P receiver IC. The operating modes are, from the top,TV, Text, Viewdata, and RSV.

In the 12 prog. type of operation, $\operatorname{PrO} \sim \operatorname{Pr} 11$ will result, in a single action, in the channel being selected. For this operation the 10-19 and 20-29 keys are not required.

For 20 channel use, the $\operatorname{Pr} 10, \operatorname{Pr} 19$ keys are selectable with a single action, with $\operatorname{Pr} 10$ through $\operatorname{Pr} 19$ requiring two actions. For example, to select $\operatorname{Pr} 15$ the $10-19$ key is first pressed followed by the 5 key to complete the selection. If
however more than approximately 6.5 seconds elapses after pressing the $10-19$ key before the 5 key is pressed, the M50120P will not accept the direct sleection command for the channel range $\operatorname{Pr} 10 \sim \operatorname{Pr} 19$.

By using the 10-19 and 20-29 keys, direct selection of up to 30 channels can be made. The method of selection for the range 20 to 29 is much the same as for the range 10 to 19, with the 20-29 key replacing the 10-19 key in the key-in sequence to allow direct sleection of the range Pr20 to $\operatorname{Pr} 29$.

For 20 channel or 30 channel operation, the $\operatorname{Pr} 10$ and $\operatorname{Pr} 11$ keys are not required.

## (3) Transmitted Commands

As shown in Fig. 3, the transmitted commands are coded in a 10 -bit format. The first 3 bits, $\mathrm{K}_{0}, \mathrm{~K}_{1}$, and $\mathrm{K}_{2}$ are the key code. For Teletext control the M50119P sets these to the code 101. Bit $D_{6}$ is a user's bit which is 0 when the bit selection input EXB is set to high or left open. When this input is low, the user's bit is 1 .

When $D_{6}$ is 0 , the M50120P receiver IC may be operated. (when it is 1 , the M50120P does not operate).


Fig. 3 Transmitted code format

Table 2 Relationships of command functions and transmitted codes

|  | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | Do | TV mode | Text mode | View date mode | RSV mode (Note 1) | (Note 2) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Norm. | Norm. | Norm. | Norm. | $\bigcirc$ |
| 2 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Mute | Mute | Mute | Mute | $\bigcirc$ |
| 3 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | POW ON/OFF | POW ON/OFF | POW ON/OF F | POW ON/OFF | $\bigcirc$ |
| 4 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | TV mode | TV mode | TV mode | TV mode | $\bigcirc$ |
| 5 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | RSV mode | RSV mode | RSV mode | RSV mode | $\bigcirc$ |
| 6 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | PR UP | Hold | Ring off | A | R |
| 7 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | PR DN | Reveal | Reveal | B | R |
| 8 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | Time | Text cancel | Picture display | C | R |
| 9 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | Vo UP | Vo UP | vo UP | Vo UP | R |
| 10 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | VO DN | Vo DN | Vo DN | Vo DN | R |
| 11 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | BR UP | BR UP | BR UP | BR UP | R |
| 12 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | BR DN | BR DN | BR DN | BR DN | R |
| 13 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | CS UP | $\square$ | Tape Rec. | CS UP | R |
| 14 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | CS DN | - | Tape play | CS DN | R |
| 15 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | CT UP | Timed page off | * | CT UP | R |
| 16 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | CT DN | Timed page on | \# | CT DN | R |
| 17 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | Pr 1 | Number 1 | Number 1 | D | $\bigcirc$ |
| 18 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 2 | 2 | 2 | E | $\bigcirc$ |
| 19 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 3 | 3 | 3 | F | $\bigcirc$ |
| 20 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 4 | 4 | 4 | G | $\bigcirc$ |
| 21 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 5 | 5 | 5 | H | $\bigcirc$ |
| 22 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 6 | 6 | 6 | 1 | $\bigcirc$ |
| 23 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 7 | 7 | 7 | J | $\bigcirc$ |
| 24 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 8 | 8 | 8 | K | $\bigcirc$ |
| 25 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 9 | 9 | 9 | L | $\bigcirc$ |
| 26 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | M | $\bigcirc$ |
| 27 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | CALL 1 | Full page | Full page | N | $\bigcirc$ |
| 28 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | CALL 2 | Top | Top | 0 | R |
| 29 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | - | Bottom | Bottom | P | R |
| 30 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | Viewdata mode | Viewdata mode | Viewdata mode | Viewdata mode | $\bigcirc$ |
| 31 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | Mix | Mix | Mix | Q | $\bigcirc$ |
| 32 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | Text mode | Text mode | Text mode | Text mode | $\bigcirc$ |
| 33 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | Pr10 | - | - | - | $\bigcirc$ |
| 34 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | Pr11 | $\square$ | $\square$ | - | $\bigcirc$ |
| 35 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | $10-19$ | $\longrightarrow$ | - - - | - | $\bigcirc$ |
| 36 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 20-29 | - | - | - | $\bigcirc$ |

Note 1. For codes marked " O " only 5 words are transmitted. Those marked " R " are transmitted continuously with a
period of 28 ms (for $\mathrm{f}_{\mathrm{osc}}=480 \mathrm{kHz}$ )
2. The RSV mode is reserved for future expanded systems.

## (4) Transmission Coding Method

The following description will be made for an oscillation frequency of 480 kHz . If another frequency is used, the periods and frequencies mentioned will have to be multiplied by $480 \mathrm{kHz} / \mathrm{f}_{\text {osc }}$ and $\mathrm{f}_{\text {osc }} / 480 \mathrm{kHz}$ respectively.

A single pulse is amplitude modulated by a 40 kHz , the pulse width being 0.5 ms . With this timing relationship, there are 20 clocks of 40 kHz in one pulse (refer to Fig. 4).

Distinction between 1 and 0 in the transmitted signal is made by changing the pulse spacing. As is shown in Fig. 5, for the code 0 the pulse spacing is 1 ms while for the code 1 it is 2 ms .

One transmitted word consists of 10 bits and therefore 11 pulses which are transmitted with a period of 28 ms as long as the associated key is being depressed.


Fig. 4 A single pulse, modulated with a 40 kHz signal


Fig. 5 The distinction between the 0 and 1 codes


Fig. 6 Single-word format (the code shown is 1010001000)

## APPLICATION EXAMPLE



# MITSUBISHI LSIs <br> M50120P 

## REMOTE CONTROL RECEIVER IC FOR THE TELETEXT AND VIEWDATA SYSTEMS

## DESCRIPTION

The M50120P is an aluminum-gate CMOS integrated circuit consisting of a circuit capable of controlling Teletext and Viewdata equipped TV receivers using an infrared remote control system. The circuit can receive 36 commands and has 9 direct key functions as well.

## FEATURES

- Single supply voltage and operation over a wide supply voltage range

8~14V

- Low power dissipation
- Built-in oscillator makes use of a ceramic resonator or LC circuit
- The transmitted signal is PCM coded for immunity to interference
- Simple, single frequency receiving system
- Direct selection of 30 programs (channels)
- 4 analog functions controllable with 64 discrete levels using four 6-bit D-A converters
- The receiver can accept 9 control commands
- Large tolerances for the transmit and receive frequencies
- Can be used in conjunction with an M51231P (or equivalent) touch-control electronic channel selector IC
- Can be used in conjunction with an M58486AP or M50118P tuning IC's


## PIN CONFIGURATION (TOP VIEW)




MITSUBISHI
ELECTRIC

## M50120P

REMOTE CONTROL RECEIVER IC FOR THE TELETEXT AND VIEWDATA SYSTEMS

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $V_{D D}$ | Supply voltage | With respect to $V_{S S}$ | $-0.3 \sim 15$ | $V^{\prime}$ |
| $V_{1}$ | Input voltage |  | $V_{S S}-0.3 \leqq V_{1} \leqq V_{D D}+0.3$ | V |
| $V_{0}$ | Output voltage |  | $V_{S S} \leqq V_{O} \leqq V_{D D}$ | V |
| Pd | Maximum power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 300 | mW |
| Topr | Operating free-air temperature range |  | $-30 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $V_{D D}$ | Supply voltage | 8 | 12 | 14 | V |
| fosc | Oscillation frequency |  | 455 |  | kHz |
|  |  |  | 480 |  |  |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage, $\bar{T}_{1} \sim \bar{T}_{3}$, POW on/off, M1, M2, $\overline{\mathrm{AC}}$ | $0.7 \times V_{\text {DD }}$ | V ${ }_{\text {D }}$ | $V_{D D}$ | V |
| VIL | Low-level input voltage, $\bar{T}_{1} \sim \Gamma_{3}$, POW on/off, M1, M2, $\overline{\mathrm{AC}}$ | 0 | 0 | $0.3 \times V_{D D}$ | V |
| $V_{\text {IL }}$ | High-level input voltage, $\overline{\mathrm{SI}}$ | $0.9 \times V_{\text {DD }}$ | $\mathrm{V}_{\mathrm{DD}}$ | $V_{D D}$ | V |
| $V_{\text {IL }}$ | Low-level input voltage, $\overline{\mathrm{S}}$ | 0 | 0 | $0.1 \mathrm{~V}_{\text {DD }}$ | V |
| $\mathrm{C}_{1-\phi}$ | Inter-pin capacitance, between $\bar{\Gamma}_{1} \sim \bar{T}_{3}$ and $\bar{\phi}_{A} \sim \bar{\phi}_{C}$ pins |  |  | 100 | pF |

ELECTRICAL CHARACTERISTICS $\left(T a=25^{\circ} \mathrm{C}, \mathrm{V}_{D D}=12 \mathrm{~V}\right.$, unless otherwise noted $)$

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $V_{\text {DD }}$ | Supply voltage | $\mathrm{Ta}=-30^{\circ} \mathrm{C} \sim+70^{\circ} \mathrm{C}$ | 8 | 12 | 14 | $\checkmark$ |
| IDD | Supply current | $\mathrm{f}_{\mathrm{OSC}}=455 \mathrm{kHz}$ |  |  | 5 | mA |
| VOL | Low-level output voltage, $\bar{\phi}_{A} \sim \bar{\phi}_{C}$ | $1 \mathrm{OL}=200 \mu \mathrm{~A}$ |  |  | 1 | V |
| Iol | Low-level output currents, $\overline{\text { PR RE, }} \overline{\text { PR UP, }} \overline{\text { PR DN }}$ | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 3.5 |  |  | mA |
| IozH | Off-state output currents, $\overline{\overline{P R} R E}, \overline{\text { PR UP, }} \overline{\text { PR DN }}$ | $\mathrm{V}_{\mathrm{OH}}=12 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| 1 OH | High-level output currents, VO, BR, CS, CT | $\mathrm{V}_{\mathrm{OH}}=10 \mathrm{~V}$ | 4 |  |  | mA |
| I OL | Low-level output currents, VO, BR, CS, CT | $\mathrm{V}_{\mathrm{OL}}=2 \mathrm{~V}$ | 10 |  |  | mA |
| 1 OH | High-level output current, POW on/off | $\mathrm{V}_{\mathrm{OH}}=10 \mathrm{~V}$ | 11 |  |  | mA |
| Iol | Low-level output current, POW on/off | $\mathrm{V}_{\mathrm{OL}}=2 \mathrm{~V}$ | 6.5 |  |  | mA |
| IOZH | Off-state output current, POW on/off | $\mathrm{V}_{\mathrm{OH}}=12 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| IOH | .High-level output currents, CALL 1, CALL 2 | $\mathrm{V}_{\mathrm{OH}}=10 \mathrm{~V}$ | 11 |  |  | mA |
| Iol | Low-level output currents, CALL 1, CALL 2 | $\mathrm{V}_{\mathrm{OL}}=2 \mathrm{~V}$ | 5 |  |  | mA |
| IoL | Low-level output currents, M1, M2 | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 3.5 |  |  | mA |
| 1 OZH | Off-state output currents, M1, M2 | $\mathrm{V}_{\mathrm{OH}}=12 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage, $\overline{\text { DATA }}$, DLIM | $1 \mathrm{OH}=1 \mathrm{~mA}$ | 10 |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low-level output voltage, $\overline{\text { DATA, }}$, DLIM | $1 \mathrm{OL}=1 \mathrm{~mA}$ |  |  | 0.3 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | High-level output current, IR | $\mathrm{V}_{\text {OH }}=10 \mathrm{~V}$ | 7 |  |  | mA |
| Iol | Low-level output current, IR | $\mathrm{V}_{\mathrm{OH}}=12 \mathrm{~V}$ | 5 |  |  | mA |
| 1 OzH | Off-state output current, IR | $\mathrm{V}_{\mathrm{OH}}=12 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| 1 OL | Low-level output currents, $\overline{\mathrm{P} 10}, \overline{\mathrm{P} 20}$ | $\mathrm{V}_{\text {OL }}=2 \mathrm{~V}$ | 1.8 |  |  | mA |
| IOH | High-level output currents, $\overline{\mathrm{P} 10}, \overline{\mathrm{P} 20}$ | $\mathrm{V}_{\mathrm{OH}}=10 \mathrm{~V}$ | 0.2 |  |  | mA |
| $\mathrm{R}_{1}$ | Pull-up resistance, $\overline{\overline{1}_{1} \sim T_{3}}$ | $\mathrm{V}_{\text {DD }}=8 \sim 14 \mathrm{~V}$ |  | 30 |  | k $\Omega$ |
| $\mathrm{R}_{1}$ | Pull-up resistance, $\overline{\mathrm{AC}}$ | $\mathrm{V}_{\mathrm{DD}}=8-14 \mathrm{~V}$ |  | 55 |  | k $\Omega$ |

## REMOTE CONTROL RECEIVER IC FOR THE TELETEXT AND VIEWDATA SYSTEMS

## FUNCTION

The M50120P infrared TV remote control receiver IC, when it receives the same transmitted signal from the transmitter three times, executes the associated command, enabling a remote control system that is resistant to interferance.

The M50120P has four modes, TV, Teletext, Viewdata, and RSV. Its control functions for reception of the same transmitted signal depend on which mode has been set (refer to Table 1 for details).

In addition, nine control functions can be input at the receiver.

## FUNCTIONAL DESCRIPTION

## (1) Oscillator Circuit

Since a built-in oscillator circuit has been provided, all that need be provided externally is either a ceramic resonator or LC circuit to obtain the reference signal. The circuits for ceramic resonator and LC circuits are shown in Fig. 1 and 2 respectively.


Fig. 1 Example of oscillator circuit using ceramic resonator


Fig. 2 Example of an oscillator circuit using an LC circuit

In the description below frequencies and periods are given for the case of a 480 kHz reference frequency.
(2) Received Frequency Input Circuits and Demodulation Circuit
The amplified and integrated signal captured by the photodetector is applied to the $\overline{\mathrm{SI}}$ input. The signal applied to this input is processed by the input circuit and sent to the demodulator circuit. In the demodulator circuit the pulse spacing of this pulse signal is determined and the signal is converted to a digital code. Fig. 3 shows the relationship between the $\overline{\mathrm{SI}}$ signal input waveform and the coded data (a schmitt trigger is provided at the SI input to prevent spurious operation caused by noise.)


Fig. 3 SI Input waveform and code relationship

If the pulse spacing of the signal input at the $\overline{S l}$ input is greater than 3.2 ms , the input circuit judges that a word has ended. Approximately 60 ms after this, the transmitted command is assumed to have ended.

## (3) Error Prevention Circuit

Signals shorter than $100 \mu$ s at the $\overline{\mathrm{Sl}}$ input are not recognized as transmitted codes. Also, if the pulse spacing Tp is less than 0.4 ms , the current word is not used as a valid word.

Command words will be decoded only when the key code ( $K_{0}, K_{1}, K_{2}$ ) is 101 (the $D_{6}$ bit set at 0 ).
(4) Receiving Status Determination and Receiver Display Output (IR)
When the same transmitted code is received three times, a pulse of approximatley 4.9 Hz is output at the receiver display output IR. By using an externally connected LED, therefore, the reception of a signal from the transmitter can be indicated by a flashing display.

The IR output uses a CMOS circuit and is in the off state (high-impedance) when waiting for a signal and in a CMOS output state while the LED is flashing.

## (5) Command Decoder

When the same transmitted code is received three times, the command decoder executes the command corresponding to the transmitted code.

## MITSUBISHI LSIs

M50120P
REMOTE CONTROL RECEIVER IC FOR THE TELETEXT AND VIEWDATA SYSTEMS

Table 1 Relationship of Commands and Transmitted Codes.

| No. | Data code |  |  |  |  |  |  |  |  | M 2 | M 1 |  |  | M 2 | M 1 |  |  | M 2 | M 1 |  |  | M 2 | M 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  | D8 | $\mathrm{D}_{7}$ |  |  | D8 | $\mathrm{D}_{7}$ |  |  | D8 | $\mathrm{D}_{7}$ |  |  | D8 | $\mathrm{D}_{7}$ |
|  | D6 | D 5 | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | Do | TV mode |  | 0 | 0 | Text mode |  | 1 | 0 | Viewdate mode |  | 1 | 1 | RSV mode |  | 0 | 1 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Norm. | S | 0 | 0 | Norm. | S | 0 | 0 | Norm. | S | 0 | 0 | Norm. | NT | - | - |
| 2 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Mute | S | 0 | 0 | Mute | S | 1 | 0 | Mute | S | 1 | 1 | Mute | S | 0 | 1 |
| 3 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | POW ON/OFF | S | 0 | 0 | POW ON/OFF | S | 1 | 0 | POW ON/OFF | S | 1 | 1 | POW ON/OFF | S | 0 | 1 |
| 4 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | TV mode | S | 0 | 0 | TV mode | S | 0 | 0 | TV mode | S | 0 | 0 | TV mode | S | 0 | 0 |
| 5 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | RSV mode | S | 0 | 1 | RSV mode | S | 0 | 1 | RSV mode | S | 0 | 1 | RSV mode | S | 0 | 1 |
| 6 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | PR UP | NT | 0 | 0 | Hold | S | 1 | 0 | Ring off | S | 1 | 1 | A | S | 0 | 1 |
| 7 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | PR DN | NT | 0 | 0 | Reveal | R | 1 | 0 | Reveal | $R 100$ | 1 | 1 | B | S | 0 | 1 |
| 8 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | Time | S | 0 | 0 | Text camcel | R | 1 | 0 | Picture | R100 | 1 | 1 | C | S | 0 | 1 |
| 9 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | Vo UP | NT | - | - | Vo UP | NT | - | - | VO UP | NT | - | - | Vo UP | NT | - | - |
| 10 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | VO DN | NT | - | - | Vo DN | NT | - | - | VO DN | NT | - | - | Vo DN | NT | - | - |
| 11 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | BR UP | NT | - | - | BR UP | NT | - | - | BR UP | NT | - | - | BR UP | NT | - | - |
| 12 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | BR DN | NT | - | - | BR DN | NT | - | - | BR DN | NT | - | - | BR DN | NT | - | - |
| 13 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | CS UP | NT | - | - | - | S | 1 | 0 | Tape Rec. | S | 1 | 1 | CS UP | NT | - | - |
| 14 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | CS DN | NT | - | - | - | S | 1 | 0 | Tape play | S | 1 | 1 | CS DN | NT | - | - |
| 15 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | CT UP | NT | - | - | TP off | S | 1 | 0 | * | S | 1 | 1 | CT UP | NT | - | - |
| 16 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | CT DN | NT | - | - | TP on | S | 1 | 0 | \# | S | 1 | 1 | CT DN | NT | - | - |
| 17 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | Pr 1 | NT | - | - | No. 1 | S | 1 | 0 | No. 1 | S | 1 | 1 | D | S | 0 | 1 |
| 18 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 2 | NT | - | - | 2 | S | 1 | 0 | 2 | S | 1 | 1 | E | S | 0 | 1 |
| 19 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 3 | NT | - | - | 3 | S | 1 | 0 | 3 | S | 1 | 1 | F | S | 0 | 1 |
| 20 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 4 | NT | - | - | 4 | S | 1 | 0 | 4 | S | 1 | 1 | G | S | 0 | 1 |
| 21 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 5 | NT | - | - | 5 | S | 1 | 0 | 5 | S | 1 | 1 | H | S | 0 | 1 |
| 22 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 6 | NT | - | - | 6 | S | 1 | 0 | 6 | S | 1 | 1 | 1 | S | 0 | 1 |
| 23 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 7 | NT | - | - | 7 | S | 1 | 0 | 7 | S | 1 | 1 | J | S | 0 | 1 |
| 24 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 8 | NT | - | - | 8 | S | 1 | 0 | 8 | S | 1 | 1 | K | S | 0 | 1 |
| 25 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 9 | NT | - | - | 9 | S | 1 | 0 | 9 | S | 1 | 1 | L | S | 0 | 1 |
| 26 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | NT | - | - | 0 | S | 1 | 0 | 0 | S | 1 | 1 | M | S | 0 | 1 |
| 27 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | CALL 1 | NT | - | - | Full page | S | 1 | 0 | Full page | S | 1 | 1 | N | S | 0 | 1 |
| 28 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | CALL 2 | NT | - | - | Top | S | 1 | 0 | Top | S | 1 | 1 | 0 | S | 0 | 1 |
| 29 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | - | NT | - | - | Bottom | S | 1 | 0 | Bottom | S | 1 | 1 | P | S | 0 | 1 |
| 30 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | View mode (Note 2) | S | 1 | 1 | View mode | S | 1 | 1 | View mode | S | 1 | 1 | View mode | S | 1 | 1 |
| 31 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | Mix (Note 2) | S | 1 | 0 | Mix | S | 1 | 0 | Mix | S | 1 | 0 | Q | S | 0 | 1 |
| 32 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | Text mode (Note 2) | S | 1 | 0 | Text mode | S | 1 | 0 | Text mode | S | 1 | 0 | Text mode | S | 1 | 0 |
| 33 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | $\operatorname{Pr} 10$ | NT | - | - | - | NT | - | - | - | NT | - | - | - | NT | - | - |
| 34 | 0 | 1. | 1 | 1 | 0 | 1 | 1 | Pr 11 | NT | - | - | $\square$ | NT | - | - | $\square$ | NT | - | - | $\square$ | NT | - | - |
| 35 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 10-19 | NT | - | - | $\square$ | NT | - | - | $\square$ | NT | - | - | $\square$ - | NT | - | - |
| 36 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 20-29 | NT | - | - | - | NT | - | - | $\square$ | NT | - | - | $\square$ | NT | - | - |

Note 1. NT: No data output
S: One word of output only
R: Data output with a repetition period of 102 ms
2. When the $M 2$ pin is grounded, data output $D_{7}=0$

## (6) Key Input

The inputs $\overline{I_{1}} \sim \bar{I}_{3}$ and the scan outputs $\overline{\phi_{A}} \sim \overline{\phi_{C}}$ forming $3 \times 3$ keyboard Matrix allowing the input of 9 functions. If two keys are pressed simultaneously, neither will have any effect.

Transmission of signals while the keys are being pressed is inhibited.

Table 2 shows the relationship between the keyboard matrix and the command functions

## MITSUBISHI ELECTRIC

## REMOTE CONTROL RECEIVER IC FOR THE TELETEXT AND VIEWDATA SYSTEMS

Table 2 Relationships Between the Keyboard Matrix and Commands

| Scanner output | $\overline{\phi_{A}}$ | $\overline{\phi_{B}}$ | $\overline{\phi_{C}}$ |
| :---: | :---: | :---: | :---: |
| Key input | VO UP | BR UP | CS UP |
| $\overline{T_{1}}$ | VO DN | BR DN | CS DN |
| $\overline{T_{2}}$ | CT UP | CT DN | CALL 1 |
| $\overline{T_{3}}$ |  |  |  |

Note. Analog up/on operate upon key input regardless of the mode.

## (7) Analog Outputs (VO, BR, CS, CT)

The M50120P includes four 6-bit D-A converters which produce four independent analog signals of 64-level resolution for control functions. The output repetition frequency is 1.25 kHz (with $\mathrm{f}_{\text {osc }}=480 \mathrm{kHz}$ ) and the minimum pulse width is $12.5 \mu \mathrm{~s}$ forming a type of pulse width modulated output.

With either remote control or keyboard input, the analog quantities are stepped at approximately $1 \mathrm{step} / 0.1 \mathrm{~s}$ either up or down. Thus, to slew from the minimum to the maximum analog value requires approximately 6.6 s (with $f_{\text {osc }}=480 \mathrm{kHz}$ ).

Using the remote control Norm command, BR, CS and CT can be set to $1 / 2$ of the maximum value. Note, however, that for this operation VO does not change.

## (8) Muting

Muting on/off control can be accomplished remotely. When muting is on, the VO output is its minimum value L . In this state remote control or keyboard input can be used to either increase the VO output or decrease it, thereby canceling the muted condition. Note that when muting is canceled in this manner, the slew up or down starts from the level set prior to setting the muted condition.

## (9) Program Control

For direct channel selection, selection of $\operatorname{Pr} 1 \sim \operatorname{Pr} 29$ begins with a single pulse appearing at the $\overline{\text { PR RE }}$ output next, a number of pulse appears at the $\overline{\mathrm{PR} \text { UP output equal to }}$ the selected channel number minus 1.

Fig. 4(a) shows the $\overline{\mathrm{PR} \mathrm{RE}}$ and $\overline{\mathrm{PR} \text { UP }}$ output timing relationship.

As shown in Fig. 4(b), for the selection of PrO, a single pulse appears at the $\overline{\mathrm{PR} R E}$ output after which a single pulse appears at the $\overline{\text { PR-DN }}$ output.


Fig. 4 Program control output timing

For 12 Prog. operation, direct channel selection can be made using the keyboard Matrix range $\operatorname{PrO} \sim \operatorname{Pr} 11$ with the M50119P transmitter IC. For this operation the $10 \sim 19$ and $20 \sim 29$ keys are not required. For 20 Prog. operation, $\operatorname{PrO} \sim \operatorname{Pr} 9$ can be directly selected using only one key action and $\operatorname{Pr} 10 \sim \operatorname{Pr} 19$ with two key actions. For example, to select Pr15, first the $10 \sim 19$ key is pressed followed by the 5 key to complete the selection. If, however, more than approximately 6.5 seconds elapses after receiving the $10 \sim$

19 transmitted code before the 5 key code is received, the M50120P will not accept the direct selection command for the channel range $\operatorname{Pr} 10 \sim \operatorname{Pr} 19$.

By using the $10 \sim 19$ and $20 \sim 29$ keys, direct selection of up to 30 channels can be made. The method of selection for the range $\operatorname{Pr} 20 \sim \operatorname{Pr} 29$ is much the same as for the range $\operatorname{Pr} 10 \sim \operatorname{Pr} 19$, with the $20 \sim 29$ key replacing the $10 \sim 19$ key in the key-in sequence to allow direct selection of the range $\operatorname{Pr} 20 \sim \operatorname{Pr} 29$.

ELECTRIC

## REMOTE CONTROL RECEIVER IC FOR THE TELETEXT AND VIEWDATA SYSTEMS

For 20 channel or 30 channel operation, the $\operatorname{Pr} 10$ and Pr11 keys are not required.

For sequential channel selection, when the remote control $\overline{\mathrm{PR} \text { UP }}$ or PR DN command is received, one pulse appears in the $\overline{\mathrm{PR} \mathrm{UP}}$ or $\overline{\mathrm{PR} \mathrm{DN}}$ output respectively.

When the $\overline{\mathrm{PR} \text { UP }}$ or $\overline{\mathrm{PR} D N}$ commands are received repetitively, pulses appear at the corresponding $\overline{P R ~ U P}$ or $\overline{\text { PR DN }}$ outputs at a period of 0.8 s . The pulse width is 0.4 ms , the same as with direct channel selection.

For both direct and sequential channel selection, the VO output changes to low level automatically for approximately 100 ms .

The $\overline{\text { PR UP }}, \overline{\text { PR DN, }}$, and $\overline{\text { PR RE outputs are } n \text {-channel }}$ open-drain outputs.

## (10) $\overline{\mathrm{P} 10}$ and $\overline{\text { P20 Outputs }}$

When the $\overline{10 \sim 19}$ command is received, the $\overline{\text { P10 }}$ output goes low for approximately $64 \sim 120 \mathrm{~ms}$. When this signal is applied to the M50118P voltage synthesizer IC key input, the program number lower order digits are dropped from the M50118P display output and the upper order digit flashes as 1.

When the $\overline{20 \sim 29}$ command is received, in the same manner as for the $\overline{10 \sim 19}$ command, the $\overline{\mathrm{P} 20}$ output goes low for approximately $64 \sim 120 \mathrm{~ms}$ and the M50118P program number display output upper digit flashes as 2 .

Fig. 5 shows the timing diagram for $\overline{\text { P10 }}$ and P20 outputs. Fig. 6 shows the interconnections with the M50118P.


Fig. $5 \overline{\mathrm{P} 10}$ and $\overline{\text { P20 }}$ output timing diagram


Fig. $6 \overline{\mathrm{P} 10}$ and $\overline{\mathrm{P} 20}$ output connections to the M50118P

## (11) Power Supply On/Off

The POW on/off input/output pin can be changed from low to high or high to low by means of the remote control input.

When the input/output pin is low and receives a high level externally, the pin remains high and the power on condition is maintained even if the external signal is
removed.
When the POW on/off input/output pin is low, except for POW on/off commands, the remote control function and key input commands are all inhibited.

In addition, when the POW on/off output goes from low to high, the TV mode is always enabled.

Note that for approximately 25.6 ms after the POW on/off input/output pin goes from high to low, the POW on input will not accept a high signal.

The POW on/off input/output is a P-channel transistor, open drain circuit.

## (12) CALL 1 Output

The CALL 1 output can be changed from low to high or high to low using the remote control or keyboard input. Note, however, that this operates only in the TV mode.

## (13) CALL 2 Output

When the CALL 2 command is input by means of the remote control function the CALL 2 output goes from low to control function, the CALL 2 output goes from low to high, remaining high only while the CALL 2 command is input. Note that this operates only in the TV mode.

Table 3 Modes and Output Status Relationships

| Pin | $M 1\left(D_{7}\right)$ | $M 2\left(D_{8}\right)$ | Mode modification commands |
| :---: | :---: | :---: | :--- |
| Mode | 0 | 0 | Norm, TV mode |
| T V | 0 | 1 | Text mode, Mix (Note) |
| Teletext | 1 | 1 | View mode |
| Viewdata | 1 | 0 | RSV mode |
| RSV |  |  |  |

Note. The mix command is not valid in the RSV mode.
The Norm. command cannot be used to change from the RSV mode to the TV mode. Note that BR, CS, and CT analog outputs change to $1 / 2$ of their normal values.
(14) Mode Selection inputs/outputs (M1, M2)

These pins indicate the mode of the M50120P as shown in Table 3.

M1 and M2 are input/output pins. Grounding M1 inhibits the Viewdata and RSV modes while grounding M2 inhibits the Teletext and Viewdata modes. Grounding both M1 and M2 inhibits all modes except the TV mode.


Fig. $7 \overline{\text { DATA }}$ and DLIM output timing diagram

## REMOTE CONTROL RECEIVER IC FOR THE TELETEXT AND VIEWDATA SYSTEMS

(15) Teletext and Viewdata Control Outputs ( $\overline{\text { DATA }}$, DLIM)
The $\overline{\text { DATA }}$ output is a serial output consisting of the command byte of 5 bits ( $D_{0} \sim D_{4}$ ) and the mode status 2-bit byte $\left(D_{7} \sim D_{8}\right)$ of the transmitted 10 -bit code. The $\overline{\text { DATA }}$ output for remote control is shown in Table 1.

The DLIM output is a clock output of period $25 \mu \mathrm{~s}$ which is active while output is available at DATA.

The timing relationships for the $\overline{\text { DATA }}$ and DLIM outputs are shown in Fig. 5.

## (16) Power-on Reset

By connecting a capacitor to the $\overline{\mathrm{AC}}$ pin, a power-on reset function can be provided for the M50120P.

When this power-on reset function operates, the VO, $B R, C S$ and CT outputs are set to $1 / 2$ of the maximum values, the CALL 1 and CALL 2 outputs are set to low,


Fig. 8 Relationship of power supply rise ( $\mathrm{V}_{\mathrm{DD}}$ ) and pin $\overline{\mathrm{AC}}$ voltage ( $\mathrm{V}_{\overline{\mathrm{AC}}}$ )
both mode selection outputs M1 and M2 are set to low (TV mode), the channel control outputs $\overline{\mathrm{PR} \mathrm{RE}}, \overline{\mathrm{PR} \mathrm{UP}}$, $\overline{\mathrm{PR} ~ D N}$, are all set to off, the $\overline{\mathrm{DATA}}$ output is set to high, and the DLIM output to low.

To assure that the power-on reset function operates properly at the time of power-on, as shown in Fig. 8, for a supply voltage ( $\mathrm{V}_{\mathrm{DD}}$ ) greater than 8 V , the voltage at the $\overline{\mathrm{AC}}$ pin $\left(\mathrm{V}_{\overline{\mathrm{AC}}}\right)$ must remain below $0.3 \times \mathrm{V}_{\mathrm{DD}}$ for more than 1 ms .

If the power supply is shut off and reapplied before the voltage on pin $\overline{A C}$ has dropped sufficiently, the $T_{A C}$ time minimum of 1 ms may not be satisfied. In this case, by using the additional circuitry shown in Fig. 9 connected to input pin $\overline{\mathrm{AC}}$, the power-on reset function can be reliably implemented. Care should be taken in chosing the external capacitor such that $T_{A C} \geqq 1 \mathrm{~ms}$ (the value shown in Fig. 9 is an example only).


Fig. 9 External circuitry required for reliable power-on reset functioning

Power Supply On/Off


Fig. 10 External connection to the M50120P

## MITSUBISHI BIPOLAR DIGITAL ICs

M54452P

## 1/64 HIGH-SPEED DIVIDER WITH TTL OUTPUT

## DESCRIPTION

The M54452P is a semiconductor integrated circuit consisting of a $1 / 64$ high-speed frequency divider with an ECL circuit configuration.

## FEATURES

- Ultra-high-speed operation ( $\mathrm{f}_{\text {max }}=1.2 \mathrm{GHz}$ )
- Operation at low input amplitude ( $300 \mathrm{~m} \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ minimum input amplitude)
- TTL level output
- Two inputs (UHF and VHF)
- TTL level compatible band switching input


## APPLICATIONS

Prescalers for PLL synthesizer TV tuners; digital equipment for consumer and industrial applications

## FUNCTION

This $1 / 64$ frequency divider is based on an ECL circuit configuration. When a frequency between 450 MHz and 950 MHz is applied to the UHF input ( $I_{\text {UHF }}$ ) pin, a $1 / 64$ divided frequency output is obtained. The same output is obtained when a frequency between 80 MHz and 350 MHz is applied to the VHF input ( $I_{V H F}$ ) pin. The output ( $T_{0}$ ) conforms to the TTL level.

A wide-band operating system should be used when the

## PIN CONFIGURATION (TOP VIEW)



NC: NO CONNECTED
Package Outline 14P4

UHF input pin is supplied with frequencies ranging from 80 MHz to 950 MHz .

When the band switching input ( $\left.\right|_{\text {B.c. }}$ ) pin is high or open, the UHF input ( $I_{U H F}$ ) pin can be used and when it is low the VHF input ( $I_{V H F}$ ) pin can be used. Do not supply signals simultaneously to the UHF input ( $I_{U H F}$ ) and VHF input ( $\mathrm{I}_{\mathrm{VHF}}$ ) pins.

## BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS ( $\mathrm{Ta}=-10 \sim+75^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {cc }}$ | Supply voltage |  | 9 | V |
| $V_{1}$ | Input voltage |  | 2.5 | $V_{\text {P-P }}$ |
| $\mathrm{V}_{\mathrm{B}, \mathrm{C}}$ | Band switching input voltage |  | $-0.5 \sim+7.2$ | V |
| 10 | Output current |  | $-30 \sim+30$ | mA |
| Topr | Operating temperature |  | $-10 \sim+75$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-55 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=-10 \sim+75^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ |  |
|  |  |  |  |  |  |
| $V_{\text {CC }}$ | Supply voltage | 6.1 | 6.8 | 7.5 | V |
| $\mathrm{I}_{\mathrm{OL}}$ | "L" Output current |  |  | 5 | mA |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=-10 \sim+75^{\circ} \mathrm{C}$ unless otherwise noted)

| Symbol | Parameter | Test Conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| ICC | Circuit current | $\mathrm{V}_{\mathrm{CC}}=6.8 \mathrm{~V}$ |  | 68 |  | mA |
| $\mathrm{VOH}_{\mathrm{OH}}$ | High-level outpuit voltage | $\mathrm{V}_{\mathrm{CC}}=6.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-0.2 \mathrm{~mA}$ | 2.5 | 3.5 |  | V |
| Vol | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=6.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=5 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{BCH}}$ | High-level band switching input voltage |  | 2.5 |  |  | V |
| $\mathrm{V}_{\mathrm{BCL}}$ | Low-level band switching input voltage |  |  |  | 0.4 | V |
| $\mathrm{V}_{\text {s }}$ | VHF Input sensitivity | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6.8 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \mathrm{f}_{\mathrm{IN}}=80 \sim 350 \mathrm{MHz} \end{aligned}$ |  |  | 300 | $\mathrm{mV} \mathrm{P}_{\text {-P }}$ |
| U ${ }_{\text {S } 1}$ | UHF Input sensitivity 1 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6.8 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \mathrm{f}_{\mathrm{IN}}=450 \sim 950 \mathrm{MHz} \end{aligned}$ |  |  | 300 | $\mathrm{mV} \mathrm{P}_{\text {- }}$ |
| $U_{\text {S2 }}$ | UHF Input sensitivity 2 | $\begin{aligned} & \mathrm{VCC}_{\mathrm{CC}}=6.8 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \mathrm{f}_{\mathrm{N}}=80 \sim 350 \mathrm{MHz} \end{aligned}$ |  |  | 300 | $\mathrm{mV} \mathrm{P}_{\mathrm{P}-\mathrm{P}}$ |
| $V$ max | VHF Maximum input level | $\mathrm{f}_{\mathrm{N}}=80 \sim 350 \mathrm{MHz}$ | 1 |  |  | $V_{P-P}$ |
| $U \max$ | UHF Maximum input level | $\mathrm{f}_{1}=450 \sim 950 \mathrm{MHz}$ | 1 |  |  | $V_{\text {P-P }}$ |

## $f_{\text {max }}$ TEST CIRCUIT



MITSUBISHI
ELECTRIC

## APPLICATION EXAMPLE

For wide-band operation


Operation across an even wider frequency range is enabled for the UHF input by setting $R_{4}$ between $V_{\text {REF } 2}$ and GND with $C_{1}=1000 \mathrm{pF}, C_{2}=1000 \mathrm{pF}, C_{3}=1000 \mathrm{pF}$, $\mathrm{C}_{4}=1000 \mathrm{pF}, \mathrm{C}_{5}=0.1 \mu \mathrm{~F}, \mathrm{R}_{1}=20 \Omega, \mathrm{R}_{2}=33 \Omega, \mathrm{R}_{3}=33 \Omega, \mathrm{R}_{4}=36 \mathrm{k} \Omega, \mathrm{R}_{5}=1 \mathrm{k} \Omega$ :

TYPICAL CHARACTERISTICS
MINIMUM INPUT AMPLITUDE VS INPUT FREQUENCY


INPUT FREQUENCY (MHz)

MINIMUM INPUT AMPLITUDE VS SUPPLY VOLTAGE


SUPPLY VOLTAGE (V)

## DESCRIPTION

The M54454P is a semiconductor integrated circuit consisting of a built-in 1/256 high-speed frequency divider in an ECL circuit configuration.

## FEATURES

- Ultra-high-speed operation ( $\mathrm{f}_{\max }=1.2 \mathrm{GHz}$ )
- Operation at low input amplitude ( 300 mV P-p minimum input amplitude)
- TTL level output
- Two inputs (UHF and VHF)
- TTL level compatible bandswitching input


## APPLICATIONS

Prescalers for PLL synthesizer TV tuners; digital equipment for consumer and industrial application

## FUNCTION

This $1 / 256$ frequency divider is based on an ECL circuit configuration. When a frequency between 450 MHz and 950 MHz is applied to the UHF input (IUHF) pin, a $1 / 256$-divided frequency output is obtained. The same output is obtained when a frequency between 80 MHz and 350 MHz is applied to the VHF input ( $I_{\mathrm{VHF}}$ ) pin. The output ( $T_{0}$ ) conforms to the TTL level.

A wideband operating system should be used when the UHF input pin is supplied with frequencies ranging from 80 MHz to 950 MHz .

When the bandswitching input ( $\mathrm{I}_{\mathrm{B} . \mathrm{C} .}$ ) pin is high or open, the UHF input ( $I_{U H F}$ ) pin can be used and when it is low, the VHF input ( $I_{V H F}$ ) pin can be used. Do not supply signals simultaneously to the UHF input (IUHF) and VHF input ( $\mathrm{V}_{\mathrm{VHF}}$ ) pins.

## PIN CONFIGURATION (TOP VIEW)



Outline 14P4
NC: NO CONNECTION

## BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS ( $\mathrm{Ta}=-10 \sim+75^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {cc }}$ | Supply voltage |  | 9 | V |
| $V_{1}$ | Input voltage |  | 2.5 | $V_{p-p}$ |
| $\mathrm{V}_{\mathrm{B}, \mathrm{C}}$ | Band switching input voltage |  | $-0.5 \sim+7.2$ | $\checkmark$ |
| 10 | Output current |  | $-30 \sim+30$ | mA |
| Topr | Operating temperature |  | $-10 \sim+75$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-55 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIQNS ( $\mathrm{Ta}=-10 \sim+75^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $V_{\text {cc }}$ | Supply voltage | 6.1 | 6.8 | 7.5 | V |
| IOL | Low-level output current |  |  | 5 | mA |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=-10 \sim+75^{\circ} \mathrm{C}$ unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| ICC | Circuit current | $\mathrm{V}_{C C}=6.8 \mathrm{~V}$ |  | 68 |  | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{V}_{\mathrm{CC}}=6.8 \mathrm{~V}, \mathrm{l}_{\mathrm{OH}}=-0.2 \mathrm{~mA}$ | 2.5 | 3.5 |  | V |
| Vol | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=6.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=5 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{BCH}}$ | High-level bandswitching input voltage |  | 2.5 |  |  | V |
| $\mathrm{V}_{\mathrm{BCL}}$ | Low-level bandswitching input voltage |  |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{s}}$ | VHF input sensitivity | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6.8 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \mathrm{f}_{\mathrm{IN}}=80 \sim 350 \mathrm{MHz} \end{aligned}$ |  |  | 300 | $\mathrm{mV} \mathrm{P}_{\text {-P }}$ |
| $U_{\text {S1 }}$ | UHF input sensitivity 1 | $\begin{aligned} & V_{C C}=6.8 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \mathrm{f}_{\mathrm{IN}}=450 \sim 950 \mathrm{MHz} \end{aligned}$ |  |  | 300 | mVP-P |
| $U_{\text {S2 }}$ | UHF input sensitivity 2 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6.8 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \mathrm{f}_{\mathrm{IN}}=80 \sim 350 \mathrm{MHz} \end{aligned}$ |  |  | 300 | mVP-P |
| $V$ max | VHF maximum input level | $\mathrm{f}_{\mathrm{IN}}=80 \sim 350 \mathrm{MHz}$ | 1 |  |  | $V_{\text {P-P }}$ |
| Umax | UHF maximum input level | $\mathrm{f}_{\mathrm{IN}}=450 \sim 950 \mathrm{MHz}$ | 1 |  |  | $V_{P-P}$ |

$\mathbf{f}_{\text {max }}$ TEST CIRCUIT


APPLICATION EXAMPLE
For wide-band operation


Operation across an even wider frequency range is enabled for the UHF input by setting $R_{4}$ between $V_{\text {REF }}$ and
GND with $\mathrm{C}_{1}=1000 \mathrm{pF}, \mathrm{C}_{2}=1000 \mathrm{pF}, \mathrm{C}_{3}=1000 \mathrm{pF}, \mathrm{C}_{4}=1000 \mathrm{pF}, \mathrm{C}_{5}=0.1 \mu \mathrm{~F}, \mathrm{C}_{6}=0.1 \mu \mathrm{~F}$,
$\mathrm{R}_{1}=20 \Omega, \mathrm{R}_{2}=33 \Omega, \mathrm{R}_{3}=33 \Omega, \mathrm{R}_{4}=36 \mathrm{k} \Omega$

## TYPICAL CHARACTERISTICS



## MITSUBISHI BIPOLAR DIGITAL ICs

M54456P

## DESCRIPTION

The M54456P is a semiconductor integrated circuit consisting of a built-in 1/64 high-speed frequency divider with an ECL circuit configuration.

## FEATURES

- Ultra-high-speed operation ( $f_{\text {max }}=1.2 \mathrm{GHz}$ )
- Operation at low input amplitude $\left(300 \mathrm{~m} V_{\text {P-P }}\right.$ minimum input amplitude)
- ECL level output
- Two inputs (UHF and VHF)
- TTL level compatible band switching input


## APPLICATIONS

Prescalers for PLL synthesizer TV tuners; digital equipment for consumer and industrial applications

## FUNCTION

This $1 / 64$ frequency divider is based on an ECL circuit configuration. When a frequency between 450 MHz and 950 MHz is applied to the UHF input (luhf) pin, a $1 / 64$-divided frequency output is obtained. The same output is obtained when a frequency between 80 MHz and 350 MHz is applied to the VHF input (IVHF) pin. The outputs ( $\mathrm{Q}, \overline{\mathrm{Q}}$ ) conform to ECL levels.

A wide-band operating system should be used when the UHF input pin is supplied with frequencies ranging from 80 MHz to 950 MHz .

## PIN CONFIGURATION



When the band switching input ( $I_{\text {b.c. }}$ ) pin is high or open, the UHF input (IUHF) pin can be used and when it is low the VHF input (IVHF) pin can be used. Do not supply signals simultaneously to the UHF input (IUHF) and VHF input (IVHF) pins.

## BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS ( $\mathbf{T a}=-10 \sim+75^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Condition | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply voltage |  | 9 | V |
| $V_{1}$ | Input voltage |  | 2.5 | $V_{P-P}$ |
| $V_{B, ~}^{\text {c }}$ | Band switching input voltage |  | $-0.5 \sim+7.2$ | $\checkmark$ |
| 10 | Output current |  | $-30 \sim+30$ | mA |
| Topr | Operating temperature |  | $-10 \sim+75$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-55-+125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=-10 \sim+75^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $V_{C C}$ | Supply voltage | 6.1 | 6.8 | 7.5 | $\checkmark$ |
| IoL | Low-level output current |  |  | 5 | mA |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=-10 \sim+75^{\circ} \mathrm{C}$ unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Icc | Circuit current | $\mathrm{V}_{\mathrm{CC}}=6.8 \mathrm{~V}$ |  | 68 |  | mA |
| $\mathrm{V}_{0}$ | Output voltage | $\mathrm{V}_{\mathrm{CC}}=6.8 \mathrm{~V}$ |  | 0.8 |  | $V_{P-P}$ |
| $\mathrm{V}_{\mathrm{BCH}}$ | High-level band switching 2 input voltage |  | 2.5 |  |  | $\checkmark$ |
| $\mathrm{V}_{\mathrm{BCL}}$ | Low-level band switching 2 input voltage |  |  |  | 0.4 | v |
| $V_{S}$ | VHF input sensitivity | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6.8 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \mathrm{f}_{\mathrm{N}}=80 \sim 350 \mathrm{MHz} \end{aligned}$ |  |  | 300 | $\mathrm{mV} \mathrm{P}_{\text {-P }}$ |
| Us1 | UHF input sensitivity 1 | $\begin{aligned} & V_{C C}=6.8 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \mathrm{f}_{\mathbb{N}}=450 \sim 950 \mathrm{MHz} \end{aligned}$ |  |  | 300. | $\mathrm{mVP-p}$ |
| $U_{\text {S2 }}$ | UHF input sensitivity 2 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6.8 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \mathrm{f}_{\mathrm{N}}=80 \sim 350 \mathrm{MHz} \end{aligned}$ |  |  | 300 | $\mathrm{m} \mathrm{VP}_{\mathrm{P}-\mathrm{P}}$ |
| $V$ max | VHF maximum input level | $\mathrm{fiN}_{\text {I }}=80 \sim 350 \mathrm{MHz}$ | 1 |  |  | $V_{P-P}$ |
| $U \max$ | UHF maximum input level |  | 1 |  |  | $V_{P-P}$ |

## $\mathbf{f}_{\text {max }}$ TEST CIRCUIT



## APPLICATION EXAMPLE

## For wide-band operation



Operation across an even wider frequency range is enabled for the UHF input by setting $R_{4}$ between $V_{\text {REF } 2}$ and GND with $\mathrm{C}_{1}=1000 \mathrm{pF}, \mathrm{C}_{2}=1000 \mathrm{pF}, \mathrm{C}_{3}=1000 \mathrm{pF}, \mathrm{C}_{4}=1000 \mathrm{pF}, \mathrm{C}_{5}=0.1 \mu \mathrm{~F}, \mathrm{C}_{6}=0.1 \mu \mathrm{~F}$, $\mathrm{R}_{1}=20 \Omega, \mathrm{R}_{2}=33 \Omega, \mathrm{R}_{3}=33 \Omega, \mathrm{R}_{4}=36 \mathrm{k} \Omega$

TYPICAL CHARACTERISTICS

MINIMUM INPUT AMPLITUDE VS INPUT FREQUENCY


INPUT FREQUENCY (MHz)


## DESCRIPTION

The M54457P is a semiconductor integrated circuit consisting of a built-in $1 / 256$ high-speed frequency divider with an ECL circuit configuration.

## FEATURES

- Extremely high-speed operation ( $\mathrm{f}_{\text {max }}=1.0 \mathrm{GHz}$ )
- Operation at low input amplitude ( 300 mVp -p minimum input amplitude)
- ECL level output
- Two inputs (UHF and VHF)
- TTL level compatible bandswitching input


## APPLICATIONS

Prescalers for PLL synthesizer TV tuners; digital equipment for consumer and industrial applications.

## FUNCTION

This divider is based on an ECL circuit configuration. When a frequency between 450 MHz and 950 MHz is applied to the UHF input (IUHF) pin, a $1 / 256$-divided frequency output is obtained. The same output is obtained when a frequency between 80 MHz and 350 MHz is applied to the VHF input ( $\mathrm{IVHF}_{\mathrm{VF}}$ ) pin. The outputs ( $\mathrm{Q}, \overline{\mathrm{Q}}$ ) conform to the ECL level.

A wideband operating system should be used when the UHF input pin is supplied with frequencies ranging from 80 MHz to 950 MHz .

When the bandswitching input ( $\mathrm{I}_{\mathrm{B} . \mathrm{C}}$ ) pin is high or open, the UHF input (IUHF) pin can be used and when it is a low the VHF input (IVHF) pin can be used. Do not supply signals simultaneously to the UHF input (IUHF) and VHF input ( $\mathrm{IVHF}_{\mathrm{FF}}$ ) pins.

PIN CONFIGURATION (TOP VIEW)


NC: NO CONNECTION
Package Outline 14P4


ABSOLUTE MAXIMUM RATINGS $\left(T a=-10 \sim+75^{\circ} \mathrm{C}\right.$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 9 |  |
| $\mathrm{~V}_{\mathrm{I}}$ | Input voltage |  | V |  |
| $\mathrm{V}_{\mathrm{B}, \mathrm{C}}$ | Band switching input voltage |  | $-0.5 \sim+7.2$ |  |
| $\mathrm{IO}_{\mathrm{O}}$ | Output current |  | $-30 \sim+30$ | V |
| Topr | Operating temperature |  | $-10 \sim+75$ | ${ }^{\circ} \mathrm{CA}$ |
| Tstg | Storage temperature |  | $-55 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=-10 \sim+75^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| V cc | Supply voltage | 6.1 | 6.8 | 7.5 | $\checkmark$ |
| IOL | Low-level output current |  |  | 5 | mA |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=-10 \sim+75^{\circ} \mathrm{C}$ unlews otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Icc | Circuit current | $\mathrm{V}_{C C}=6.8 \mathrm{~V}$ |  | 68 |  | mA |
| $\mathrm{V}_{0}$ | Output voltage | $\mathrm{V}_{\mathrm{CC}}=6.8 \mathrm{~V}$ |  | 0.8 |  | V |
| $\mathrm{V}_{\mathrm{BCH}}$ | High-level bandswitching input voltage |  | 2.5 |  |  | V |
| $V_{B C L}$ | Low level bandswitching input voltage |  |  |  | 0.4 | V |
| $V_{s}$ | VHF input sensitivity | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.8 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \mathrm{f}_{\mathrm{IN}}=80 \sim 350 \mathrm{MHz} \end{aligned}$ |  |  | 300 | mV P-p |
| $U_{\text {S1 }}$ | UHF input sensitivity 1 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6.8 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \mathrm{f}_{\mathrm{IN}}=450 \sim 950 \mathrm{MHz} \end{aligned}$ |  |  | 300 | $\mathrm{mVP-P}$ |
| $\mathrm{U}_{\mathrm{S} 2}$ | UHF input sensitivity 2 | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=6.8 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \mathrm{f}_{\mathrm{IN}}=80-350 \mathrm{MHz} \end{aligned}$ |  |  | 300 | mV P-P |
| $\checkmark$ max | VHF maximum input level | $\mathrm{f}_{\text {IN }}=80 \sim 350 \mathrm{MHz}$ | 1 |  |  | $V_{P-P}$ |
| Umax | UHF maximum input level | $\mathrm{f}_{\mathrm{IN}}=450 \sim 950 \mathrm{MHz}$ | 1 |  |  | $V_{P-P}$ |

## $f_{\text {max }}$ TEST CIRCUIT



## APPLICATION EXAMPLE

## For wide-band operation



Operation across an even wider frequency range is enabled for the UHF input by setting $R_{4}$ between $V_{\text {REF } 2}$ and GND with $\mathrm{C}_{1}=1000 \mathrm{pF}, \mathrm{C}_{2}=1000 \mathrm{pF}, \mathrm{C}_{3}=1000 \mathrm{pF}, \mathrm{C}_{4}=1000 \mathrm{pF}, \mathrm{C}_{5}=0.1 \mu \mathrm{~F}$, $\mathrm{R}_{1}=20 \Omega, \mathrm{R}_{2}=33 \Omega, \mathrm{R}_{3}=33 \Omega, \mathrm{R}_{4}=36 \mathrm{k} \Omega, \mathrm{R}_{5}=1 \mathrm{k} \Omega$

## TYPICAL CHARACTERISTICS

MINIMUM INPUT AMPLITUDE VS INPUT FREQUENCY


INPUT FREQUENCY (MHz)

MINIMUM INPUT AMPLITUDE VS SUPPLY VOLTAGE


## DESCRIPTION

The M54462P is semiconductor integrated circuit consisting of a $1 / 64,1 / 256$ high-speed divider using ECL circuit configuration.

## FEATURES

- Extremely high-speed operation ( $f_{\text {max }}=1.0 \mathrm{GHz}$ )
- Operates at low input amplitude ( 100 mV p-p minimum input amplitude)
- TTL output level


## APPLICATIONS

Prescaler for PLL synthesizer type TV tuners. For general use in commercial and industrial digital equipment.

## FUNCTION

This divider is bared on an ECL circuit configuration. When a frequency between 80 MHz and 950 MHz is applied to the input terminal ( $T_{1}$ ), this ECL type divider gives division by $1 / 256$ when the selector input $M$ is at low level, and division by $1 / 64$ when the selector input $M$ is high level.

Output $\mathrm{T}_{0}$ is the TTL output.

PIN CONFIGURATION (TOP VIEW)



ABSOLUTE MAXIMUM RATINGS ( $\mathrm{Ta}=-10 \sim+75^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | 7 | V |
| $\mathrm{~V}_{1}$ | Input voltage |  | 2.5 | $\mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ |
| Pc | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 1.35 | W |
| Topr | Operating temperature |  | $-10 \sim+75$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-55 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=-10 \sim+75^{\circ} \mathrm{C}$, unless otherwise indicated)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $V_{\text {CC }}$ | Supply voltage | 4.75 | 5 | 5.5 | $V$ |
| $V$ IN | Input voltage |  |  | 600 | $m V_{\text {P-P }}$ |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage to terminal M |  |  | $\mathrm{V}_{\mathrm{CC}^{-0}} 0.3$ | $V$ |
| $V_{\text {IL }}$ | Low-level input voltage to terminal M |  |  | 0.5 | V |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=-10 \sim+75^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Icc | Supply current | $V_{C C}=5 \mathrm{~V}$ | 30 | 50 | 80 | mA |
| $S_{1}$ | Input sensitivity | $\begin{aligned} & V_{C C}=5 \mathrm{~V}, \mathrm{Ta}=25^{\circ} \mathrm{C} \\ & \mathrm{f}_{1 \mathrm{~N}}=80 \mathrm{MHz} \sim 950 \mathrm{MHz} \end{aligned}$ |  |  | 100 | mV P-p |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level voltage | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{l}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | 2.4 | 3.8 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low-level voltage | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ |  |  | 0.45 | V |

## $f_{\text {max }}$ TEST CIRCUIT



## MITSUBISHI BIPOLAR DIGITAL ICs

 M54463P
## 1/128 HIGH-SPEED DIVIDER WITH ECL OUTPUT

## DESCRIPTION

The M54463P is a semiconductor integrated circuit consisting of a high-speed $1 / 128$ divider with ECL output.

## FEATURES

- High-speed operation ( $f_{\text {max }}=1.25 \mathrm{GHz}$ )
- Operates with low input amplitudes $\left(300 \mathrm{mV} \mathrm{V}_{\mathrm{p}-\mathrm{p}}\right.$ minimum input amplitude)
- ECL output levels
- Two inputs (UHF and VHF)
- The band change-over input is TTL compatible


## APPLICATIONS

Prescalers for PLL synthesizer type television tuners, general commercial and industrial digital equipment.

## FUNCTION

When a frequency of $450 \sim 950 \mathrm{MHz}$ is applied to the UHF input ( $I_{U H I}$ ), this ECL-type divider outputs a frequency which is divided by $1 / 128$. The outputs $\mathrm{Q}, \overline{\mathrm{Q}}$, are ECL levels.

When the band change-over input $\left(I_{B C}\right)$ is high or open, UHF input; please use wideband operation.

When the bandchange-over input ( $\mathrm{I}_{\mathrm{BC}}$ ) is high or open, the UHF input ( $I_{U H F}$ ) is available, and similarly when $I_{B C}$ is low, the VHF input is available. Note that inputs should not be applied simultaneously to the UHF input (IUHF) and the VHF input ( $\mathrm{IVHF}_{\mathrm{FF}}$ ).

PIN CONFIGURATION (TOP VIEW)


NC : NO CONNECTOIN
Package Outline 14P4

## BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS ( $\mathrm{Ta}=-10 \sim+75^{\circ} \mathrm{C}$ Unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply voltage |  | 9 | V |
| $V_{1}$ | Input voltage |  | 2.5 | $V_{P \cdots P}$ |
| $V_{B C}$ | Band change-over input voltage |  | $-0.5 \sim+7.2$ | $V$ |
| 10 | Output current |  | $-30 \sim+30$ | mA |
| Topr | Operating temperature |  | $-10 \sim+75$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-55 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS $\left(\mathrm{Ta}=-10 \sim+75^{\circ} \mathrm{C}\right.$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 6.1 | 6.8 | 7.5 | V |
| 10 | Input voltage |  |  | 5 | mA |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=-10 \sim+75^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| 1 cc | Circuit current | $V_{C C}=6.8 \mathrm{~V}$ |  | 68 |  | mA |
| $\mathrm{V}_{0}$ | Output amplitude | $\mathrm{V}_{\mathrm{CC}}=6.8 \mathrm{~V}$ |  | 0.8 |  | V |
| VBCH | Band change-over high-level voltage |  | 2.5 |  |  | V |
| $V_{\text {BCL }}$ | Band change-over low-level voltage |  |  |  | 0.4 | $\checkmark$ |
| $V_{S}$ | VHF input sensitivity |  |  |  | 300 | $m V_{p \ldots p}$ |
| $U_{S 1}$ | UHF input sensitivity 1 |  |  |  | 300 | $m V_{P-p}$ |
| $U_{S 2}$ | UHF input sensitivity 2 |  |  |  | 300 | $\mathrm{m} V_{\mathrm{P}-\mathrm{P}}$ |
| $V$ max | Maximum VHF input level | $\mathrm{f}_{1 \mathrm{~N}}=80 \sim 350 \mathrm{MHz}$ | 1 |  |  | $V_{P-P}$ |
| Umax | Maximum UHF input level | $\mathrm{f}_{1 \mathrm{~N}}=450 \sim 950 \mathrm{MHz}$ | 1 |  |  | $V_{\text {P-P }}$ |

## $f_{\text {max }}$ TEST CIRCUIT



## 1/128 HIGH-SPEED DIVIDER WITH ECL OUTPUT

## APPLICATION EXAMPLE

Wideband operation


With $\mathrm{C}_{1}=1000 \mathrm{pF}, \mathrm{C}_{2}=1000 \mathrm{pF}, \mathrm{C}_{3}=1000 \mathrm{pF}, \mathrm{C}_{4}=1000 \mathrm{pF}, \mathrm{C}_{5}=0.1 \mu \mathrm{~F}, \mathrm{R}_{1}=20 \Omega, \mathrm{R}_{2}=33 \Omega$ $R_{3}=33 \Omega, R_{4}=36 \mathrm{k} \Omega, R_{5}=1 \mathrm{k} \Omega$, the insertion of $R_{4}$ between $V_{\text {REF } 2}$ and ground enables the UHF input to be used over a much wider frequency range for wideband operation.

## TYPICAL CHARACTERISTICS

MINIMUM INPUT AMPLITUDE VS INPUT FREQUENCY


INPUT FREQUENCY (MHz)

MINIMUM INPUT AMPLITUDE VS POWER SUPPLY VOLTAGE


POWER SUPPLY VOLTAGE (V)

## DESCRIPTION

The M54817P is an $I^{2} L$ semiconductor integrated circuit consisting of a video synchronous signal generator. It includes a quartz oscillator and divider circuits.

## FEATURES

- Built-in quartz oscillator (reference frequency 3.58 MHz )
- Four outputs; horizontal sync, vertical sync, frame sync signals and 2 MHz .
- Individual reset for horizontal sync, vertical sync, and frame sync signals
- Built-in regulated power supply


## APPLICATION

VTR, Video cameras

## FUNCTION

The M54817P is designed for use in Video equipment as a vertical and horizontal sync signal generator. It includes a 3.58 MHz crystal oscillator which used in conjunction with an external bandpass filter and internal dividers provides a 2.04545 MHz clock signal, a 15.734 kHz horizontal sync signal, a 59.94 Hz vertical sync signal, and 29.97 Hz frame synchronous signal outputs.

All outputs are open collector and are capable of syncing 1.6 mA current. The horizontal, vertical, and frame sync signals have individual resets.

An internal regulated power supply is provided, making the M54817P usable over a wide range of supply voltages for stable, accuracy sync signal generation.


The external bandpass filter, requiring five capacitors and two inductors is used to provide fourth harmonic output with no amplitude variations. Amplifiers and dividers are then used to provide a 3.58 MHz chroma signal, a horizontal synchronous signal at $3.58 \times(2 / 455) \mathrm{MHz}$ and a vertical synchronous signal at $3.58 \times(2 / 455) \times(2 / 525)$ MHz .


TIMING DIAGRAM





ABSOLUTE MAXIMUM RATINGS $\left(T_{a}=-20 \sim+75^{\circ}\right.$. Unless otherwise noted)

| Symbol | Parameter | Condition | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| VCC | Supply voltage |  | 7 | $\checkmark$ |
| , $\mathrm{V}_{1}$ | Input voltage |  | 5.5 | V |
| Vo | Output voltage |  | 5.5 | $\checkmark$ |
| Topr | Operating temperature |  | $-20 \sim+75$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-55 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{T}_{\mathrm{a}}=-20 \sim+75^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 4 | 5 | 6 | V |
| IOL | Circuit current |  |  | 1.6 | $n, A$ |

ELECTRICAL CHARACTERISTICS $\left(T_{a}=25^{\circ} \mathrm{C}\right.$, unless otheirwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage (reset input) |  |  |  |  | V |
| ILL | Low-level input current (reset input) | $\mathrm{V}_{C C}=6 \mathrm{~V}, \mathrm{~V}_{1}=0.2 \mathrm{~V}$ |  |  | $-0.3$ | mA |
| IOH | High-level output current | $V_{C C}=4 V, V_{O}=5.5$ |  |  | 25 | $\mu \mathrm{A}$ |
| VOL | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, 1 \mathrm{LL}=1.6 \mathrm{~mA}$ |  |  | 0.4 | $\checkmark$ |
| $\mathrm{t}_{\text {PW }}$ | Reset pulse width |  | 300 |  |  | ns |
| $t_{\text {PLH }}$ | Low to high output transition time, from input reset to output | $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ |  |  | 500 | ns |
| Icc | Circuit current | $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ |  | 17 | 25 | mA |

## APPLICATION EXAMPLE



## MITSUBISHI

## DESCRIPTION

The M54818L is an $I^{2} L$ semiconductor integrated circuit consisting of a frequency divider used to derive the vertical synchronous signal from the TV chroma signal.

## FEATURES

- Built-in high input sensitivity amplifier
- Divided outputs (three outputs)

Vertical sync signal
output . . . . . . . . Division ratio: $1 / 59718(59.94 \mathrm{~Hz})$
Frame sync signal output
29.97 Hz

Tuner output (with pulse shaping circuit). . . . . 3.58 MHz

- Setting function


## APPLICATIONS

VTR, Video cameras

## FUNCTION

The M54818L is intended for use as a VTR vertical synchronous signal generator. It consists of an amplifier and 17 stages of divider circuits. The input circuit makes use of a differential amplifier which operates on signals as low as 150 mVp -p. The output is derived by dividing the 3.58 MHz chroma input signal using 17 stages of division to obtain a 59.94 Hz vertical synchronous signal. In addition, the chroma input is pulse shaped to provide a 3.58 MHz tuner output signal and a 30 Hz frame synchronous signal output.

All outputs are totem pole type capable of sourcing or sinking up to $2 m A$. An input is provided for direct syncing of the vertical sync output and the frame sync output. When the set input transits from low-level to high-level both outputs are set to high-level.

## PIN CONFIGURATION (TOP VIEW)



Package Outline 8P5

TIMING DIAGRAM



ABSOLUTE MAXIMUM RATINGS ( $\mathrm{Ta}=0 \sim 75^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply voltage |  | 8 | $\checkmark$ |
| $V_{1}$ | Input voltage (IN input pin) |  | 6 | V |
| $\mathrm{V}_{0}$ | Output voltage |  | $V_{C c}$ | $\checkmark$ |
| Topr | Operating temperature |  | $0 \sim 75$ | ${ }^{\circ}$ |
| $T_{\text {stg }}$ | Storage temperature |  | $-55 \sim+125$ | ${ }^{\circ}$ |

RECOMMENDED OPERATING CONDITIONS ( $T a=25 \%$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 6 | 6.5 | 7 | V |
| $V_{1}$ | Input voltage | 0.15 |  |  | $V_{P-P}$ |
| IOL | Low-level output current |  |  | 2 | mA |
| $f(\mathbb{N})$ | Input frequency |  | 3.58 |  | MHz |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{1}$ | Input voltage (IN input) | $\mathrm{V}_{C C}=6.5 \mathrm{~V}, \mathrm{f}(\mathbb{N})=3.58 \mathrm{MHz}$ | 0.15 |  | 1 | V |
| IIL | Low-level input current (SET input) | $\mathrm{V}_{C C}=6.5 \mathrm{~V}, \mathrm{~V}_{\text {IL }}=0.2 \mathrm{~V}$ |  |  | $-100$ | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | High-level input current (SET input) | $\mathrm{V}_{\mathrm{CC}}=6.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=6.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| V OH | High-level output voltage | $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=6 \mathrm{~V}, \mathrm{l}_{\mathrm{OH}}=-0.4 \mathrm{~mA}$ | 2.4 |  |  | $\checkmark$ |
| $\mathrm{IOH}^{\text {O }}$ | High-level output current | $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=6 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0.85 \mathrm{~V}$ | -1.6 |  |  | mA |
| VOL | Low-level output voltage | $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}, 10 \mathrm{~L}=2 \mathrm{~mA}$ |  |  | 0.2 | V |
| $\left.t_{\text {PW( }} \mathrm{s}\right)$ | Set pulse width |  |  | 280 |  | ns |
| $t_{\text {PLH }}$ | Output propagation time from low to high-level (from input set to output VO-FO) | $\mathrm{V}_{\mathrm{CC}}=6.5 \mathrm{~V}$ |  | 500 |  | ns |
| Icc | Circuit current | $\begin{aligned} & V_{C C}=6.5 \mathrm{~V}, \quad V_{I}(\mathbb{N})=0.3 V_{P-P} \\ & f_{(I N)}=3.58 \mathrm{MHz} \end{aligned}$ |  | 15 | 22 | mA |

## APPLICATION EXAMPLE



## MITSUBISHI BIPOLAR DIGITAL ICs M54819L

## PRESETTABLE DIVIDER

## DESCRIPTION

The M54819L is an $I^{2} \mathrm{~L}$ semiconductor integrated circuit consisting of a divider circuit which provides seven types of frequency divide ratios.

## FEATURES

- Built-in regulated power supply
- Maximum operating frequency $f_{\text {max }}=3.0 \mathrm{MHz}$
- Reset function
- Selectable divide ratio
$1 / 2,1 / 4,1 / 6,1 / 8,1 / 10,1 / 12$, or $1 / 16$
- Wide supply voltage range ( $\mathrm{V}_{\mathrm{CC}}=4.0 \sim 14.5 \mathrm{~V}$ )
- Low power consumption ( $\mathrm{I}_{\mathrm{Cc}}=3 \mathrm{~mA}$ for $\mathrm{V}_{\mathrm{Cc}}=14.5 \mathrm{~V}$ )


## APPLICATIONS

General consumer equipment, frequency dividers

## FUNCTION

The M54819L is designed for use as a general purpose frequency divider and consists of a regulated power supply, and dividers with divide ratios of $1 / 3,1 / 5$, and $1 / 16$.

The output frequency division ratio is selectable and determined by a 3 -input binary coded division ratio input. This allows the selection of one out of seven division ratios $(1 / 2,1 / 4,1 / 6,1 / 8,1 / 10,1 / 12$, or $1 / 16)$. The output is a current source/sink type output capable of sourcing $100 \mu \mathrm{~A}$ and sinking 1.6 mA .

The built-in regulated power supply operates over a wide voltage range from 4.0 to 14.5 V . A current injection input is provided to increase operating speed. By supplying this

## PIN CONFIGURATION (TOP VIEW)



Package Outline 8P5
pin with current, the input count frequency can be raised to a maximum of 3 MHz .

Resetting is accomplished by setting all the division ratio inputs to high-level, whereupon the internal divider circuits are cleared, the output going to low-level.

## PRESETTABLE FUNCTION TABLE

|  | $S_{1}$ | H | H | H | L | L | L | H | L |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{S}_{2}$ | H | L | H | H | H | L | L | L |
|  | $\mathrm{S}_{3}$ | H | H | L | H | L | H | L | L |
| Output divide ratio |  | Reset | $1 / 2$ | $1 / 4$ | 1/6 | 1/8 | 1/10 | 1/12 | 1/16 |



ABSOLUTE MAXIMUM RATINGS $\left(\mathrm{Ta}=-20 \sim+75^{\circ} \mathrm{C}\right.$, unless otherwise noted)

| Symbol | Parameter |  | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  |  | 15 | V |
| $V_{1}$ | Input voltage | Count input $T$ |  | 4 | $\checkmark$ |
|  |  | Selection inputs $\mathrm{S}_{1}, \mathrm{~S}_{2}, \mathrm{~S}_{3}$ |  | 15 | V |
| $\mathrm{V}_{0}$ | Output voltage |  |  | 6 | $\checkmark$ |
| Topr | Operating temperature |  |  | $-20 \sim+75$ | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature |  |  | $-55 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS $\left(\mathrm{T}_{\mathrm{a}}=-20 \sim+75^{\circ} \mathrm{C}\right.$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $V_{C C}$ | Supply voltage | 4 |  | 14.5 | $\checkmark$ |
| IOL | Low-level output current |  |  | 1.6 | mA |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=25^{\circ}$. Unless otherwise noted)

| Symbol | Parameter |  | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage | Count input T |  |  | 0.9 |  |  | V |
|  |  | Selection inputs $\mathrm{S}_{1}, \mathrm{~S}_{2}, \mathrm{~S}_{3}$ |  | 2 |  |  | $\checkmark$ |
| $V_{\text {IL }}$ | Low-level input voltage | Count input T |  |  |  | 0.3 | V |
|  |  | Selection inputs $\mathrm{S}_{1}, \mathrm{~S}_{2}, \mathrm{~S}_{3}$ |  |  |  | 0.6 | $\checkmark$ |
| $\mathrm{VOH}_{\mathrm{OH}}$ | High-level output voltage |  | $\mathrm{V}_{\mathrm{CC}}=7 \mathrm{~V}, 1^{10 H}=-0.1 \mathrm{~mA}$ | 2.4 |  |  | $\checkmark$ |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=4 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-0.1 \mathrm{~mA}$ | 0.8 |  |  | V |
| VOL | Low-level output voltage |  | $\mathrm{V}_{\text {CC }}=7 \mathrm{~V}, \mathrm{loL}=1.6 \mathrm{~mA}$ |  |  | 0.4 | $\checkmark$ |
| $\mathrm{IIH}^{\text {H }}$ | High-level input current | Count input T | $V_{C C}=14.5 \mathrm{~V}, V_{1}=1 \mathrm{~V}$ |  |  | 1.5 | mA |
|  |  | Selection inputs $\mathrm{S}_{1}, \mathrm{~S}_{2}, \mathrm{~S}_{3}$ | $V_{C C}=14.5 \mathrm{~V}, V_{1}=14.5 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| IIL | Low-level input current | Count input T | $V_{C C}=14.5 \mathrm{~V}, V_{1}=0.2 \mathrm{~V}$ |  |  | -10 | $\mu \mathrm{A}$ |
|  |  | Selection inputs $\mathrm{S}_{1}, \mathrm{~S}_{2}, \mathrm{~S}_{3}$ | $V_{C C}=14.5 \mathrm{~V}, V_{1}=0 \mathrm{~V}$ |  |  | $-100$ | $\mu \mathrm{A}$ |
| los | Output short-circuit current |  | $\mathrm{V}_{\mathrm{CC}}=14.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}$ | $-0.1$ |  | -1 | mA |
| Icc | Circuit current |  | $V_{C C}=14.5 \mathrm{~V}, \quad V_{1}=V_{C C}$ (pins 2, 7, 8) |  | 3 | 5 | mA |

## APPLICATION EXAMPLE

Capstan motor control application ( $1 / 128$ divider)


# MITSUBISHI LSIs <br> M58478P,M50121P,M50122P 

17-STAGE OSCILLATOR/DIVIDER

## DESCRIPTION

The M58478P, M50121P and M50122P are semiconductor integrated circuits which use aluminum-gate CMOS technology. The M58478P produces a frequency of $1 / 59719$ or 1/88672, the M50121P produces a frequency of $1 / 58239$ or $1 / 61425$, and the M50122P produces a frequency of $1 / 86118$ or $1 / 92077$ of the input frequency.

## FEATURES

- Usable as a crystal oscillator circuit
- Capable of handling small-amplitude input signals as low as $0.3 \mathrm{~V}_{\mathrm{PP}}$
- Frequency-dividing ratio selected through pin N
- Reset function
- Produces a shaped-waveform output of the same frequency as the input signal or oscillation output
- Derives a vertical scanning frequency from TV color subcarrier


## APPLICATION

Frequency divider for VTR equipment

## FUNCTION

The M58478P, M50121P and M50122P have a programmable counter consisting of a 17 -stage binary frequency divider which provides one of two frequency-dividing ratios as selected by the state of the N input.


Table 1 Input versus output frequencies

| Type | $(\mathrm{MHz})$ <br> Input frequency | State of <br> the N input | Output frequency |
| :---: | :---: | :---: | :---: |
|  | 3.579545 | H (open) | 59.94 |
|  | 4.433618 | L | 50.00 |
| M50121P | 3.579545 | H (open) | 61.46 |
|  |  | L | 58.28 |
| M 50122 P | 4.433618 | H (open) | 51.48 |
|  |  | L | 48.15 |

## BLOCK DIAGRAM



## FUNCTIONAL DESCRIPTION

## Crystal Oscillator

A crystal oscillator is obtained by connecting a quartz resonator element between pins OSC IN and OSC OUT, and capacitances $C_{L I}$ and $C_{L O}$ between the two pins and $\mathrm{V}_{\mathrm{SS}}$ (the feedback resistor is contained on-chip). A built-in amplifier at the OSC IN pin enables even small amplitude signals to be input through a coupling capacitor $\mathrm{C}_{\mathrm{C}}$.

## Output Frequency

The frequency dividing ratio depends on the state of the N input. Table 2 summarizes the frequency dividing ratios and duty cycles as they are related to this N input. An example of a divided frequency output waveform is shown in Fig. 1.


Fig. 1 Waveforms of divided-frequency output (In the case of M58478P)

A shaped-waveform output of the same frequency as the input signal or oscillation frequency is available at the TUNER output.

## Reset Function

When the $\overline{\text { RESET }}$ input is changed from high to low (edge triggered, active low input), the output OUT changes to low.

## Pull-up Resistance

Pull-up resistors are provided at inputs N and $\overline{\text { RESET, }}$ eliminating the need for external resistors. The standard resistance of the pull-up resistor is $20 \mathrm{~K} \Omega$.

## Frequency Dividing Ratio

The frequency-dividing ratio is determined by the data input of the programmable counter consisting of a 17-stage binary divider.

## Special Frequency Dividing Ratios

It is possible to modify the frequency dividing ratios on special order. By changing one of the manufacturing processes, the data input of the programmable counter consisting of a 17 -stage binary divider can be changed to enable any frequency-dividing ratio from 5 to 131071 ( $=2^{17}-1$ ).

Table 2 Frequency-dividing ratios

| Type | State of the $N$ input | Frequency. dividing ratio | $\qquad$ | Divided frequency outputhigh-level period |
| :---: | :---: | :---: | :---: | :---: |
| M58478P | H | 59719 | 26953 | 32766 |
|  | L | 88672 | 55906 | 32766 |
| M50121P | H | 58239 | 25473 | 32766 |
|  | L | 61425 | 28659 | 32766 |
| M50122P | H | 86118 | 53352 | 32766 |
|  | L | 92077 | 59311 | 32766 |

# MITSUBISHI LSIs <br> M58478P, M50121P, M50122P 

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Supply voltage | When respect to $V_{\text {SS }}$ | $-0.3-9$ | V |
| $V_{1}$ | Input voltage |  | VSS $\leqq V_{1} \leqq$ VDD | V |
| Pd | Maximum power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 250 | mW |
| Topr | Operating temperature |  | $-30 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $T_{a}=-30 \sim 70^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $V_{\text {DD }}$ | Supply voltage | 4.75 |  | 8.5 | V |
| $V_{S S}$ | Supply voltage |  | 0 |  | V |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage | $V_{D D}-0.5$ |  |  | V |
| VIL | Low-level input voltage |  |  | 0.5 | V |
| VI | Oscillation input amplitude voltage | 0.3 |  |  | VPP |
| f | Input frequency with input N high |  | 3.58 | 5.5 | MHz |
|  | Input frequency with input N low |  | 4.43 | 5.5 | MHz |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=6.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{fiN}_{\mathrm{I}}=4.5 \mathrm{MHz}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $V_{\text {D }}$ | Supply voitage | $\mathrm{Ta}=-30 \sim 70^{\circ} \mathrm{C}$ | 4.75 |  | 8.5 | $\checkmark$ |
| $\mathrm{I}_{\mathrm{DD}}$ | Supply current | N and $\overline{\text { RESET }}$ inputs and outputs open |  |  | 5 | mA |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage |  | VDO 0.5 |  |  | V |
| VIL | Low-level input voltage |  |  |  | 0.5 | V |
| VOH | High-level output voltage |  | $V_{D D^{-0}} 0.5$ |  |  | V |
| Vol | Low-level output voltage |  |  |  | 0.5 | V |
| ${ }^{\mathrm{I} O H}$ | High-level output current | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {SS }}$ | -2 |  |  | mA |
| I OL | Low-level output current | $\mathrm{V}_{0}=\mathrm{V}_{\mathrm{DD}}$ | 2 |  |  | mA |
| R1 | Pull-up resistance, N and $\overline{\text { RESET }}$ inputs |  |  | 20 |  | k $\Omega$ |
| VI | Oscillation input amplitude voltage | $\mathrm{V}_{\mathrm{DD}}=4.75 \mathrm{~V}$ | 0.3 |  |  | VPP |
| f MAX | Maximum operating frequency | $\mathrm{VDD}=4.75 \mathrm{~V}$ | 5.5 |  |  | MHz |

## APPLICATION EXAMPLES

(1) Crystal Oscillator (with built-in feedback resistance)

(2) External Input Signal Connections


## DESCRIPTION

The M58479P and M58482P are electronic timer ICs developed by aluminum-gate CMOS technology. Use of these ICs makes possible timer devices without mechanical elements, which have reduced power dissipation, superior reliability, and higher noise immunity. The M58479P is specifically designed for high noise immunity while the M58482P particularly features low power dissipation.

## FEATURES

- Low power dissipation M58479P: 2mW (typ), 7.5mW (max) M58482P: $200 \mu \mathrm{~W}$ (typ), $750 \mu \mathrm{~W}$ (max)
- Superior noise immunity
- Single power supply with a zenor diode
- Internal RC oscillator
- Precise oscillation frequency regulating capability
- Extremely broad time-delay range ( $50 \mathrm{~ms} \sim 4800 \mathrm{~h}$ )
- Time-delay settable to 10,60, or 600 times fundamental time (1024 times oscillation period)
- M58479P has automatic-reset function during power engagement
- Built-in reset and inhibit functions
- Residual time display possible by adding Mitsubishi's M53290P and M53242P IC


## APPLICATIONS

- Electronic timer or counter with broad time-delay range ( $50 \mathrm{~ms} \sim 4800 \mathrm{~h}$ )


Outline 14P4

## FUNCTION

These devices make possible extremely long clock performance, by counting pulse signals from the RC oscillator. It has precise oscillation frequency adjustment, automaticreset, reset, and inhibit functions.

There are three outputs. When the time duration is up, OUT1 turns from low to high and OUT2 from high to low. OUT3 can be connected to M53290P and M53242P TTLs for residual time display.


# MITSUBISHI LSIs <br> M58479P, M58482P 

## FUNCTIONAL DESCRIPTION <br> Voltage Regulator

A zenor diode is on-chip, making it easy to obtain a constant voltage regulator circuit. Since the zenor diode terminal (ZD) is independent of the power terminal ( $\mathrm{V}_{\mathrm{DD}}$ ), it can be used as a constant voltage power supply for the total system.

## Oscillator

Oscillation is obtained by connecting an external resistor (feedback resistor $\mathrm{R}_{\mathrm{FC}}$ ) between terminals OS1 and OS3 and an external capacitor (oscillation capacitor $\mathrm{C}_{\mathrm{FC}}$ ) between terminals OS1 and OS2. The values of the external resistor and capacitor can then be changed to vary the oscillation period and thus change the time delay. Oscillation period $T_{0}$ is obtained by the following equation:

$$
T_{0}=-R_{F G} \cdot C_{F C}\left\{\left|n \frac{V_{T R}}{V_{D D}+V_{B E}}+\right| n \frac{V_{D D}-V_{T R}}{V_{D D}+V_{B E}}\right\} \cdots(1)
$$

Where,
$R_{F C}$ : Resistance of external resistor
$\mathrm{C}_{\mathrm{FC}}$ : Capacitance of external capacitor
$V_{T R}$ : Transition voltage of the first inverter in the oscillation circuit
$V_{D D}$ : Supply voltage
$\mathrm{V}_{\mathrm{BE}}$ : Forward rising voltage of the diode in terminal OS1 (0.3~0.7V)

## Automatic-Reset Function

The M58479P has a power-supply voltage-detection circuit on-chip, so that the counter is automatically reset by the rising edge of the supply voltage when power is turned on. The reset is then released, making the oscillator ready to function and the counter ready to start counting.

The M58482P can also be provided with the same automatic-reset function by connecting capacitor between terminals $\overline{\operatorname{RESET}}$ and $\mathrm{V}_{\mathrm{Ss}}$.

## Reset Function

When the $\overline{\text { RESET }}$ input turns low ( $\mathrm{V}_{\mathrm{SS}}$ ), oscillation of the oscillator can be stopped and the counter reset.

## Inhibit Function

When terminal $\overline{\mathrm{NH}}$ turns low $\left(\mathrm{V}_{\mathrm{SS}}\right)$ while the timer is in action, the oscillation halts. When input $\overline{\mathrm{NH}}$ is turned high or returned to OPEN afterwards, it starts to count residual time.

## Counter

This counter consists of an 11 -stage $1 / 2$ frequency divider, a 2 -stage $1 / 10$ frequency divider and a 1 -stage $1 / 6$ frequency divider. As shown in the table below, timer duration can be changed by varying the number of pulses counted according to the combination of the input levels on terminals D1 and D2.

| D1 | D2 | Number of pulses <br> counted | Time delay | Typical time <br> delay applied |
| :--- | :---: | :--- | :--- | :---: |
| H | H | 1024 | $T_{1}$ | 1 min |
| L | H | $1024 \times 10$ | $T_{1} \times 10$ | 10 min |
| H | L | $1024 \times 10 \times 6$ | $T_{1} \times 10 \times 6$ | 1 h |
| L | L | $1024 \times 10 \times 6 \times 10$ | $\mathrm{~T}_{1} \times 10 \times 6 \times 10$ | 10 h |

Where, $T_{1}=T_{0} \times 1024$
$T_{0}$ is the value obtained from equation (1)

## Output Circuits

The chips have three outputs: OUT1 changes from low to high and OUT2 from high to low as soon as the time duration is up. Either can be used to drive a transistor by connecting it to the transistor base. OUT1 can drive a thyristor when connected to the thyristor gate.

OUT3 is an open-drain output with period $1 / 8$ of the time delay, and can be used to drive a TTL in a separate (5V) power supply line. Thus, if a M53290P counter and a M53242P binary-to-decimal decoder are connected to OUT3, with their output connected to a light-emitting diode, residual time will be displayed on the LED. When not in use, OUT3 should be connected to $V_{\text {Ss }}$.

## Fine Adjustment of Oscillation Period

A variable resistor can be connected between terminals ADJ and $V_{\text {SS }}$, enabling precise adjustment of the period of the oscillator. However, when not used for fine adjustment, ADJ should be connected to $V_{S S}$.

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| VDD | Supply voltage | With respect to $\mathrm{V}_{\text {SS }}$ | $-0.3 \sim 9.5$ | V |
| $V_{1}$ | Input voltage |  | VSS $\leqq V_{1} \leqq V_{\text {DD }}$ | V |
| Pd | Maximum power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 250 | mW |
| Topr | Operating free-air temperature range |  | $-30 \sim 75$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS $\left(\mathrm{Ta}=-30 \sim 75^{\circ} \mathrm{C}\right.$. unless otherwise noted.)

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Nom | Max |  |
| $V_{\text {DD }}$ | Supply voltage | M58479P | 7.4 |  | 9 | V |
|  |  | M58482P | 3 |  | 9 | V |
| Izo | Zenor current |  |  |  | 10 | mA |
| RFC | Feedback resistance |  | 0.005 |  | 10 | $\mathrm{M} \Omega$ |
| CFC | Oscillation capacitance |  | 0.001 |  | 1 | $\mu \mathrm{F}$ |
| RFC | Resistance for fine-adjustment of oscillation frequency |  | 0 |  | 100 | $k \Omega$ |
| $\mathrm{V}_{1 H}$ | High-level input voltage, $\overline{\mathrm{RESET}}, \overline{\mathrm{INH}}, \mathrm{D}_{1}, \mathrm{D}_{2}$ |  | $0.7 \times V_{\text {DD }}$ | $V_{D D}$ | $V_{D D}$ | $\checkmark$ |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage, $\overline{\mathrm{RESET}}, \overline{\mathrm{NH}}, \mathrm{D}_{1}, \mathrm{D}_{2}$ |  | 0 | 0 | $0.3 \times V_{D D}$ | V |

ELECTRICAL CHARACTERISTICS $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right.$. unless otherwise noted.)

| Symbol | Parameter |  | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $V_{\text {ZD }}$ | Zenor voltage |  |  | $\mathrm{I}_{\mathrm{ZD}}=2 \mathrm{~mA}$ | 7.4 | 8.2 | 9 | V |
|  |  |  | $\mathrm{I}_{\mathrm{ZD}}=10 \mathrm{~mA}$ | 7.5 | 8.2 | 9 | V |
| IDD | Supply current | M58479P | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=7.5 \mathrm{~V}, \mathrm{C}_{\mathrm{FC}}=0.01 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{FC}}=1 \mathrm{M} \Omega \\ & \mathrm{R}_{\mathrm{ADJ}}=0 \Omega, \text { Input/output open } \end{aligned}$ |  | 0.25 | 1 | mA |
|  |  | M58482P | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=7.5 \mathrm{~V}, \mathrm{C}_{\mathrm{FC}}=0.01 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{FC}}=1 \mathrm{M} \Omega \\ & \mathrm{R}_{\mathrm{ADJ}}=0 \Omega, \text { Input/output open } \end{aligned}$ |  | 25 | 100 | $\mu \mathrm{A}$ |
| $V_{\text {re }}$ | Supply voltage at the time of automatic-reset release | M58479P |  | 3.1 |  | 5.4 | V |
| $V_{\text {TR }}$ | Transition voltage of first inverter in the osc |  | $\mathrm{V}_{\mathrm{DD}}=7.5 \mathrm{~V}, \mathrm{R}_{\mathrm{ADJ}}=0 \Omega$ | 2.9 |  | 4.8 | V |
| R1 | $\text { Pull-up resistance: } \overline{\overline{R E S E T}, ~ \overline{N H}, ~ D 1, ~ D 2 ~}$ | M58479P |  | 10 | 20 | 30 | $\mathrm{k} \Omega$ |
|  |  | M58482P |  | 25 | 50 | 75 | $\mathrm{k} \Omega$ |
| IOH | High-level output current, OUT1 and OUT2 outputs |  | $\mathrm{V}_{\mathrm{DD}}=7.5 \mathrm{~V}, \mathrm{VO}_{0}=0 \mathrm{~V}$ | 5 | 10 |  | mA |
| IOL | Low-level output current. OUT1, OUT2, and OUT3 outputs |  | $\mathrm{V}_{\mathrm{DD}}=7.5 \mathrm{~V}, \mathrm{~V}_{0}=7.5 \mathrm{~V}$ | 10 | 20 |  | mA |
| Iozi | Off-state output current. OUT3 output |  | $\mathrm{V}_{\mathrm{DD}}=7.5 \mathrm{~V}, \mathrm{~V}_{0}=7.5 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| IoL | Low-level output current: OUT1, OUT2, and OUT3 outputs |  | $\mathrm{V}_{\mathrm{DD}}=7.5 \mathrm{~V}, \mathrm{VO}_{0}=0.4 \mathrm{~V}$ | 1.6 |  |  | mA |
| Iol | Low-level output current; OUT1. OUT2, and OUT3 outputs | M58482P | $V_{D D}=4.5 \mathrm{~V}, V_{0}=0.4 \mathrm{~V}$ | 1.6 |  |  | mA |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage: OUT1, OUT2, and OUT3 outputs |  | $V_{D D}=7.5 \mathrm{~V}$ |  |  | 0.1 | V |

APPLICATION EXAMPLE


# MITSUBISHI LSIs <br> M58480P, M58484P 

## DESCRIPTION

The M58480P and M58484P are 30 -function remotecontrol transmitter circuits manufactured by aluminumgate CMOS technology for use with in television receivers, audio equipment and the like, using infrared for transmission. They convey 30 different commands on the basis of a 6-bit PCM code. In the M58480P, entry priority is given to the first key pushed, while in the M58484P each key has an assigned priority. These transmitters are intended to be used in conjunction with an M58481, M58485P or M58487P receiver.

## FEATURES

- Single power supply
- Wide supply voltage range: ............................. 2.2V 8 V
- Low power dissipation:

Non-operating condition ( $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ )
3nW (typ)
. $3 \mu \mathrm{~W}$ (max)

- On-chip oscillator
- Low-cost LC/L or ceramic oscillator used in determining reference frequency ( 480 kHz or 455 kHz )
- Low external component count
- Low transmitter duty cycle (3.6\%) for minimal power consumption


## APPLICATIONS

- Remote-control transmitters for TV and other applications



## FUNCTION

The M58480P and M58484P transmitter circuits for infrared remote-control systems consist of an oscillator, a timing generator, a scanner, a key-in encoder, an instruction decoder, a code modulator, and an output buffer. With a $6 \times 5$ keyboard matrix, 30 commands can be transmitted by 6-bit PCM code. Oscillation is stopped when none of the keys are depressed, to minimize power consumption.


## FUNCTIONAL DESCRIPTION

## Oscillator

As the oscillator is on chip, oscillation frequency is easily obtained by connecting an external LC network or ceramic resonator between the OSC IN and OSC OUT terminals. Figs. 1 and 2 show typical oscillators.

Fig. 1 An example of an oscillator (using a ceramic resonator)


Fig. 2 An example of an oscillator (using an LC network)


Setting the oscillation frequency to 480 kHz (or 455 kHz ) will also set the signal transmission carrier wave to 40 kHz (or 38 kHz ).

Power consumption is minimized by stopping oscillation in the oscillator when none of the keys are depressed.

## Key Input

Thirty different commands can be input by a $6 \times 5$ keyboard matrix consisting of inputs $I_{1} \sim I_{6}$ and scanner outputs $\phi \mathrm{A} \sim \phi \mathrm{E}$.

In the M58480P, key with first-key entry is given priority, and next-key entry is not allowed unless all keys are released.

In the M58484P, with assigned priority, simultaneous depression of more than two keys makes the key with higher priority effective. Order of key priority for scanner outputs is $\phi \mathrm{A}, \phi \mathrm{B}, \phi \mathrm{C}, \phi \mathrm{D}$, and $\phi \mathrm{E}$, and in the same scanner output, $I_{1}, I_{2}, I_{3}, I_{4}, I_{5}$, and $I_{6}$.

When more than two keys are depressed at the same time, however, commands may not function due to shortcircuiting among scanner outputs.

Table 1 shows the relationship between the keyboard matrix and the transmission commands.

Table 1 Relation between the keyboard matrix and the transmission commands

| $\underbrace{$ Scanner  <br>  output }$_{\text {Key input }}$ | $\phi_{\mathrm{E}}$ | $\phi_{D}$ | $\phi_{C}$ | $\phi_{B}$ | $\phi_{\text {A }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 11 | CH 1 | CH 2 | CH3 | CH 4 | POWER ON/OFF |
| 12 | CH 5 | CH6 | CH 7 | CH8 | $\begin{aligned} & \mathrm{CH} \\ & \text { UP } \end{aligned}$ |
| 13 | CH 9 | CH 10 | CH 11 | CH12 | CH DOWN |
| 14 | CH 13 | CH 14 | CH15 | CH16 | $\begin{aligned} & \text { Vo } \\ & \text { UP } \end{aligned}$ |
| 15 | $\begin{aligned} & \text { BR } \\ & \text { UP } \end{aligned}$ | BR DOWN | $\begin{aligned} & \text { BR } \\ & 1 / 2 \end{aligned}$ | MUTE | vo <br> DOWN |
| $I_{6}$ | $\begin{aligned} & \text { CS } \\ & \text { UP } \end{aligned}$ | CS DOWN | $\begin{aligned} & \text { CS } \\ & 1 / 2 \end{aligned}$ | CALL | Vo |

## Transmission Commands

Table 2 shows the 30 commands that can be transmitted by 6 -bit PCM codes ( $\mathrm{D}_{1} \sim \mathrm{D}_{6}$ ).

The code 000000 is not assigned for preventing error operations.

Table 2 Relation between the commands and the transmission codes

| Transmission code |  |  |  |  |  |  | Function | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{D}_{1} \mathrm{D}^{\text {d }}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{5}$ | ${ }_{5} \mathrm{D}_{6}$ | 6 |  |  |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | CH UP | ) |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | CH DOWN |  |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | Vo UP |  |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | Vo DOWN |  |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | BR UP | og |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | bR DOWN |  |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | cS UP |  |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | CS DOWN | ) |
| 1 | 0 | 0 | 1 | 0 | 0 |  | MUTE |  |
| 0 | 1 | 0 | 1 | 0 | 0 |  | VO( $1 / 3$ ) | ) |
| 1 | 1 | 0 | 1 | 0 | 0 |  | BR( $1 / 2$ ) | Normalization of analog |
| 0 | 0 | 1 | 1 | 0 | 0 |  | CS(1/2) |  |
| 1 | 0 | 1 | 1 | 0 | 0 | - | CALL |  |
| 0 | 1 | 1 | 1 | 0 | 0 |  | POWER ON/OFF |  |
| 0 | 0 | 0 | 0 | 1 | 0 |  | CH 1 | ) |
| 1 | 0 | 0 | 0 | 1 | 0 | - | CH 2 |  |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | CH 3 |  |
| 1 | 1 | 0 | 0 | 1 | 0 |  | CH 4 |  |
| 0 | 0 | 1 | 0 | 1 | 0 |  | CH 5 |  |
| 1 | 0 | 1 | 0 | 1 | 0 |  | CH 6 |  |
| 0 | 1 | 1 | 0 | 1 | 0 |  | CH 7 |  |
| 1 | 1 | 1 | 0 | 1 | 0 |  | CH 8 | Channels selected directly |
| 0 | 0 | 0 | 1 | 1 | 0 |  | CH 9 |  |
| 1 | 0 | 0 | 1 | 1 | 0 |  | CH 10 |  |
| 0 | 1 | 0 | 1 | 1 | 0 |  | CH 11 |  |
| 1 | 1 | 0 | 1 | 1 | 0 |  | CH 12 |  |
| 0 | 0 | 1 | 1 | 1 | 0 |  | CH 13 |  |
| 1 | 0 | 1 | 1 | 1 | 0 |  | CH 14 |  |
| 0 | 1 | 1 | 1 | 1 | 0 |  | CH 15 |  |
| 1 | 1 | 1 | 1 | 1 | 0 |  | CH 16 | ) - |

# MITSUBISHI LSIs <br> M58480P, M58484P 

## 30-FUNCTION REMOTE-CONTROL TRANSMITTERS

## Transmission Coding

When oscillation frequency $f_{\mathrm{Osc}}$ is 480 kHz , transmission of data code is executed as follows: when fosc is other than 480 kHz , period is multiplied by $480 \mathrm{kHz} / \mathrm{f}_{\mathrm{Osc}}$ and its frequency by fosc $/ 480 \mathrm{kHz}$.

A single pulse is amplitude-modulated by a carrier of 40 kHz , and the pulse width is 0.5 ms . Therefore a single pulse consists of 20 clock pulses of 40 kHz (see Fig. 3).

The distinction between " 0 " and " 1 " bits is made by the pulse interval between pulses, with a 2 msec interval corresponding to " 0 ", and a 4 msec interval representing " 1 " (Fig. 4).

One command word is composed of 6 bits, that is, of 7 pulses, and it is transmitted in the 48 ms cycle while a matrix switch is depressed.

## APPLICATION EXAMPLE



As mentioned above, adoption of this code means that the period during which output is high (i.e. signal emitting LED is lit) is shorter than in continuous wave transmission. Indeed the LED is on for only half the 7-pulse period or 1.75 ms , which is $3.6 \%$ of the 48 ms entire cycle. This not only saves in total power consumption, but it also improves LED reliability. Put another way, emission can be increased on the same power consumption.

Fig. 3 A single pulse modulated onto carrier ( 40 kHz )


Fig. 4 Distinction between the bits " 1 " and " 0 "


Fig. 5 Synthesis of one word (the code below shows 010100)


ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{D D}$ | Supply voltage | With respect to VSS | -0.3-9 | V |
| $\mathrm{V}_{1}$ | Input voltage |  | $\mathrm{V}_{S S} \leqq \mathrm{~V}_{1} \leqq \mathrm{~V}_{\text {D }}$ | V |
| $\mathrm{V}_{0}$ | Output voltage |  | $V_{S S} \leqq V_{0} \leqq V_{\text {DD }}$ | V |
| Pd | Maximum power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 300 | mW |
| Topr | Operating free-air temperature range |  | $-30-70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| VDD | Supply voltage | 2.2 |  | 8 | V |
| fosc | Oscillation frequency |  | 455 |  | kHz |
|  |  |  | 480 |  | kHz |
| $V_{\text {IH }}$ | High-level input voltage, $I_{1} \sim 16$ | $0.7 \times V_{\text {DO }}$ | $V_{D D}$ | $V_{D D}$ | V |
| $V_{\text {IL }}$ | Low-level input voltage, $\mathrm{I}_{1} \sim I_{6}$ | 0 | 0 | $0.3 \times \mathrm{VOO}$ | V |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions |  | Limits |  |  | Unit. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| $V_{D D}$ | Operational supply voltage | $\mathrm{Ta}=-30 \sim 70^{\circ} \mathrm{C}, \quad$ fosc $=455 \mathrm{kHz}$ |  | 2.2 |  | 8 | V |
| IDD | Supply voltage during operation | $\mathrm{fosc}^{\text {c }}=455 \mathrm{kHz}$ | $V_{D D}=3 \mathrm{~V}$ |  | 0.1 | 0.5 | mA |
|  |  |  | $V_{D D}=6 \mathrm{~V}$ |  | 0.5 | 2 | mA |
| IDD | Supply voltage during non-operation | $V_{D D}=3 \mathrm{~V}$ |  |  |  | 1 | $\mu \mathrm{A}$ |
|  |  | $V_{D D}=8 \mathrm{~V}$ |  |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{1}$ | Pull-up resistances. $\mathrm{I}_{1} \sim \mathrm{I}_{6}$ |  |  |  | 20 |  | $k \Omega$ |
| IOL | Low-level output currents, $\phi_{\mathrm{A}} \sim \phi_{\mathrm{E}}$ | $V_{D D}=3 \mathrm{~V}, \mathrm{~V}_{0}=3 \mathrm{~V}$ |  | 0.2 | 0.5 |  | mA |
|  |  | $\mathrm{V}_{\mathrm{DD}}=6 \mathrm{~V} . \mathrm{V}_{0}=6 \mathrm{~V}$ |  | 1 | 2 |  | mA |
| IOH | High-level output current. OUT | $V_{D D}=3 \mathrm{~V}, V_{0}=0 \mathrm{~V}$ |  | -5 | -10 |  | mA |
|  |  | $V_{D D}=6 \mathrm{~V}, \mathrm{~V}_{0}=0 \mathrm{~V}$ |  | -15 | -30 |  | mA |

## DESCRIPTION

The M58481P is a 30 -function remote-control receiver circuit manufactured by aluminum-gate CMOS technology for use in television receivers, audio equipment, and the like using infrared for transmission. It enables direct control of 16 functions at the receiver.

The M58481P is intended for use with an M58480P or M58484P transmitter.

## FEATURES

- Single power supply
- Wide supply voltage range: $4.5 \mathrm{~V} \sim 8 \mathrm{~V}$
- Low power dissipation
- On-chip oscillator
- Low-cost LC or ceramic oscillator used in determining reference frequency ( 480 kHz or 455 kHz )
- Information is transmitted by pulse code modulation
- Good noise immunity-instructions are not executed unless same code is received three or more times in succession
- Single transmission frequency ( 40 kHz or 38 kHz ) for carrier wave
- 16 TV channels selected directly
- Three analog functions-volume, brightness and color saturation-are independently controlled to 64 stages by three 6-bit D/A converters.
- 16 commands are controlled at the M58481P receiver as well
- Has large tolerance in operating frequency between the transmitter and the receiver
- Can be connected with an M51231P or equivalent touch-control channel selector.

PIN CONFIGURATION (TOP VIEW)


## APPLICATION

- Remote-control receiver for TV or other applications


## FUNCTION

The M58481P is designed to decode and execute instructions after three successive receptions of the identical instruction code, providing a good noise immunity.

Instructions comprise direct selection of 16 channels, channel position high and low, volume high and low, brightness high and low, color saturation high and low, normalization of volume, brightness and color saturation, sound mute on and off, TV main power on and off, and output CALL on and off.

In addition, 16 functional instructions can be entered from the receiver.


## FUNCTIONAL DESCRIPTION

## Oscillator

As the oscillator is on-chip, oscillation frequency is easily obtained by connecting an external LC network or ceramic resonator between the OSC IN and OSC OUT terminals. Figs. 1 and 2 show typical oscillators.

Fig. 1 An example of an oscillator (using ceramic resonator)


Fig. 2 An example of an oscillator (using LC network)


## Reception Signal Input Circuit and Demodulation Circuit

The reception signal caught by the photo detector is amplified in the amplifier and added to the SI, where it is converted into a pulse signal in the input circuit to be sent to the demodulation circuit. In the demodulation circuit, the pulse interval of the pulse signal is judged and then converted into the digital code to be sent to the instruction decoder.

SI is applied as amplified, either through a capacitor coupling (Fig. 3) or directly as a pulse signal (Figs. 4 and 5). A Schmitt trigger circuit is provided in the SI input circuit for preventing spurious operation due to noise.

Fig. 3 SI input waveform (when applied through a capacitor coupling)


Fig. 4 SI input waveform (when applied directly)


Fig. 5 SI input waveform (when applied directly)


## Instruction Decoder

The instruction decoder starts to function after receiving the same instruction code three or more times in succession from the demodulation circuit.

Table 1 shows the relations between the reception code and instruction function. To prevent spurious operation, there is no code 000000.

Table 1 Relations between reception codes and instructions

| Reception code |  |  |  |  |  | Function | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{5}$ | $D_{6}$ |  |  |
| 1 | 0 | 0 | 0 | 0 | 0 | CH UP | Channel up |
| 0 | 1 | 0 | 0 | 0 | 0 | CH DOWN | Channel down |
| 1 | 1 | 0 | 0 | 0 | 0 | VO UP | ) |
| 0 | 0 | 1 | 0 | 0 | 0 | VO DOWN |  |
| 1 | 0 | 1 | 0 | 0 | 0 | BR UP | Analog control |
| 0 | 1 | 1 | 0 | 0 | 0 | BR DOWN | Analog control |
| 1 | 1 | 1 | 0 | 0 | 0 | CS UP |  |
| 0 | 0 | 0 | 1 | 0 | 0 | CS DOWN |  |
| 1 | 0 | 0 | 1 | 0 | 0 | MUTE | Sound mute on/off |
| 0 | 1 | 0 | 1 | 0 | 0 | $\mathrm{VO}(1 / 3)$ |  |
| 1 | 1 | 0 | 1 | 0 | 0 | $B R(1 / 2)$ | Normalization of analog control |
| 0 | 0 | 1 | 1 | 0 | 0 | $\operatorname{CS}(1 / 2)$ |  |
| 1 | 0 | 1 | 1 | 0 | 0 | CALL | Output CALL on/off |
| 0 | 1 | 1 | 1 | 0 | 0 | POWER ON/OFF | Power on/off |
| 0 | 0 | 0 | 0 | 1 | 0 | CH 1 |  |
| 1 | 0 | 0 | 0 | 1 | 0 | CH 2 |  |
| 0 | 1 | 0 | 0 | 1 | 0 | CH 3 |  |
| 1 | 1 | 0 | 0 | 1 | 0 | CH 4 |  |
| 0 | 0 | 1 | 0 | 1 | 0 | CH 5 |  |
| 1 | 0 | 1 | 0 | 1 | 0 | CH 6 |  |
| 0 | 1 | 1 | 0 | 1 | 0 | CH 7 | * |
| 1 | 1 | 1 | 0 | 1 | 0 | CH 8 |  |
| 0 | 0 | 0 | 1 | 1 | 0 | CH 9 | Channels selected direct |
| 1 | 0 | 0 | 1 | 1 | 0 | CH 10 |  |
| 0 | 1 | 0 | 1 | 1 | 0 | CH 11 |  |
| 1 | 1 | 0 | 1 | 1 | 0 | CH 12 |  |
| 0 | 0 | 1 | 1 | 1 | 0 | CH 13 |  |
| 1 | 0 | 1 | 1 | 1 | 0 | CH 14 |  |
| 0 | 1 | 1 | 1 | 1 | 0 | CH 15 |  |
| 1 | 1 | 1 | 1 | 1 | 0 | CH 16 | ) |

## Key Inputs

16 different instructions can be input by a $4 \times 4$ keyboard matrix consisting of inputs $I_{1} \sim I_{6}$ and scanner outputs $\phi \mathrm{A} \sim \phi \mathrm{E}$. Protection is also available against chattering within 10 ms .

Entry priority is given to the first key depressed, and subsequent key entry is not allowed unless all keys are released. When two or more keys are depressed at the same time, scanner outputs may short-circuit, disabling all functions.

While one of the keys is depressed, instructions from the transmitter are ignored.

Table 2 Relations between keyboard matrix and instructions

| Scanner output Key input | $\phi_{D}$ | $\phi_{C}$ | $\phi_{B}$ | $\phi_{\text {A }}$ |
| :---: | :---: | :---: | :---: | :---: |
| 11 | $\mathrm{CH}$ <br> RESET | CH DOWN | $\begin{aligned} & \mathrm{CH} \\ & \mathrm{UP} \end{aligned}$ | POWER ON/OFF |
| 12 | MUTE | vo DOWN | $\begin{aligned} & \text { vo } \\ & \text { up } \end{aligned}$ | Vo( $1 / 3$ ) |
| 13 | $\begin{aligned} & \operatorname{VO}(1 / 3) \\ & \operatorname{BR}(1 / 2) \\ & \operatorname{cS}(1 / 2) \end{aligned}$ | BR DOWN | BR UP | $B R(1 / 2)$ |
| $1_{4}$ | CALL | CS DOWN | $\begin{aligned} & \text { CS } \\ & \text { UP } \end{aligned}$ | CS( $1 / 2$ ) |

## Indication of Reception

As soon as an identical code is received three times, output IR turns from low-level to high-level. Thus reception of an instruction from the transmitter can be indicated by an LED connected to output IR. Table 2 shows the relations between the keyboard matrix and the instructions.

## Analog Outputs (VO, BR, CS)

As three 6-bit D/A converters are contained internally, three kinds of analog values can be controlled to 64 stages independently. The D/A converters are pulse-width modulator, the repetition frequency is 1.25 kHz (when $\mathrm{f}_{\mathrm{OSC}}=$ 480 kHz ) and minimum pulse width is $12.5 \mu \mathrm{~s}$.

Analog values can be incremented/decremented at a rate of about $1 \mathrm{step} / 0.1 \mathrm{sec}$ through the remote control or key input. The time required for increasing the analog value from the minimum to the maximum is about 6.6 seconds (when $\mathrm{f}_{\mathrm{OSC}}=480 \mathrm{kHz}$ ).

It is also possible to set the analog values to $1 / 3$ (VO), $1 / 2$ ( $B R, C S$ ) of these maximum values by means of the remote control or the key input (normalization).

## Sound Mute

Sound mute on/off is controlled through the remote control or the key input. When sound mute is on, output VO goes low, and output MUTE goes high.

Sound mute is automatically released from ON when VO is either incremented or decremented by remote control or the key input.

## Channel Control

It is possible to employ either of two channel-control methods: parallel control by outputs $P_{0} \sim P_{3}$, and serial control by outputs $\overline{\mathrm{CH} \text { UP }}, \overline{\mathrm{CH}} \mathrm{DOWN}$, and $\overline{\mathrm{CH}}$ RESET.

In parallel control, a 4-bit address corresponding to a selected channel number appears at output $\mathrm{P}_{\mathbf{0}} \sim \mathrm{P}_{3}$. Table 3 shows the relation between channel numbers and outputs $P_{0} \sim P_{3}$.

In serial control, a single pulse appears on the output $\overline{\mathrm{CH}}$ RESET first, and then the pulses whose number is deducted by one from the selected channel number appear on the output $\overline{\mathrm{CH} \text { UP, as shown in Fig. 6. Up and down }}$

Fig. 6 Timing chart of serially controlled channel selection ( when fosc $=480 \mathrm{kHz}$ )

channel switching, is controlled by a single pulse appearing at output $\overline{\mathrm{CH} \text { UP }}$ or $\overline{\mathrm{CH}} \mathrm{DOWN}$, allowing connection to the M51231P or equivalent touch-control channel selector IC.

During direct channel selection or up-down channel switching, output VO goes low for $25 \sim 50 \mathrm{~ms}$.

Table 3 Relations between channel number and address output $\mathrm{P}_{0} \sim \mathrm{P}_{3}$.

| Channel number | Address outputs |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $P_{0}$ | $P_{1}$ | $P_{2}$ | $P_{3}$ |  |
| 1 | 0 | 0 | 0 | 0 |  |
| 2 | 1 | 0 | 0 | 0 |  |
| 3 | 0 | 1 | 0 | 0 |  |
| 4 | 1 | 1 | 0 | 0 |  |
| 5 | 0 | 0 | 1 | 0 |  |
| 6 | 1 | 0 | 1 | 0 |  |
| 7 | 0 | 1 | 1 | 0 |  |
| 8 | 1 | 1 | 1 | 0 |  |
| 9 | 0 | 0 | 0 | 1 |  |
| 10 | 1 | 0 | 0 | 1 |  |
| 11 | 0 | 1 | 0 | 1 |  |
| 12 | 1 | 1 | 0 | 1 |  |
| 13 | 0 | 0 | 1 | 1 |  |
| 14 | 1 | 0 | 1 | 1 |  |
| 15 | 0 | 1 | 1 | 1 |  |

## Power On/Off

The remote control or the key input makes it possible to turn the POWER ON/OFF output from low to high or vice versa, effecting on/off control of the TV set.

While POWER ON/OFF is low, all channel and analog controls through the remote control are disabled, as are all through the keyboard, except CH RESET ( $\phi \mathrm{D} \sim I_{1}$ ), VO $(1 / 3), \operatorname{BR}(1 / 2)$, and $C S(1 / 2)\left(\phi D \sim I_{3}\right)$.

## Output CALL

The output CALL is turned high or low by remote control or the key input. This output effects on/off control of channel number indication or change of receiving modes of multi-channel broadcasting.

## Power-on Reset

Attaching a capacitor to terminal AC activates the poweron reset function when power is on to the M58481P.

Activation of the power-on reset function sets outputs VO, BR, and CS to $1 / 3,1 / 2$, and $1 / 2$, respectively, of their maximum value, turns POWER ON/OFF and CALL outputs low, and turns outputs $P_{0} \sim P_{3}$ to 0000 .

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Unit |
| :--- | :--- | :--- | :---: |
| $V_{D D}$ | Supply voltage | With respect to $V_{S S}$ | $-0.3 \sim 9$ |
| $V_{I}$ | Input voltage |  | $V_{S S} \leqq V_{1} \leqq V_{D D}$ |
| $V_{0}$ | Output voltage |  | $V_{S S} \leqq V_{0} \leqq V_{D D}$ |
| $P_{d}$ | Maximum power dissipation | $\top \mathrm{a}=25^{\circ} \mathrm{C}$ | - |
| $T_{\text {Opr }}$ | Operating free-air temperature range |  | 300 |
| $T_{S t g}$ | Storage temperature range |  | $-30 \sim 70$ |

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter |  | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| VDD | Supply voltage | 4.5 |  | 8 | V |
| fosc | Oscillation frequency |  | 455 |  | kHz |
|  |  |  | 480 |  | kHz |
| $V_{1}$ | Input voltage. SI | 3 |  |  | VP-P |
| $\mathrm{V}_{1 H}$ | High-level input voltage, $I_{1} \sim I_{4}$ | $0.7 \times V_{\text {DD }}$ | $V_{\text {DD }}$ | $\mathrm{V}_{\text {DD }}$ | V |
| $V_{\text {IL }}$ | Low-level input voltage, $\mathrm{I}_{1} \sim I_{4}$ | 0 | 0 | $0.3 \times V_{\text {DD }}$ | V |

ELECTRICAL CHARACTERISTICS $\left(T_{a}=25^{\circ} \mathrm{C}\right.$. unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| VDD | Operating supply voltage | $\mathrm{Ta}=-30 \sim 70^{\circ} \mathrm{C}, \quad \mathrm{fOSC}=455 \mathrm{kHz}$ | 4.5 |  | 8 | $\checkmark$ |
| IDD | Supply current | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{fOSC}=455 \mathrm{kHz}$ |  | 0.4 | 1 | mA |
|  |  | $\mathrm{V}_{\mathrm{DD}}=8 \mathrm{~V}, \mathrm{f}_{\mathrm{OSC}}=455 \mathrm{kHz}$ |  | 1.5 | 3 | mA |
| $R_{1}$ | Pull-up resistors. $11 \sim 14$ |  |  | 20 |  | $k \Omega$ |
| IOL | Low-level output currents, $\phi_{A} \sim \phi_{\mathrm{D}}$ | $V_{D D}=8 \mathrm{~V}, \quad V_{0}=8 \mathrm{~V}$ | 3 |  |  | mA |
| IOL | Low-level output currents, $\overline{\mathrm{CH} \text { UP, }} \overline{\mathrm{CH}}$ DOWN, $\overline{\mathrm{CH}}$ RESET | $V_{D D}=8 \mathrm{~V}, V_{O}=8 \mathrm{~V}$ | 15 |  |  | $m A$ |
| 1 OZH | Off-state output currents, $\overline{\mathrm{CH} \text { UP, }} \overline{\mathrm{CH} \text { DOWN }}, \overline{\mathrm{CH}}$ RESET | $\mathrm{V}_{\mathrm{DD}}=8 \mathrm{~V}, \mathrm{~V}_{0}=8 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| IOH | High-level output currents. $\mathrm{P}_{0} \sim \mathrm{P}_{3}$ | $\mathrm{V}_{\mathrm{DD}}=8 \mathrm{~V}, \mathrm{~V}_{0}=0 \mathrm{~V}$ | $-0.5$ |  |  | mA |
| IOL | Low-level output currents. $\mathrm{P}_{0} \sim P_{3}$ | $\mathrm{V}_{\mathrm{DD}}=8 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=8 \mathrm{~V}$ | 15 |  |  | mA |
| IOH | High-level output currents. VO, BR, CS | $\mathrm{V}_{\mathrm{DD}}=8 \mathrm{~V}, \mathrm{~V}_{0}=0 \mathrm{~V}$ | -5 |  |  | mA |
| IOL | Low-level output currents. VO, BR, CS | $\mathrm{V}_{\mathrm{DD}}=8 \mathrm{~V}, \mathrm{~V}_{0}=8 \mathrm{~V}$ | 10 |  |  | mA |
| $\mathrm{IOH}^{\text {O }}$ | High-level output currents. POWER ON/OFF, CALL, MUTE | $\mathrm{V}_{\mathrm{DD}}=8 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V}$ | -15 |  |  | mA |
| IOL | Low-level output currents, POWER ON/OFF, CALL. MUTE | $\mathrm{V}_{\mathrm{DD}}=8 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=8 \mathrm{~V}$ | 3 |  |  | mA |
| IOH | High-level output current. IR | $V_{D D}=8 \mathrm{~V}, V_{O}=0 \mathrm{~V}$ | $-10$ |  |  | mA |
| IOL | Low-level output current. IR | $\mathrm{V}_{\mathrm{DD}}=8 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}=8 \mathrm{~V}$ | 3 |  |  | mA |

## APPLICATION EXAMPLE



## DESCRIPTION

The M58485P is a 29 -function remote-control receiver circuit manufactured by aluminum-gate CMOS technology for use in television receivers, audio equipment, and the like using infrared for transmission. It enables direct control of 12 functions at the receiver.

The M58485P is intended for use with an M58480P or M58484P transmitter.

## FEATURES

- Single power supply
- Wide supply voltage range: $8 \mathrm{~V} \sim 14 \mathrm{~V}$
- Low power dissipation
- On-chip oscillator
- Low-cost LC or ceramic oscillator used in determining reference frequency ( 480 kHz or 455 kHz )
- Information is transmitted by pulse code modulation
- Good noise immunity-instructions are not executed unless the same code is received three or more times in succession
- Single transmission frequency $(40 \mathrm{kHz}$ or 38 kHz$)$ for carrier wave
- 16 TV channels selected directly
- Three analog functions-volume, brightness, and color saturation-are independently controlled to 64 stages by three 6-bit D/A converters.
- 12 instructions are controlled at the M58485P receiver, as well.
- Has large tolerance in operating frequency between the transmitter and the receiver
- Can be connected with an M51231P or equivalent touch-control channel selector



## APPLICATION

- Remote-control receiver for TV or other applications


## FUNCTION

The M58485P is designed to decode and execute instructions after three successive receptions of the identical instruction code, providing a good noise immunity.

Instructions comprise direction selection of 16 channels, channel position high and low, volume high and low, brightness high and low, color saturation high and low, normalization of volume, brightness and color saturation, sound mute on and off, TV main power on and off, and output CALL on and off.

In addition, 12 functional instructions can be entered from the receiver.


- ELECTRIC


## FUNCTIONAL DESCRIPTION

## Oscillator

As the oscillator is on-chip, oscillation frequency is easily obtained by connecting an external LC network or a ceramic resonator between the OSC IN and OSC OUT terminals. Figs. 1 and 2 show typical oscillators.

Fig. 1 An example of an oscillator (using ceramic resonator)


Fig. 2 An example of an oscillator (using LC network)


## Reception Signal Input Circuit and Demodulation Circuit

The reception signal caught by the photo detector is amplified in the amplifier and added to the SI , where it is converted into a pulse signal in the input circuit to be sent to the demodulation circuit. In the demodulation circuit, the pulse interval of the pulse signal is judged and then converted into the digital code to be sent to the instruction decoder.

SI is applied as amplified either through a capacitor coupling (Fig. 3) or directly as a pulse signal (Figs. 4 and 5). A Schmitt trigger circuit is provided in the SI input circuit for preventing spurious operation due to noise.

Fig. 3 SI input waveform (when applied through a capacitor coupling)


Fig. 4 SI input waveform (when applied directly)


Fig. 5 SI input waveform (when applied directly)


## Instruction Decoder

The instruction decoder starts to function after receiving the same instruction code three or more times in succession from the demodulation circuit.

Table 1 shows the relations between the reception code and instruction function. To prevent spurious operation, there is no code 000000.

Table 1 Relations between reception codes and instructions

| Reception code |  |  |  |  |  | Function | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{6}$ |  |  |
| 1 | 0 | 0 | 0 | 0 | 0 | CH UP | Channel up |
| 0 | 1 | 0 | 0 | 0 | 0 | CH DOWN | Channel down |
| 1 | 1 | 0 | 0 | 0 | 0 | VO UP |  |
| 0 | 0 | 1 | 0 | 0 | 0 | VO DOWN |  |
| 1 | 0 | 1 | 0 | 0 | 0 | BR UP | Analog control |
| 0 | 1 | 1 | 0 | 0 | 0 | BR DOWN |  |
| 1 | 1 | 1 | 0 | 0 | 0 | CS UP |  |
| 0 | 0 | 0 | 1 | 0 | 0 | CS DOWN |  |
| 1 | 0 | 0 | 1 | 0 | 0 | MUTE | Sound mute on/off |
| 0 | 1 | 0 | 1 | 0 | 0 | $\operatorname{VO}(1 / 3)$ | $\}$ Normalization of analog control |
| 1 | 1 | 0 | 1 | 0 | 0 | $\operatorname{BR}(1 / 2), \operatorname{CS}(1 / 2)$ | §Normalizatıon of analog control |
| 1 | 0 | 1 | 1 | 0 | 0 | CALL | Output CALL on/off |
| 0 | 1 | 1 | 1 | 0 | 0 | POWER ON/OFF | Power on/off |
| 0 | 0 | 0 | 0 | 1 | 0 | CH 1 |  |
| 1 | 0 | 0 | 0 | 1 | 0 | CH 2 |  |
| 0 | 1 | 0 | 0 | 1 | 0 | CH 3 |  |
| 1 | 1 | 0 | 0 | 1 | 0 | CH 4 |  |
| 0 | 0 | 1 | 0 | 1 | 0 | CH 5 |  |
| 1 | 0 | 1 | 0 | 1 | 0 | CH 6 |  |
| 0 | 1 | 1 | 0 | 1 | 0 | CH 7 |  |
| 1 | 1 | 1 | 0 | 1 | 0 | CH 8 |  |
| 0 | 0 | 0 | 1 | 1 | 0 | CH 9 | Channels selected directly |
| 1 | 0 | 0 | 1 | 1 | 0 | CH 10 |  |
| 0 | 1 | 0 | 1 | 1 | 0 | CH 11 |  |
| 1 | 1 | 0 | 1 | 1 | 0 | CH 12 |  |
| 0 | 0 | 1 | 1 | 1 | 0 | CH 13 |  |
| 1 | 0 | 1 | 1 | 1 | 0 | CH 14 |  |
| 0 | 1 | 1 | 1 | 1 | 0 | CH 15 |  |
| 1 | 1 | 1 | 1 | 1 | 0 | CH 16 | J |

## Key Inputs

It is possible to input 12 different instructions by the $3 \times 4$ keyboard matrix consisting of inputs $\mathrm{I}_{0} \sim \mathrm{I}_{3}$ and scanner outputs $\phi \mathrm{A} \sim \phi \mathrm{D}$. Protection is also available against chattering within 10 ms .

As entry priority is given to each key, depression of more than two keys at the same time makes the key with higher priority effective. For the scanner output, priority is given in the order of $\phi \mathrm{A}, \phi \mathrm{B}, \phi \mathrm{C}$, and $\phi \mathrm{D}$, and in the order of $I_{1}, I_{2}$, and $I_{3}$ if scanner output is the same. When two or more keys are depressed at the same time, scanner outputs may short-circuit, disabling all functions.

While one of the keys is depressed, instructions from the transmitter are ignored.

Table 2 shows the relations between the keyboard matrix and the commands.

Table 2 Relations between keyboard matrix and instructions

| Scanner output <br> Key inout | $\phi_{\text {D }}$ | $\phi_{C}$ | $\phi_{B}$ | $\phi_{\text {A }}$ |
| :---: | :---: | :---: | :---: | :---: |
| 11 | $\begin{aligned} & \mathrm{CH} \\ & \text { UP } \end{aligned}$ | $\begin{aligned} & \text { VO } \\ & \text { UP } \end{aligned}$ | $\begin{aligned} & \text { BR } \\ & \text { UP } \end{aligned}$ | $\begin{aligned} & \text { CS } \\ & \text { UP } \end{aligned}$ |
| 12 | CH DOWN | vo DOWN | $\begin{aligned} & \text { BR } \\ & \text { DOWN } \end{aligned}$ | CS <br> DOWN |
| $1_{3}$ | POWER ON/OFF | MUTE | $\begin{aligned} & \operatorname{VO}(1 / 3) \\ & \operatorname{BR}(1 / 2) \\ & \operatorname{CS}(1 / 2) \end{aligned}$ | CALL |

## Indication of Reception

As soon as an identical code is received three times, the output IR turns from low-level to high-level. Thus reception of a command from the transmitter can be indicated by an LED connected to output IR.

## Analog Outputs (CO, BR, CS)

As three 6-bit D/A converters are contained internally, three kinds of analog values can be controlled to 64 stages independently. The D/A converters are pulse-width modulator, and the repetition frequency is 1.25 kHz (when $\mathrm{f}_{\mathrm{Osc}}=$ 480 kHz ) and minimum pulse width is $12.5 \mu \mathrm{~s}$.

Analog values can be incremented/decremented at a rate of about $1 \mathrm{step} / 0.1 \mathrm{sec}$ through the remote control or the key input. The time required for increasing the analog value from the minimum to the maximum is about 6.6 seconds ( $\mathrm{when} \mathrm{f}_{\mathrm{OSC}}=480 \mathrm{kHz}$ ).

It is also possible to set the analog values to $1 / 3$ (VO), $1 / 2$ ( $B R, C S$ ) of these maximum values by means of the remote control or the key input (normalization).

## Sound Mute

Sound mute on/off is controlled through the remote control or the key input. When sound mute is on, output VO goes low, and output MUTE goes high.

Sound mute is automatically released from ON when VO is either incremented or decremented by remote control or the key input.

## Channel Control

It is possible to employ either of two channel control methods: parallel control by outputs $P_{0} \sim P_{3}$, and serial control by outputs $\overline{\mathrm{CH} U P}, \overline{\mathrm{CH} \text { DOWN }}$, and $\overline{\mathrm{CH} \text { RESET. }}$

In parallet control, a 4-bit address corresponding to a selected channel number appears at output $P_{0} \sim P_{3}$. Table 3 shows the relations between channel numbers and outputs $P_{0} \sim P_{3}$.

In serial control, a single pulse appears on the output $\overline{\mathrm{CH}} \mathrm{RESET}$ first, and then the pulses whose number is deducted by one from the selected channel number appear on the output $\overline{\mathrm{CH} \text { UP, as shown in Fig. 6. Up and down }}$ channel switching is controlled by a single pulse appearing at output $\overline{\mathrm{CH} \text { UP }}$ or $\overline{\mathrm{CH} \text { DOWN }}$, allowing connection to the M51231P or equivalent touch-control channel selector IC.

Table 3 Relations between channel number and address output $\mathrm{P}_{0} \sim \mathrm{P}_{3}$.

| Channel number | Address outputs |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $P_{0}$ | $P_{1}$ | $P_{2}$ | $P_{3}$ |
| 1 | 0 | 0 | 0 | 0 |
| 2 | 1 | 0 | 0 | 0 |
| 3 | 0 | 1 | 0 | 0 |
| 4 | 1 | 1 | 0 | 0 |
| 5 | 0 | 0 | 1 | 0 |
| 6 | 1 | 0 | 1 | 0 |
| 7 | 0 | 1 | 1 | 0 |
| 8 | 1 | 1 | 1 | 1 |
| 9 | 0 | 0 | 0 | 1 |
| 10 | 1 | 0 | 0 | 1 |
| 11 | 0 | 1 | 0 | 1 |
| 12 | 1 | 1 | 0 | 1 |
| 13 | 0 | 0 | 1 | 1 |
| 14 | 1 | 0 | 1 | 1 |
| 16 | 0 | 1 | 1 | 1 |

Fig. 6 Timing chart of serially controlled channel selection ( $\mathbf{w h e n}$ fosc $=480 \mathrm{kHz}$ )


During direct channel selection or up-down channel switching, output VO goes low for $25 \sim 50 \mathrm{~ms}$.

Outputs, $\overline{\mathrm{CH} ~ U P}, \overline{\mathrm{CH} D O W N}, \overline{\mathrm{CH}} \mathrm{RESET}$, and $\mathrm{P}_{0} \sim \mathrm{P}_{3}$, are the open-drain type of N -channel transistor.

## Power on/off

The remote control or the key input makes it possible to turn the POWER ON/OFF output from low to high or vice versa, and it is possible to change the POWER ON/OFF output from low to high by means of the POWER ON input.

While POWER ON/OFF is low, all channel and analog controls through the remote control are disabled, as are all through the keyboard.

## Output CALL

The output CALL is turned high or low by remote control or the key input. This output effects on/off control of channel number indication or change of receiving modes of multi-channel broadcasting.

## Power-on Reset

Attaching a capacitor to terminal AC activates the poweron reset function when power is on to the M58485P.

Activation of the power-on reset function sets outputs VO, BR, and CS to $1 / 3,1 / 2$, and $1 / 2$, respectively, of their maximum value, turns POWER ON/OFF and CALL outputs low and turns outputs $P_{0} \sim P_{3}$ to 0000 .

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Supply voltage | With respect to $V_{S S}$ | -0.3-15 | $\checkmark$ |
| $V_{1}$ | Input voltage |  | $\mathrm{V}_{S S} \leqq \mathrm{~V}_{1} \leqq \mathrm{~V}_{\mathrm{DD}}$ | - |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage |  | $\mathrm{V}_{S S} \leqq \mathrm{~V}_{\mathrm{O}} \leqq \mathrm{V}_{\text {DD }}$ | - |
| Pd | Maximum power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 300 | mW |
| Topr | Operating free-air temperature range |  | $-30 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| VDD | Supply voltage | 8 | 12 | 14 | V |
| fosc | Oscillation frequency |  | 455 |  | kHz |
|  |  |  | 480 |  | kHz |
| $V_{1}$ | Input voltage | 5 |  |  | $V_{\text {P-P }}$ |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltage, $1_{1} \sim I_{3}$ | $0.7 \times V_{D D}$ | $\mathrm{V}_{\text {DD }}$ | $V_{D D}$ | V |
| $V_{\text {IL }}$ | Lnw-level input voltage, $\mathrm{I}_{1} \sim \mathrm{I}_{3}$ | 0 | 0 | $0.3 \times V_{D D}$ | V |

ELECTRICAL CHARACTERISTICS $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}\right.$. unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $V_{D D}$ | Supply voltage | $\mathrm{Ta}=-30 \sim 70^{\circ} \mathrm{C}, \quad \mathrm{fosc}=455 \mathrm{kHz}$ | 8 | 12 | 14 | $\checkmark$ |
| IDD | Supply current | $\mathrm{fosc}=455 \mathrm{kHz}$ |  | 2 | 5 | mA |
| $\mathrm{R}_{1}$ | Pull-up resistance. $\mathrm{I}_{1} \sim \mathrm{I}_{3}$ |  |  | 20 |  | $\mathrm{k} \Omega$ |
| Iol | Low-level output currents. $\phi_{\text {A }} \sim \phi_{D}$ | $\mathrm{V}_{0}=12 \mathrm{~V}$ | 5 |  |  | mA |
| Iol | Low-level output currents. $\overline{\mathrm{CH} ~ U P} . \overline{\mathrm{CH}}$ DOWN. $\overline{\mathrm{CH} \text { RESET }}$ | $\mathrm{V}_{0}=12 \mathrm{~V}$ | 20 |  |  | mA |
| Iozh | Off-state output currents. $\overline{\mathrm{CH}}$ UP. $\overline{\mathrm{CH}}$ DOWN. $\overline{\mathrm{CH}}$ RESET | $\mathrm{V}_{0}=12 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| IOL | Low-level output currents. $\mathrm{P}_{0} \sim \mathrm{P}_{3}$ | $\mathrm{V}_{0}=12 \mathrm{~V}$ | 20 |  |  | mA |
| lozi | Off-state output currents. $\mathrm{P}_{0} \sim \mathrm{P}_{3}$ | $\mathrm{V}_{0}=12 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| IOH | High-level output currents. VO. BR, CS | $\mathrm{V}_{0}=0 \mathrm{~V}$ | -7 |  |  | mA |
| loL | Low-level output currents. VO. BR, CS | $\mathrm{V}_{0}=12 \mathrm{~V}$ | 7 |  |  | mA |
| IOH | High-level output currents, POWER ON/OFF, CALL. MUTE | $\mathrm{V}_{0}=0 \mathrm{~V}$ | $-20$ |  |  | mA |
| lOL | Low-level output currents. POWER ON/OFF, CALL. MUTE | $\mathrm{V}_{0}=12 \mathrm{~V}$ | 5 |  |  | mA |
| IOH | High-level output current. IR | $\mathrm{V}_{0}=0 \mathrm{~V}$ | -15 |  |  | mA |
| loL | Low-level output current, IR | $\mathrm{V}_{0}=12 \mathrm{~V}$ | 5 |  |  | mA |

APPLICATION EXAMPLE


## DESCRIPTION

The M58486AP is an aluminum gate CMOS integrated circuit. It has a fully automatic search function capable of writing into an EAROM the tuning voltages corresponding to all receivable stations and a sequentially automatic search function which presets any arbitrary channel. Used in conjunction with the M51251P linear sensor and M5G1400P EAROM, it is possible to configure a fully electronic tuning system for use in TVs or VTR equipment.

## FEATURES

- Fully automatic search and sequentially automatic search functions
- The channel display provides channel position tab display, channel position number display, and actual channel number display
- Automatic bandswitching
- Band skip function
- Digital AFT (Automatic Fine Tuning) function
- Frequency fine adjustment function
- AFT on/off data is memorized in EAROM for each channel position
- Direct connection with a remote controller LSI such as the M58485P or M58487AP
- Direct 16 (or 12) channel selection
- Last channel memory function

| PIN CONFIGURATION (TOP VIEW) |  |  |
| :---: | :---: | :---: |
|  |  |  |
| BAND ControlINPUTOUTPUTS |  | $40 \rightarrow 0_{1}$ actual |
|  |  | Tion |
|  |  |  |  |
|  |  |  | $37 \rightarrow 0_{4}$ |
|  |  |  |
| MUTMGS $\overline{\text { CH RESET }} \rightarrow 8$ |  |  |
|  |  |  |
|  |  |  |
|  |  |  |  |
|  |  | 31- ${ }^{31}$ 2 KEY INPU |
|  |  |  | 30 |
|  |  |  |
|  |  |  |  |
| INPUT <br> EAROM CONTROLCLOCK <br> CLOCK OUTPUT <br> 16 CLOCK OUTPUTEAROM DATA DATA I/O $\leftrightarrow 17$ |  | 13 |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
| Outline |  |  |

## APPLICATIONS

Electronic tuning systems for TVs, VTRs, and other electronic equipment.

## BLOCK DIAGRAM



## FUNCTION

The M58486AP voltage synthesizer, when used in conjunction with the M51251P linear sensor and M5G1400P EAROM, enables the configuration of a completely electronic tuning system without the use of any mechanical parts.

The main functions include fully automatic search, sequentially automatic search, direct selection of either 12 or 16 channels, automatic bandswitching, a band skip function, digital AFT (Automatic Fine Tuning), fine tuning, last channel memory, channel position tab display, channel position number display, and actual channel number display functions.

In addition, direct and sequential channel selection from a remote controller as possible.

## FUNCTIONAL DESCRIPTION

## Oscillator Circuit

As the oscillator is on-chip, an oscillator frequency is easily obtained by connecting an external LC network or ceramic resonator between the OSC IN and OSC OUT terminals. Fig. 1 and 2 show typical examples.


Fig. 1 An example of an oscillator (using a ceramic resonator)


Fig. 2 An example of an oscillator (using an LC network)

## Key Inputs

The M58486AP is provided with scanner outputs $\phi_{A} \sim \phi_{D}$, key inputs $I_{1} \sim I_{4}$ and $K_{1} \sim K_{3}$. 16-channel position selection can be achieved by using the $4 \times 4$ matrix formed by $\phi_{A} \sim \phi_{D}$ and $I_{1} \sim I_{4}$. In addition, the $4 \times 3$ matrix formed by $\phi_{A} \sim \phi_{\mathrm{D}}$ and $K_{1} \sim K_{3}$ enables the input of 12 commands.

If two or more of the keys are depressed simultaneously,
no commands will be input. However, it is possible to input FAM or CH LOCK in combination with another key.

Table 1 shows the relationships between these matrices and the command functions.

Table 1 Matrix and Command Functions

| 1 | $\phi$ | $\phi_{A}$ | $\phi_{\mathrm{B}}$ | $\phi_{\mathrm{C}}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{1}$ | CHP | CHP | CHP | $\phi_{\mathrm{D}}$ |
|  | CHP |  |  |  |
|  | 2 | 5 | 9 | 13 |
| $1_{3}$ | CHP | CHP | CHP | CHP |
|  | 3 | 6 | 10 | 14 |
| $1_{4}$ | CHP | CHP | CHP | CHP |
|  | 4 | CHP | CHP | CHP |
|  |  | 8 | 11 | 16 |


| $\mathrm{K}_{1}$ | $\phi_{A}$ | $\phi_{\mathrm{B}}$ | $\phi_{\mathrm{C}}$ | $\phi_{\mathrm{D}}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{K}_{1}$ | U-SEARCH | D/A UP | CHN 10 | CHP-UP |
| $\mathrm{K}_{2}$ | V-SEARCH | D/A DOWN | CHN 1 | CHP-DOWN |
| $\mathrm{K}_{3}$ | SEARCH | CH LOCK | FAM | STORE |

## Tuning Voltage Output (D/A OUT)

As a 14-bit D-A converter is built into the M58486AP, tuning voltage can be controlled to 16384 stages. The D-A converter is a pulse-width modulator, and the repetition frequency is 28 Hz and the minimum pulse width is $2.2 \mu \mathrm{~s}$.

By applying this output signal to the electronic tuner through an RC network, the desired tuning frequency can be achieved.

## Tuning Control Inputs (UP, DOWN, TIME BASE)

These inputs are required for tuning in the search mode or channel selection mode and are supplied by the M51251P.

As shown in Fig. 3, UP and DOWN inputs are controlled by the AFC signal. The UP input is changed to a high level when the $A F C$ signal exceeds a threshold voltage $\left(V_{H}\right)$ and the DOWN input is changed to a high level when the AFC signal falls below a threshold voltage ( $\mathrm{V}_{\mathrm{L}}$ ).

The TIME BASE input is high when a normal video signal is captured.


Fig. 3 Relationship of AFC signal to UP and DOWN inputs

## Band Input/Outputs (B1~B3)

The M58486AP system is provided with three bands. An electronic tuner is controlled by these three band inputs/ outputs and D-A OUT.

As shown in Table 2, these bands correspond to the TV broadcast frequency bands.

| Band | Broadcast frequency band |
| :---: | :---: |
| B1 | VHF low band |
| B2 | VHF high band |
| B3 | UHF |

Three band inputs ( $\mathrm{B} 1 \sim \mathrm{~B} 3$ ) are provided on the M58486AP, the output corresponding to the currently selected band being high, with all other band outputs low. Thus, by connecting transistor and LED with currents to these outputs a display of the selected band can be implemented.

If a particular band pin is shorted to $\mathrm{V}_{\mathrm{SS}}$ that band will be skipped during the search (band skip function).

## Search Modes

The search is the function searching automatically the video signal and writing of the required data into the EAROM.

The search function is controlled by the UP, DOWN, and TIME BASE tuning control inputs. Search functions will be described using Fig. 3, 4, and 5.

When search is begun, as up signal is applied to the 14-bit up/down counter, and the analog output of the D-A converter increases (sweeps).

As shown in Fig. 3 and 4, when the signal reaches a certain point, the UP input changes to high. Next, if the DOWN input goes high within 50 ms after the UP input goes low, the sweep is ended and the digital AFT is enabled. If DOWN doesn't go high within 50 ms , this is taken as an indication that the signal was not a video signal, and the sweep is continued.

Digital AFT is controlled by both the UP and DOWN inputs. When UP is high, the up signal is applied to the up/down counter and the analog output of the D-A converter increases. When DOWN is high, the down signal is applied to the up/down couner and the analog output of the D-A converter decreases. The up/down speed of digital AFT is $1 / 16$ of the up sweep speed.

Digital AFT is ended after 200ms, after which the TIME BASE input is examined. If TIME BASE is low, it is taken as an indication that the signal is not a video signal and the sweep operation is restarted. If TIME BASE is high, the signal is taken as a video signal and the required data is written into the EAROM at the specified address. For this operation, the EAROM address is determined by the channel position and the data written is as follows.

Note; however, that for automatic writing of data into EAROM in the search mode, AFT deta is on.

14-bit up/down counter data
14 bits
2-digit BCD data of channel number counter 8 bits
Band control binary data 2 bits
AFT on/off control data 1 bit


Fig. 4 UP, DOWN, TIME BASE inputs in the search mode


Fig. 5 A flowchart of the search method


Fig. 6 A flowchart of fully automatic search (SEARCH or V-SEARCH)

## Fully Automatic Search

Fig. 6 shows the flowchart of the fully automatic search.
When SEARCH or V-SEARH key is input, the D-A converter analog output is set to the lower end of B1 and the channel position number and actual channel number are both initialized to 1.

After initialization, search begins and when a video signal is captured, the required data is automatically written into the EAROM, the channel position number and actual channel number being incremented by 1 , after which the search is restarted.

In this manner, when tuning voltage goes to the upper end of band B3 or when all 16 (or 12) channel positions are written, the EAROM data corresponding to channel position number 1 (channel position 1 is selected) is read, and the fully automatic search operation is completed. If the upper end of band B3 is reached before all 16 (or 12) channels have been searched, the data at the EAROM addresses corresponding to reset channel position is erased. If these erased channel positions are selected, the D-A converter analog output is set to the lower end of band B1, the actual channel number is set to 0 , and the AFT function is turned off.

When U-SEARCH key is input, the operation is exactly the same as the above described SEARCH or V-SEARCH except that initialization to the lower end of band B3 is performed and the search ends at the upper edge band B2.

Also, during fully automatic search, no key command can be input.

## Sequentially Automatic Search

For sequentially automatic search, the channel position and actual channel number are the currently selected channel position.

When V-SEARCH key is input, search begins from the current position if the current band is B1 or B2, and from the lower end of band B1 if the current band is B3.

The search begins and when a video signal has been captured, the required data is automatically written into the EAROM, the search mode is cancelled, and the search is completed. When the upper end of the B2 band is reached, the tuning voltage output returns to the lower end of the B1 band and search continues.

When U-SEARCH key is input, search begins at the present location if the current band is B3. If it is B1 or B2, it begins at the lower end of band B3. The search method is exactly the same as for the above described V-SEARCH
except that when the upper end of band B3 is reached, the tuning voltage returns to the lower end of band B3.

When SEARCH key is input, search begins from the current location. For SEARCH, when the upper end of band B 3 is reached, the tuning voltage returns to the lower end of band B1.

During sequentially automatic search, pressing channel selector keys cancels the search mode, ending the search and resulting in input of the channel selection command.

## Search Speed

The tuning voltage rate of change varies between bands and within bands such that the search speed with respect to frequency is virtually constant over the entire range.

Because of the time constant associated with the integration circuit connected to the D/A OUT output, time delays occurs during the sweep. However, to compensate for this when UP and TIME BASE inputs are both high, the search speed is dropped to $1 / 16$ of the sweep speed.

Table 3 shows the search speed for all bands without this reduced speed mode.

Table 3 Search Speed for Each Band

| Tuning voltage | B1 | B2 | B3, B4 |
| :---: | :---: | :---: | :---: |
| $0 \sim 1 / 4$ | 1.16 s | 2.31 s |  |
| $1 / 4 \sim 1 / 2$ | 0.58 | 1.16 |  |
| $1 / 2 \sim 1$ | 0.58 | 1.16 | 4.61 |
| Total | 2.32 | 4.63 | 13.83 |

Note 1. The reference oscillator frequency is 455 kHz .
2. The tuning voltage is given normalized to a value of 1 .

Switching between fully automatic search and sequentially automatic search is accomplished by the FAM command as shown in Table 1. By using a switch, connecting the $\phi_{C}$ pin, with the $\mathrm{K}_{3}$ pin results in fully automatic search while opening this connection results in switching to sequencially automatic search.

If the FAM command is attempted during a search, the command will not immediately be executed. After the search mode has been cancelled it will be input and the appropriate search mode, either fully automatic or automatic sequencial search, will be selected.


Fig. 7 Shows the flowchart of sequentially of search

## Channel Selection Mode

When either a channel selection key is depressed or a channel selection command is input from a remote control receiver (described below), the data at the EAROM address corresponding to the selected channel position is read.

After the read data is set in the up/down counter, if the AFT control data read is on, 16 down pulses are applied, causing the up/down counter to count down and cause a corresponding output from the D-A converter. This is to enable pull-in at the optimum position of the video signal, using the digital AFT and linear AFT to be descfibed next.

If the AFT control data read is on, after 100 ms digital AFT is enabled. In addition, when 100 ms has elapsed, the AFT output goes high and linear AFT is enabled. When the AFT control data is off, both digital and linear AFT functions are disabled.

## Tuning Voltage Fine Adjustment (D-A UP, D-A DOWN)

By pressing the D-A UP and D-A DOWN key, it is possible to adjust the D-A converter analog output (that is the tuning voltage).

After channel selection, pressing the D-A UP or D-A DOWN keys turns AFT off and disables both digital and linear AFT functions. After this, the up or down signals are applied to the up/down counter and the D-A converter analog output changes. The rate of this change is $1 / 128$ of the sweep speed, allowing sufficient fine adjustment.

When the key is released writing into the EAROM begins. At this time, the AFT on/off data is written as off.

EAROM Input/Output (CLOCK, $\mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{C}_{3}$, DATA I/O) This system makes use of an M5G1400P as an EAROM.

To control the M5G1400P, the M58486AP is provided with a reference clock ( $\sim 14 \mathrm{kHz}$ ) output clock, outputs $\mathrm{C}_{1}$, $\mathrm{C}_{2}$, and $\mathrm{C}_{3}$ used to specify the mode, and a data input/output DATA I/O.

These inputs and outputs are controlled by the EAROM control circuit. The clock output is fixed at the $V_{D D}$ level at all times except during memory read and write operations.

## AFT Output

The AFT pin is connected to the AFT on/off pin (pin 15) of the M51251P, and is used to on/off control linear AFT. When the AFT output is high, linear AFT is enabled. When it is low or high impedance (open) linear AFT is disabled. Table 4 summarizes the AFT output for the various states.

Table 4 AFT Outputs for the Various Modes

| Mode | AFT output level |
| :--- | :---: |
| Search mode (during sweep) | L |
| Search mode (during the 200 ms that digital AFT <br> is enabled) | Z |
| Channel selection mode (with linear AFT on) | H |
| Channel selection mode (with linear AFT off) | Z |

Note 1. ' $Z$ ' indicates high-impedance (open)

## Last Channel Memory

In this system when the power supply is applied, a last channel memory function selects the last channel position that was selected before the power supply was last removed.

This function is controlled by the last channel memory circuit such that when a channel is selected the data for the selected channel position is written into a specified address in the EAROM. Each time a channel is selected the data contents are updated so that the last channel selected before power is removed is always stored. When the power is applied, this data is read from the EAROM and used as the initial channel position selected.
Channel Position Display ( $\mathbf{P}_{\mathbf{1}} \sim \mathbf{P}_{\mathbf{4}}$ )
By connecting transistors and LEDs to the $4 \times 4$ matrix formed by the $P_{1} \sim P_{4}$ and $\phi_{A} \sim \phi_{D}$ outputs, a 16-channel position display can be configured.

The display repetition frequency is 45 Hz and the duty cycle is $23.5 \%$. Fig. 8 gives an example of output timings. Note that when not used pins should be connected to $\mathrm{V}_{\mathrm{DD}}$. Channel Number Display ( $\mathrm{O}_{1} \sim \mathrm{O}_{\mathbf{2}}$ )
The output $\mathrm{O}_{1} \sim \mathrm{O}_{4}$ provide a two-digit ( $0 \sim 99$ ) BCD output of the actual channel number. The upper and lower digits are output under the control of the $\phi_{\mathrm{D}}$ and $\phi_{\mathrm{B}}$ scan
signals. Thus, by using a BCD seven-segment decoder (for example, the M53247P or equivalent), it is possible to display the actual channel number using a two-digit seven-segment display. Fig. 9 shows an example of timing for the outputs $0_{1} \sim 0_{4}$ used to display the actual channel number.


Fig. 8 Timing example for outputs $\mathbf{P}_{\mathbf{1}} \sim \mathbf{P}_{\mathbf{4}}$ and $\phi_{\mathbf{A}} \sim \phi_{\mathbf{D}}$ $($ channel position $=7)$

When the $\mathrm{O}_{1} \sim \mathrm{O}_{4}$ outputs are used to display the channel position number in binary form the $\phi_{\mathrm{A}}$ and $\phi_{\mathrm{C}}$ scan signals are used for timing of the otuputs. For the channel positions $1 \sim 16$, the $\mathrm{O}_{1} \sim \mathrm{O}_{4}$ outputs are $0 \sim$ 15. Therefore, the channel position number can be displayed using seven-segment display elements. Fig. 9 shows a timing example of the outputs $\mathrm{O}_{1} \sim \mathrm{O}_{4}$ used to display the channel position number. The outputs $\mathrm{O}_{1}$ through $\mathrm{O}_{4}$ use N -channel transistors in open drain configuration. When not used they should be connected to the $\mathrm{V}_{\mathrm{SS}}$ pin.


Fig. 9 Timing example for outputs $\mathbf{0}_{\mathbf{1}} \sim \mathbf{0}_{\mathbf{4}}$ and $\phi_{\mathrm{A}} \sim \phi_{\mathrm{D}}$ (Actual channel number setting line 79 Channel position number 7)

## VOLTAGE SYNTHESIZER

## Actual Channel Number Control Inputs (CHN 10, CHN 1)

When CHN 10 key is input, the upper digit of the actual channel number is incremented by 1 , cycling back to 0 after reaching 9 . In the same manner, when CHN 1 key is input, the lower digit is incremented by 1 . Therefore, by using these inputs, the actual channel number can be changed with respect to the channel position, and by using the STORE command described below, the proper corresponding channel numbers can be selected.

## Channel Position Control Inputs (CHP-UP, CHP-DOWN)

When either CHP-UP or CHP-DOWN key is input, the contents of the address counter are incremented or decremented by1, the channel position display changing accordingly. But data is not read from the EAROM, so the D-A converted analog output, band, AFT output and actual channel do not change.

When these commands are input, the channel position is changed, and the STORE command described below is input, data is written into the EAROM at the address corresponding to the displayed channel position. This enables, for example, such copying operations as writing the same data in position 3 as stored in position 1.

## EAROM Write Command (STORE)

When the STORE command is input, data is written into the EAROM at the address corresponding to the currently displayed channel position. This STORE command is used to change the actual channel number and to perform memory copying operations.

## Audio Control Output (MUTE)

In the search mode or channel selection mode, the MUTE output changes to a high level, enabling the muting function which lowers the sound level to the minimum level. This output is normally low.

## Power-on reset ( $\overline{\mathrm{AC}}$ )

By connecting a capacitor between the $\overline{\mathrm{AC}}$ pin and the $\mathrm{V}_{\mathrm{SS}}$ pin, the power-on reset function is enabled upon applying power to the M58486AP.

When the power-on reset operates, the last channel memory function is enable the channel position selected before the power was removed, is selected.

Remote Control Inputs ( $\overline{\mathbf{C H} \text { UP, }} \overline{\mathrm{CH}} \mathbf{D O W N}, \overline{\mathrm{CH}} \mathrm{RESET})$ If the $\overline{\mathrm{CH} U P}, \overline{\mathrm{CH}} \mathrm{DOWN}$, and $\overline{\mathrm{CH}}$ RESET inputs are connected to the corresponding pins on, for example, a remote control receiver device such as the M58485P or M58487AP, direct remote control of channel selection, channel up, and channel down functions is possible.

## Channel Lock Input (CH LOCK)

By using the input combination of the key input K3 and the scan signal $\phi_{\mathrm{B}}$, the CH LOCK command is input. This command prohibits the CHP1 ~ CHP16, CHP-UP, AND CHP-DOWN keys commands as well as the remote control $\overline{\mathrm{CH}-\mathrm{UP}}, \overline{\mathrm{CH}-D O W N}$, and $\overline{\mathrm{CH}-\mathrm{RESET}}$. This command is independent of any other key commands and can be input simultaneously input with any command except the channel selection commands CHP1~CHP16.

## Number of Channels Selection Input (CEX)

The CEX input is provided with a built-in pull-up resistance and when at the high level (or open), the M58486AP for 16 channels. When it is at the low level the M58486AP accommodates 12 channels.

MITSUBISHI LSIs
M58486AP

VOLTAGE SYNTHESIZER

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DO }}$ | Supply voltage | With respect to $\mathrm{V}_{\text {ss }}$ | $-0.3 \sim 15$ | V |
| $V_{1}$ | Input voltage |  | $V_{S S} \leqq V_{1} \leqq V_{D D}$ | V |
| $\mathrm{V}_{0}$ | Output voltage |  | $\mathrm{V}_{S S} \leqq \mathrm{~V}_{\mathrm{O}} \leqq \mathrm{V}_{\mathrm{DD}}$ | V |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 300 | mW |
| Topr | Operating temperature |  | $-30 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-40-125$ | ${ }^{\circ} \mathrm{C}$ |

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Limits |  |  | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| $V_{D D}$ | Supply voltage | 11 | 12 | 13 | $V$ |
| $V_{I H}$ | High-level input voltage | $V_{D D}-3$ | $V_{D D}$ | $V_{D D}$ | $V$ |
| $V_{I L}$ | Low-level input voltage | 0 | 0 | 3 | $V$ |
| $f_{\text {OSC }}$ | Oscillation frequency |  | 455 |  | kHz |

ELECTRICAL CHARACTERISTICS $\left(T a=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}\right.$, unless otherwise noted $)$

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $V_{D D}$ | Operational supply voltage | $\mathrm{Ta}=-30 \sim 70^{\circ} \mathrm{C}, \mathrm{fosc}=455 \mathrm{kHz}$ | 11 | 12 | 13 | V |
| IDD | Supply current | $\mathrm{fosc}=455 \mathrm{kHz}$ |  | 0.5 | 6 | mA |
| $\mathrm{R}_{1}$ | Pull-up resistance , $\overline{\mathrm{CH} U P}, \overline{\mathrm{CH}} \mathrm{DOWN}, \overline{\mathrm{CH}}$ RESET, UP, DOWN, TIME BASE, CEX |  |  | 50 |  | $k \Omega$ |
| $R_{1}$ | Pull-up resistance, $\overline{\mathrm{AC}}$ |  |  | 100 |  | $k \Omega$ |
| $\mathrm{R}_{1}$ | Pull-down resistance, $\mathrm{I}_{1} \sim \mathrm{I}_{4}, \mathrm{~K}_{1} \sim \mathrm{~K}_{3}$ |  |  | 50 |  | $k \Omega$ |
| $\mathrm{IOH}^{\text {O }}$ | High-level output current, $\phi_{A} \sim \phi_{D}$ | $\mathrm{V}_{0}=10 \mathrm{~V}$ | -5 |  |  | mA |
| $\mathrm{IOH}^{\text {O }}$ | High-level output current, B1~B3, MUTE | $\mathrm{V}_{0}=10 \mathrm{~V}$ | -1 |  |  | mA |
| IOL | Low-level output current, B1~B3, MUTE | $\mathrm{V}_{0}=2 \mathrm{~V}$ | 2 |  |  | mA |
| $\mathrm{IOH}^{\text {I }}$ | High-level output current, AFT, D/A OUT | $\mathrm{V}_{0}=10 \mathrm{~V}$ | -1.5 |  |  | mA |
| IOL | Low-level output current, AFT | $\mathrm{V}_{0}=2 \mathrm{~V}$ | 1 |  |  | mA |
| Iol | Low-level output current, D/A OUT | $\mathrm{V}_{0}=2 \mathrm{~V}$ | 1.5 |  |  | mA |
| Iozh | Off-state output current, AFT | $\mathrm{V}_{\mathrm{O}}=12 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| lozl | Off-state output current, AFT | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ |  |  | -1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage, CLOCK, C1~C3 | $\mathrm{I}_{\mathrm{OH}}=-0.5 \mathrm{~mA}$ | 11 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage, CLOCK, C1~C3 | $1 \mathrm{OL}=1 \mathrm{~mA}$ |  |  | 2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage, DATA 1/0 | $\mathrm{I}_{\mathrm{OH}}=-0.2 \mathrm{~mA}$ | 11 |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low-level output voltage, DATA 1/0 | $\mathrm{I}_{\mathrm{OL}}=0.5 \mathrm{~mA}$ |  |  | 2 | V |
| Iozh | Off-state output current, DATA 1/0 | $\mathrm{V}_{\mathrm{O}}=12 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| Iozl | Off-state output current, DATA 1/0 | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ |  |  | -1 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OH }}$ | High-level output voltage, $\mathrm{P}_{1} \sim \mathrm{P}_{4}$ | $\mathrm{I}_{\mathrm{OH}}=-40 \mathrm{~mA}$ | 10 |  |  | V |
| Iozl | Off-state output current, $\mathrm{P}_{1} \sim \mathrm{P}_{4}$ | $\mathrm{V}_{0}=2 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| IOL | Low-level output current, $\mathrm{O}_{1} \sim \mathrm{O}_{4}$ | $\mathrm{V}_{0}=0.4 \mathrm{~V}$ | 1.6 |  |  | mA |
| Iozh | Off-state output current, $\mathrm{O}_{1} \sim \mathrm{O}_{4}$ | $\mathrm{V}_{0}=10 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |

## APPLICATION EXAMPLE



## DESCRIPTION

The M58487P is a 22 -function remote-control receiver circuit manufactured by aluminum-gate CMOS technology for use in television receivers, audio equipment, and the like, using infrared for transmission. It enables direct control of 8 functions at the receiver.

The M58487P is intended for use with an M58480P or M58484P transmitter.

## FEATURES

- Single power supply
- Wide supply voltage range: $8 \mathrm{~V} \sim 14 \mathrm{~V}$
- Low power dissipation
- On-chip oscillator
- Low-cost LC or ceramic oscillator used in determining the reference frequency ( 480 kHz or 455 kHz )
- Information is transmitted by means of pulse code modulation
- Good noise immunity-instructions are not executed unless same code is received three or more times in succession.
- Single transmission frequency $(40 \mathrm{kHz}$ or 38 kHz$)$ for carrier wave
- 16 TV channels selected directly
- Three analog functions-volume, brightness, and color saturation-are independently controlled to 64 stages by three 6-bit D/A converters
- 8 commands are controlled at the M58487P receiver
- Has large tolerance in operating frequency between the transmitter and the receiver
- Can be connected with an M51231P or equivalent touch control channel selector IC

PIN CONFIGURATION (TOP VIEW)


## APPLICATIONS

- Remote-control receiver for TV or other applications


## FUNCTIONS

The M58487P is designed to decode and execute instructions after three successive receptions of the identical instruction code, providing a good noise immunity.

Instructions comprise direct selection of 16 channels, channel position up and down, volume up and down, brightness up and down, color saturation up and down, normalization of volume, brightness and color saturation, sound mute on and off, TV main power on and off, and output CALL on and off.

In addition, 8 functional instructions can be entered from the receiver side.


## FUNCTION DESCRIPTION

## Oscillator

As the oscillator is on-chip, oscillation frequency is easily obtained by connecting an external LC network or ceramic resonator between the OSC IN and OSC OUT terminals. Figs. 1 and 2 show typical oscillators.

Fig. 1 An example of an oscillator (when a ceramic resonator is used)


Fig. 2 An example of an oscillator (when a LC network is used)


## Reception Signal Input Circuit and Demodulation Circuit

The reception signal caught by the photo detector is amplified in the amplifier and added to the SI , where it is converted into a pulse signal in the input circuit to be sent to the demodulation circuit. In the demodulation circuit, the pulse interval of the pulse signal is judged and then converted into the digital code to be sent to the instruction decoder.

SI is applied as amplified, either through a capacitor coupling (Fig. 3) or directly as a pulse signal (Figs. 4 and 5). A Schmitt trigger circuit is provided in the SI input circuit for preventing spurious operation due to noise.
Fig. 3 SI input waveform (when applied through a capacitor coupling)


Fig. 4 SI input waveform (when applied directly)


Fig. 5 SI input waveform (when applied directly)


## Instruction Decoder

The instruction decoder starts to function after receiving the same instruction code three or more times in succession from the demodulation circuit.

Table 1 shows the relations between the reception code and instruction function. To prevent spurious operation, there is no code 000000.
Table 1 Relations between reception codes and instructions

| Reception code |  |  |  |  |  | Function |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ | ${ }^{\text {D }}$ | ${ }_{4} \mathrm{D}_{5}$ | $\mathrm{D}_{6}$ |  | Remarks |
| 1 | 1 | 0 | 0 | 0 | 0 | Vo UP | Volume up |
| 0 | 0 | 1 | 0 | 0 | 0 | VO DOWN | Volume down |
| 1 | 0 | 0 | 1 | 0 | 0 | MUTE | Sound mute on/off |
| 0 | 1 | 0 | 1 | 0 | 0 | Vo(1/3) | Normalization of volume |
| 1 | 0 | 1 | 1 | 0 | 0 | CALL | Output CALL on/off |
| 0 | 1 | 1 | 1 | 0 | 0 | POWER ON/OFF | Power on/off |
| 0 | 0 | 0 | 0 | 1 | 0 | CH 1 |  |
| 1 | 0 | 0 | 0 | 1 | 0 | CH 2 |  |
| 0 | 1 | 0 | 0 | 1 | 0 | CH 3 |  |
| 1 | 1 | 0 | 0 | 1 | 0 | CH 4 |  |
| 0 | 0 | 1 | 0 | 1 | 0 | CH 5 |  |
| 1 | 0 | 1 | 0 | 1 | 0 | CH 6 |  |
| 0 | 1 | 1 | 0 | 1 | 0 | CH 7 |  |
| 1 | 1 | 1 | 0 | 1 | 0 | CH 8 | Direct channel |
| 0 | 0 | 0 | 1 | 1 | 0 | CH 9 | (Delection $\quad$ (Direct access) |
| 1 | 0 | 0 | 1 | 1 | 0 | CH 10 |  |
| 0 | 1 | 0 | 1 | 1 | 0 | CH 11 |  |
| 1 | 1 | 0 | 1 | 1 | 0 | CH 12 |  |
| 0 | 0 | 1 | 1 | 1 | 0 | CH 13 |  |
| 1 | 0 | 1 | 1 | 1 | 0 | CH 14 |  |
| 0 | 1 | 1 | 1 | 1 | 0 | CH 15 |  |
| 1 | 1 | 1 | 1 | 1 | 0 | CH 16 | J |

## Key Inputs

8 different instructions are input by a $2 \times 4$ keyboard matrix consisting of inputs $\mathrm{I}_{1} \sim \mathrm{I}_{2}$ and scanner outputs $\phi \mathrm{A} \sim \phi \mathrm{D}$. Protection is also available against chattering within 10 ms .

As entry priority is given to each key, depression of more than two keys at the same time makes the key with higher priority effective. For the scanner output, priority is given in the order of $\phi \mathrm{A}, \phi \mathrm{B}, \phi \mathrm{C}$, and $\phi \mathrm{D}$, and $\mathrm{I}_{1}$ takes precedence over $\mathrm{I}_{2}$ if the scan output is the same. When two or more keys are depressed at the same time, scanner outputs may short-circuit, disabling all functions.

While one of the keys is depressed, instructions from the transmitter are ignored.

Table 2 shows the relations between the keyboard matrix and the instructions.

Table 2 Relations between keyboard matrix and instructions

| Key input | Scanner <br> output | $\phi_{D}$ | $\phi_{C}$ | $\phi_{B}$ |
| :---: | :---: | :---: | :---: | :---: |
| $I_{1}$ | POWER <br> ON/OFF | VO UP | MUTE | CH UP |
| $I_{2}$ | CALL | VO DOWN | VO $(1 / 3)$ | CH DOWN |

## MITSUBISHI <br> ELECTRIC

## MITSUBISHI LSIs M58487P

## Indication of Reception

As soon as an identical code is received three times, output IR turns from low-level to high-level. Thus reception of an instruction from the transmitter can be indicated by an LED connected to the output IR.

## Output VO

As the 6-bit D/A converter is contained internally, analog value can be controlled to 64 stages independently. The D/A converter is pulse-width modulator, the reception frequency is 1.25 kHz (when $\mathrm{f}_{\mathrm{OSC}}=480 \mathrm{kHz}$ ) and minimum pulse width is $12.5 \mu \mathrm{~s}$.

Analog value can be incremented/decremented at a rate of about 1 step/ 0.1 second through the remote control or the key input. The time required for increasing the analog value from the minimum to the maximum is about 6.6 seconds ( when $\mathrm{f}_{\text {osc }}=480 \mathrm{kHz}$ ).

It is also possible to set the analog value to $1 / 3$ of its maximum value by means of the remote control or the key input (normalization).

## Sound Mute

Sound mute on/off is controlled through the remote control or the key input. When sound mute is on, output VO goes low, and output MUTE goes high.

Sound mute is automatically released from ON when the output VO is either incremented or decremented by remote control or the key input.

## Channel Control

Channel control is attained through outputs $\overline{\mathrm{CH}} \mathrm{UP}$, $\overline{\mathrm{CH} \text { DOWN }}$ and $\overline{\mathrm{CH} \text { RESET. With respect to direct channel }}$ selection by the remote-control operation, a single pulse appears on output $\overline{\mathrm{CH} \text { RESET first, and then the pulses }}$ whose number is deducted by one from the selected channel appear on the output $\overline{\mathrm{CH}} \mathrm{UP}$. Up and down channel switching is controlled by presenting a single pulse on the output $\overline{\mathrm{CH} \text { UP }}$ or $\overline{\mathrm{CH}} \mathrm{DOWN}$. Thus it can be connected with an M51231P or equivalent touch-control channel selector IC.

Fig. 6 Timing chart of channel control (when fosc $=$ 480 kHz )


During direct channel selection, up or down, output VO goes low for $50 \sim 100 \mathrm{~ms}$.

Outputs, $\overline{\mathrm{CH}} \mathrm{UP}, \overline{\mathrm{CH}} \mathrm{DOWN}$, and $\overline{\mathrm{CH} \text { RESET }}$ are the open-drain type of N -channel transistor.

## Power On/Off

The remote control or the key input makes it possible to turn the POWER ON/OFF output from low to high or vice versa. While the POWER ON/OFF output is low, all channel and analog controls through the remote control are disabled, as are all through the keyboard.

## Output CALL

The output CALL is turned high or low by remote control or the key input. This output effects on/off control of channel number indication or change of receiving modes of multi-channel broadcasting.

## Power-on Reset

Attaching a capacitor to terminal AC activates the poweron reset when power is on to the M58487P.

Activation of the power-on reset function sets output VO to $1 / 3$ of its maximum value and turns the POWER ON/OFF and CALL outputs to low-level.

## An Example of an Application Circuit



## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Supply voltage | With respect to VSS | $-0.3 \sim 15$ | V |
| $V_{1}$ | Input voltage |  | $V_{S S} \leqq V_{1} \leqq V_{D D}$ | V |
| $\mathrm{V}_{0}$ | Output voltage |  | $\mathrm{V}_{S S} \leqq \mathrm{~V}_{\mathrm{O}} \leqq \mathrm{V}_{\text {DD }}$ | V |
| Pd | Maximum power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 300 | mW |
| Topr | Operating free-air temperature range |  | $-30 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-40 \sim 125$ | ${ }^{\circ} \mathrm{C}$ |

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| VDD | Supply voltage | 8 | 12 | 14 | V |
| $\mathrm{f}_{\text {OSC }}$ | Oscillation frequency |  | 455 |  | kHz |
|  |  |  | 480 |  | kHz |
| $V_{1}$ | Input voltage, SI | 5 |  |  | $V_{P-P}$ |

ELECTRICAL CHARACTERISTICS $\left(T_{a}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {DD }}=12 \mathrm{~V}\right.$. unless otherwise noted.)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| VDD | Operating supply voltage | $\mathrm{Ta}=-30 \sim 70^{\circ} \mathrm{C}, \mathrm{fosc}=455 \mathrm{kHz}$ | 8 | 12 | 14 | V |
| IDD | Supply current | $\mathrm{foSC}=455 \mathrm{kHz}$ |  | 2 | 5 | mA |
| $\mathrm{R}_{1}$ | Pull-up resistances. $\mathrm{I}_{1}, \mathrm{I}_{2}$ |  |  | 20 |  | $\mathrm{k} \Omega$ |
| Iol | Low-level output currents, $\phi_{\text {A }} \sim \phi_{\mathrm{D}}$ | $\mathrm{V}_{\mathrm{O}}=12 \mathrm{~V}$ | 5 |  |  | mA |
| loL | Low-level output currents. $\overline{\mathrm{CH}}$ RESET, $\overline{\mathrm{CH}}$ UP, $\overline{\mathrm{CH}}$ DOWN | $\mathrm{V}_{\mathrm{O}}=12 \mathrm{~V}$ | 20 |  |  | mA |
| lozh | Off-state output currents. $\overline{\mathrm{CH}} \mathrm{RESET}, \overline{\mathrm{CH} ~ U P}$. $\overline{\mathrm{CH}}$ DOWN | $\mathrm{V}_{\mathrm{O}}=12 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| IOH | High-level output current, Vo | $\mathrm{V}_{0}=0 \mathrm{~V}$ | -7 |  |  | mA |
| Iol | Low-level output current. Vo | $\mathrm{V}_{\mathrm{O}}=12 \mathrm{~V}$ | 7 |  |  | mA |
| IOH | High-level output currents. POWER ON/OFF, CALL, MUTE | $\mathrm{V}_{0}=0 \mathrm{~V}$ | -20 |  |  | mA |
| IOL | Low-level output currents. POWER ON/OFF, CALL. MUTE | $\mathrm{V}_{0}=12 \mathrm{~V}$ | 5 |  |  | mA |
| IOH | High-level output current. IR | $\mathrm{V}_{0}=0 \mathrm{~V}$ | -15 |  |  | mA |
| lOL | Low-level output current, IR | $\mathrm{V}_{\mathrm{O}}=12 \mathrm{~V}$ | 5 |  |  | mA |

## DESCRIPTION

The M58487AP is a 24 -function remote-control receiver circuit manufactured by aluminum-gate CMOS technology for use in television receivers, audio equipment, and the like, using infrared for transmission. It enables direct control of 8 functions at the receiver.

The M58487AP is intended for use with an M58480P or M58484P transmitter.

## FEATURES

- Wide supply voltage range: $8 \mathrm{~V} \sim 14 \mathrm{~V}$
- Single power supply
- Low power dissipation
- On-chip oscillator
- Low-cost LC or ceramic oscillator used in determining the reference frequency ( 480 kHz or 455 kHz )
- Information is transmitted by means of pulse code modulation
- Good noise immunity-instructions are not executed unless same code is received three or more times in succession.
- Single transmission frequency ( 40 kHz or 38 kHz ) for carrier wave
- 16 TV channels selected directly
- Three analog functions-volume, brightness, and color situration-are independently controlled to 64 stages by three 6-bit D/A converters
- 8 commands are controlled at the M58487AP receiver
- Has large tolerance in operating frequency between the transmitter and the receiver.
- Can be connected with an M51231P or equivalent touch control channel selector IC



## FUNCTION

The M58487AP is designed to decode and execute instructions after three successive receptions of the identical instruction code, providing a good noise immunity.

Instructions comprise direct selection of 16 channels, channel position up and down, volume up and down, brightness up and down, color saturation up and down, normalization of volume, brightness and color saturation, sound mute on and off, TV main power on and off, and output CALL on and off.

In addition, 8 functional instructions can be entered from the receiver side.

## APPLICATION

- Remote-control receiver for TV or other applications



## FUNCTIONAL DESCRIPTION

## Oscillator

As the oscillator is on-chip, oscillation frequency is easily obtained by connecting an external LC network or ceramic resonator between the OSC IN and OSC OUT terminals. Figs. 1 and 2 show typical oscillators.

Fig. 1 An example of an oscillator (when a ceramic resonator is used)


Fig. 2 An example of an oscillator (when a LC network is used)


## Reception Signal Input Circuit and Demodulation Circuit

The reception signal caught by the photo detector is amplified in the amplifier and added to the SI , where it is converted into a pulse signal in the input circuit to be sent to the demodulation circuit. In the demodulation circuit, the pulse interval of the pulse signal is judged and then converted into the digital code to be sent to the instruction decoder.

SI is applied as amplified, either through a capacitor coupling (Fig. 3) or directly as a pulse signal (Figs. 4 and 5). A Schmitt trigger circuit is provided in the SI input circuit for preventing spurious operation due to noise.

Fig. 3 SI input waveform (when applied through a capacitor coupling)


Fig. 4 SI input waveform (when applied directly)


Fig. 5 SI input waveform (when applied directly)


## Instruction Decoder

The instruction decoder starts to function after receiving the same instruction code three or more times in succession from the demodulation circuit.

Table 1 shows the relations between the reception code and instruction function. To prevent spurious operation, there is no code 000000.
Table 1 Relations between reception codes and instructions

| Reception code |  |  |  |  |  | Function | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{D}_{1}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{6}$ |  |  |
| 1 | 0 | 0 | 0 | 0 | 0 | CH UP | Channel up |
| 0 | 1 | 0 | 0 | 0 | 0 | CH DOWN | Channel down |
| 1 | 1 | 0 | 0 | 0 | 0 | VO UP | Volume up. |
| 0 | 0 | 1 | 0 | 0 | 0 | VO DOWN | Volume down |
| 1 | 0 | 0 | 1 | 0 | 0 | MUTE | Sound mute on/off |
| 0 | 1 | 0 | 1 | 0 | 0 | VO(1/3) | Normalization of volume |
| 1 | 0 | 1 | 1 | 0 | 0 | CALL | Output CALL on/off |
| 0 | 1 | 1 | 1 | 0 | 0 | POWER ON/OFF | Power on/off |
| 0 | 0 | 0 | 0 | 1 | 0 | CH 1 |  |
| 1 | 0 | 0 | 0 | 1 | 0 | CH 2 | - |
| 0 | 1 | 0 | 0 | 1 | 0 | CH 3 |  |
| 1 | 1 | 0 | 0 | 1 | 0 | CH 4 |  |
| 0 | 0 | 1 | 0 | 1 | 0 | CH 5 |  |
| 1 | 0 | 1 | 0 | 1 | 0 | CH 6 |  |
| 0 | 1 | 1 | 0 | 1 | 0 | CH 7 |  |
| 1 | 1 | 1 | 0 | 1 | 0 | CH 8 | Direct channel |
| 0 | 0 | 0 | 1 | 1 | 0 | CH 9 | (selection |
| 1 | 0 | 0 | 1 | 1 | 0 | CH 10 | (Direct access) |
| 0 | 1 | 0 | 1 | 1 | 0 | CH 11 |  |
| 1 | 1 | 0 | 1 | 1 | 0 | CH 12 |  |
| 0 | 0 | 1 | 1 | 1 | 0 | CH 13 |  |
| 1 | 0 | 1 | 1 | 1 | 0 | CH 14 |  |
| 0 | 1 | 1 | 1 | 1 | 0 | CH 15 |  |
| 1 | 1 | 1 | 1 | 1 | 0 | CH 16 | ) |

## Key Inputs

8 different instructions are input by a $2 \times 4$ keyboard matrix consisting of inputs $I_{1} \sim I_{2}$ and scanner outputs $\phi A \sim \phi D$, Protection is also available against chattering within 10 ms .

As entry priority is given to each key, depression of more than two keys at the same time makes the key with higher priority effective. For the scanner output, priority is given in the order of $\phi \mathrm{A}, \phi \mathrm{B}, \phi \mathrm{C}$, and $\phi \mathrm{D}$, and $\mathrm{I}_{1}$ takes precedence over $\mathrm{I}_{2}$ if the scan output is the same. When two or more keys are depressed at the same time, scanner outputs may short-circuit, disabling all functions.

While one of the keys is depressed, instructions from the transmitter are ignored.

Table 2 shows the relations between the keyboard matrix and the instructions.
Table 2 Relations between keyboard matrix and instructions

| Key input | Scanner <br> output | $\phi_{\mathrm{D}}$ | $\phi_{\mathrm{C}}$ | $\phi_{\mathrm{B}}$ |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{1}$ | POWER <br> ON/OFF | VO UP | MUTE | CH UP |
| $1_{2}$ | CALL | VO DOWN | VO $(1 / 3)$ | CH DOWN |

## Indication of Reception

As soon as an identical code is received three times, output IR turns from low-level to high-level. Thus reception of an instruction from the transmitter can be indicated by an LED connected to the output IR.

## Output VO

As the 6-bit D/A converter is contained internally, analog value can be controlled to 64 stages independently. The D/A converter is pulse-width modulator, the reception frequency is 1.25 kHz (when $\mathrm{f}_{\mathrm{OSC}}=480 \mathrm{kHz}$ ) and minimum pulse width is $12.5 \mu \mathrm{~s}$.

Analog value can be incremented/decremented at a rate of about 1 step/ 0.1 second through the remote control or the key input. The time required for increasing the analog value from the minimum to the maximum is about 6.6 seconds ( $w h e n f_{\text {osc }}=480 \mathrm{kHz}$ ).

It is also possible to set the analog value to $1 / 3$ of its maximum value by means of the remote control or the key input (normalization).

## Sound Mute

Sound mute on/off is controlled through the remote control or the key input. When sound mute is on, output VO goes low, and output MUTE goes high.

Sound mute is automatically released from ON when the output VO is either incremented or decremented by remote control or the key input.

## Channel Control

Channel control is attained through outputs CH UP, $\overline{\mathrm{CH}} \mathrm{DOWN}$ and $\overline{\mathrm{CH}}$ RESET. With respect to direct channel selection by the remote-control operation, a single pulse appears on output $\overline{\mathrm{CH}}$ RESET first, and then the pulses whose number is deducted by one from the selected channel appear on the output $\overline{\mathrm{CH}} \mathrm{UP}$. Up and down channel switching is controlled by presenting a single pulse on the output $\overline{\mathrm{CH}} \mathrm{UP}$ or $\overline{\mathrm{CH}} \mathrm{DOWN}$. Thus it can be connected with an M51231P or equivalent touch-control channel selector IC.

Fig. 6 Timing chart of channel control (when fosc $=$ 480kHz)


During direct channel selection, up or down, output VO goes low for $50 \sim 100 \mathrm{~ms}$.

Outputs, $\overline{\mathrm{CH} ~ U P}, \overline{\mathrm{CH}} \mathrm{DOWN}$, and $\overline{\mathrm{CH}} \mathrm{RESET}$ are the open-drain type of N -channel transistor.

## Power On/Off

The remote control or the key input makes it possible to turn the POWER ON/OFF output from low to high or vice versa. While the POWER ON/OFF output is low, all channel and analog controls through the remote control are disabled, as are all through the keyboard.

## Output CALL

The output CALL is turned high or low by remote control or the key input. This output effects on/off control of channel number indication or change of receiving modes of multi-channel broadcasting.

## Power-on Reset

Attaching a capacitor to terminal AC activates the poweron reset when power is on to the M58487AP.

Activation of the power-on reset function sets output VO to $1 / 3$ of its maximum value and turns the POWER ON/OFF and CALL outputs to low-level.

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| VDD | Supply voltage | With respect to VSS | $-0.3-15$ | V |
| $V_{1}$ | Input voltage |  | $V_{S S} \leqq V_{1} \leqq V_{D D}$ | V |
| $\mathrm{V}_{0}$ | Output voltage |  | $\mathrm{V}_{S S} \leqq \mathrm{~V}_{0} \leqq \mathrm{~V}_{\text {DD }}$ | V |
| $\mathrm{Pd}^{\text {d }}$ | Maximum power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 300 | mW |
| Topr | Operating temperature |  | $-30-70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | $-40-125$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $V_{\text {DD }}$ | Supply voltage | 8 | 12 | 14 | $\checkmark$ |
| $\mathrm{fosc}^{\text {O }}$ | Oscillation frequency |  | 455 |  | kHz |
|  |  |  | 480 |  | kHz |
| $V_{1}$ | Input voltage. SI | 5 |  |  | $V_{P} P$ |
| $\mathrm{V}_{\text {IH }}$ | High-level input voltages, $\mathrm{I}_{1}, \mathrm{I}_{2}$ | $0.7 \times \mathrm{VDD}$ | $V_{\text {DD }}$ | $V_{\text {DD }}$ | $\checkmark$ |
| VIL | Low-level input voltages, $\mathrm{I}_{1}, \mathrm{I}_{2}$ | 0 | 0 | $0.3 \times V_{D D}$ | V |

ELECTRICAL CHARACTERISTICS $\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{D D}=12 \mathrm{~V}\right.$. unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| VDD | Operating supply voltage | $\mathrm{Ta}=-30 \sim 70^{\circ} \mathrm{C}, \mathrm{fosc}=455 \mathrm{kHz}$ | 8 | 12 | 14 | V |
| IDD | Supply current | $\mathrm{foSC}=455 \mathrm{kHz}$ |  | 2 | 5 | mA |
| $\mathrm{R}_{1}$ | Pull-up resistances. $I_{1}, I_{2}$ |  |  | 20 |  | $k \Omega$ |
| IOL | Low-level output currents. $\phi_{A} \sim \phi_{D}$ | $\mathrm{V}_{\mathrm{O}}=12 \mathrm{~V}$ | 5 |  |  | mA |
| IOL | Low-level output currents. $\overline{\mathrm{CH} \text { RESET, }} \overline{\mathrm{CH} ~ U P}, \overline{\mathrm{CH}}$ DOWN | $\mathrm{V}_{0}=12 \mathrm{~V}$ | 20 |  |  | mA |
| 1 OZH | Off-state output currents. $\overline{\mathrm{CH} R E S E T}, \overline{\mathrm{CH} U P} . \overline{\mathrm{CH}} \mathbf{D O W N}$ | $\mathrm{V}_{0}=12 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| 1 OH | High-level output current, VO | $\mathrm{V}_{0}=0 \mathrm{~V}$ | $-7$ |  |  | mA |
| IOL | Low-level output current. VO | $\mathrm{V}_{0}=12 \mathrm{~V}$ | 7 |  |  | mA |
| IOH | High-level output currents, POWER ON/OFF. CALL. MUTE | $\mathrm{V}_{0}=0 \mathrm{~V}$ | -20 |  |  | mA |
| IOL | Low-level output currents. POWER ON/OFF. CALL, MUTE | $\mathrm{V}_{0}=12 \mathrm{~V}$ | 5 |  |  | mA |
| IOH | High-level output current. IR | $\mathrm{V}_{0}=0 \mathrm{~V}$ | $-15$ |  |  | mA |
| IOL | Low-level output current. IR | $\mathrm{V}_{0}=12 \mathrm{~V}$ | 5 |  |  | mA |



## VIDEO DISPLAY GENERATOR

## DESCRIPTION

The M5C6847P-1 is a color or monochrome television interface device, fabricated using N -channel silicon gate ED-MOS technology. The M5C6847P-1 has a 64 -character (6-bit ASCII code) generator and memory interface.

## FEATURES

- Can be easily connected to the MELPS 85 series 8 -bit CPUs.
- Alphanumeric display: 4 modes
- Graphic display: 8 modes
- Can connect directly with the M51342P RF modulator
- Alphanumeric display: 32 characters per line by 16 lines
- Character generator for 64 ASCII characters
- Can be used with an external character generator
- Generates composite video signals
- Generates intensity signal Y, color signal R-Y $(\phi A)$ and B-Y ( $\phi \mathrm{B}$ )
- Display RAM capacity (depends on mode): 512~6K bytes
- Single 5V power supply
- Interchangeable with the Motorola's MC6847P in pin configuration


## APPLICATION

- Microcomputer system or terminals using a color or monochrome CRT.


## FUNCTION

The picture on the television set is composed of the syn-

chronization signals such as horizontal synchronization signal, vertical synchronization signal and color burst signal, and syncronizing serial data. M5C6847P-1 can generate these signals. The information or data to be shown on the screen is written in the display memory by the CPU. (When the picture is to be composed on a CRT) the data for one screen in the display memory is read in the order of th. scan cycles and synchronization signals are added. This


## VIDEO DISPLAY GENERATOR

serial is sent to the RF modulator. The M5C6847P-1 performs these functions by reading the display memory in the order of the CRT scan, adding the required synchronization signals such as luminance signal, color signal and then transferring the data stream serially to the RF modulator.

## OPERATION

Address Outputs ( $\mathrm{A}_{12} \sim \mathrm{~A}_{0}$ )
Thirteen address lines are used by the M5C6847P-1 to access the display memory (refresh memory). The starting address of the display memory is located at the upper-left corner of the display screen. As the television sweeps from the left to right and top to bottom, the VDG increments the RAM display address. The address lines are TTL-compatible and may be forced in a high-impedance state when input $\overline{\mathrm{MS}}$ goes low.

## Data Input ( $\mathrm{D}_{7} \sim \mathrm{D}_{0}$ )

Eight TTL-compatible data lines are used to input data from the display memory to be processed by the M5C-6847P-1. The data is interpreted and transformed into video analog level signals.
Video Output ( $\mathrm{Y}, \phi_{\mathrm{A}}, \phi_{\mathbf{B}}, \mathrm{CHB}$ )
These video outputs are used to transfer luminance and color information of pictures displayed on television with standard NTSC systems. These outputs can be directly connected to the RF modulator M51342P.

## Luminance Output ( Y )

The luminance output is a 6-level analog output. The six level analog outputs contain composite, blank, and four levels of video intensity.

## Chrominance Output ( $\phi_{\mathbf{A}}$ )

The chrominance output $\phi_{A}$ is a 3 -level analog output. The signal is used in combination with $\phi_{\mathrm{B}}$ and Y to specify one of eight colors.
Ohrominance Output ( $\phi_{\mathrm{B}}$ )
The chrominance output $\phi_{\mathrm{B}}$ is a 4 -level analog output. These levels of the signal are used in combination with $\phi_{A}$ and $Y$ to specify one of eight colors. The other level is used to specify the time of the color burst reference signal.

## Chroma Bias Output (CHB)

The chroma bias output is a single level analog output that provides the DC reference for chrominance outputs.

## Synchronization Input ( $\overline{\mathrm{MS}}, \mathrm{CLK}$ )

## Memory Select Input ( $\overline{\mathrm{MS}}$ )

This is a TTL compatible input. When it goes low-level, address outputs ( $\mathrm{A}_{12} \sim \mathrm{~A}_{0}$ ) are forced in high-impedance state. When other devices such as the CPU access the display memory, it must be kept at low-level to prevent interference.

## Clock input (CLK)

The clock input requires a 3.579545 MHz clock with a duty cycle of $50 \pm 5 \%$. The M51342P RF modulator may
be used to supply the 3.579545 MHz clock.
Synchronization output ( $\overline{\mathbf{F S}}, \overline{\mathrm{HS}}, \overline{\mathbf{R P}}$ )
The synchronization outputs $\overline{\mathrm{FS}}, \overline{\mathrm{HS}}$ and $\overline{\mathrm{RP}}$ are TTL-compatible and provide circuits, exterior to the M5C6847P-1 states.

Table 1 Operation modes

| $\overline{\mathrm{A}} / \mathrm{G}$ | $\bar{A} / \mathrm{S}$ | $\overline{\text { INT/EXT }}$ | INV | $\mathrm{GM}_{2}$ | $G M_{1}$ | GM 0 | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | $X$ | $X$ | $x$ | Internal alphanumerics |
| 0 | 0 | 0 | 1 | $x$ | $x$ | $x$ | Internal alphanumerics inverted |
| 0 | 0 | 1 | 0 | X | X | X | External alphanumerics |
| 0 | 0 | 1 | 1 | $x$ | $x$ | $x$ | External alphanumerics inverted |
| 0 | 1 | 0 | $x$ | $x$ | $x$ | X | Semigraphics 4 |
| 0 | 1 | 1 | $x$ | $x$ | $x$ | $x$ | Semigraphics 6 |
| 1 | $X$ | $X$ | $x$ | 0 | 0 | 0 | $64 \times 64$ Color graphics |
| 1 | $x$ | $x$ | $x$ | 0 | 0 | 1 | $128 \times 64$ Graphics |
| 1 | X | $x$ | $x$ | 0 | 1 | 0 | $128 \times 64$ Color graphics |
| 1 | $x$ | $x$ | $x$ | 0 | 1 | 1 | $128 \times 96$ Graphics |
| 1 | $X$ | $x$ | $x$ | 1 | 0 | 0 | $128 \times 96$ Color graphics |
| 1 | $x$ | X | X | 1 | 0 | 1 | $128 \times 192$ Graphics |
| 1 | $x$ | $x$ | $x$ | 1 | 1 | 0 | $128 \times 192$ Color graphics |
| 1 | X | X | $x$ | 1 | 1 | 1 | $256 \times 192$ Graphics |

Note 1: X is "don't care" bit
Table 2 Alphanumeric mode display memory, color and display element

| Mode | Memory capacity (bits) | Color | Display elements |
| :---: | :---: | :---: | :---: |
| Internal alphanumerics | $512 \times 8$ | 2 |  |
| External alphanumerics | $512 \times 8$ | 2 |  |
| Semigraphics 4 | $512 \times 8$ | 8 |  |
| Semigraphics 6 | $512 \times 8$ | 4 |  |

Table 3 Graphic mode display memory, color and display element

| Mode | Memory <br> capacity <br> (bits) | Color | Display elements |
| :--- | :--- | :--- | :--- |
| $64 \times 64$ Color graphics | $1 \mathrm{~K} \times 8$ | 4 | $64 \times 64$ |
| $128 \times 64$ Graphics | $1 \mathrm{~K} \times 8$ | 2 | $128 \times 64$ |
| $128 \times 64$ Color graphics | $2 \mathrm{~K} \times 8$ | 4 |  |
| $128 \times 96$ Graphics | $2 \mathrm{~K} \times 8$ | 2 | $128 \times 96$ |
| $128 \times 96$ Color graphics | $3 \mathrm{~K} \times 8$ | 4 |  |
| $128 \times 192$ Graphics | $3 \mathrm{~K} \times 8$ | 2 | $128 \times 192$ |
| $128 \times 192$ Color graphics | $6 \mathrm{~K} \times 8$ | 4 |  |
| $256 \times 192$ Graphics | $6 \mathrm{~K} \times 8$ | 2 | $256 \times 192$ |

## Field synchronization output ( $\overline{\mathrm{FS}}$ )

The high to low transition of the $\overline{\mathrm{FS}}$ output coincides with the end of active display area. The low to high transition of $\overline{\mathrm{FS}}$ coincides with the trailing edge of the vertical synchronization pulse. The CPU should not access display memory while $\overline{F S}$ is at low-level to avoid undesired flicker on the screen.

## Horizontal synchronization output ( $\overline{\mathrm{HS}}$ )

This signal is used for horizontal synchronization on the CRT. A fall from high-level to low-level indicates the leading edge of the horizontal synchronization signal.

## Row preset output ( $\overline{\mathbf{R P}}$ )

This signal can be used when an external character generator ROM that is used with the VDG. An external 4-bit binary counter must also be added to supply row selection.

The counter is clocked by the HS signal and cleared by the $\overline{\mathrm{RP}}$ signal. See Table 4 (2) for details.
Mode Control Inputs ( $\overline{\mathrm{A}} / \mathrm{G}, \overline{\mathrm{A}} / \mathrm{S}, \overline{\mathrm{INT}} / \mathrm{EXT}_{1} \mathrm{GM}_{2}$. $\mathrm{GM}_{1}, \mathrm{GM}_{0}$, CSS and INV)
These eight TTL-compatible input signals are used to determine and control the operational modes of the M5C6847P-

1. Outline and details of the operational modes are shown in Table 1~3.

## Alphanumeric mode

A screen in the alphanumeric mode is composed of 32 characters $\times 16$ lines. Each character occupies space equivalent to an $8 \times 12$ dot matrix. The internal character generator can generate 64 characters (6-bit ASCII). Each character is formed by a $5 \times 7$ dot matrix. The low-order 6 bits of the 8 -bit data input are used to select 1 of 64 characters and the remaining 2 bits can be used to implement the CSS and INV signal inputs. Operation in this mode requires a display memory of a least 512 bytes.

## Semigraphic 4 mode

A screen in the semigraphics 4 mode is composed of $64 \times$ 32 display elements. A display element is a $4 \times 6$ dot matrix; that is to say, each $8 \times 12$ character dot matrix is split into 4 display elements, each display element being a $4 \times 6$ dot matrix. The low-order 4 bits of the 8 -bit data input correspond to the 4 display elements of a character. Three data bits of the remaining 4 bits may be used to select one of eight colors for the entire character box. The extra bit is available to switch the operation mode. Operation in this mode requires a display memory of at least 512 bytes.

## Semigraphics 6 mode

A screen in the semigraphics 6 mode is composed of $64 x$ 48 display elements. A display element is a $4 \times 4$ dot matrix; that is to say, each $8 \times 12$ character dot matrix is split into 6 display elements, each display element being a $4 \times 4$ dot matrix. The low-order 6 bits of the 8 -bit data input to the 6 display elements of a character and the remaining 2 bits are used to determine color. Operation in this mode re-
quires a display memory of at least 512 bytes.

## Full Graphic Modes

There are 8 full graphic modes. The border color (green or white) is selected by the level of the CSS signal. The CSS pin selects one of two sets of four colors in the four color graphic modes.

## Color Graphic Mode $64 \times 64$

A screen in the $64 \times 64$ color graphic mode is composed of $64 \times 64$ display elements. Each display element can be 1 of 4 colors. Operation in this mode requires a display memory of at least 1024 bytes.

## Graphic mode $128 \times 64$

A screen in the $128 \times 64$ graphic mode is composed of $128 \times 64$ display elements. Each display element can be green or white depending on the level of the CSS signal. Operation in this mode requires a display memory of at least 1024 bytes.
Color graphic mode $128 \times 64$
A screen in the $128 \times 64$ color graphic mode is composed of $128 \times 64$ display elements. Each display element can be 1 of 4 colors. Operation in this mode requires a display memory of at least 2048 bytes.

## Graphic mode $128 \times 96$

A screen in the $128 \times 96$ graphic mode is composed of 128 x 96 picture elements. Each display element can be geeen or white depending on the level of the CSS signal. Operation in this mode requires a display memory of at least 2048 bytes.
Color graphic mode $128 \times 96$
A screen in the $128 \times 96$ color graphic mode is composed of $128 \times 96$ display elements. Each display element can be 1 of 4 colors. Operation in this mode requires a display memory of at least 3072 bytes.
Graphic mode $128 \times 192$
A screen in the $128 \times 192$ graphic mode is composed of $128 \times 192$ display elements. Each display element can be green or white depending on the level of the CSS signal. Operation in this mode requires a display memory of at least 3072 bytes.
Color graphic mode $128 \times 192$
A screen in the $128 \times 192$ color graphic mode is composed of $128 \times 192$ display elements. Each picture element can be 1 of 4 colors. Operation in this mode requires a display memory of at least 6144 bytes.

## Graphic mode $256 \times 192$

A screen in the $256 \times 192$ graphic mode is composed of $256 \times 192$ display elements. Each display element can be green or white depending on the level of the CSS signal. Operation in this mode requires a display memory of at least 6144 bytes.

Details of the 8 graphic modes are shown in Table 4 which gives more information in an easy to understand form.

Table 4 Operational characteristics in the various graphic modes


## Internal Character Generator

The M5C6847P-1 generates the 64 standard ASCII characters in a $5 \times 7$ dot matrix form. It generates the 64 standard ASCII characters according to a 6 -bit code. The code for each character is showed in Table 5.

Table 5 M5C6847P-1 character set

| Code |  |  |  |  |  | Character |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{D}_{4}$ |  | $\mathrm{D}_{2}$ | D1 |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | (a) |
| 0 | 0 | 0 | 0 | 0 | 1 | A |
| 0 | 0 | 0 | 0 | 1 | 0 | B |
| 0 | 0 | 0 | 0 | 1 | 1 | C |
| 0 | 0 | 0 | 1 | 0 | 0 | D |
| 0 | 0 | 0 | 1 | 0 | 1 | E |
| 0 | 0 | 0 | 1 | 1 | 0 | F |
| 0 | 0 | 0 | 1 | 1 | 1 | G |
| 0 | 0 | 1 | 0 | 0 | 0 | H |
| 0 | 0 | 1 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 1 | 0 | J |
| 0 | 0 | 1 | 0 | 1 | 1 | K |
| 0 | 0 | 1 | 1 | 0 | 0 | L |
| 0 | 0 | 1 | 1 | 0 | 1 | M |
| 0 | 0 | 1 | 1 | 1 | 0 | N |
| 0 | 0 | 1 | 1 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | P |
| 0 | 1 | 0 | 0 | 0 | 1 | Q |
| 0 | 1 | 0 | 0 | 1 | 0 | R |
| 0 | 1 | 0 | 0 | 1 | 1 | S |
| 0 | 1 | 0 | 1 | 0 | 0 | T |
| 0 | 1 | 0 | 1 | 0 | 1 | U |
| 0 | 1 | 0 | 1 | 1 | 0 | V |
| 0 | 1 | 0 | 1 | 1 | 1 | W |
| 0 | 1 | 1 | 0 | 0 | 0 | $X$ |
| 0 | 1 | 1 | 0 | 0 | 1 | Y |
| 0 | 1 | 1 | 0 | 1 | 0 | Z |
| 0 | 1 | 1 | 0 | 1 | 1 | 〔 |
| 0 | 1 |  | 1 | 0 | 0 | $\checkmark$ |
| 0 | 1 |  | 1 | 0 | 1 | ) |
| 0 | 1 | 1 | 1 | 1 | 0 | $\uparrow$ |
| 0 | 1 |  | 1 | 1 | 1 | $\leftarrow$ |


| Code |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Character |  |  |  |  |  |  |  |
| $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |  |  |
| 1 | 0 | 0 | 0 | 0 | 0 | $S P$ |  |
| 1 | 0 | 0 | 0 | 0 | 1 | $\prime$ |  |
| 1 | 0 | 0 | 0 | 1 | 0 | $"$ |  |
| 1 | 0 | 0 | 0 | 1 | 1 | $\#$ |  |
| 1 | 0 | 0 | 1 | 0 | 0 | $\$$ |  |
| 1 | 0 | 0 | 1 | 0 | 1 | $\%$ |  |
| 1 | 0 | 0 | 1 | 1 | 0 | $\&$ |  |
| 1 | 0 | 0 | 1 | 1 | 1 | , |  |
| 1 | 0 | 1 | 0 | 0 | 0 | $($ |  |
| 1 | 0 | 1 | 0 | 0 | 1 | , |  |
| 1 | 0 | 1 | 0 | 1 | 0 | $*$ |  |
| 1 | 0 | 1 | 0 | 1 | 1 | + |  |
| 1 | 0 | 1 | 1 | 0 | 0 | , |  |
| 1 | 0 | 1 | 1 | 0 | 1 | - |  |
| 1 | 0 | 1 | 1 | 1 | 0 | . |  |
| 1 | 0 | 1 | 1 | 1 | 1 | $/$ |  |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 |  |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 |  |
| 1 | 1 | 0 | 0 | 1 | 0 | 2 |  |
| 1 | 1 | 0 | 0 | 1 | 1 | 3 |  |
| 1 | 1 | 0 | 1 | 0 | 0 | 4 |  |
| 1 | 1 | 0 | 1 | 0 | 1 | 5 |  |
| 1 | 1 | 0 | 1 | 1 | 0 | 6 |  |
| 1 | 1 | 0 | 1 | 1 | 1 | 7 |  |
| 1 | 1 | 1 | 0 | 0 | 0 | 8 |  |
| 1 | 1 | 1 | 0 | 0 | 1 | 9 |  |
| 1 | 1 | 1 | 0 | 1 | 0 | $:$ |  |
| 1 | 1 | 1 | 0 | 1 | 1 | $;$ |  |
| 1 | 1 | 1 | 1 | 0 | 0 | $<$ |  |
| 1 | 1 | 1 | 1 | 0 | 1 | $=$ |  |
| 1 | 1 | 1 | 1 | 1 | 0 | $>$ |  |
| 1 | 1 | 1 | 1 | 1 | $?$ |  |  |

## EXAMPLE OF DISPLAY ON CRT

The M5C6847P-1 can be used to generate characters for display on a video screen. An example of a display is shown in Fig. 1.


Fig. 1 Example of a display by a M5C6847P-1

## APPLICATION EXAMPLE

One example of interfacing a M5C6847P-1 with a television set for home use is shown in Fig. 2. A M5L8085AP is used as the CPU in the example shown. The CPU executes the programs to control display and write the information for one screen into display memory. The M5C6847P-1 performs the main functions of interfacing with the CRT such as synchronizing scan, reading the display information from the display memory while adding necessary synchronization signals and sending to the RF modulator.


Fig. 2 Application example using the M5C6847P-1

A schematic for using the M5C6847P-1 with the M51342P RF modulator is shown in Fig. 3. M51342 requires $\pm 5 \mathrm{~V}$ power supplies. The video signal and chroma signal from the M5C6847P-1 can be modulated with the sound signal to form a RF signal that appears the same as the television antenna input signal. The video amp circuit to
enable direct connection to a M5C6847P-1 is shown in Fig. 4. This can be connected to the monochrome video monitor. In this case, the inpedance is $75 \Omega$.

Four levels of brightness (black, low, medium and high) can display a clear picture.


Fig. 3 Schematic for using the M51342P (RF modulator) with the M5C6847P-1


Fig. 4 Video amp circuit

## Data and Display Relation

The relation between data and 5 display modes is shown in Table 6.

Table 6 Data and display relation

| Mode | Data | Display |
| :---: | :---: | :---: |
| Character |  |  |
| Semigraphic 4 |  |  |
| Semigraphic 6 |  | $D_{1}$ $D_{0}$ <br> $D_{3}$ $D_{2}$ <br> $D_{5}$ $D_{4}$ <br> Display element |
| Color-graphic (4 colors) | $\mathrm{D}_{7}$ $\mathrm{D}_{6}$ $\mathrm{D}_{5}$ $\mathrm{D}_{4}$ $\mathrm{D}_{3}$ $\mathrm{D}_{2}$ $\mathrm{D}_{1}$ $\mathrm{D}_{0}$ |  |
| Graphic (2 colors) |  |  |

MITSUBISHI LSIs
M5C6847P- 1

VIDEO DISPLAY GENERATOR

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | -0.3~7 | V |
| $V_{1}$ | Input voltage | With respect to $\mathrm{V}_{\text {SS }}$ | -0.3-7 | V |
| $V_{0}$ | Output voltage |  | $-0.3 \sim 7$ | V |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 1000 | mW |
| Topr | Operating free-air temperature range |  | 0~70 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-65 \sim 150$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Nom | Max |  |
| $V_{C C}$ | Supply voltage | 4.75 | 5 | 5.25 | V |
| $V_{\text {SS }}$ | Supply voltage |  | 0 |  | V |
| $\mathrm{V}_{1 \mathrm{H}}(\phi)$ | High-level input vol tage, clock | 2.4 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{1 H}$ | High-level input voltage | 2 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $V_{\text {IL }}(\phi)$ | Low-level input voltage, clock | -0.3 |  | 0.4 | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage | $-0.3$ |  | 0.8 | V |

ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| V OH | High-level output voltage, except for $\phi_{\mathrm{A}}, \phi_{\mathrm{B}}, \mathrm{Y}$, and CHB output | $V_{S S}=0 \mathrm{~V}, 1_{O H}=-100 \mu \mathrm{~A}, \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | 2.4 |  |  | V |
| VoL | Low-level output voltage, except for $\phi_{\mathrm{A}}, \phi_{\mathrm{B}}, \mathrm{Y}$ and CHB output | $\mathrm{V}_{S S}=0 \mathrm{~V}, \mathrm{I}_{O L}=1.6 \mathrm{~mA}, \mathrm{C}_{L}=30 \mathrm{pF}$ |  |  | 0.4 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | High-level input current | $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{1}=5.25 \mathrm{~V}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| $1 / 12$ | Low-level output current | $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{1}=0 \mathrm{~V}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| loz | Output floating leak current | $\mathrm{V}_{S S}=0 \mathrm{~V}, \mathrm{~V}_{1}=0.4 \mathrm{~V}, \mathrm{MS}=0.4 \mathrm{~V}$ | $-10$ |  | 10 | $\mu \mathrm{A}$ |
| Icc | Supply current from $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$ |  |  | 150 | mA |
| Ci | Input capacitance | $V_{1}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ |  |  | 10 | pF |
| $\mathrm{C}_{0}$ | Output capacitance |  |  |  | 20 | pF |
| $\mathrm{V}_{\text {CHB }}$ | Chroma bias voltage | $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=200 \mathrm{k} \Omega$ |  | $0.6 \mathrm{~V}_{\mathrm{cc}}$ |  | V |
| $V_{\phi} \mathrm{A}, \mathrm{H}$ | $\phi_{\text {A }}$ chrominance high-level output voltage |  |  | $\begin{array}{\|l\|} \hline \mathrm{V}_{\mathrm{CHB}}+ \\ 0.16 \mathrm{~V}_{\mathrm{OC}} \end{array}$ |  | V |
| $V_{\phi A, M}$ | $\phi_{\text {A }}$ chrominance medium-level output voltage |  |  | $\mathrm{V}_{\text {chi }}$ |  | V |
| $V_{\phi A, L}$ | $\phi_{\text {A }}$ chrominance low-level output voltage |  |  | $\begin{array}{\|l\|} \hline \mathrm{V}_{\mathrm{CHB}}- \\ 0.16 \mathrm{~V}_{\mathrm{CC}} \\ \hline \end{array}$ |  | V |
| $V_{\phi B, H}$ | $\phi_{B}$ chrominance high-level output voltage |  |  | $\begin{array}{\|l\|} \hline \mathrm{V}_{\mathrm{CHB}}+ \\ 0.16 \mathrm{~V}_{\mathrm{CC}} \\ \hline \end{array}$ |  | V |
| $V_{\phi B, M}$ | $\phi_{\mathrm{B}}$ chrominance medium-level output voltage |  |  | $\mathrm{V}_{\mathrm{CHB}}$ |  | V |
| $V_{\phi B, \mathrm{~B}}$ | $\phi_{\mathrm{B}}$ chrominance burst-level output voltage |  |  | VCHB0.08 V CC |  | V |
| $V_{\phi B, L}$ | $\phi_{\mathrm{B}}$ chrominance low-level output voltage |  |  | $\begin{array}{\|l\|} \hline \mathrm{V}_{\mathrm{CHB}}- \\ 0.16 \mathrm{~V}_{\mathrm{CC}} \\ \hline \end{array}$ |  | V |
| VYSYNC | Luminance sync output voltage |  |  | 0.74 Vcc |  | V |
| V YbLANK | Luminance blank output voltage |  |  | 0.85 <br> $V_{Y S Y N C}$ |  | V |
| V YbLACK | Luminance black output voltage |  |  | 0.81 VYSYNG |  | V |
| $V_{Y W}(H)$ | White luminance high-level output voltage |  |  | $\begin{array}{\|c\|} \hline 0.62 \\ \text { VYSYNC } \\ \hline \end{array}$ |  | V |
| VY.W (M) | White luminance medium-level output voltage |  |  | $\begin{array}{\|c\|} 0.69 \\ V_{Y S Y N C} \\ \hline \end{array}$ |  | V |
| $\mathrm{V}_{\mathrm{YW}}(\mathrm{L})$ | White luminance low-level output voltage |  |  | 0.77 VYSYNC |  | V |

TIMING REQUIREMENTS ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$, $\mathrm{V}_{\mathrm{ss}}=0 \mathrm{~V}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{f}_{\mathrm{C}(\phi)}$ | Clock frequency |  | 3.579535 | 3.579545 | 3.579555 | MHz |
| $\mathrm{f}_{\text {DUTY }}$ | Clock duty ratio |  | 45 | 50 | 55 | \% |
| $t_{r}(\phi)$ | Clock rise time |  |  |  | 10 | ns |
| $\mathrm{t}_{\mathrm{f}(\phi)}$ | Clock fall time | . |  |  | 10 | ns |
| $\mathrm{ta}_{\mathbf{a}(A-D) ।}$ | Address access time of display memory | Internal character mode |  |  | 900 | ns |
| $t_{a(A-D) E}$ | Address access time of display memory + Address access time of external character ROM | External character mode |  |  | 900 | ns |

## SWITCHING CHARACTERISTICS

Composite video and chroma ( $\mathrm{Ta}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{W}}$ (YSYNC) | Luminance output synchronization signal pulse width |  |  | 4.89 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{W}}$ (YFP) | Luminance output front pot signal pulse width |  |  | 1.96 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{W}}$ (YHBLANK) | Luminance output horizontal blank signal pulse width |  |  | 11.73 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{r}}$ (YHSYNC) | Luminance output horizontal synchronization signal rise time |  |  |  | 250 | ns |
| $\mathrm{t}_{\mathrm{f}}$ (YHSYNC) | Luminance output horizontal synchronization signal fall time |  |  |  | 250 | ns |
| $\mathrm{t}_{\mathrm{r}}$ (YHBLANK) | Luminance output horizontal blank signal rise time |  |  |  | 340 | ns |
| $\mathrm{t}_{\mathrm{f}}$ (YHBLANK) | Luminance output horizontal blank signal fall time |  |  |  | 340 | ns |

## CHROMA

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\operatorname{tr}_{(\phi A)}$ | $\phi_{A}$ chrominance output rise time |  |  | 60 |  | ns |
| $\mathrm{tf}_{\mathrm{f}}(\phi \mathrm{A})$ | $\phi_{A}$ chrominance output fall time |  |  | 60 |  | ns |
| $\operatorname{tr}(\phi \mathrm{B})$ | $\phi_{\mathrm{B}}$ chrominance output rise time |  |  | 60 |  | ns |
| $\mathrm{t}_{\mathrm{f}}^{(\phi \mathrm{B})}$ | $\phi_{\mathrm{B}}$ chrominance output fall time |  |  | 60 |  | ns |
| $\mathrm{t}_{\text {PHL }}$ (SYNC-BURST) | $\phi$ B chrominance output propagation time after luminance syncronization signal output |  |  | 980 |  | ns |
| $t_{w}$ (BURST) | $\phi_{\mathrm{B}}$ chrominance output burst signal pulse width |  |  | 2.93 |  | $\mu \mathrm{s}$ |
| $\mathrm{tr}_{\text {(BURST) }}$ | $\phi_{\mathrm{B}}$ chrominance output burst signal rise time |  |  | 60 |  | ns |
| $\mathrm{tf}_{\text {(BURST) }}$ | $\phi_{\mathrm{B}}$ chrominance output burst signal fall time |  |  | 60 |  | ns |
| $\mathrm{t}_{\mathrm{PHL}(\mathrm{Y}-\mathrm{CH})}$ | Chrominance propagation time after luminance output |  |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{PLH}(\mathrm{Y}-\mathrm{CH})}$ |  |  |  |  |  |  |

## MISCELLANEOUS

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{t}_{\mathrm{W}}$ (FS) | Field syncronization pulse width |  |  | 2.03 |  | ms |
| $\mathrm{t}_{\mathrm{W}}$ (RP) | Row preset pulse width |  |  | 980 |  | ns |
| $\mathrm{t}_{\text {PHL }}$ (HS-RP) | $\overline{\mathrm{RP}}$ propagation time after $\overline{\mathrm{HS}}$ |  |  | 980 |  | ns |
| $\mathrm{t}_{\mathrm{W} \text { ( } \mathrm{HS} \text { ) }}$ | Horizontal syncronization pulse width |  |  | 4.9 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{CH})$ | Character width |  |  | 1.12 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{w} \text { (DOT) }}$ | Dot width |  |  | 140 |  | ns |

TIMING DIAGRAM
Display memory access


Composite video and chroma


Miscellaneous timing


## DESCRIPTION

The M5G1400P is a serial input/output 1400 -bit electrically erasable and reprogrammable ROM organized as 100 words of 14 bits, and fabricated using MNOS technology. Data and addresses are transferred serially via a one-bit bidirectional bus.

## FEATURES

- Word-by-word electrically alterable
- Non-volatile data storage: 10 years ( min )
- Write/erase time: $20 \mathrm{~ms} /$ word
- Single 35 V power supply
- Number of erase-write cycles: $.10^{5}$ times (min)
- Number of read access unrefreshed:… $10^{6}$ times (min)
- Interchangeable with GI's ER1400 in pin configuration and electrical characteristics


## APPLICATION

- Non-volatile channel memories for electronic tuning systems and field-reprogrammable read-only memory systems


## FUNCTION

The address is designated by two consecutive one-of-tencoded digits. Seven modes-accept address, accept data, shift data output, erase, write, read, and standby-are all selected by a 3 -bit code applied to $\mathrm{C}_{1}, \mathrm{C}_{2}$, and $\mathrm{C}_{3}$. Data is stored by internal negative writing pulses that selectively tunnel charges into the $\mathrm{SiO}_{2}-\mathrm{Si}_{3} \mathrm{~N}_{4}$ interface of the gate insulators of the MNOS memory transistors'.


## BLOCK DIAGRAM



## PIN DESCRIPTION

| Pin | Name |  |
| :--- | :--- | :--- |
| $1 / O$ | $1 / O$ | In the accept address and accept data modes, used for input. <br> In the shift data output mode, used for output. <br> In the standby, read. erase and write modes, this pin is in a floating state. |
| $V_{M}$ | Test | Chip substrate voltage |
| $V_{S S}$ | Power supply voltage | Normally connected to ground. |
| $V_{G G}$ | Clock input | Used for testing purposes only. It should be left unconnected during normal operation. |
| $C_{L K}$ | Mode control input | Ushav. |
| $C_{1}-C_{3}$ | Used to select the operation mode. |  |

## OPERATION MODES

| C1 | C2 | C3 |  |
| :---: | :---: | :--- | :--- |
| H | H | H | Standby mode: The contents of the address registers and the data register remain unchanged. The output buffer is held <br> in the floating state. |
| H | H | L | Not used. |
| H | L | H | Erase mode: The word stored at the addressed location is erased. The data bits after erasing are all low-level. |
| H | L | L | Accept address mode: Data presented at the I/O pin is shifted into the address registers one bit with each clock pulse. The <br> address is designated by two one-of-ten-coded digits. |
| L | H | H | Read mode: The addressed word is read from the memory into the data register. |
| L | H | L | Shift data output mode: The output driver is enabled and the contents of the data register are shifted to the $1 / O$ pin one bit <br> with each clock pulse. |
| L | L | H | Write mode: The data contained in the data register is written into the location designated by the address registers. |
| L | Accept data mode: The data register accepts serial data from the $/ / O$ pin one bit with each clock pulse. The address <br> registers remain unchanged. |  |  |

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{GG}}$ | Supply voltage | With respect to $V_{\text {SS }}$ | $0.3 \sim-40$ | V |
| $V_{1}$ | Input voltage |  | $0.3 \sim-20$ | V |
| $\mathrm{V}_{0}$ | Output voltage |  | 0.3--20 | $\checkmark$ |
| Tstg | Storage temperature range |  | $-65 \sim 150$ | ${ }^{\circ} \mathrm{C}$ |
| Topr | Operating free-air temperature range |  | $-10 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS ( $\mathrm{Ta}=-10-70^{\circ}$. unless otherwise ngted.)


ELECTRICAL CHARACTERISTICS ( $\mathrm{Ta}=-10 \sim 70 \%$, $\mathrm{V}_{G G}=-35 \mathrm{~V} \pm 8 \%$. unless otherwise noted.)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $V_{\text {IH }}$ | High-level input voltage |  | $V_{S S}-1$ |  | $\mathrm{V}_{S S}+0.3$ | V |
| $\mathrm{V}_{\text {IL }}$ | Low-level input voltage |  | $V_{S S}-15$ |  | $\mathrm{V}_{S S}-8$ | V |
| I/L | Low-level input current | $V_{1}=-15 \mathrm{~V}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| Iozl | Off-state output current. low-level voltage applied | $\mathrm{V}_{\mathrm{O}}=-15 \mathrm{~V}$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |
| VOH | High-level output voltage | $1 \mathrm{OH}=-200 \mu \mathrm{~A}$ | $\mathrm{v}_{\mathrm{SS}}-1$ |  |  | V |
| VOL | Low-level output voltage | $10 L=10 \mu \mathrm{~A}$ |  |  | $\mathrm{V}_{\text {SS }}-12$ | $\checkmark$ |
| $I_{\text {GG }}$ | Supply current from $\mathrm{V}_{\mathrm{GG}}$ | $10=0 \mu \mathrm{~A}$ |  | 5.5 | 8.8 | mA |

Note 2: Typical values are at $\mathrm{T}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
TIMING REQUIREMENTS ( $\mathrm{Ta}=-10 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{G G}=-35 \mathrm{~V} \pm 8 \%$, unless otherwise noted.)

| Symbol | Parameter | Alternative symbols | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| $\mathrm{f}(\phi)$ | Clock frequency | $f \phi$ |  | 11.2 | 14 | 16.8 | kHz |
| $D(\phi)$ | Clock duty cycle | D $\phi$ |  | 30 | 50 | 55 | \% |
| tw (w) | Write time | tw |  | 16 | 20 | 24 | ms |
| tw (E) | Erase time | te |  | 16 | 20 | 24 | ms |
| tr, tf | Risetime, fallime | tr, tf |  |  |  | 1 | $\mu \mathrm{s}$ |
| tsu( $\mathrm{c}-\phi$ ) | Control setup time before the fall of the clock pulse | tes |  | 0 |  |  | ns |
| $\operatorname{th}(\phi-\mathrm{c})$ | Control hold time after the rise of the clock pulse | $\mathrm{t}_{\mathrm{CH}}$ |  | 0 |  |  | ns |

SWITCHING CHARACTERISTICS $\left({ }_{(T a}=-10 \sim 70 \mathrm{C}, \mathrm{V}_{G G}=-35 \mathrm{~V} \pm 8 \%\right.$. unless otherwise noted.)

| Symbol | Parameter | Alternative symbols | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| $\mathrm{ta}(\mathrm{c})$ | Read access time | tpw | $C_{L}=\quad \begin{aligned} & V_{O H}=V_{S S}-2 V \\ & V_{O L}=V_{S S}-8 V\end{aligned}$ |  |  | 20 | $\mu \mathrm{s}$ |
| ts | . Unpowered nonvolatile data retention time | Ts | $N \mathrm{EW}=10^{4}, \begin{aligned} & \mathrm{tw}(\mathrm{W})=20 \mathrm{~ms} \\ & \mathrm{tw}(\mathrm{E})=20 \mathrm{~ms}\end{aligned}$ | 10 |  |  | Year |
|  |  | Ts | $N_{E W}=10^{5}, \begin{aligned} & t w(W)=20 \mathrm{~ms} \\ & t w(E)=20 \mathrm{~ms}\end{aligned}$ | 1 |  |  | Year |
| NEW | Number of erase/write cycles | Nw |  | $10^{5}$ |  |  | Times |
| NRA | Number of read access unrefreshed | NRA |  | $10^{6}$ | $10^{9}$ |  | Times |
| tdv | Data valid time | tpw |  |  |  | 20 | $\mu \mathrm{s}$ |

TIMING DIAGRAM
Accept Data Mode


Note 3: The address is designated by two one-of-ten-coded digits. The figure shows designation of the address 99 .

Read Mode


Write Mode


Erase Mode


Shift Data Output Mode


## Accept Data Mode



## DESCRIPTION

The M5L8279P-5 is a programmable keyboard and display interface device that is designed to be used in combination with an 8 -bit microprocessor such as the Mitsubishi MELPS 8 CPUs. This device is fabricated with N -channel silicon-gate technology and is packed in a 40 -pin DIL package. It needs only single 5 V power supply.

## FEATURES

| Parameter | M5L 8279P-5 |
| :--- | :---: |
| Output enable time after read (max) | 200 ns |
| Output enable time after address (max) | 250 ns |
| Clock cycle time (min) | 320 ns |

- Single 5V power supply
- Keyboard mode
- Sensor mode
- Strobed entry mode
- Internally provided key bounce protection circuit
- Programmable debounce time
- 2-key/N-key rollover
- 8-character keyboard FIFO
- Internally contained. $16 \times 8$-bit display RAM
- Programmable right and left entry
- Interchangeable with Intel's 8279/8279-5 in pin configuration and electrical characteristics


## APPLICATIONS

- Microcomputer I/O device
- 64 contact key input device for such items as electronic cash registers
- Dual 8 - or single 16 -alphanumeric display


## PIN CONFIGURATION (TOP VIEW)



## FUNCTION

The total chip, consisting of a keyboard interface and a display interface, can be programmed by eight 8 -bit commands.

The keyboard portion is provided with a 64-bit key debounce buffer and an $8 \times 8$-bit FIFO. It operates in any one of the scanned keyboard mode, scanned sensor mode or strobed entry mode.

The display portion is provided with a $16 \times 8$-bit display RAM that can be organized into a dual $16 \times 4$ configuration. Also, an 8 -digit display configuration is possible by means of programming.


PIN DISCRIPTON

| Pin | Name | Input or <br> output |  |
| :---: | :---: | :---: | :--- |
| $\mathrm{D}_{0} \sim \mathrm{D}_{7}$ | Bidirectional data bus | In/out | All data and commands between the CPU and the chip are transferred through these lines. |
| CLK | Clock input | In | Clock signal from the system which is used to generate internal timing. |

## OPERATION

Of the three operating modes, the keyboard mode is the most common, and allows programmed 2-key lockout and N -key rollover. Encoded timing signals corresponding with key input are stored in the FIFO through the keydebounce logic, and the debouncing time of the key is also programmable. In the sensor mode, the contents of the $8 \times 8$ key contacts are constantly stored in the FIFO/ sensor RAM, generating an interrupt signal to the CPU each time there is a change in the contents. In the strobed entry mode, the CNTL input signal is used as a strobe for storing the 8 return line inputs to the FIFO/sensor RAM.

The display portion is provided with a $16 \times 8$-bit display RAM that can be organized into a dual $16 \times 4$-bit configu-
ration. Also, an 8 -digit display configuration is possible by means of programming. Input to the register can be performed by either left or right entry modes. In the auto increment mode, read and write can be carried out after designating the starting address only.

Both the keyboard and display sections are scanned by common scan timing signals that are derived from the basic clock pulse. This frequency-dividing ratio is changeable by means of programming. There are decode and encode modes for the scanning mode; timing signals that are decoded from the lower 2 bits of the scan counter are output in the decode mode, while the 4-bit binary output from the scan counter is decoded externally in the encode mode.

## COMMAND DESCRIPTION

There are eight commands provided for programming the operating modes of the M5L8279P. These commands are sent on the data bus with the signal $\overline{\mathrm{CS}}$ in low-level and the signal $A_{0}$ in high-level and are stored in the M5L 8279P at the rising edge of the signal $\overline{W R}$.

1. Mode Set Command
MSB . LSB

Code:


DD (Display mode set command)
00 8-8-bit character display-left entry
01 16-8-bit charac̣ter display-left entry ${ }^{1}$
10 8-8-bit character display-right entry
11 16-8-bit character display-right entry
KKK (Keyboard mode set command)
000 Encoded display keyboard mode - 2-key lockout ${ }^{1}$
001 Decoded display keyboard mode - 2-key lockout
010 Encoded display keyboard mode - N-key rollover
011 Decoded display keyboard mode - N-key rollover
100 Encoded display, sensor mode
101 Decoded display, sensor mode
110 Encoded display, strobed entry mode
111 Decoded display, strobed entry mode Note 1 : Default after reset.

## 2. Program Clock Command

| MSB |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code : |  |  |  |  |  |  |  |
|  LSB       <br> 0 0 1 $P$ $P$ $P$ $P$ $P$ |  |  |  |  |  |  |  |

The external clock is divided by the prescaler value PPPPP designated by this command to obtain the basic internal frequency.

When the internal clock is set to 100 kHz , it will give a 5.1 ms keyboard scan time and a 10.3 ms debounce time. The prescale value that can be specified by PPPPP is from 2 to 31. In case PPPPP is 00000 or 00001 , the prescale is set to 2. Default after a reset pulse is 31 , but the prescale value is not cleared by the clear command.

## 3. Read FIFO Command

MSB LSB

Code : | 0 | 1 | 0 | $A I$ | $X$ | $A$ | $A$ | $A$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |$\quad X=$ Don't care

This command is used to specify that the following data readout (CS $\cdot \overline{\mathrm{A}_{0}} \cdot \mathrm{RD}$ ) is from the FIFO. As long as data is to be read from the FIFO, no additional commands are necessary.

AI and AAA are used only in the sensor mode. AAA designates the address of the FIFO to be read, and AI is the auto-increment flag. Turning Al to " 1 " makes the address automatically incremented after the second read operation. This auto-increment bit does not affect the auto-increment of the display RAM.

## 4. Read Display RAM Command <br> 

This command is used to specify that the following data readout (CS $\cdot \overline{\mathrm{A}}_{0} \cdot \mathrm{RD}$ ) is from the display RAM. As long as data is to be read from the display RAM, no additional commands are necessary.

The data AAAA is the value with which the display RAM read/write counter is set, and it specifies the address of the display RAM to be read or written next.

AI is the auto-increment flag. Turning Al to " 1 " makes the address automatically incremented after the second read/write operation. This auto-increment bit does not affect the auto-increment of FIFO readout in the sensor mode.

## 5. Write Display RAM Command



With this command, following display RAM read/write addressing is achieved without changing the data readout source (FIFO or display RAM). Meaning of AI and AAAA are identical with read display RAM command.

## 6. Display Write Inhibit/Blanking Command



The IW is a write inhibit bit to the display RAM that corresponds with the output A or B . Inhibit is activated by turning the IW " 1 ".

The BL is used in blanking the out A or B. Blanking is activated by turning the $B L$ " 1 ". Setting both BL flags makes the signal $\overline{\overline{B D}}$ low so that it can be used in 8 -bit display mode.

Resetting the flags makes all IW and BL turn " 0 ".
7. Clear command

| MBS |  |  |  |  |  |  |  | LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code : | 1 | 1 | 0 | CD | $\mathrm{C}_{\mathrm{D}}$ | $\mathrm{C}_{\mathrm{D}}$ | $\mathrm{C}_{F}$ | $\mathrm{Ca}_{4}$ |

$C_{D}$ : Clears the display RAM.
$C_{D} C_{D} C_{D}$
$0 \times$ X No specific performance
$10 \times$ Entire contents of the display RAM are turned " 0 ".
110 The contents of the display RAM are turned $2 \mathrm{OH}\left(00100000=\mathrm{OA}_{3} \mathrm{OA}_{2} \mathrm{OA}_{1} \mathrm{OA}_{0}\right.$ $\mathrm{OB}_{3} \mathrm{OB}_{2} \mathrm{OB}_{1} \mathrm{OB}_{0}$ ).
111 Entire contents of the display RAM are turned " 1 ".
$C_{F}$ : Clears the status word and resets the interrupt signal (INT).
$C_{A}$ : Clears the display RAM and the status word and resets the interrupt signal (INT).
Clearing condition of the display RAM is determined by the lower 2 bits of the $C_{D}$.

Clearing the display RAM needs a whole display scan cycle and causes the display-unavailable status (DU) in the status word to be " 1 ". The display RAM is not accessible for the duration of a scan cycle (scan time for 16 digits), even if the display mode was in 8 -digit display mode or a decoded mode.

As both $C_{F}$ and $C_{A}$ function to reset the internal keydebounce counter, the key input under counting is ignored, and the internal FIFO counter is reset to make the interrupt signal low-level.
$C_{A}$ resets the internal timing counter, forcing $S_{0} \sim S_{3}$ to start from $\mathrm{S}_{3} \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}=0000$ after the execution of the command.

## 8. End Interrupt/Error Mode Set Command MSB LSB

Code: | 1 | 1 | $I$ | $E$ | $x$ | $X$ | $X$ | $x$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |$\quad X=$ Don't care

In the sensor matrix mode, an interrupt signal is generated at the beginning of the next key scan time to inhibit further writing to the FIFO when there is a change in the sensor switch, but execution of this command makes the interrupt signal released so as to allow writing to the FIFO.

When $E$ is kept in " 0 ", depression of any sensor makes the second highest bit of the status word " 1 ". When $E$ is kept in " 1 ", the status is kept ' 0 " all the time.

When $E$ is programmed to " 1 " in the $N$-key rollover mode, the execution of this command makes the chip operate in special error mode, during which time depression of more than two keys in a key scan time causes an error and sets the second highest bit of the status word " 1 ".

## Status word



NNN: Indicates the number of characters in the FIFO during the keyboard and strobed entry modes.
F: Indicates that the FIFO is filled up with 8 characters.
The number of characters existing in the FIFO ( $0 \sim 8$ characters) can be known by means of the bits NNN and F (FNNN $=0000 \sim$ FNNN $=1000$ ).
U: Underrun error flag
This flag is set when a master CPU tries to read an empty FIFO.
O: Overrun error flag
This flag is set when another character is strobed into a full FIFO.
The bits $U$ and $O$ cannot be cleared by status read. They will be cleared by the clear command.
S/E: Sensor closure/multiple error flag
When "111EXXXX" is executed by turning $E=0$, the bit $S / E$ in the status word is set when there is at least one sensor closure.
When "111EXXXX" is executed by turning $\mathrm{E}=1$ (special error mode), the bit $S / E$ is set when there are more than two key depressions made in a key scan time.
DU: Display unavailable
This flag is set during a whole display scan cycle when a clear display command is executed, and announces that the display RAM is not accessible.
Note: It is necessary to execute the clear command $\left(C_{F}=1\right)$ to reset the underrun, overrun, and special error flags.

## CPU INTERFACE

## 1. Command Write

A command is written on the rising edge of the signal $\overline{W R}$ with $\overline{\mathrm{CS}}$ low and $\mathrm{A}_{0}$ high.

## 2. Data Write

Data is written to the display RAM on the rising edge of the signal $\overline{W R}$ with $\overline{C S}$ and $A_{0}$ low.

The address of the display RAM is also incremented on the rising edge of the signal WR if Al is set for the display RAM.

## 3. Status Read

The status word is read when $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ are low and $\mathrm{A}_{0}$ is high. The status word appears on the data bus as long as the signal $\overline{R D}$ is low.

## 4. Data Read

Data is read from either the FIFO or the display RAM with $\overline{C S}=\overline{R D}=0$ and $A_{0}=1$. The source of the data (FIFO or display RAM) is decided by the latest command (read display or read FIFO). The data read appears on the data bus as long as the signal $\overline{\mathrm{RD}}$ is low.

The trailing edge of the signal $\overline{\mathrm{RD}}$ increments the address of the FIFO or the display RAM when AI is set. After the reset, data will be read from the FIFO, however.

| $\overline{\mathrm{CS}}$ | $\mathrm{A}_{0}$ | $\overline{\mathrm{RD}}$ | $\overline{\mathrm{WR}}$ | Operation |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 1 | 1 | 0 | Command write |
| 0 | 0 | 1 | 0 | Data write |
| 0 | 1 | 0 | 1 | Status read |
| 0 | 0 | 0 | 1 | Data read |
| 1 | $X$ | $X$ | $X$ | No operation |

## KEYBOARD INTERFACE

Keyboard interface is done by the scan timing signals ( $S_{0} \sim S_{3}$ ), the return line inputs $\left(R_{0} \sim R_{7}\right)$, the SHIFT and the CNTRL inputs.

In the decoded mode, the low order of two bits of the internal scan counter are decoded and come out on the timing pins $\left(\mathrm{S}_{0} \sim \mathrm{~S}_{3}\right)$. In the encoded mode, the four binary bits of the scan counter are directly output on the timing pins, thus a 3 -to- 8 decoder must be employed to generate keyboard scan timing.

The return line inputs $\left(R_{0} \sim R_{7}\right)$, the SHIFT and the CNTL inputs are pulled up high by internal pullup transistors until a switch closure pulls one low.

The internal key debounce logic works for a 64-key matrix that is obtained by combining the return line inputs with the scan timing.

For the keyboard interface, M5L8279P-5 has four distinctive modes that allow various kinds of applications. In the following explanation, a "key scan cycle" is the time needed to scan a 64 -key matrix, and a "key debounce cycle" needs a duration of two "key scan" cycles. (In the decoded mode 32 keys, unlike 64 keys in the encoded mode, can be employed for a maximum key matrix due to the limit of timing signals. However, both the key scan cycle and the key debounce cycle are the same as in the encoded mode.)

## 1. 2-Key Lockout (Scanned Keyboard mode)

The detection of a new key closure resets the internal debounce counter and starts counting. At the end of a key debounce cycle, the key is checked and entered into the FIFO if it is still down. An entry in the FIFO sets the IRQ output high. If any other keys are depressed in a key debounce cycle, the internal key debounce counter is reset each time it encounters a new key. Thus only a single-key depression within a key debounce duration is accepted, but all keys are ignored when more than two keys are depressed at the same time.

Example 1: Accepting two successive key depressions


Note 2: $\uparrow$ : Debounce counter reset
$\{$ : Key input
Example 2: Overlapped depression of three keys


Note 3 : Only key 2 is acceptable.

# MITSUBISHI LSIs <br> M5L 8279P-5 

## 2. N-Key Rollover (Scanned Keyboard Mode)

Each key depression is treated independently from all others so as to allow overlapped key depression. Detection of a new key depression makes the internal key debounce counter reset and start to count in a same manner as in the case of 2-key rollover. But, in N-key rollover, other key closures are entirely ignored within a key debounce cycle so that depression of any other keys would not reset the key debounce counter. In this way, overlapped key depression is allowed so as to enable the following key input:


The scanned key input signal does not always reflect the actual key depressing action, as the key matrix is scanned by the timing signal.

With N-key rollover, there is a mode provided with which error is caused when there are more than two key inputs in a key scan cycle, which can be programmed by using the end interrupt/error mode set command. In this mode (special error mode), recognition of the above error sets the IRQ signal to " 1 " and sets the bit $S / E$ in the status word.

In case two key entries are made separately in more than a debounce cycle, there would be no problem, as key depression is clearly identified. And no problem exists for 2-key lockout, as the both keys are recognized invalid.

## Example of error



## 3. Sensor Matrix Mode

The key debounce logic is disabled in this mode. As the image of the sensor switch is kept in the FIFO, any change in this status is reported to the CPU by means of the interrupt signal INT. Although a debounce circuit is not used in this mode, it has an advantage in that the CPU is able to know how long and when the sensor was depressed.

In the sensor matrix mode with the bit $\mathrm{E}=0$ of the end interrupt/error mode set command, the second most significant bit of the status word (S/E bit) is set to " 1 " when any sensor switch is depressed.

## 4. Strobe Mode

The data is entered into the FIFO from the return lines ( $\mathrm{R}_{0} \sim \mathrm{R}_{7}$ ) at the rising edge of a CNTL pulse. The INT goes high while any data exists in the FIFO, in the same manner as in the keyboard mode. The key debounce circuit will not operate.

Formats of data entered into the FIFO in each of the above modes are described in the following:

## Keyboard matrix



## Sensor matrix mode



CNTL AND SHIFT INPUTS ARE IGNORED

## Strobe mode

MSB LSB

| $R_{7}$ | $R_{6}$ | $R_{5}$ | $R_{4}$ | $R_{3}$ | $R_{2}$ | $R_{1}$ | $R_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

CNTL AND SHIFT INPUTS ARE IGNORED

## DISPLAY INTERFACE

The display interface is done by eight display outputs $\left(\mathrm{OA}_{0} \sim \mathrm{OA}_{3}, \mathrm{OB}_{0} \sim \mathrm{OB}_{3}\right)$, a blanking signal ( $\overline{\mathrm{BD}}$ ), and scan timing outputs ( $\mathrm{S}_{0} \sim \mathrm{~S}_{3}$ ).

The relation between the data bus and the display outputs is as shown below

| $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ | $\downarrow$ |
| $\mathrm{OA}_{3}$ | $\mathrm{OA}_{2}$ | $\mathrm{OA}_{1}$ | $\mathrm{OA}_{0}$ | $\mathrm{OB}_{3}$ | $\mathrm{OB}_{2}$ | $\mathrm{OB}_{1}$ | $\mathrm{OB}_{0}$ |

Clearing the display RAM is achieved by the reset signal (9-pin) but requires the execution of the clear command.

The timing diagrams for both the encoded and decoded modes are shown below.

For the encoded mode, a 3-to-8 or 4-to-16 decoder is required, according to whether eight or sixteen digit display used.
(1) Encoded mode

(2) Decoded mode

[^3]

Timing relations of $\mathrm{S}, \overline{\mathrm{BD}}$, and display outputs $\left(\mathrm{OA}_{0} \sim\right.$ $\mathrm{OA}_{3}, \mathrm{OB}_{0} \sim \mathrm{OB}_{3}$ ) are shown below: display RAM after the reset. The values in the slanted areas after reset will go low. In the same manner, the values $\mathrm{OA}_{0} \sim \mathrm{OA}_{3}$ $\mathrm{OB}_{0}-\mathrm{OB}_{3}$ are dependent on the clear command executed last When the both $A$ and $B$ are blanked, the signal $\overline{B D}$ will be in low-level.

Note 5 : Values of the output data shown in the slantd line areas are decided upon the clear command executed last to become the value of the

.

## KEY ENTRY METHODS

## 1. Left Entry

Address O in the display RAM corresponds to the leftmost position ( $\mathrm{S}_{3} \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}=0000$ ) of a display and address 15 (or address 7 in 8-character display) to the rightmost position $\left(\mathrm{S}_{3} \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}=111\right.$ or $\left.\mathrm{S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}=111\right)$. The 17 th (9th) character is entered back into the leftmost position.


Auto-increment mode


2nd entry


Execution of the command 10010101


> ENTER NEXT AT LOCATION 5. AUTO-INCREMENT


4th entry


## 2. Right Entry

The first data is entered in the rightmost position ( $\mathrm{S}_{3} \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}=0000$ in 16-character display) of a display. From the next entry, the display is shifted left one character and the new data is placed in the rightmost position. A display position and a register address as viewed from the CPU change each each time and do not correspond.


Auto-increment mode


2nd entry


Execution of the command 10010101


ENTER NEXT AT LOCATICN 5. AUTO-INCREMENT
3rd entry


4th entry $\quad$| 4 | 5 | 6 | 7 | 0 | 1 | 2 | 3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | 3 | 4 |  | 1 | 2 |  |  |

MITSUBISHI LSIs M5L 8279P-5

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Limits | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $V_{C C}$ | Supply voltage | With respect to VSS | -0.5-7 | V |
| $V_{1}$ | Input voltage |  | $-0.5 \sim 7$ | V |
| $\mathrm{V}_{0}$ | Output voltage |  | -0.5-7 | $\checkmark$ |
| Pd | Maximum power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 1000 | mW |
| Topr | Operating free-air temperature range |  | $0 \sim 70$ | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature range |  | $-60 \sim 150$ | ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS $\left(T_{a}=0 \sim 70^{\circ} \mathrm{C}\right.$. unless otherwise noted.)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Nom | Max |  |
| VCc | Supply voltage | 4.5 | 5 | 5.5 | V |
| $\mathrm{V}_{\text {SS }}$ | Supply voltage |  | 0 |  | V |
| $\mathrm{V}_{\text {IH }}$ (RL) | High-level input voltage, for return line inputs | 2.2 |  |  | V |
| $\mathrm{V}_{1 \mathrm{H}}$ | High-level input voltage, all others | 2 |  |  | V |
| $V_{\text {IL }}$ (RL) | Low-level input voltage, for return line inputs | $V_{S S}-0.5$ |  | 1.4 | V |
| VIL | Low-level input voltage, all others | $\mathrm{V}_{\text {SS }}-0.5$ |  | 0.8 | V |

ELECTRICAL CHARACTERISTICS $\left(T_{a}=0 \sim 70^{\circ} \mathrm{C} \quad \mathrm{V}_{C C}=(\right.$ Note 6$) . \mathrm{V}_{\mathrm{Ss}}=0 \mathrm{~V}$. unless otherwise noted.)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $1 \mathrm{IOH}^{\prime}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| $\mathrm{VOH}(\mathrm{INT})$ | Low-level output voltage, interrupt request output | $\mathrm{IOH}^{\mathrm{O}}=-\mathbf{3 0 0 \mu} \mathrm{A}$ | 3.5 |  |  | V |
| VOL | Low-level output voltage | $1 \mathrm{OL}=2.2 \mathrm{~mA}$ |  |  | 0.45 | $\checkmark$ |
| Icc | Supply current from VCC |  |  |  | 120 | mA |
| l ( RL ) | Input current, return line inputs, shift input and control input | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ |  |  | 10 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{1}=0 \mathrm{~V}$ | $-100$ |  |  | $\mu \mathrm{A}$ |
| 1 | Input current, all others | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}} \sim 0 \mathrm{~V}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| loz | Off-state output current | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }} \sim 0 \mathrm{~V}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{Ci}_{i}$ | Input capacitance | $\mathrm{V}_{1}=\mathrm{V}_{\text {CC }}$ | 5 |  | 10 | pF |
| $\mathrm{Co}_{0}$ | Output capacitance | $V_{O}=V_{C C}$ | 10 |  | 20 | pF |

MITSUBISHI LSIs
M5L 8279P-5

TIMING DIAGRAM
Read Mode


Write Mode


## Clock Input



TIMING REOUIREMENTS $\left(\mathrm{Ta}_{\mathrm{a}}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=(\right.$ Note 6$), \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$. unless otherwise noted.)
Read Cycle

| Symbol | Parameter | Alternative symbol | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| $t_{C(R)}$ | Read cycle time | $\mathrm{t}_{\text {RCY }}$ | (Note 6) | 1000 |  |  | ns |
| $t_{w(R)}$ | Read pulse width | $t_{\text {RR }}$ |  | 250 |  |  | ns |
| $\operatorname{tsu}(A-R)$ | Address setup time before RD | $t_{\text {AR }}$ |  | 0 |  |  | ns |
| $t h(R-A)$ | Address setup time after RD | $t_{\text {RA }}$ |  | 0 |  |  | ns |

## Write Cycle

| Symbol | Parameter | Alternative symbol | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| $t_{w(w)}$ | Write pulse width | tww | (Note 6) | 250 |  |  | ns |
| $t_{\text {su }}(\mathbf{A}-\mathrm{W})$ | Address setup time before WR | ${ }_{\text {t }}^{\text {AW }}$ |  | 0 |  |  | ns |
| $\operatorname{th}(W-A)$ | Address hold time after WR | $t_{\text {WA }}$ |  | 0 |  |  | ns |
| $t_{\text {Su }}(D Q-W)$ | Data input setup time before WR | tow |  | 150 |  |  | ns |
| th( $w-D Q)$ | Data input hold time after WR | two |  | 0 |  |  | ns |

## Other Timings

| Symbol | Parameter | Alternative symbol | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Typ | Max |  |
| $t_{C(\phi)}$ | Clock cycle time | $\mathrm{t}_{\mathrm{CY}}$ | (Note 6) | 320 |  |  | ns |
| $t_{W}(\phi)$ | Clock pulse width | $\mathrm{t}_{\phi} \mathrm{W}$ |  | 120 |  |  | ns |

For an internal clock frequency of 100 kHz

- Key scan cycle time:
~ 5.1 ms
- Single digit display time: $490 \mu \mathrm{~s}$
- Key debounce cycle time:
$\sim 10.3 \mathrm{~ms}$
- Blanking time: $150 \mu \mathrm{~s}$
- Single-key scan time: $80 \mu \mathrm{~s}$
- Display scan time:
$\sim 10.3 \mathrm{~ms}$

Note 6 : Test conditions: Input pulse level: $0.45 \sim 2.4 \mathrm{~V}$

High-level input reference level:
2 V Input pulse rise time:

20 ns input pulse fall time:

20ns
Low-level input reference level: 0.8 V

SWITCHING CHARACTERISTICS $\left(T_{a}=0 \sim 70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=(\right.$ Note 1$), \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$, unless otherwise noted.)

| Symbol | Parameter | Alternative | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | symbol |  | Min | Typ | Max |  |
| tPZV(R-DQ) | Output enable time after read | $t_{R D}$ | (Note 7) |  |  | 200 | ns |
| $t_{P Z V}(A-D Q)$ | Output enable time after address | $t_{\text {AD }}$ |  |  |  | 250 | ns |
| $t_{P \vee Z}(R-D Q)$ | Output disable time after read | $\mathrm{t}_{\mathrm{DF}}$ |  | 10 |  | 100 | ns |

Note 7 : Test conditions
Input pulse level: Input pulse rise time Input pulse fall time: $\quad 20 \mathrm{~ns}$
High-level input reference voltage: 2 V

Low-level input reference voltage: 0.8 V High-level output reference voltage: 2 V Low-level output reference voltage: 0.8 V $C_{L}=150 \mathrm{pF}$

## APPLICATION EXAMPLE



Note 8 When using an 8-bit character display of more than 9 digits for the decoder display, it is necessary to provide a separate decoder (for example $4 \rightarrow 10$ decoder, $4 \rightarrow 16$ decoder) and key scan $3 \rightarrow 8$ decoder. Only $\mathrm{S}_{0}, \mathrm{~S}_{1}$ and $\mathrm{S}_{2}$ may be used as inputs to the key scan $3 \rightarrow 8$ decoder.
9. Don't drive the keyboard decoder with the MSB of the scan line.
-

## JAPAN

Electronics Marketing Division Mitsubishi Electric Corporation 2-3, Marunouchi 2-chome
Chiyoda-ku, Tokyo 100, Japan
Telex
24532 MELCO J
Telephone: (03) 218-3473
(03) 218-3499

## HONG KONG

Ryoden Electric Engineering Co., Ltd.
22nd fl., Leighton Centre
77, Leighton Road
Causeway Bay, Hong Kong
Telex: 73411 RYODEN HX
Telephone: (5) 790-7021
TAIWAN
Mitsubishi Electric Corporation
Taipei Representative Office
Room 1303, 13th fl., Huei Fong Bldg.
27, Sec. 3, Chung Shan N. Road
Taipei, R.O.C.
Telex: 11211 MITSUBISHI
Telephone: (597) 3111
U.S.A.

Mitsubishi Electronics America, Inc.
1230 Oakmead Parkway
Suite 206 Sunnyvale CA 94086 U.S.A.
Telex: 172296 MELA SUVL
Telephone: (408) 730-5900
Mitsubishi Electronics America, Inc. 2200 West Artesia Blvd.
Compton CA 90220, U.S.A.
Telex: 698246 MELA
Telephone: (213) 979-6055
Mitsubishi Electronics America, Inc. 200 Unicorn Park Drive
Woburn, MA 01801, U.S.A.
Telex: 951796 MELASB WOBN
Telephone: (617) 938-1220
WEST GERMANY
Mitsubishi Electric Europe GmbH
Brandenburger Str. 40
4030 Ratingen, West Germany
Telex: 8585070 MED D
Telephone: (02102)4860
U.K.

Mitsubishi Electric (U.K.) Ltd.
Polycherome House Sandown Road
Watford, Hearts, U.K.
Telex: 927908
Telephone: (923) 37334

## AUSTRALIA

Melco Australia Pty. Ltd.
33rd Level, Australia Square,
Sydney, N.S.W., 2000, Australia
P.O. Box H129, Australia Square

Telex: MESYO AA 26614
Telephone: (232) 6277

MEMO

MITSUBISH
ELECTRIC

MEMO ELECTRIC

MEMO

MITSUBISH ELECTRIC

## 1982 MISUBISHI DATA BOOK VIDEO


[^0]:    * $S_{1}$ through $S_{6}$ are switched and all channels 1, 2, 3, 4 tested.

[^1]:    $* S_{1}$ through $S_{6}$ are switched and all channels $1,2,3,4$ tested.

[^2]:    MITSUBISHI
    ELECTRIC

[^3]:    Note 4: Here $\mathrm{P}_{\mathrm{w}}$ is $640 \mu$ s if the internal clock frequency is set to 100 kHz .

