

DEVICES INCORPORATED

## Fast CMOS <br> Data Book

July 1990


# DEVICES INCORPORATED 

## Fast CMOS

Data Book

## July 1990

Corporate Headquarters:
628 East Evelyn Avenue
Sunnyvale, California 94086
(408) 720-8630 FAX (408) 733-7690

Copyright © 1990, Logic Devices Incorporated

Logic Devices Incorporated reserves the right to make changes to its products or specifications at any time, without notice, in order to supply the best possible product.

Logic Devices Incorporated cannot assume responsibility for the use of any circuitry described other than the circuitry embodied in a Logic Devices product.

No license is hereby granted or implied under any patent, patent rights, or other rights of Logic Devices Incorporated.

Logic Devices products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such use is executed between the customer and Logic Devices prior to such use. Life support devices or systems are those which are intended for surgical implantation into the body, or which support or sustain life and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Auto-Powerdown ${ }^{T M}$ and $3-V^{\mathrm{TM}}$ are trademarks of Logic Devices Incorporated.
Copyright © 1990 Logic Devices Incorporated
Published July 1990
Product Catalog No. LPDB90-07-20M

Printed in U. S. A

## Ordering Information

## Memory Products

FIFO Memory Products

## Memory Modules

## Logic Products

Peripheral Products

## Quality and Reliability

## Technology and Design Features

Packaging
Application Notes

## Technical Articles

## Sales Offices

## Introduction

Logic Devices Incorporated continues its commitment to provide our customers with the highest performance products available without abandoning our dedication to improving price/performance and quality. To do this, we bring to bear submicron CMOS technology on a par with the most advanced production processes in the world. By coupling this technology with our crack engineering design teams, we offer the fastest devices available. Logic Devices' product diversification remains at the forefront of our ability to supply total solutions with high performance logic products, peripheral and memory products.

We proudly present this new edition of the Logic Devices Product Catalog containing our full line of some 84 products, nearly doublelasts year's offering. LogicDevices' products bring new levels of performance to a wide range of application environments, including generalpurpose computing, DSP and image processing, computer peripherals, and embedded control. We' ve worked hard to revise and reformat the data sheets in this year's catalog to ease your design effort and assist in your navigation of the device/package/temperature/speed maze.

Section 2,Memory Products, features thelatest speed upgrades of our high-speed 16K and 64 K -bit SRAM families. Also we're pleased to introduce our new 256 K -bit SRAM family boasting the fastest access speeds available anywhere.

Section 3, FIFOMemory Products, details thelatest augmentation of our productline. This family of FIFOs offers a wide range of widths, depths and status information. Plus, they're designed for expandability.

Section 4, Memory Modules, gathers together Logic Devices' offerings to solve high-speed/high-density memory problems.

Section 5, Logic Products, gives a roll call of our standard high-speed families of multipliers, multiplier/accumulators, ALUs, and pipeline registers including the latest speed enhancements and more than few new devices to help fill your design needs.

Background and referenceinformation on the topics of Quality \& Reliability, Latchup, ESD Protection, and Power Dissipation are supplied in Sections $7 \& 8$. Packaging information, including a detailed discussion of thermal considerations, can be found in Section 9. Application Notes and Technical Articlereprints resideinSections $10 \& 11$, respectively, and feature solutions to typical design problems.

Lastly, if further information is required, please contact your local Logic Devices sales office. Logic Devices locations worldwide are listed in Section 12, conveniently located at the end of this catalog.

## Table of Contents

1. ORDERING INFORMATION
Commercial and Military Products ..... 1-1
2. MEMORY PRODUCTS
Package Availability Guide ..... 2-3
16K RAMs Product Selection Guide/Competitive Cross Reference ..... 2-4
64K RAMs Product Selection Guide/Competitive Cross Reference ..... 2-5
256K RAMs Product Selection Guide/Competitive Cross Reference ..... 2-6
Special Architecture RAMs Product Selection Guide/Competitive Cross Reference ..... 2-7
Radiation-Hard RAMs Product Selection Guide ..... 2-7
Typical AC and DC Characteristic Curves ..... 2-8
16K Static RAM Products
L7C167 $16 \mathrm{~K} \times 1$, Separate I/O ..... 2-13
L7C168 $4 \mathrm{~K} \times 4$, Common I/O ..... 2-19
L7C170 $4 \mathrm{~K} \times 4$, Common I/O, + Output Enable ..... 2-19
L7C171 $4 \mathrm{~K} \times 4$, Separate I/O, Transparent Write ..... 2-27
L7C172 $4 \mathrm{~K} \times 4$, Separate I/O, High Impedance Write ..... 2-27
L6116 $2 \mathrm{~K} \times 8$, Common I/O, + Output Enable ..... 2-33
L6116L $2 \mathrm{~K} \times 8$, Common I/O, + Output Enable (Low Power) ..... 2-33
64 K Static RAM Products
L7C187 $64 \mathrm{~K} \times 1$, Separate I/O ..... 2-41
L7C164 $16 \mathrm{~K} \times 4$, Common I/O, 1 Chip Enable ..... 2-47
L7C165 $16 \mathrm{~K} \times 4$, Common I/O, 2 Chip Enables, + Output Enable ..... 2-47
L7C166 $16 \mathrm{~K} \times 4$, Common I/O, 1 Chip Enable, + Output Enable ..... 2-47
L7C161 $16 \mathrm{~K} \times 4$, Separate I/O, Transparent Write ..... 2-55
L7C162 $16 \mathrm{~K} \times 4$, Separate I/O, High Impedance Write ..... 2-55
L7C185 $8 \mathrm{~K} \times 8$, Common I/O ..... 2-61
L7CL185 $8 \mathrm{~K} \times 8$, Common I/O (Low Power) ..... 2-61
256K Static RAM Products
L7C197 $256 \mathrm{~K} \times 1$, Separate I/O ..... 2-69
L7C194 $64 \mathrm{~K} \times 4$, Common I/O, 1 Chip Enable ..... 2-75
L7C195 $64 \mathrm{~K} \times 4$, Common I/O, 1 Chip Enable, + Output Enable ..... 2-75
L7C196 $64 \mathrm{~K} \times 4$, Common I/O, 2 Chip Enables, + Output Enable ..... 2-75
L7C191 $64 \mathrm{~K} \times 4$, Separate I/O, Transparent Write ..... 2-83
L7C192 $64 \mathrm{~K} \times 4$, Separate I/O, High Impedance Write ..... 2-83
L7C199 $32 \mathrm{~K} \times 8$, Common I/O ..... 2-89
L7CL199 $32 \mathrm{~K} \times 8$, Common I/O (Low Power) ..... 2-89
Special Architecture Static RAM Products
L7C180 $4 \mathrm{~K} \times 4$, Cache-Tag with Tag Comparison Logic (Totem Pole MATCH Output) ..... 2-97
L7C181 $4 \mathrm{~K} \times 4$, Cache-Tag with Tag Comparison Logic (Open Drain MATCH Output) ..... 2-97
L7C174 $8 \mathrm{~K} \times 8$, Cache-Tag with Tag Comparison Logic ..... 2-105
L7C186 $8 \mathrm{~K} \times 8$, Cache-Tag with High Speed Flash Clear ..... 2-113
L7CL186 $8 \mathrm{~K} \times 8$, Cache-Tag with High Speed Flash Clear (Low Power) ..... 2-113
L7C183 $2 \times 4 \mathrm{~K} \times 16$, Cache-Data, Fast A12 Access, Two-Way Set Associative or Direct Map ..... 2-121
L7C184 $2 \times 4 \mathrm{~K} \times 16$, Cache-Data, Two-Way Set Associative or Direct Map ..... 2-121
Radiation-Hard Static RAM Products
L7CX187 $64 \mathrm{~K} \times 1$ Radiation-Hard ..... 2-131
L7CX197 256K × 1 Radiation-Hard ..... 2-139
3. FIFO MEMORY PRODUCTS
Package Availability Guide ..... 3-2
Product Selection Guide ..... 3-3
Competitive Cross Reference ..... 3-3
L8C200 $256 \times 9$-bit ..... 3-5
L8C201 $512 \times 9$-bit ..... 3-5
L8C202 $1 \mathrm{~K} \times 9$-bit ..... 3-5
L8C203 $2 \mathrm{~K} \times 9$-bit ..... 3-5
L8C204 $4 \mathrm{~K} \times 9$-bit ..... 3-5
L8C2011 $512 \times 9$-bit with Flags + OE ..... 3-17
L8C2021 $1 \mathrm{~K} \times 9$-bit with Flags + OE ..... 3-17
L8C2031 $2 \mathrm{~K} \times 9$-bit with Flags + OE ..... 3-17
L8C2041 $4 \mathrm{~K} \times 9$-bit with Flags + OE ..... 3-17
L8C401 $64 \times 4$-bit without OE ..... 3-29
L8C402 $64 \times 5$-bit without OE ..... 3-29
L8C403 $64 \times 4$-bit with OE ..... 3-29
L8C404 $64 \times 5$-bit with OE ..... 3-29
L8C413 $\quad 64 \times 5$-bit with Flags + OE ..... 3-39
L8C408 $\quad 64 \times 8$-bit with Flags + OE ..... 3-49
L8C409 $\quad 64 \times 9$-bit with Flags + OE ..... 3-49
4. MEMORY MODULE PRODUCTS
Product Selection Guide ..... 4-3
Competitive Cross Reference ..... 4-3
LMM456 256 K Static RAM Module ( $64 \mathrm{~K} \times 4$-bit) ..... 4-5
LMM624 1 Megabit Static RAM Module ( $256 \mathrm{~K} \times 4$-bit, $128 \mathrm{~K} \times 8$-bit, $64 \mathrm{~K} \times 16$-bit) ..... 4-11
LMM824 1 Megabit Static RAM Module, Monolithic Pinout + OE ( $128 \mathrm{~K} \times 8$-bit) ..... 4-17
LMM4016 4 Megabit Static RAM Module ( $256 \mathrm{~K} \times 16$-bit) ..... 4-23
5. LOGIC PRODUCTS
Product Selection Guide ..... 5-3
Competitive Cross Reference ..... 5-5
Multipliers
LMU08 $8 \times 8$ Signed ..... 5-7
LMU8U $\quad 8 \times 8$ Unsigned ..... 5-7
LMU557 $8 \times 8$ Latched Output ..... 5-15
LMU558 $\quad 8 \times 8$ Unregistered ..... 5-15
LMU12 $12 \times 12$ ..... 5-21
LMU112 $12 \times 12$ Reduced Pinout ..... 5-27
LMU16 $16 \times 16$ ..... 5-33
LMU216 $16 \times 16$ Surface Mount ..... 5-33
LMU17 $16 \times 16$ Microprogrammable ..... 5-41
LUM217 $16 \times 16$ Surface Mount ..... 5-41
LMU18 $16 \times 16 / 32$ Outputs ..... 5-49
Multiplier-Accumulator
LMA1009 $12 \times 12$ ..... 5-55
LMA2009 $12 \times 12$ Surface Mount ..... 5-55
LMA1010 $16 \times 16$ ..... 5-63
LMA2010 $16 \times 16$ Surface Mount ..... 5-63
Multiplier-Summer
LMS12 $\quad 12 \times 12+26$ FIR ..... 5-71
Pipeline Registers
L29C520 $4 \times 8$-bit, Variable Delay, 1-4 Stages ..... 5-79
L29C521 $4 \times 8$-bit, Variable Delay, 1-4 Stages ..... 5-79
LPR520 $4 \times 16$-bit, Variable Delay, $1-4$ Stages ..... 5-85
LPR521 $4 \times 16$-bit, Variable Delay, $1-4$ Stages ..... 5-85
L29C524 $\quad 14 \times 8$-bit, Variable Delay, 0-14 Stages ..... 5-91
L29C525 $16 \times 8$-bit, Variable Delay, $1-16$ Stages ..... 5-91
L10C11 $18 \times 8$-bit, Variable Delay, 3-18 Stages ..... 5-97
L29C818 8-bit Serial Scan Shadow Register ..... 5-103
Register Files LRF07 $8 \times 8,3$ Independent Port ..... 5-113
Arithmetic Logic Units
L4C381 16-bit Add/Sub ..... 5-119
L29C101 16-bit Slice, Quad 2901 ..... 5-129
Special Arithmetic Functions
LSH32 32-bit Barrel Shifter ..... 5-141
LSH33 32-bit Barrel Shifter with Registers ..... 5-151
L10C23 $\quad 64 \times 1$ Digital Correlator ..... 5-159
6. PERIPHERAL PRODUCTS
Production Selection/Cross Reference Guide ..... 6-3
L5380 SCSI Controller ..... 6-5
L53C80 SCSI Controller ..... 6-5
7. QUALITY AND RELIABILITY
Overview ..... 7-3
Samples ..... 74
Reliability Manual ..... 7-5
Assembly Flows ..... 7-11
Commercial Plastic ..... 7-12
Commercial Hermetic ..... 7-14
High Reliability ..... 7-16
MIL-STD-883 ..... 7-18
MIL-STD-883 Test flows ..... 7-23
8. TECHNOLOGY AND DESIGN FEATURES
Latchup and ESD Protection ..... 8-3
Power Dissipation in Logic Devices Products ..... 8-7
9. PACKAGING
Product Marking Guide ..... 9-3
Mechanical Data ..... 9-7
Thermal Considerations ..... 9-35
10. APPLICATION NOTES
"Real-Time Digital Image Transformation" ..... 10-3
"Ultra-High Performance FFT Using DSP Designer Chips" ..... 10-13
11. TECHNICAL ARTICLES
"Minimize Parasitic Problems in High-Speed Digital Systems" ..... 11-3
12. SALES OFFICES ..... 12-2

## Table of Contents by Part Number

L10C11 $18 \times 8$-bit, Variable Delay, 3-18 Stages Pipeline Register ..... 5-97
L10C23 $\quad 64 \times 1$ Digital Correlator ..... 5-159
L29C101 16-bit ALU Slice, Quad 2901 ..... 5-129
L29C520 $4 \times 8$-bit, Variable Delay, 1-4 Stages Pipeline Register ..... 5-79
L29C521 $4 \times 8$-bit, Variable Delay, 1-4 Stages Pipeline Register ..... 5-79
L29C524 $14 \times 8$-bit, Variable Delay, 0-14 Stages Pipeline Register ..... 5-91
L29C525 $16 \times 8$-bit, Variable Delay, 1-16 Stages Pipeline Register ..... 5-91
L29C818 8-bit Serial Scan Shadow Register ..... 5-103
L4C381 16-bit Cascadable ALU ..... 5-119
L53C80 SCSI Controller ..... 6-5
L5380 SCSI Controller ..... 6-5
L6116 $2 \mathrm{~K} \times 8$, Common I/O, + Output Enable Static RAM ..... 2-33
L6116L $2 \mathrm{~K} \times 8$, Common I/O, + Output Enable (Low Power) Static RAM ..... 2-33
L7C161 $16 \mathrm{~K} \times 4$, Separate I/O, Transparent Write Static RAM ..... 2-55
L7C162 $16 \mathrm{~K} \times 4$, Separate I/O, High Impedance Write Static RAM ..... 2-55
L7C164 $16 \mathrm{~K} \times 4$, Common I/O, 1 Chip Enable Static RAM ..... 2-47
L7C165 16K $\times 4$, Common I/O, 2 Chip Enables, + Output Enable Static RAM ..... 2-47
L7C166 $16 \mathrm{~K} \times 4$, Common I/O, 1 Chip Enable, + Output Enable Static RAM ..... 2-47
L7C167 $16 \mathrm{~K} \times 1$, Separate I/O Static RAM ..... 2-13
L7C168 $4 \mathrm{~K} \times 4$, Common I/O Static RAM ..... 2-19
L7C170 $4 \mathrm{~K} \times 4$, Common I/O, + Output Enable Static RAM ..... 2-19
L7C171 $4 \mathrm{~K} \times 4$, Separate I/O, Transparent Write Static RAM ..... 2-27
L7C172 $4 \mathrm{~K} \times 4$, Separate I/O, High Impedance Write Static RAM ..... 2-27
L7C174 $8 \mathrm{~K} \times 8$, Cache-Tag with Tag Comparison Logic Static RAM ..... 2-105
L7C180 $4 \mathrm{~K} \times 4$, Cache-Tag with Tag Comparison Logic (Totem Pole MATCH Output) Static RAM ..... 2-97
L7C181 $4 \mathrm{~K} \times 4$, Cache-Tag with Tag Comparison Logic (Open Drain MATCH Output) Static RAM ..... 2-97
L7C183 $2 \times 4 \mathrm{~K} \times 16$, Cache-Data, Fast A12 Access, Two-Way Set Associative or Direct Map Static RAM ..... 2-121
L7C184 $2 \times 4 \mathrm{~K} \times 16$, Cache-Data, Two-Way Set Associative or Direct Map Static RAM ..... 2-121
L7C185 $\quad 8 \mathrm{~K} \times 8$, Common I/O Static RAM ..... 2-61
L7CL185 $8 \mathrm{~K} \times 8$, Common I/O (Low Power) Static RAM ..... 2-61
L7C186 $\quad 8 \mathrm{~K} \times 8$, Cache-Tag with High Speed Flash Clear Static RAM ..... 2-113
L7CL186 $8 \mathrm{~K} \times 8$, Cache-Tag with High Speed Flash Clear (Low Power) Static RAM ..... 2-113
L7C187 $\quad 64 \mathrm{~K} \times 1$, Separate I/O Static RAM ..... 2-41
L7C191 $64 \mathrm{~K} \times 4$, Separate I/O, Transparent Write Static RAM ..... 2-83
L7C192 $64 \mathrm{~K} \times 4$, Separate I/O, High Impedance Write Static RAM ..... 2-83
L7C194 $64 \mathrm{~K} \times 4$, Common I/O, 1 Chip Enable Static RAM ..... 2-75
L7C195 $64 \mathrm{~K} \times 4$, Common I/O, 1 Chip Enable, + Output Enable Static RAM. ..... 2-75
L7C196 $64 \mathrm{~K} \times 4$, Common I/O, 2 Chip Enables, + Output Enable Static RAM ..... 2-75
L7C197 $\quad 256 \mathrm{~K} \times 1$, Separate I/O Static RAM ..... 2-69
L7C199 $32 \mathrm{~K} \times 8$, Common I/O Static RAM ..... 2-89
L7CL199 $32 \mathrm{~K} \times 8$, Common I/O (Low Power) Static RAM ..... 2-89
L7CX187 $64 \mathrm{~K} \times 1$ Radiation-Hard Static RAM ..... 2-131
L7CX197 $256 \mathrm{~K} \times 1$ Radiation-Hard Static RAM ..... 2-139
L8C200 $256 \times 9$-bit FIFO ..... 3-5
L8C201 $512 \times 9$-bit FIFO ..... 3-5
L8C202 $1 \mathrm{~K} \times 9$-bit FIFO ..... 3-5
L8C203 $2 \mathrm{~K} \times 9$-bit FIFO ..... 3-5
L8C204 $4 \mathrm{~K} \times 9$-bit FIFO ..... 3-5
L8C401 $64 \times 4$-bit without OE FIFO ..... 3-29
L8C402 $64 \times 5$-bit without OE FIFO ..... 3-29
L8C403 $64 \times 4$-bit with OE FIFO ..... 3-29

DEVICES INCORPORATED
L8C404 $\quad 64 \times 5$-bit with OE FIFO ..... 3-29
L8C408 $\quad 64 \times 8$-bit with Flags + OE FIFO ..... 3-49
L8C409 $\quad 64 \times 9$-bit with Flags + OE FIFO ..... 3-49
L8C413 $\quad 64 \times 5$-bit with Flags + OE FIFO ..... 3-39
L8C2011 $512 \times 9$-bit with Flags + OE FIFO ..... 3-17
L8C2021 $1 \mathrm{~K} \times 9$-bit with Flags + OE FIFO ..... 3-17
L8C2031 $2 \mathrm{~K} \times 9$-bit with Flags + OE FIFO ..... 3-17
L8C2041 $4 \mathrm{~K} \times 9$-bit with Flags + OE FIFO ..... 3-17
LMA1009 $12 \times 12$ Multiplier-Accumulator ..... 5-55
LMA1010 $16 \times 16$ Multiplier-Accumulator ..... 5-63
LMA2009 $12 \times 12$ Surface Mount Multiplier-Accumulator ..... 5-55
LMA2010 $16 \times 16$ Surface Mount Multiplier-Accumulator ..... 5-63
LMM456 256 K Static RAM Module ( $64 \mathrm{~K} \times 4$-bit) ..... 4-5
LMM624 1 Megabit Static RAM Module ( $256 \mathrm{~K} \times 4$-bit, $128 \mathrm{~K} \times 8$-bit, $64 \mathrm{~K} \times 16$-bit) ..... 4-11
LMM824 1 Megabit Static RAM Module, Monolithic Pinout + OE ( $128 \mathrm{~K} \times 8$-bit) ..... 4-17
LMM4016 4 Megabit Static RAM Module ( $256 \mathrm{~K} \times 16$-bit) ..... 4-23
LMS12 $\quad 12 \times 12+26$ FIR Multiplier-Summer ..... 5-71
LMU08 $8 \times 8$ Signed Multiplier ..... 5-7
LMU8U $8 \times 8$ Unsigned Multiplier ..... 5-7
LMU12 $12 \times 12$ Multiplier ..... 5-21
LMU16 $16 \times 16$ Multiplier ..... 5-33
LMU17 $16 \times 16$ Microprogrammable Multiplier . ..... 5-41
LMU18 $16 \times 16 / 32$ Outputs Multiplier ..... 5-49
LMU112 $12 \times 12$ Reduced Pinout Multiplier ..... 5-27
LMU216 $16 \times 16$ Surface Mount Multiplier ..... 5-33
LMU217 $16 \times 16$ Surface Mount Multiplier ..... 5-41
LMU557 $8 \times 8$ Latched Output Multiplier ..... 5-15
LMU558 $8 \times 8$ Unregistered Multiplier ..... 5-15
LPR520 $4 \times 16$-bit, Variable Delay, 1-4 Stages Pipeline Register ..... 5-85
LPR521 $4 \times 16$-bit, Variable Delay, 1-4 Stages Pipeline Register ..... 5-85
LRF07 $8 \times 8,3$ Independent Port Register File ..... 5-113
LSH32 32-bit Barrel Shifter ..... 5-141
LSH33 32-bit Barrel Shifter with Registers ..... 5-151

## Ordering Information

Memory Products
FIFO Memory Products
Memory Modules
Logic Products
Peripheral Products
Quality and Reliability
Technology and Design Features
Packaging
Application Notes
Technical Articles
Sales Offices

DEVICES INCORPORATED

## Part Numbering System

## To construct a valid part number:

In order to construct a valid Logic Devices part number, begin with the generic number obtained from the datasheet header or the product selection guide. To this number, append three characters from the tables below indicating the desired package code, temperature range, and screening. Finally, append zero, one, or two digits indicating the performance grade desired. Most devices are offered in several speed grades with the part number suffix indicating a critical path delay in nanoseconds.

## For more information on available part numbers:

All products are not offered with all combinations of package style, temperature range, and screening. The Ordering Information table on the last page of each product datasheet indicates explicitly all valid combinations of package, temperature, screening, and performance codes for a given product.

## For more information on package options:

Also given in the Ordering Information tables in each product datasheet are the Logic Devices package codes. These are two character codes consisting of a letter designating a package type, and a number distinguishing the individual package drawing. Drawings giving detailed dimensions and tolerances for each package code can be found in the Mechanical Data section of this catalog. For example, the LMA1010DMB55 given below refers to a "D" or sidebraze, hermetic DIP package. The LMA1010/2010 datasheet indicates that the actual package used is D6. In the Mechanical Data section package type D6 is seen to be a 64 -pin, cavity-down, sidebraze, hermetic DIP.



Pinout number and package width.

Package pinout drawing.

Package illustration.

Package type.

Mechanical drawing code (see Section 9 for specific package specifications)


DEVICES INCORPORATED

## Ordering Information

## Memory Products

FIFO Memory Products
Memory Modules
Logic Products
Peripheral Products
Quality and Reliability
Technology and Design Features
Packaging
Application Notes
Technical Articles
Sales Offices

DEVICES INCORPORATED

## Contents

Package Availability Guide ..... 2-3
16K RAMs Product Selection Guide/Competitive Cross Reference ..... 2-4
64K RAMs Product Selection Guide/Competitive Cross Reference ..... 2-5
256K RAMs Product Selection Guide/Competitive Cross Reference ..... 2-6
Special Architecture RAMs Product Selection Guide/Competitive Cross Reference ..... 2-7
Radiation-Hard RAMs Product Selection Guide ..... 2-7
Typical AC and DC Characteristic Curves 16K and 64K RAMs ..... 2-8
Typical AC and DC Characteristic Curves 256K RAMs ..... 2-10
16K Static RAM Products
L7C167 $16 \mathrm{~K} \times 1$, Separate I/O ..... 2-13
L7C168 $4 \mathrm{~K} \times 4$, Common I/O ..... 2-19
L7C170 $4 \mathrm{~K} \times 4$, Common I/O, + Output Enable ..... 2-19
L7C171 $4 \mathrm{~K} \times 4$, Separate I/O, Transparent Write ..... 2-27
L7C172 $4 \mathrm{~K} \times 4$, Separate I/O, High Impedance Write ..... 2-27
L6116 $2 \mathrm{~K} \times 8$, Common I/O, + Output Enable ..... 2-33
L6116L $2 \mathrm{~K} \times 8$, Common I/O, + Output Enable (Low Power) ..... 2-33
64K Static RAM Products
L7C187 $64 \mathrm{~K} \times 1$, Separate I/O ..... 2-41
L7C164 $16 \mathrm{~K} \times 4$, Common I/O, 1 Chip Enable ..... 2-47
L7C165 $16 \mathrm{~K} \times 4$, Common I/O, 2 Chip Enables, + Output Enable ..... 2-47
L7C166 $16 \mathrm{~K} \times 4$, Common I/O, 1 Chip Enable, + Output Enable ..... 2-47
L7C161 $16 \mathrm{~K} \times 4$, Separate I/O, Transparent Write. ..... 2-55
L7C162 $16 \mathrm{~K} \times 4$, Separate I/O, High Impedance Write ..... 2-55
L7C185 $8 \mathrm{~K} \times 8$, Common I/O ..... 2-61
L7CL185 $8 \mathrm{~K} \times 8$, Common I/O (Low Power) ..... 2-61
256K Static RAM Products
L7C197 $256 \mathrm{~K} \times 1$, Separate I/O ..... 2-69
L7C194 $64 \mathrm{~K} \times 4$, Common I/O, 1 Chip Enable ..... 2-75
L7C195 $64 \mathrm{~K} \times 4$, Common I/O, 1 Chip Enable, + Output Enable ..... 2-75
L7C196 $64 \mathrm{~K} \times 4$, Common I/O, 2 Chip Enables, + Output Enable ..... 2-75
L7C191 $64 \mathrm{~K} \times 4$, Separate I/O, Transparent Write ..... 2-83
L7C192 $64 \mathrm{~K} \times 4$, Separate I/O, High Impedance Write ..... 2-83
L7C199 $32 \mathrm{~K} \times 8$, Common I/O ..... 2-89
L7CL199 $32 \mathrm{~K} \times 8$, Common I/O (Low Power) ..... 2-89
Special Architecture Static RAM Products
L7C180 $4 \mathrm{~K} \times 4$, Cache-Tag with Tag Comparison Logic (Totem Pole MATCH Output) ..... 2-97
L7C181 $4 \mathrm{~K} \times 4$, Cache-Tag with Tag Comparison Logic (Open Drain MATCH Output) ..... 2-97
L7C174 $8 \mathrm{~K} \times 8$, Cache-Tag with Tag Comparison Logic ..... 2-105
L7C186 $8 \mathrm{~K} \times 8$, Cache-Tag with High Speed Flash Clear ..... 2-113
L7CL186 $8 \mathrm{~K} \times 8$, Cache-Tag with High Speed Flash Clear (Low Power) ..... 2-113
L7C183 $2 \times 4 \mathrm{~K} \times 16$, Cache-Data, Fast A12 Access, Two-Way Set Associative or Direct Map ..... 2-121
L7C184 $2 \times 4 \mathrm{~K} \times 16$, Cache-Data, Two-Way Set Associative or Direct Map ..... 2-121
Radiation-Hard Static RAM Products
L7CX187 $64 \mathrm{~K} \times 1$ Radiation-Hard ..... 2-131
L7CX197 $256 \mathrm{~K} \times 1$ Radiation-Hard ..... 2-139

DEVICES INCORPORATED

## Static RAM Package Availability Guide

| $\begin{aligned} & \text { Part } \\ & \text { No. } \end{aligned}$ | No. Pins | Package Availability Code ${ }^{(2)}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Plastic DIP | Sidebraze <br> Hermetic DIP | CerDIP | SOIC (Gull-Wing) | SOJ <br> (J-Lead) | Plastic LCC | Ceramic LCC |
| 16K. Static RAMs |  |  |  |  |  |  |  |  |
| L7C167 | 20 | P6 | D7 | C2 | U3 | W3 |  | K6 |
| L7C168 | 20 | P6 | D7 | C2 | U3 | W3 |  |  |
| L7C170 | 22/24 | P8 | D8 | C3 |  | W1 |  |  |
| L7C171 | 24/28 | P2 | D2 | C1 |  | W1 |  | K1 |
| L7C172 | 24/28 | P2 | D2 | C1 |  | W1 |  | K1 |
| L6116 | 24/28/32 | P1, P2 | D1, D2 | C1, C4 | U1 | W1 |  | K1, K7 |
| 64K Static RAMs. |  |  |  |  |  |  |  |  |
| L7C187 | 22/24 | P8 | D8 | C3 | U1 | W1 |  | K4 |
| L7C164 | 22/24 | P8 | D8 | C3 | U1 | W1 |  | K4 |
| L7C165 | 24 | P2 | D2 | C1 | U1 | W1 |  |  |
| L7C166 | 24/28 | P2 | D2 | C1 | U1 | W1 |  | K5 |
| L7C161 | 28 | P10 | D10 | C5 | U2 | W2 |  | K5 |
| L7C162 | 28 | P10 | D10 | C5 | U2 | W2 |  | K5 |
| L7C185 | 28/32 | P9, P10 | D9, D10 | C5, C6 | U2, V2 | W2 |  | K5, K7 |
| 256 K Stritic RAMs, |  |  |  |  |  |  |  |  |
| L7C197 | 24 | P2 |  | C1 | V1 | W1 |  |  |
| L7C194 | 24 | P2 |  | C1 | V1 | W1 |  |  |
| L7C195 | 28 | P10 |  | C5 | V2 | W2 |  |  |
| L7C196 | 28 | P10 |  | C5 | V2 | W2 |  |  |
| L7C191 | 28 | P10 |  | C5 | V2 | W2 |  |  |
| L7C192 | 28 | P10 |  | C5 | V2 | W2 |  |  |
| L7C199 | 28/32 | P9, P10 |  | C5, C6 | V2 | W2 |  | K5, K7 |
| Special ArchitecturefAMs |  |  |  |  |  |  |  |  |
| L7C180 | 22/24 | P8 | D8 | C3 |  | W1 |  |  |
| L7C181 | 22/24 | P8 | D8 | C3 |  | W1 |  |  |
| L7C174 | 28/32 | P9, P10 | D9, D10 | C5 |  | W2 |  | K7 |
| L7C186 | 28/32 | P9, P10 | D9, D10 | C5 |  | W2 |  | K7 |
| L7C183 | 48/52 | P5 | D5 |  |  |  | J5 | K9 |
| L7C184 | 48/52 | P5 | D5 |  |  |  | $J 5$ | K9 |

(1) See Section 1 - Ordering Information for assistance in constructing a valid part number.
(2) See Section 9 - Packaging for package dimensions.

## Product Selection-Cross Reference Guide

|  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Part No. ${ }^{(1)}$ | Description | Maximum Speed ( ns ) |  | Typical Power (mW) |  | Pins | Packages Available ${ }^{(2)}$ |
|  |  | Com. | Mil. | Oper. | Inactive |  |  |
| L7C167 | $16 \mathrm{~K} \times 1$ <br> Separate I/O | 8 | 10 | 135 | 75 | 20 | DIP, LCC <br> SOIC (Gull-Wing) SOJ (J-Lead) |
| L7C168 | 4K x 4 <br> Common I/O | 8 | 10 | 190 | 75 | 20 | DIP, LCC SOIC (Gull-Wing) SOJ (J-Lead) |
| L7C170 | 4K $\times 4$ Common $\mathrm{I} / \mathrm{O}+\mathrm{OE}$ | 8 | 10 | 190 | 75 | 22/24 | $\begin{aligned} & \text { DIP } \\ & \text { SOJ (J-Lead) } \end{aligned}$ |
| L7C171 | 4K x 4 <br> Separate I/O <br> Transparent Write | 8 | 10 | 190 | 75 | 24/28 | DIP, LCC soJ (J-Lead) |
| L7C172 | 4K $\times 4$ <br> Separate I/O <br> High Impedance W | 8 | 10 | 190 | 75 | 24/28 | $\begin{aligned} & \text { DIP, LCC } \\ & \text { SOJ (J-Lead) } \end{aligned}$ |
| L6116/ L6116L | $2 \mathrm{~K} \times 8$ <br> Common I/O +OE | 10 | 12 | 250 | 75/60 | 24/28/32 | DIP, LCC SOIC (Gull-Wing) SOJ (J-Lead) |


|  | LOGIC DEVICES PART NUMBER |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Competitor | $\begin{gathered} \text { L7C167 } \\ (16 K \times 1) \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{L7C168} \\ & (4 \mathrm{~K} \times 4) \end{aligned}$ | $\begin{aligned} & \text { L7C170 } \\ & (4 K \times 4) \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { L7C171 } \\ & (4 K \times 4) \end{aligned}$ | $\begin{aligned} & \text { L7C172 } \\ & (4 \mathrm{~K} \times 4) \end{aligned}$ | $\begin{gathered} L 6116 \\ (2 K \times 8) \end{gathered}$ |  |
| Cypress | CY7C167 | CY7C168 | CY7C170 | CY7C171 | CY7C172 | CY7C128/6116 |  |
| IDT | IDT6167 | IDT6168 | NA | IDT71681 | IDT71682 | IDT6116 |  |
| Performance | NA | P4C168 | P4C170 | P4C1681 | P4C1682 | P4C116 |  |
| Saratoga | SSM6167 | SSM6168 | SSM6170 | SSM617\% | SSM6172 | SSMA116 |  |
| Hitachi | HM6167/6267. | HM6168/6268. | NA | NA | NA | $1 \mathrm{M} 6116 \% 6716$ |  |
| Fultsu | MB81067 | MBBIC68/6 | NA | NA | NA | MB8416 |  |
| Toshiba | NA | TMM2068 | TMM2078 | NA | NA | TMM2015/2018 |  |
| Micron | MT5C1601 | MT5C1604 | MT5C1605 | MT5C1606 | MT5C1607 | MT5C1608 |  |
| Motorola | MCM2167 | MCM6168/1423 | NA | NA | NA | MCM2016/18 |  |
| Inmos | MS 1400103 | MST42022123 | NA | NA | NA | 1MS1433 |  |
| Sony | NA. | CXK5416 | NA | NA | NA | CXK581416. |  |
| NEC | HPD4314 | IPD4314. | NA | NA | NA | - ${ }^{\text {PDO446. }}$ |  |

(1) See Section 1 - Ordering Information for assistance in constructing a valid part number.
(2) See Section 9 - Packaging for package dimensions.

## Product Selection-Cross Reference Guide

| 64K. Statiofinmenmodict Selection |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Part No. ${ }^{(1)}$ | Description | Maximum Speed (ns) |  | Typical Power (mW) |  | Pins | Packages Available ${ }^{(2)}$ |
|  |  | Com. | Mil. | Oper. | Inactive |  |  |
| L7C187 | $64 \mathrm{~K} \times 1$ <br> Separate I/O | 8 | 10 | 135 | 75 | 22/24 | DIP, LCC SOIC (Gull-Wing) SOJ (J-Lead) |
| L7C164 | 16K $\times 4$ <br> Common I/O <br> 1 Chip Enable | 8 | 10 | 210 | 75 | 22/24 | DIP, LCC SOIC (Gull-Wing) SOJ (J-Lead) |
| L7C165 | 16K x 4 <br> Common I/O <br> 2 Chip Enables + OE | 8 | 10 | 210 | 75 | 24/28 | DIP SOIC (Gull-Wing) SOJ (J-Lead) |
| L7C166 | 16K x 4 <br> Common I/O <br> 1 Chip Enable +OE | 8 | 10 | 210 | 75 | 24/28 | DIP, LCC solc (Gull-Wing) soJ (J-Lead) |
| L7C161 | 16K x 4 <br> Separate I/O <br> Transparent Write | 8 | 10 | 210 | 75 | 28 | DIP, LCC SOIC (Gull-Wing) SOJ (J-Lead) |
| L7C162 | $16 \mathrm{~K} \times 4$ <br> Separate I/O High Impedance Write | 8 | 10 | 210 | 75 | 28 | DIP, LCC SOIC (Gull-Wing) SOJ (J-Lead) |
| $\begin{aligned} & \text { L7C185/ } \\ & \text { L7CL } 185 \end{aligned}$ | $\begin{aligned} & 8 \mathrm{~K} \times 8 \\ & \text { Common I/O }+\mathrm{OE} \end{aligned}$ | 10 | 12 | 320 | 75/60 | 28 | DIP, LCC SOIC (Gull:Wing) SOJ (J-Lead) |


|  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Competitor | LOGIC DEVICES PART NUMBER |  |  |  |  |  |  |
|  | $\begin{gathered} \hline \text { L7C187 } \\ (64 \mathrm{~K} \times 1) \\ \hline \end{gathered}$ | $\begin{aligned} & \text { L7C } 164 \\ & (16 \mathrm{~K} \times 4) \end{aligned}$ | $\begin{aligned} & \text { L7C165 } \\ & (16 \mathrm{~K} \times 4) \end{aligned}$ | $\begin{gathered} \text { L7C166 } \\ (16 \mathrm{~K} \times 4) \end{gathered}$ | $\begin{gathered} \text { L7C161 } \\ (16 \mathrm{~K} \times 4) \\ \hline \end{gathered}$ | $\begin{gathered} \text { L7C162 } \\ (16 \mathrm{~K} \times 4) \end{gathered}$ | $\begin{aligned} & \hline \mathrm{L7C185} \\ & (8 \mathrm{~K} \times 8) \end{aligned}$ |
| Cypress | CY7C187 | CY7C164 | NA | CY7C166 | CY7C161 | CY7C162 | CY7C185/186 |
| IDT | IDT7187 | 1DT7188 | IDT7198 | IDT6198 | IDT71981 | IDT71982 | IDT7164 |
| Periformance | P4C187 | P4C188 | P4C198A | P4C198 | P4C1981 | P4C1982 | P4C164 |
| Saratoga | SSM7187 | SSM7788 | SSM7198 | SSM7168 | SSM7761 | SSM7162 | SSM7164 |
| Hitach | HM6287/6787 | HM 688866788 | NA | HM6789 | NA | NA | HM6264 |
| Fuilisu | MB8IC71 | MB8TC74 | MB8IC75 | NA | NA | NA | MB81C78/8464 |
| Toshiba | TC5561/5562 | TC55416 | NA | TC55417 | NA | NA | TC5588 |
| Micron | MT5C6401 | MT5C6404 | NA | MT5C6405 | MT5C6406 | MT5C6407 | MT5C6408 |
| Motorola | MCM6287 | MCM6288/89 | NA | MCM6290 | NA | NA | MCM61/6264 |
| Inmos | IMS 1800001 | Mis1620 | NA | IMS1624 | NA | NA | IMS1630 |
| Sony | CxK5164 | CXK5464 | NA | cxK5465 | NA | NA | CXK5864/65 |
| $\mathrm{n}=\mathrm{C}$ | uPD4361. | uPD4362 | NA | $\mu \mathrm{PD} 4363$ | NA | NA | \#PD436444464 |

(1) See Section 1 - Ordering Information for assistance in constructing a valid part number.
(2) See Section 9 - Packaging for package dimensions.

## Product Selection-Cross Reference Guide

256 K Static RAM/ Product Selection

| Part No. ${ }^{(1)}$ | Description M | Maximum Speed (ns) |  | Typical Power (mW) |  | Pins | Packages Available ${ }^{(2)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Com. | Mil. | Oper. | Inactive |  |  |
| L7C197 | $256 \mathrm{~K} \times 1$ <br> Separate I/O | 12 | 15 | 210 | 100 | 24 | DIP <br> SOIC (Gull-Wing) <br> SOJ (J-Lead) |
| L7C194 | $64 \mathrm{~K} \times 4$ <br> Common I/O 1 Chip Enable | 15 | 20 | 265 | 100 | 24 | DIP <br> SOIC (Gull-Wing) <br> SOJ (J-Lead) |
| L7C195 | $64 \mathrm{~K} \times 4$ <br> Common I/O <br> 1 Chip Enable + OE | 15 | 20 | 265 | 100 | 28 | DIP <br> SOIC (Gull-Wing) <br> SOJ (J-Lead) |
| L7C196 | $64 \mathrm{~K} \times 4$ <br> Common I/O 2 Chip Enables + OE | 15 | 20 | 265 | 100 | 28 | DIP <br> SOIC (Gull-Wing) <br> SOJ (J-Lead) |
| L7C191 | $64 \mathrm{~K} \times 4$ <br> Separate I/O <br> Transparent Write | 15 | 20 | 265 | 100 | 28 | DIP <br> SOIC (Gull-Wing) <br> SOJ (J-Lead) |
| L7C192 | $64 \mathrm{~K} \times 4$ <br> Separate I/O High Impedance Write | 15 | 20 | 265 | 100 | 28 | DIP <br> SOIC (Gull-Wing) <br> SOJ (J-Lead) |
| $\begin{aligned} & \text { L7C199/ } \\ & \text { L7CL199 } \end{aligned}$ | $32 \mathrm{~K} \times 8$ <br> Common I/O + OE | 15 | 20 | 380 | 100/60 | 28/32 | DIP, LCC SOIC (Gull-Wing) SOJ (J-Lead) |

## 

| Competitor | LOGIC DEVICES PART NUMBER |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \text { L7C197 } \\ (256 K \times 1) \end{gathered}$ | $\begin{gathered} \text { L7C194 } \\ (64 \mathrm{~K} \times 4) \\ \hline \end{gathered}$ | $\begin{gathered} L 7 C 195 \\ (64 K \times 4) \\ \hline \end{gathered}$ | $\begin{gathered} \text { L7C196 } \\ (64 \mathrm{~K} \times 4) \end{gathered}$ | $\begin{gathered} L 7 C 191 \\ (64 K \times 4) \end{gathered}$ | $\begin{gathered} \text { L7C192 } \\ (64 \mathrm{~K} \times 4) \end{gathered}$ | $\begin{gathered} \text { L7C199 } \\ (32 \mathrm{~K} \times 8) \end{gathered}$ |
| Cypress | CY7C197 | CY7C194 | NA | CY7C196 | CY7C191 | CY7C162 | CY7C199/198 |
| IDT | IDT71257 | IDT71258 | IDT61298 | NA | IDT71281 | IDT71282 | IDT71256 |
| Performance | P4C1257 | P4C1258 | NA | NA | NA | NA | P4C1256 |
| Saratoga | NA. | NA | NA | NA | NA | NA | NA |
| Hitachi | HM62076707 | HM6208/6708 | NA | HM6789 | NA | NA | HM6264 |
| Fujitsu | MB81681 | MB81C84 | NA | NA | NA | MB81C86 | MB84256 |
| Toshiba | NA | TC55464 | TC55465 | NA | NA | NA | TC55328 |
| Micron | MT5C2561 | MT5C2564 | MT5C2565 | NA | NA | NA | MT5C2568 |
| Inmos | IMS1800 | IMS1820 | NA | NA | NA | NA | IMS1830 |
| Mitsubishi | M5M5257 | M5M5258 | NA | NA | NA | NA | M M 5256 |
| NEC | NA | UPD43254 | NA | NA | NA | NA | $\mu \mathrm{PD} 43256$ |
| Samsung | KM61257. | KM64257. | NA | NA | NA | NA | KM68257 |

(1) See Section 1 - Ordering Information for assistance in constructing a valid part number.
(2) See Section 9 - Packaging for package dimensions.

## Product Selection-Cross Reference Guide

|  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Part No. ${ }^{(1)}$ | Description | Maximum Speed (ns) Typical Power (mW) |  |  |  | Pins | Packages Available ${ }^{(2)}$ |
|  |  | Com. | Mil. | Oper. | Inactive |  |  |
| L7C180 | $4 K \times 4$ <br> Cache-Tag <br> Totem Pole MATCH | 10 ${ }^{10}$ | 12 | 225 | 75 | 22/24 | $\begin{aligned} & \text { DIP } \\ & \text { SOJ (J-Lead) } \end{aligned}$ |
| L7C181 | $4 K \times 4$ <br> Cache-Tag <br> Open Drain MATCH | 10 ${ }^{10}$ | 12 | 225 | 75 | 22/24 | $\begin{aligned} & \text { DIP } \\ & \text { SOJ (J-Lead) } \end{aligned}$ |
| L7C174 | $8 \mathrm{~K} \times 8$ <br> Cache-Tag | 12 | 15 | 320 | 75 | 28/32 | $\begin{aligned} & \text { DIP, LCC } \\ & \text { SOJ (J-Lead) } \end{aligned}$ |
| L7C186/ <br> L7CL. 186 | $\begin{aligned} & 8 K \times 8 \\ & \text { Flash Clear Reset } \end{aligned}$ | 12 | 15 | 320 | 75/60 | 28/32 | DIP, LCC SOJ (J-Lead) |
| L7C183 | $2 \times 4 K \times 16$ <br> Cache-Data <br> Fast A12 Access <br> Two-Way Set Asso | 25 <br> ve or Direct | 35 | 350 | 75 | 48/52 | DIP, LCC PLCC |
| L7C184 | $\begin{aligned} & 2 \times 4 K \times 16 \\ & \text { Cache-Data } \\ & \text { Two-Way Set Assor } \end{aligned}$ | e or Direct |  | 350 | 75 | 48/52 | DIP, LCC PLCC |


|  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | LOGIC DEVICES PART NUMBER |  |  |  |  |  |  |
| Competitor | $\begin{aligned} & L 7 C 180 \\ & (4 K \times 4) \end{aligned}$ | $\begin{aligned} & \hline 17 \mathrm{C} 181 \\ & (4 \mathrm{~K} \times 4) \end{aligned}$ | $\begin{aligned} & \hline \text { L7C174 } \\ & (8 \mathrm{~K} \times 8) \end{aligned}$ | $\begin{aligned} & \hline \text { L7C186 } \\ & (8 \mathrm{~K} \times 8) \\ & \hline \end{aligned}$ | $\begin{gathered} \text { L7C183 } \\ (2 \times 4 \mathrm{~K} \times 16) \\ \hline \end{gathered}$ | $\begin{gathered} \text { L7C184 } \\ (2 \times 4 K \times 16) \end{gathered}$ |  |
| IDT | IDT6178 | IDT7178 | IDT7174 | IDT7165 | NA | NA |  |
| Saratoga | SSL4180 | SSL4181 | NA | NA | NA | NA |  |
| Motorola | MCM4180 | NA | NA | NA | NA | NA |  |
| SGS-Thomson | MK41H80 | NA | NA | NA | NA | NA |  |
| Cypress | NA | NA | NA | NA | CY7C183 | CY7C184 |  |


|  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Part No. ${ }^{(1)}$ | Description | Total Dose | Dose Rate Upset | Dose Rate Survivability | Neutron Hardness | Pins | Package ${ }^{(2)}$ <br> Availability |
| L7CX187 | 64K x 1 <br> Radiation-Hard | $\geq 10^{6} \mathrm{Rads}$ ( $\mathrm{SiO}_{2}$ ) | $\geq 10^{9}$ Rads ( Si$) / \mathrm{s}$ | $>10^{12}$ Rads (Si)/s | $>10^{14} \mathrm{~N} / \mathrm{cm}^{2}$ | 24 | DIP |
| L7CX197 | 256K x 1 <br> Radiation-Hard | $\geq 10^{6} \mathrm{Rads}\left(\mathrm{SiO}_{2}\right)$ | $\geq 10^{9}$ Rads (Si)/s | >10 ${ }^{12}$ Rads (Si)/s | $>10^{14} \mathrm{~N} / \mathrm{cm}^{2}$ | 24 | DIP |

(1) See Section 1 - Ordering Information for assistance in constructing a valid part number.
(2) See Section 9 -Packaging for package dimensions.

## Typical DC \& AC Characteristics

## 16K \& 64K Static RAMs

The following Figures 1 through 8 represent typical DC and AC characteristic curves for the 16 K and 64 K static RAM products listed below:

16K Static RAMs
L7C167 - $16 \mathrm{~K} \times 1$
L7C168-4K×4
L7C170 $-4 \mathrm{~K} \times 4$
L7C171 $-4 \mathrm{~K} \times 4$
L7C172 $-4 \mathrm{~K} \times 4$
L6116 $-2 \mathrm{~K} \times 8$
L6116L $-2 \mathrm{~K} \times 8$

64K Static RAMs
L7C187 $-64 \mathrm{~K} \times 1$
L7C164 - $16 \mathrm{~K} \times 4$
L7C165 $-16 \mathrm{~K} \times 4$
L7C166 $-16 \mathrm{~K} \times 4$
L7C161 $-16 \mathrm{~K} \times 4$
L7C162 $-16 \mathrm{~K} \times 4$
L7C185 $-8 \mathrm{~K} \times 8$
L7CL185-8K $\times 8$

## Cache-Tag Static RAMs

L7C180 $-4 \mathrm{~K} \times 4$
L7C181 $-4 \mathrm{~K} \times 4$
L7C174 $-8 \mathrm{~K} \times 8$
L7C186 - $8 \mathrm{~K} \times 8$
L7CL186-8K $\times 8$


Figure 3. Nommalized Supply Curbent is Ambient Temperature - lec3


Figure 2. Normalized Supply Current us Ambient Temperature - ICC2


Figure 4. Nommalized Supply Current/ vs AMbient Temperature $=$ ICC4


DEVICES INCORPORATED

## Typical DC \& AC Characteristics <br> 16K \& 64K Static RAMs

Figure 5. Output Sinik Curment vs Output Voltage


Figure 6. Output Source Cubrent vs Output Voltage


Figure 8. Normalized Access Time us Ambient Temperature


## Typical DC \& AC Characteristics

## 256K Static RAMs

The following Figures 1 through 8 represent typical DC and AC characteristic curves for the 256K static RAM products listed below:

$$
\begin{aligned}
& \text { 256K Static RAMs } \\
& \text { L7C197 }-256 \mathrm{~K} \times 1 \\
& \text { L7C194 }
\end{aligned} \mathbf{- 6 4 \mathrm { K } \times 4} \begin{aligned}
& \text { L7C195 }
\end{aligned}-64 \mathrm{~K} \times 4 .
$$

Figube 1) Normalized Supriy Curbent


Figure 3. Normalized Suppiy Curbent us Ambient TEmperature:/ ICC3


Figume 2. Normalized Supply Curment VS AMBIINT TEMPERATURE LICC2


Ficure 4. Normalized Supply Cubment vs Ambient temperature:/ICC4


## Typical DC \& AC Characteristics

## 256K Static RAMs

Figure 5 . Output Sink Curment vs Output Voutage


Figure 7. Normalized Access Time us Supply Voltage


Figume 6. Output Source Cumbent is Output Voltage


Figure 8. Normalized Access Time vs Ambient Temperature

To Be Determined

DEVICES INCORPORATED

## FEATURES

16K $\times 1$ Static RAM with Separate I/O, Chip Select Powerdown

- Auto-Powerdown ${ }^{\text {TM }}$ Design
- Advanced CMOS Technology
- High Speed - to 8 ns maximum
- Low Power Operation Active: 135 mW typical at 35 ns Standby: $100 \mu \mathrm{~W}$ typical
Data Retention at 2 V for Battery Backup Operation
- Plug Compatible with IDT 6167, Cypress CY7C167
- Package Styles Available:
- 20-pin Plastic DIP
- 20-pin Sidebraze, Hermetic DIP
- 20-pin CerDIP
- 20-pin Plastic SOIC
- 20-pin Plastic SOJ
- 20-pin Ceramic LCC


## DESCRIPTION

The L7C167 is a high-performance, low-power CMOS static RAM. The storage circuitry is organized as 16,384 words by 1 bit per word. This device is available in seven speeds with maximum access times from 8 ns to 35 ns .

Operation is from a single +5 V power supply and all interface signals are TTL compatible. Power consumption is 135 mW (typical) when being operated at 35 ns . Dissipation drops to 75 mW (typical) when the memory is deselected (CE is high).
Two standby modes are available. Proprietary Auto-Powerdown ${ }^{\mathrm{TM}}$ circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the memory is deselected. In addition,

## 17 C167 BLOCK DIAGRAM


data may be retained in inactive storage with a supply voltage as low as 2 V . The L7C167 consumes only $15 \mu \mathrm{~W}$ (typical) at 3 V , allowing effective battery backup operation.
The L7C167 provides asynchronous (unclocked) operation with matching access and cycle times. Active-low Chip Enable and a three-state output simplify the connection of several chips for increased capacity.
Memory locations are specified on address pins A0 through A13. Reading from a designated location is accomplished by presenting an address and driving CE low while WE remains high. The data in the addressed memory location will then appear on the Data Out pin within one access time. The output pin stays in a high-impedance state when $\overline{\mathrm{CE}}$ is high or $\overline{W E}$ is low.
Writing to an addressed location is accomplished when the active-low $\overline{\mathrm{CE}}$ and $\overline{\mathrm{WE}}$ inputs are both low. Either signal may be used to terminate the write operation. Data In and Data Out signals have the same polarity.
Latchup and static discharge protection are provided on-chip. The L7C167 can withstand an injection current of up to 200 mA on any pin without damage.

Maximum Ratings Above which useful life may be impaired (Notes 1.2)
Storage temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Operating ambient temperature ....................................................................................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Vcc supply voltage with respect to ground ........................................................................ -0.5 V to +7.0 V
Input signal with respect to ground ................................................................................... -3.0 V to +7.0 V
Signal applied to high impedance output .......................................................................... -3.0 V to +7.0 V
Output current into low outputs........................................................................................................ 25 mA
Latchup current ......................................................................................................................... > 200 mA

## Operating Conditions To meet specified electrical and switching characteristics

## Mode

Active Operation, Commercial
Active Operation, Military Data Retention, Commercial
Data Retention, Military

Temperature Range (Ambient)
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

## Supply Voltage

$4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$
$4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$
$2.0 \mathrm{~V} \leq \mathrm{V} c \mathrm{c} \leq 5.5 \mathrm{~V}$
$2.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$

Electrical Characteristics Over Operating Conditions (Note 5)

| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output High Voltage | $1 \mathrm{OH}=-4.0 \mathrm{~mA}, \mathrm{Vcc}=4.5 \mathrm{~V}$ | 2.4 |  |  | V |
| Vol | Output Low Voltage | $\mathrm{IOL}=8.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| VIH | Input High Voltage |  | 2.0 |  | $\begin{array}{r} \mathrm{Vcc} \\ +0.3 \end{array}$ | V |
| VIL | Input Low Voltage | (Note 3) | -3.0 |  | 0.8 | V |
| IIX | Input Current | GND $\leq$ VIN $\leq$ Vcc | -10 |  | +10 | $\mu \mathrm{A}$ |
| Ioz | Output Leakage Current | GND $\leq$ Vout $\leq \mathrm{Vcc}, \overline{\mathrm{CE}}=\mathrm{Vcc}$ | -10 |  | +10 | $\mu \mathrm{A}$ |
| los | Output Short Current | Vout = GND, Vcc = Max (Note 4) |  |  | -350 | mA |
| Icc2 | Vcc Current, TTL Inactive | (Note 7) |  | 15 | 30 | mA |
| Icc3 | Vcc Current, CMOS Standby | (Note 8) |  | 20 | 100 | $\mu \mathrm{A}$ |
| IcC4 | Vcc Current, Data Retention | $\mathrm{V} \subset \mathrm{C}=3.0 \mathrm{~V}$ (Note 9) |  | 5 | 50 | $\mu \mathrm{A}$ |
| CIN | Input Capacitance | Ambient Temp $=25^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V}$ |  |  | 5 | pF |
| Cout | Output Capacitance | Test Frequency $=1 \mathrm{MHz}$ (Note 10) |  |  | 7 | pF |


| Symbol | Parameter | Test Condition | L7C167- |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 35 | 25 | 20 | 15 | 12 | 10 | 8 | Unit |
| ICC1 | Vcc Current, Active | (Note 6) | 50 | 65 | 85 | 110 | 135 | 150 | 165 | mA |

## SWITCHING CHARACTERISTICS Over Operating Range (ns)

| Read Cricle (Notes 5, 11, 12, 22, 23, 24) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L7C167- |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| tavav | Read Cycle Time | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |  |
| tavav | Address Valid to Output Valid (13, 14) |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |
| taxax | Address Change to Output Change | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  |
| tclav | Chip Enable Low to Output Valid (13, 15) |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |
| tclaz | Chip Enable Low to Output Low Z ( 20,21 ) | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  |
| tCHoz | Chip Enable High to Output High Z (20, 21) |  | 15 |  | 10 |  | 8 |  | 8 |  | 5 |  | 4 |  | 4 |
| tPU | Input Transition to Power Up ( 10,19 ) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tPD | Power Up to Power Down (10, 19) |  | 35 |  | 25 |  | 20 |  | 20 |  | 20 |  | 18 |  | 15 |
| tCHVL | Chip Enable High to Data Retention (10) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |

Read Cycle. Address Controlled (Notes 13, 14)


REad Cycle CE Controlled (Notes 13, 15)


## Data Retention



## SWITCHING CHARACTERISTICS Over Operatiog Range (ns)

| Whit crae (Notes 5, 11. 12, 22, 23, 24) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L7C167- |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| tavav | Write Cycle Time | 25 |  | 20 |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |  |
| tclew | Chip Enable Low to End of Write Cycle | 25 |  | 15 |  | 15 |  | 12 |  | 10 |  | 8 |  | 8 |  |
| tavBw | Address Valid to Beginning of Write Cycle | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tavew | Address Valid to End of Write Cycle | 25 |  | 15 |  | 15 |  | 12 |  | 10 |  | 8 |  | 8 |  |
| tewax | End of Write Cycle to Address Change | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| twLEW | Write Enable Low to End of Write Cycle | 20 |  | 15 |  | 15 |  | 12 |  | 10 |  | 8 |  | 6.5 |  |
| tovew | Data Valid to End of Write Cycle | 15 |  | 10 |  | 10 |  | 7 |  | 6 |  | 5 |  | 4 |  |
| tewdx | End of Write Cycle to Data Change | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  |
| tWHOZ | Write Enable High to Output Low Z (20, 21) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| twloz | Write Enable Low to Output High Z (20, 21) |  | 10 |  | 7 |  | 7 |  | 5 |  | 4 |  | 4 |  | 3 |

Whit Crcue-. WE Contromeo. (Notes 16; 17, 18, 19)




## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at- 0.6 V . A current in excess of 100 mA is required to reach -2 V . The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
4. Duration of the output short circuit should not exceed 30 seconds.
5. A series of normalized curves on pages 2-8 through 2-11 of this data book supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\overline{C E} \leq$ VIL, $\overline{W E} \leq$ VIL. Input pulse levels are 0 to 3.0 V .
7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{\mathrm{CE}} \geq$ VIH.
8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\mathrm{CE}=\mathrm{VCC}$. Input levels are within 0.2 V of VCC or ground.
9. Data retention operation requires that VCC never drop below 2.0 V . CE must be $\geq \mathrm{VCC}-0.2 \mathrm{~V}$. For all other inputs VIN $\geq \mathrm{VCC}-0.2 \mathrm{~V}$ or VIN $\leq 0.2 \mathrm{~V}$ is required to ensure full powerdown.
10. These parameters are guaranteed but not $100 \%$ tested.
11. Test conditions assume input transition times of less than 3 ns , reference levels of 1.5 V , output loading for specified IOL and

IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tavew is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
13. $\overline{W E}$ is high for the read cycle.
14. The chip is continuously selected ( $\overline{\mathrm{CE}}$ low).
15. All address lines are valid prior-to or coincident-with the $\overline{\mathrm{CE}}$ transition to low.
16. The internal write cycle of the memory is defined by the overlap of CE low and WE low. Both signals must be low to initiate a write. Either signal can terminate a write by going high. The address, data, and control input setup and hold times should be referenced to the signal that falls last or rises first.
17. If WE goes low before or concurrent with $\overline{\mathrm{CE}}$ going low, the output remains in a high impedance state.
18. If $\overline{C E}$ goes high before or concurrent with $\overline{W E}$ going high, the output remains in a high impedance state.
19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
a. Falling edge of $\overline{\mathrm{CE}}$.
b. Falling edge of $\overline{\mathrm{WE}}$ ( $\overline{\mathrm{CE}}$ active).
c. Transition on anyaddress line ( $\overline{\mathrm{CE}}$ active).
d. Transition on any data line ( $\overline{\mathrm{CE}}$ and $\overline{\mathrm{WE}}$ active).

The device automatically powers down from ICC2 to ICC1 after tpo has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.
20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
21. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not $100 \%$ tested.
22. All address timings are referenced from the last valid address line to the first transitioning address line.
23. $\overline{\mathrm{CE}}$ or WE must be high during address transitions.
24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01 \mu \mathrm{~F}$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.


## Figure 1b.



Figube 2.



## FEATURES

- $4 \mathrm{~K} \times 4$ Static RAM with Common I/O, Output Enable (L7C170 only)
Auto-Powerdown ${ }^{\text {TM }}$ DesignAdvanced CMOS TechnologyHigh Speed — to 8 ns maximum
$\square$ Low Power Operation Active: 190 mW typical at 35 ns Standby: $100 \mu \mathrm{~W}$ typical
$\square$ Data Retention at 2 V for Battery Backup Operation
$\square$ Plug Compatible with IDT 6168 and Cypress CY7C168/170
Package Styles Available:
- 20/22-pin Plastic DIP
- 20/22-pin Sidebraze, Hermetic DIP
- 20/22-pin CerDIP
- 20-pin Plastic SOIC
- 20/24-pin Plastic SOJ
- 20-pin Ceramic LCC


## DESCRIPTION

The L7C168 and L7C170 are highperformance, low-power CMOS static RAMs. The storage cells are organized as 4096 words by 4 bits per word. Data In and Data Out signals share I/O pins. The L7C170 version adds an active-low Output Enable control. These devices are available in seven speeds with maximum access times from 8 ns to 35 ns .

Inputs and output are TTL compatible. Operation is from a single +5 V power supply. Power consumption is 190 mW (typical) when being operated at 35 ns . Dissipation drops to 75 mW (typical) when the memory is deselected (Enable is high).

Two standby modes are available. Proprietary Auto-Powerdown ${ }^{\mathrm{TM}}$ circuitry reduces power consumption automatically during read or write

## L7C168/170 Block Diagram


accesses which are longer than the minimum access time, or when the memory is deselected. In addition, data may be retained in inactive storage with a supply voltage as low as 2 V . The L7C168 and L7C170 consume only $15 \mu \mathrm{~W}$ (typical) at 3 V , allowing effective battery backup operation.

The L7C168 and L7C170 provide asynchronous (unclocked) operation with matching access and cycle times. An active-low Chip Enable and a three-state I/O bus simplify the connection of several chips for increased capacity.
Memory locations are specified on address pins A0 through A11. Reading from a designated location is accomplished by presenting an address and driving $\overline{C E}$ low while $\overline{W E}$ remains high. The data in the addressed memory location will then appear on the Data I/O pins within one access time. The I/O pins stay in a high-impedance state when $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$ is high or $\overline{\mathrm{WE}}$ is low.

Writing to an addressed location is accomplished when the active-low $\overline{\mathrm{CE}}$ and WE inputs are low. Either signal may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C168 and L7C170 can withstand an injection current of up to 200 mA on any pin without damage.

## Maximum Ratings Above which usetul life may be impaired (Notes 1,2)



## Operating Conditions to meet specified electical and switching characteristics

| Mode | Temperature Range (Ambient) | Supply Voltage |
| :--- | :---: | ---: |
| Active Operation, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Active Operation, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Data Retention, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $2.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Data Retention, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $2.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |

Electrical. Charactiristics Over Operating Conditions (Note 5)

| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output High Voltage | $\mathrm{IOH}=-4.0 \mathrm{~mA}, \mathrm{VCC}=4.5 \mathrm{~V}$ | 2.4 |  |  | V |
| VOL | Output Low Voltage | $\mathrm{IOL}=8.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| VIH | Input High Voltage |  | 2.0 |  | $\begin{gathered} \mathrm{Vcc} \\ +0.3 \end{gathered}$ | V |
| VIL | Input Low Voltage | (Note 3) | -3.0 |  | 0.8 | V |
| IIX | Input Current | GND $\leq$ Vin $\leq$ Vcc | -10 |  | +10 | $\mu \mathrm{A}$ |
| Ioz | Output Leakage Current | GND $\leq$ Vout $\leq \mathrm{Vcc}, \overline{\mathrm{CE}}=\mathrm{Vcc}$ | -10 |  | +10 | $\mu \mathrm{A}$ |
| Ios | Output Short Current | Vout = GND, VcC = Max (Note 4) |  |  | -350 | mA |
| Icc2 | Vcc Current, TTL Inactive | (Note 7) |  | 15 | 30 | mA |
| Icc3 | Vcc Current, CMOS Standby | (Note 8) |  | 20 | 100 | $\mu \mathrm{A}$ |
| ICC4 | Vcc Current, Data Retention | $\mathrm{VcC}=3.0 \mathrm{~V}$ (Note 9) |  | 5 | 50 | $\mu \mathrm{A}$ |
| CIN | Input Capacitance | Ambient Temp $=25^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V}$ |  |  | 5 | pF |
| Cout | Output Capacitance | Test Frequency $=1 \mathrm{MHz}$ (Note 10) |  |  | 7 | pF |


| Symbol | Parameter | Test Condition |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 35 | 25 | 20 | 15 | 12 | 10 | 8 | Unit |
| ICC1 | Vcc Current, Active | (Note 6) | 50 | 65 | 85 | 110 | 135 | 150 | 165 | mA |

## SWITCHING CHARACTERISTICS Over Operating Range (ns)

| READ Crcle. (Notes 5, 11, 12, 22, 23, 24) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L7C168/170- |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| tavav | Read Cycle Time | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |  |
| tavov | Address Valid to Output Valid (13, 14) |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |
| taxax | Address Change to Output Change | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  |
| tclav | Chip Enable Low to Output Valid $(13,15)$ |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |
| tclaz | Chip Enable Low to Output Low $\mathbf{Z}(20,21)$ | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  |
| tchaz | Chip Enable High to Output $\operatorname{High} \mathrm{Z}(20,21)$ |  | 15 |  | 10 |  | 8 |  | 8 |  | 5 |  | 4 |  | 4 |
| tolav | Output Enable Low to Output Valid |  | 15 |  | 12 |  | 10 |  | 8 |  | 6 |  | 4 |  | 4 |
| tolaz | Output Enable Low to Output Low $\mathrm{Z}(20,21)$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tohQz | Output Enable High to Output High Z (20, 21) |  | 12 |  | 10 |  | 8 |  | 5 |  | 5 |  | 4 |  | 4 |
| tPU | Input Transition to Power Up (10, 19) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tPD | Power Up to Power Down (10, 19) |  | 35 |  | 25 |  | 20 |  | 20 |  | 20 |  | 18 |  | 15 |
| tchVL | Chip Enable High to Data Retention (10) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |

## Read Crcle - Adobess Controulto (Notes 13, 14)



Read Cycle $\rightarrow$ CEOOE CONTholled. Notes 13, 15)


## Data Retention



## SWITCHING CHARACTERISTICS Over Operating Range (ns)

## Werte Cycle (Notes 5, 11, 12, 22, 23, 24)

| Symbol | Parameter | L7C168/170- |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| tavav | Write Cycle Time | 25 |  | 20 |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |  |
| tCLEW | Chip Enable Low to End of Write Cycle | 25 |  | 15 |  | 15 |  | 12 |  | 10 |  | 8 |  | 8 |  |
| tavbe | Address Valid to Beginning of Write Cycle | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tavew | Address Valid to End of Write Cycle | 25 |  | 15 |  | 15 |  | 12 |  | 10 |  | 8 |  | 8 |  |
| tewax | End of Write Cycle to Address Change | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tWLEW | Write Enable Low to End of Write Cycle | 20 |  | 15 |  | 15 |  | 12 |  | 10 |  | 8 |  | 6.5 |  |
| tovew | Data Valid to End of Write Cycle | 15 |  | 10 |  | 10 |  | 7 |  | 6 |  | 5 |  | 4 |  |
| tewDx | End of Write Cycle to Data Change | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  |
| tWHOZ | Write Enable High to Output Low Z $(20,21)$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| twLoz | Write Enable Low to Output High Z (20, 21) |  | 10 |  | 7 |  | 7 |  | 5 |  | 4 |  | 4 |  | 3 |

## White Crcle WE Controlled (Notes, 16, 17, 18, 19)



White Crater. CE Contholled.(Notes, 16, 17, 18, 19)


## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at- 0.6 V . A current in excess of 100 mA is required to reach -2 V . The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
4. Duration of the output short circuit should not exceed 30 seconds.
5. A series of normalized curves on pages 2-8 through 2-11 of this data booksupply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\overline{\mathrm{CE}} \leq$ VIL, $\overline{\mathrm{WE}} \leq$ VIL. Input pulse levels are 0 to 3.0 V .
7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{\mathrm{CE}} \geq$ VIH.
8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., CE = VCC. Input levels are within 0.2 V of VCC or ground.
9. Data retention operation requires that VCC never drop below 2.0 V . CE must be $\geq$ VCC -0.2 V . For all other inputs VIN $\geq \mathrm{VCC}-0.2 \mathrm{~V}$ or $\mathrm{VIN} \leq 0.2 \mathrm{~V}$ is required to ensure full powerdown.
10. These parameters are guaranteed but not $100 \%$ tested.
11. Test conditions assume input transition times of less than 3 ns , reference levels of 1.5 V , output loading for specified IOL and

IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tavew is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
13. $\overline{\mathrm{WE}}$ is high for the read cycle.
14. The chip is continuously selected ( $\overline{\mathrm{CE}}$ low).
15. All address lines are valid prior-to or coincident-with the $\overline{\mathrm{CE}}$ transition to low.
16. The internal write cycle of the memory is defined by the overlap of $\overline{C E}$ low and $\overline{W E}$ low. Both signals must be low to initiate a write. Either signal can terminate a write by going high. The address, data, and control input setup and hold times should be referenced to the signal that falls last or rises first.
17. If $\overline{\mathrm{WE}}$ goes low before or concurrent with $\overline{\mathrm{CE}}$ going low, the output remains in a high impedance state.
18. If $\overline{\mathrm{CE}}$ goes high before or concurrent with WE going high, the output remains in a high impedance state.
19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
a. Falling edge of $\overline{\mathrm{CE}}$.
b. Falling edge of $\overline{\mathrm{WE}}$ ( $\overline{\mathrm{CE}}$ active).
c. Transition on anyaddressline ( $\overline{\mathrm{CE}}$ active).
d. Transition on any data line ( $\overline{\mathrm{CE}}$ and $\overline{\mathrm{WE}}$ active).

The device automatically powers down from ICC2 to ICC1 after tpD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.
20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
21. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not $100 \%$ tested.
22. All address timings are referenced from the last valid address line to the first transitioning address line.
23. $\overline{\mathrm{CE}}$ or WE must be high during address transitions.
24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01 \mu \mathrm{~F}$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.

## Figure 1a.



## Figure 1b.



## figure 2.



LTC17O - ORDERING INFORMATION

| 22 -pin | 24 -pin |
| :--- | :--- |

## FEATURES

$4 \mathrm{~K} \times 4$ Static RAM with Separate I/O, Transparent Write (L7C171), or High Impedance Write (L7C172)- Auto-Powerdown ${ }^{\mathrm{TM}}$ Design

Advanced CMOS Technology
High Speed - to 8 ns maximum
L Low Power Operation Active: 190 mW typical at 35 ns Standby: $100 \mu \mathrm{~W}$ typical
Data Retention at 2 V for Battery Backup Operation

- Plug Compatible with IDT 71681/ 71682, Cypress CY7C171/172
- Package Styles Available:
- 24-pin Plastic DIP
- 24-pin Sidebraze, Hermetic DIP
- 24-pin CerDIP
- 24-pin SOJ
- 28-pin Ceramic LCC


## DESCRIPTION

The L7C171 and L7C172 are highperformance, low-power CMOS static RAMs. The storage cells are organized as 4096 words by 4 bits per word. Data In and Data Out are separate. These devices are available in seven speeds with maximum access times from 8 ns to 35 ns .

Inputs and output are TTL compatible. Operation is from a single +5 V power supply. Power consumption is 190 mW (typical) when operating at 35 ns . Dissipation drops to 75 mW (typical) when the memory is deselected (Enable is high).

Two standby modes are available. Proprietary Auto-Powerdown ${ }^{\mathrm{TM}}$ circuitry reduces power consumption automatically during read or write

## L7C171/172 Block Diagram




## Operating Conditions To meet specified electical and swiching characteristics

## Mode

Active Operation, Commercial
Active Operation, Military Data Retention, Commercial Data Retention, Military

Temperature Range (Ambient)

$$
0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}
$$

$$
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
$$

$$
0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}
$$

$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

## Supply Voltage

$4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$
$4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$
$2.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$
$2.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$

Electmical Characteristics Over Operating Conditions (Note 5)

| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output High Voltage | $\mathrm{IOH}=-4.0 \mathrm{~mA}, \mathrm{VcC}=4.5 \mathrm{~V}$ | 2.4 |  |  | V |
| Vol | Output Low Voltage | $\mathrm{lOL}=8.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| VIH | Input High Voltage |  | 2.0 |  | $\begin{gathered} \mathrm{Vcc} \\ +0.3 \end{gathered}$ | V |
| VIL | Input Low Voltage | (Note 3) | -3.0 |  | 0.8 | V |
| IIx | Input Current | GND $\leq$ VIN $\leq$ Vcc | -10 |  | +10 | $\mu \mathrm{A}$ |
| Ioz | Output Leakage Current | GND $\leq$ Vout $\leq$ Vcc, $\overline{\mathrm{CE}}=\mathrm{Vcc}$ | -10 |  | +10 | $\mu \mathrm{A}$ |
| Ios | Output Short Current | Vout = GND, Vcc = Max (Note 4) |  |  | -350 | mA |
| IcC2 | Vcc Current, TTL Inactive | (Note 7) |  | 15 | 30 | mA |
| Icc3 | Vcc Current, CMOS Standby | (Note 8) |  | 20 | 100 | $\mu \mathrm{A}$ |
| IcC4 | Vcc Current, Data Retention | $\mathrm{Vcc}=3.0 \mathrm{~V}$ (Note 9) |  | 5 | 50 | $\mu \mathrm{A}$ |
| CIN | Input Capacitance | Ambient Temp $=25^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V}$ |  |  | 5 | pF |
| Cout | Output Capacitance | Test Frequency $=1 \mathrm{MHz}$ (Note 10) |  |  | 7 | pF |


| Symbol | Parameter | Test Condition | L7C171/172- |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 35 | 25 | 20 | 15 | 12 | 10 | 8 | Unit |
| ICC1 | Vcc Current, Active | (Note 6) | 50 | 65 | 85 | 110 | 135 | 150 | 165 | mA |

## SWITCHING CHARACTERISTICS over Operating Range ( $n$ s)

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L7C171/172- |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| tavav | Read Cycle Time | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |  |
| tavav | Address Valid to Output Valid (13, 14) |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |
| taxax | Address Change to Output Change | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  |
| tclav | Chip Enable Low to Output Valid ( 13,15 ) |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |
| tclaz | Chip Enable Low to Output Low $\mathbf{Z}(20,21)$ | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  |
| tCHoz | Chip Enable High to Output $\operatorname{High} \mathbf{Z}(\mathbf{2 0 , 2 1 )}$ |  | 15 |  | 10 |  | 8 |  | 8 |  | 5 |  | 4 |  | 4 |
| tpu | Input Transition to Power Up (10, 19) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tPD | Power Up to Power Down (10, 19) |  | 35 |  | 25 |  | 20 |  | 20 |  | 20 |  | 18 |  | 15 |
| tCHVL | Chip Enable High to Data Retention (10) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |

## Read Crcle-A Adobess Controlled. (Notes 13, 14)



## Read Crcle. CE Controlled (Notes 13, 15)



## Dath Retention <br> 

## SWICHING CHARACTERISTICS Over Operating fange (ns)

| Write Crate, (Notes $5,11,12,22,23,24)$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L7C171/172- |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| tavav | Write Cycle Time | 25 |  | 20 |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |  |
| tClew | Chip Enable Low to End of Write Cycle | 25 |  | 15 |  | 15 |  | 12 |  | 10 |  | 8 |  | 8 |  |
| tavB ${ }^{\text {a }}$ | Address Valid to Beginning of Write Cycle | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tavew | Address Valid to End of Write Cycle | 25 |  | 15 |  | 15 |  | 12 |  | 10 |  | 8 |  | 8 |  |
| tewax | End of Write Cycle to Address Change | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| twLEW | Write Enable Low to End of Write Cycle | 20 |  | 15 |  | 15 |  | 12 |  | 10 |  | 8 |  | 6.5 |  |
| tDVEW | Data Valid to End of Write Cycle | 15 |  | 10 |  | 10 |  | 7 |  | 6 |  | 5 |  | 4 |  |
| tEWDX | End of Write Cycle to Data Change | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  |
| twhaz | Write Enable High to Output Low Z $(20,21)$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| twLaz | Write Enable Low to Output High Z (20, 21) |  | 10 |  | 7 |  | 7 |  | 5 |  | 4 |  | 4 |  | 3 |
| twLaV | Write Enable Low to Output Valid |  | 30 |  | 20 |  | 15 |  | 15 |  | 12 |  | 10 |  | 8 |
| tovar | Data Valid to Output Valid |  | 30 |  | 20 |  | 15 |  | 15 |  | 12 |  | 10 |  | 8 |

Warte Cyale WE Controlued (Notes 16, 17, 18, 19)


Whit:CyCLe CE COntrolled (Notes $16,17,18,19$ )


DEVICES INCORPORATED

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V . A current in excess of 100 mA is required to reach -2 V . The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
4. Duration of the output short circuit should not exceed 30 seconds.
5. A series of normalized curves on pages 2-8 through 2-11 of this data book supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\overline{\mathrm{CE}} \leq$ VIL, $\overline{\mathrm{WE}} \leq$ VIL. Input pulse levels are 0 to 3.0 V .
7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{\mathrm{CE}} \geq$ VIH.
8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\mathrm{CE}=\mathrm{VCC}$. Input levels are within 0.2 V of VCC or ground.
9. Data retention operation requires that VCC never drop below 2.0 V . CE must be $\geq$ VCC -0.2 V . For all other inputs VIN $\geq \mathrm{VCC}-0.2 \mathrm{~V}$ or VIN $\leq 0.2 \mathrm{~V}$ is required to ensure full powerdown.
10. These parameters are guaranteed but not $100 \%$ tested.
11. Test conditions assume input transition times of less than 3 ns , reference levels of 1.5 V , output loading for specified IOL and

IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tavew is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
13. $\overline{\mathrm{WE}}$ is high for the read cycle.
14. The chip is continuously selected ( $\overline{\mathrm{CE}}$ low).
15. All address lines are valid prior-to or coincident-with the $\overline{\mathrm{CE}}$ transition to low.
16. The internal write cycle of the memory is defined by the overlap of $\overline{C E}$ low and WE low. Both signals must be low to initiate a write. Either signal can terminate a write by going high. The address, data, and control input setup and hold times should be referenced to the signal that falls lastor rises first.
17. If $\overline{\mathrm{WE}}$ goes low before or concurrent with $\overline{C E}$ going low, the output remains in a high impedance state.
18. If $\overline{C E}$ goes high before or concurrent with WE going high, the output remains in a high impedance state.
19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
a. Falling edge of $\overline{\mathrm{CE}}$.
b. Falling edge of $\overline{\mathrm{WE}}$ ( $\overline{\mathrm{CE}}$ active).
c. Transition on any addressline ( $\overline{\mathrm{CE}}$ active).
d. Transition on any data line ( $\overline{\mathrm{CE}}$ and $\overline{\mathrm{WE}}$ active).

The device automatically powers down from ICC2 to ICC1 after tpD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.
20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
21. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not $100 \%$ tested.
22. All address timings are referenced from the last valid address line to the first transitioning address line.
23. $\overline{\mathrm{CE}}$ or WE must be high during address transitions.
24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01 \mu \mathrm{~F}$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.

## Figure 2.




DEVICES INCORPORATED

## FEATURES

$\square 2 \mathrm{~K} \times 8$ Static RAM with Chip Select Powerdown, Output Enable
Auto-Powerdown ${ }^{\text {TM }}$ Design
$\square$ Advanced CMOS Technology
High Speed - to 10 ns maximum

- Low Power Operation

Active:
250 mW (L6116) typical at 35 ns
Standby (typical):
$100 \mu \mathrm{~W}$ (L6116)
$50 \mu \mathrm{~W}$ (L6116L)
D Data Retention at 2 V for Battery Backup Operation
$\square$ Plug Compatible with IDT6116, Cypress CY7C128/CY6116
$\square$ Package Styles Available:

- 24-pin Plastic DIP
- 24-pin Sidebraze, Hermetic DIP
- 24-pin CerDIP
- 24-pin Plastic SOIC
- 24-pin Plastic SOJ
- 28-pin Ceramic LCC
- 32-pin Ceramic LCC


## DESCRIPTION

The L6116 and L6116L are highperformance, low-power CMOS static RAM. The storage circuitry is organized as 2048 words by 8 bits per word. The 8 Data In and Data Out signals share I/O pins. These devices are available in six speeds with maximum access times from 10 ns to 35 ns .

Inputs and output are TTL compatible. Operation is from a single +5 V power supply. Power consumption for the L6116 is 250 mW (typical) at 35 ns . Dissipation drops to 75 mW (typical) for the L6116 and 60 mW (typical) for the L6116L when the memory is deselected (Enable is high).

Two standby modes are available. Proprietary Auto-Powerdown ${ }^{\mathrm{TM}}$ circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the memory is deselected. In addition, data may be retained in inactive

storage with a supply voltage as low as 2 V . The L 6116 and L 6116 L consume only $15 \mu \mathrm{~W}$ and $6 \mu \mathrm{~W}$ (typical) respectively at 3 V , allowing effective battery backup operation.

The L6116 and L6116L provide asynchronous (unclocked) operation with matching access and cycle times. An active-low Chip Enable and a three-state I/O bus with a separate Output Enable control simplify the connection of several chips for increased storage capacity.

Memory locations are specified on address pins A0 through A10.
Reading from a designated location is accomplished by presenting an address and driving CE low while WE remains high. The data in the addressed memory location will then appear on the Data Out pins within one access time. The output pins stay in a high-impedance state when $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$ is high, or $\overline{\mathrm{WE}}$ is low.

Writing to an addressed location is accomplished when the active-low $\overline{\mathrm{CE}}$ and $\overline{\mathrm{WE}}$ inputs are both low. Either signal may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L6116 and L6116L can withstand an injection current of up to 200 mA on any pin without damage.


## Operating Conditions To meet specified electrical and switching characteristics

| Mode | Temperature Range (Ambient) | Supply Voltage |
| :--- | :---: | ---: |
| Active Operation, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Active Operation, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Data Retention, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $2.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Data Retention, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $2.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |

## Electmical Characteristics Over Operating Conditions (Note 5)

| Symbol | Parameter | Test Condition | L6116 |  |  | L6116L |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| VOH | Output High Voltage | $\mathrm{IOH}=-4.0 \mathrm{~mA}, \mathrm{VcC}=4.5 \mathrm{~V}$ | 2.4 |  |  | 2.4 |  |  | V |
| VoL | Output Low Voltage | $\mathrm{IOL}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  |  | 0.4 | V |
| VIH | Input High Voltage |  | 2.0 |  | $\begin{array}{r} \text { Vcc } \\ +0.3 \end{array}$ | 2.0 |  | $\begin{gathered} \hline \mathbf{V c c} \\ +0.3 \end{gathered}$ | V |
| VIL | Input Low Voltage | (Note 3) | -3.0 |  | 0.8 | -3.0 |  | 0.8 | V |
| IIX | Input Leakage Current | GND $\leq$ VIN $\leq$ Vcc | -10 |  | +10 | -10 |  | +10 | $\mu \mathrm{A}$ |
| Ioz | Output Leakage Current | GND $\leq$ Vout $\leq \mathrm{Vcc}, \mathrm{CE}=\mathrm{Vcc}$ | -10 |  | +10 | -10 |  | +10 | $\mu \mathrm{A}$ |
| Ios | Output Short Current | Vout = GND, VcC $=$ Max (Note 4) |  |  | -350 |  |  | -350 | mA |
| Icce | Vcc Current, TTL Inactive | (Note 7) |  | 15 | 30 |  | 12 | 20 | mA |
| Icc3 | Vcc Current, CMOS Standby | (Note 8) |  | 20 | 100 |  | 10 | 30 | $\mu \mathrm{A}$ |
| IcC4 | Vcc Current, Data Retention | $\mathrm{VcC}=3.0 \mathrm{~V}$ (Note 9) |  | 5 | 50 |  | 2 | 10 | $\mu \mathrm{A}$ |
| Cin | Input Capacitance | Ambient Temp $=25^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V}$ |  |  | 5 |  |  | 5 | pF |
| Cout | Output Capacitance | Test Frequency $=1 \mathrm{MHz}$ (Note 10) |  |  | 7 |  |  | 7 | pF |


| Symbol |  | Parameter | Test Condition | $\mathbf{3 5}$ | $\mathbf{2 5}$ | 20 | 15 | 12 | 10 |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc1 | Vcc Current, Active | (Note 6) | 75 | 100 | 125 | 160 | 200 | 220 |  | mA |

Reop Crate (Notes 5, 11, 12, 22, 23, 24)

| Symbol | Parameter | L6116/L6116L. |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | Min Max |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |  |
| tavav | Read Cycle Time | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  |  |  |
| tavav | Address Valid to Output Valid (13, 14) |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  |  |
| taxax | Address Change to Output Change | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  |  |  |
| tclov | Chip Enable Low to Output Valid ( 13,15 ) |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  |  |
| tclaz | Chip Enable Low to Output Low Z (20, 21) | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  |  |  |
| tchaz | Chip Enable High to Output High Z (20, 21) |  | 15 |  | 10 |  | 8 |  | 8 |  | 5 |  | 4 |  |  |
| tolav | Output Enable Low to Output Valid |  | 15 |  | 12 |  | 10 |  | 8 |  | 6 |  | 5 |  |  |
| tolaz | Output Enable Low to Output Low Z (20, 21) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |  |  |
| tohaz | Output Enable High to Output High Z (20, 21) |  | 12 |  | 10 |  | 8 |  | 5 |  | 5 |  | 4 |  |  |
| tPU | Input Transition to Power Up (10, 19) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |  |  |
| tPD | Power Up to Power Down (10, 19) |  | 35 |  | 25 |  | 20 |  | 20 |  | 20 |  | 18 |  |  |
| tCHVL | Chip Enable High to Data Retention (10) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |  |  |

## Read Cuche A. Adphess Comtromen (Notes 13, 14)



## REm CYCLE: CE/OE COMIROLLED. (Notes 13.15 )



## Data Reiention



## SWITCHING CHARACTERISTICS Over Operating Range (ns)

| Whit Qrate (Notes $5,11,12,22,23,24)$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L6116/L6116L- |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | Min Max |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |  |
| tavaV | Write Cycle Time | 25 |  | 20 |  | 20 |  | 15 |  | 12 |  | 10 |  |  |  |
| tClew | Chip Enable Low to End of Write Cycle | 25 |  | 15 |  | 15 |  | 12 |  | 10 |  | 8 |  |  |  |
| tavB ${ }^{\text {d }}$ | Address Valid to Beginning of Write Cycle | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |  |  |
| tavew | Address Valid to End of Write Cycle | 25 |  | 15 |  | 15 |  | 12 |  | 10 |  | 8 |  |  |  |
| tewax | End of Write Cycle to Address Change | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |  |  |
| tWLEW | Write Enable Low to End of Write Cycle | 20 |  | 15 |  | 15 |  | 12 |  | 10 |  | 8 |  |  |  |
| tDVEW | Data Valid to End of Write Cycle | 15 |  | 10 |  | 10 |  | 7 |  | 6 |  | 5 |  |  |  |
| tEWDX | End of Write Cycle to Data Change | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  |  |  |
| twhaz | Write Enable High to Output Low $\mathbf{Z}(20,21)$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |  |  |
| twLaz | Write Enable Low to Output High Z (20, 21) |  | 10 |  | 7 |  | 7 |  | 5 |  | 4 |  | 4 |  |  |

## Write Cycle:-WEControled (Notes $16,17,18,19$ )



## White Crcle Ce Controuled (Notes 16, 17, 18, 19)



## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at- 0.6 V . A current in excess of 100 mA is required to reach -2 V . The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
4. Duration of the output short circuit should not exceed 30 seconds.
5. A series of normalized curves on pages 2-8 through 2-11 of this data book supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\overline{\mathrm{CE}} \leq \mathrm{VIL}, \overline{\mathrm{WE}} \leq$ VIL. Input pulse levels are 0 to 3.0 V .
7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{\mathrm{CE}} \geq$ VIH.
8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\mathrm{CE}=\mathrm{VCC}$. Input levels are within 0.2 V of VCC or ground.
9. Data retention operation requires that VCC never drop below 2.0 V . CE must be $\geq$ VCC -0.2 V . For all other inputs VIN $\geq \mathrm{VCC}-0.2 \mathrm{~V}$ or VIN $\leq 0.2 \mathrm{~V}$ is required to ensure full powerdown.
10. These parameters are guaranteed but not $100 \%$ tested.
11. Test conditions assume input transition times of less than 3 ns , reference levels of 1.5 V , output loading for specified IOL and

IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tavew is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
13. $\overline{W E}$ is high for the read cycle.
14. The chip is continuously selected ( $\overline{\mathrm{CE}}$ low).
15. All address lines are valid prior-to or coincident-with the $\overline{\mathrm{CE}}$ transition to low.
16. The internal write cycle of the memory is defined by the overlap of CE low and WE low. Both signals must be low to initiate a write. Either signal can terminate a write by going high. The address, data, and control input setup and hold times should be referenced to the signal that falls last or rises first.
17. If $\overline{\mathrm{WE}}$ goes low before or concurrent with $\overline{C E}$ going low, the output remains in a high impedance state.
18. If CE goes high before or concurrent with $\overline{\mathrm{WE}}$ going high, the output remains in a high impedance state.
19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
a. Falling edge of $\overline{\mathrm{CE}}$.
b. Falling edge of $\overline{\mathrm{WE}}$ ( $\overline{\mathrm{CE}}$ active).
c. Transition on any addressline ( $\overline{\mathrm{CE}}$ active).
d. Transition on any data line ( $\overline{\mathrm{CE}}$ and $\overline{\mathrm{WE}}$ active).
The device automatically powers down from ICC2 to ICC1 after tpD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.
20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
21. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not $100 \%$ tested.
22. All address timings are referenced from the last valid address line to the first transitioning address line.
23. $\overline{\mathrm{CE}}$ or WE must be high during address transitions.
24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01 \mu \mathrm{~F}$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.


## Figure 2.





DEVICES INCORPORATED

## FEATURES

$64 \mathrm{~K} \times 1$ Static RAM with Separate I/O, Chip Select PowerdownAuto-Powerdown ${ }^{\text {TM }}$ DesignAdvanced CMOS Technology
High Speed - to 8 ns maximum

- Low Power Operation Active: 135 mW typical at 35 ns Standby: $500 \mu \mathrm{~W}$ typical
Data Retention at 2 V for Battery Backup Operation
- Plug Compatible with IDT 7187, Cypress CY7C187
- Package Styles Available:
- 22-pin Plastic DIP
- 22-pin Sidebraze, Hermetic DIP
- 22-pin CerDIP
- 24-pin Plastic SOIC
- 24-pin Plastic SOJ
- 22-pin Ceramic LCC


## DESCRIPTION

The L7C187 is a high-performance, low-power CMOS static RAM. The storage circuitry is organized as 65,536 words by 1 bit per word. This device is available in seven speeds with maximum access times from 8 ns to 35 ns .
Operation is from a single +5 V power supply and all interface signals are TTL compatible. Power consumption is 135 mW (typical) at 35 ns . Dissipation drops to 75 mW (typical) when the memory is deselected ( $\overline{\mathrm{CE}}$ is high).
Two standby modes are available. Proprietary Auto-Powerdown ${ }^{\mathrm{TM}}$ circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the memory is deselected. In addition,

data may be retained in inactive storage with a supply voltage as low as 2 V . The L7C187 consumes only $30 \mu \mathrm{~W}$ (typical) at 3 V , allowing effective battery backup operation.
The L7C187 provides asynchronous (unclocked) operation with matching access and cycle times. An active-low Chip Enable and a three-state output simplify the connection of several chips for increased capacity.
Memory locations are specified on address pins A0 through A15.
Reading from a designated location is accomplished by presenting an address and driving $\overline{\mathrm{CE}}$ low while $\overline{\mathrm{WE}}$ remains high. The data in the addressed memory location will then appear on the Data Out pin within one access time. The output pin stays in a high-impedance state when $\overline{\mathrm{CE}}$ is high or $\overline{\mathrm{WE}}$ is low.
Writing to an addressed location is accomplished when the active-low $\overline{\mathrm{CE}}$ and $\overline{W E}$ inputs are both low. Either signal may be used to terminate the write operation. Data In and Data Out signals have the same polarity.
Latchup and static discharge protection are provided on-chip. The L7C187 can withstand an injection current of up to 200 mA on any pin without damage.

Maximum Ratings Above which useful life may be impaired (Notes 1, 2)
Storage temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Operating ambient temperature ....................................................................................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Vcc supply voltage with respect to ground ....................................................................... -0.5 V to +7.0 V
Input signal with respect to ground ................................................................................... -3.0 V to +7.0 V
Signal applied to high impedance output ........................................................................... -3.0 V to +7.0 V
Output current into low outputs........................................................................................................ 25 mA
Latchup current ......................................................................................................................... > 200 mA

Operating Conditions To meet specified electrical and switching characteristics

| Mode | Temperature Range (Ambient) | Supply Voltage |
| :--- | :---: | ---: |
| Active Operation, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Active Operation, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Data Retention, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $2.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Data Retention, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $2.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |

## Electrical. Characteristics Over Operating Conditions (Note 5)

| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V OH | Output High Voltage | $\mathrm{IOH}=-4.0 \mathrm{~mA}, \mathrm{VcC}=4.5 \mathrm{~V}$ | 2.4 |  |  | V |
| Vol | Output Low Voltage | $\mathrm{IOL}=8.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| VIH | Input High Voltage |  | 2.0 |  | $\begin{array}{r} \mathrm{Vcc} \\ +0.3 \end{array}$ | V |
| VIL | Input Low Voltage | (Note 3) | -3.0 |  | 0.8 | $\checkmark$ |
| IIX | Input Current | GND $\leq$ VIN $\leq$ Vcc | -10 |  | +10 | $\mu \mathrm{A}$ |
| loz | Output Leakage Current | GND $\leq$ Vout $\leq \mathrm{Vcc}, \overline{\mathrm{CE}}=\mathrm{Vcc}$ | -10 |  | +10 | $\mu \mathrm{A}$ |
| Ios | Output Short Current | Vout = GND, Vcc = Max (Note 4) |  |  | -350 | mA |
| IcC2 | Vcc Current, TTL Inactive | (Note 7) |  | 15 | 30 | mA |
| Icc3 | Vcc Current, CMOS Standby | (Note 8) |  | 100 | 500 | $\mu \mathrm{A}$ |
| IcC4 | Vcc Current, Data Retention | $\mathrm{VcC}=3.0 \mathrm{~V}$ (Note 9) |  | 10 | 250 | $\mu \mathrm{A}$ |
| CIN | Input Capacitance | Ambient Temp $=25^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V}$ |  |  | 5 | pF |
| Cout | Output Capacitance | Test Frequency $=1 \mathrm{MHz}$ (Note 10) |  |  | 7 | pF |


|  |  | L7C187- |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Symbol | Parameter | Test Condition | 35 | 25 | 20 | 15 | 12 | 10 | 8 |
| Unit |  |  |  |  |  |  |  |  |  |  |
| IcC1 | Vcc Current, Active | (Note 6) | 75 | 100 | 125 | 160 | 190 | 205 | 225 | mA |

Read Crale (Notes 5, 11, 12, 22, 23, 24)

| Symbol | Parameter | L7C187- |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| tavav | Read Cycle Time | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |  |
| tavav | Address Valid to Output Valid (13, 14) |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |
| taxax | Address Change to Output Change | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  |
| telav | Chip Enable Low to Output Valid ( 13,15 ) |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |
| tclaz | Chip Enable Low to Output Low Z $(20,21)$ | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  |
| tchoz | Chip Enable High to Output High Z (20, 21) |  | 15 |  | 10 |  | 8 |  | 8 |  | 5 |  | 4 |  | 4 |
| tPU | Input Transition to Power Up (10, 19) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tPD | Power Up to Power Down ( 10,19 ) |  | 35 |  | 25 |  | 20 |  | 20 |  | 20 |  | 18 |  | 15 |
| tchVL | Chip Enable High to Data Retention (10) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |

## Read Cicle-Adohess Controllito. (Notes 13, 14)



## READ CrCLE - CE Contholled (Notes 13, 15)



## Data Retiention



SWITCHING CHARACTERISTICS Over Oparating Range (ns)

| White Crate, (Notes 5, 11, 12, 22, 23, 24) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L7C187- |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| tavav | Write Cycle Time | 25 |  | 20 |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |  |
| tclew | Chip Enable Low to End of Write Cycle | 25 |  | 15 |  | 15 |  | 12 |  | 10 |  | 8 |  | 8 |  |
| tavBw | Address Valid to Beginning of Write Cycle | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tavew | Address Valid to End of Write Cycle | 25 |  | 15 |  | 15 |  | 12 |  | 10 |  | 8 |  | 8 |  |
| tewax | End of Write Cycle to Address Change | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| twLEW | Write Enable Low to End of Write Cycle | 20 |  | 15 |  | 15 |  | 12 |  | 10 |  | 8 |  | 6.5 |  |
| tDVEW | Data Valid to End of Write Cycle | 15 |  | 10 |  | 10 |  | 7 |  | 6 |  | 5 |  | 4 |  |
| tewDX | End of Write Cycle to Data Change | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tWHQZ | Write Enable High to Output Low Z (20, 21) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| twLoz | Write Enable Low to Output High Z (20, 21) |  | 10 |  | 7 |  | 7 |  | 5 |  | 4 |  | 4 |  | 3 |

Writ Crcle - WE Controlled (Notes 16, 17, 18, 19)


## Whit Cycle . CE Contholled (Notes $16,17,18,19$ )



## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V . A current in excess of 100 mA is required to reach -2 V . The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
4. Duration of the output short circuit should not exceed 30 seconds.
5. A series of normalized curves on pages 2-8 through 2-11 of this data book supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\overline{\mathrm{CE}} \leq$ VIL, $\overline{\mathrm{WE}} \leq$ VIL. Input pulse levels are 0 to 3.0 V .
7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{\mathrm{CE}} \geq \mathrm{VIH}$.
8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\mathrm{CE}=\mathrm{VCC}$. Input levels are within 0.2 V of VCC or ground.
9. Data retention operation requires that VCC never drop below 2.0 V . CE must be $\geq$ VCC -0.2 V . For all other inputs VIN $\geq \mathrm{VCC}-0.2 \mathrm{~V}$ or VIN $\leq 0.2 \mathrm{~V}$ is required to ensure full powerdown.
10. These parameters are guaranteed but not $100 \%$ tested.
11. Test conditions assume input transition times of less than 3 ns , reference levels of 1.5 V , output loading for specified IOL and

IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tavew is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
13. $\overline{\mathrm{WE}}$ is high for the read cycle.
14. The chip is continuously selected ( $\overline{\mathrm{CE}}$ low).
15. All address lines are valid prior-to or coincident-with the $\overline{\mathrm{CE}}$ transition to low.
16. The internal write cycle of the memory is defined by the overlap of $\overline{C E}$ low and $\overline{W E}$ low. Both signals must be low to initiate a write. Either signal can terminate a write by going high. The address, data, and control input setup and hold times should be referenced to the signal that falls last or rises first.
17. If WE goes low before or concurrent with $\overline{\mathrm{CE}}$ going low, the output remains in a high impedance state.
18. If $\overline{\mathrm{CE}}$ goes high before or concurrent with $\overline{\mathrm{WE}}$ going high, the output remains in a high impedance state.
19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:

## a. Falling edge of $\overline{\mathrm{CE}}$.

b. Falling edge of $\overline{\mathrm{WE}}$ ( $\overline{\mathrm{CE}}$ active).
c. Transition on any addressline ( $\overline{\mathrm{CE}}$ active).
d. Transition on any data line ( $\overline{\mathrm{CE}}$ and $\overline{\mathrm{WE}}$ active).

The device automatically powers down from ICC2 to ICC1 after tpo has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.
20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
21. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not $100 \%$ tested.
22. All address timings are referenced from the last valid address line to the first transitioning address line.
23. $\overline{\mathrm{CE}}$ or WE must be high during address transitions.
24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01 \mu \mathrm{~F}$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.


Figure 2.



## 16K x 4 Static RAM

## FEATURES

- $16 \mathrm{~K} \times 4$ Static RAM with

Common I/O
Auto-Powerdown ${ }^{\text {TM }}$ DesignAdvanced CMOS Technology

- High Speed - to 8 ns maximum
$\square$ Low Power Operation
Active: 210 mW typical at 35 ns
Standby: $500 \mu \mathrm{~W}$ typical
Data Retention at 2 V for Battery Backup Operation
$\square$ Plug Compatible with IDT 7188/ 7198, Cypress CY7C164/166
- Package Styles Available:
- 22/24-pin Plastic DIP
- 22/24-pin Sidebraze, Hermetic DIP
- 22/24-pin CerDIP
- 24-pin Plastic SOIC
- 24-pin Plastic SOJ
- 22-pin Ceramic LCC
- 28-pin Ceramic LCC


## DESCRIPTION

The L7C164, L7C165, and L7C166 are high-performance, low-power CMOS static RAMs. The storage cells are organized as 16,384 words by 4 bits per word. Data In and Data Out signals share I/O pins. The L7C164 has a single active-low Chip Enable. The L7C165 has two Chip Enables and a separate Output Enable. The L7C166 has a single Chip Enable and an Output Enable. These devices are available in seven speeds with maximum access times from 8 ns to 35 ns .

Inputs and output are TTL compatible. Operation is from a single +5 V power supply. Power consumption is 210 mW (typical) at 35 ns . Dissipation drops to 75 mW (typical) when the memory is deselected (Enable is high).

Two standby modes are available. Proprietary Auto-Powerdown ${ }^{\mathrm{TM}}$ circuitry reduces power consumption

## L7C164/165/166 Blogk Diagram




Operating Conditions To meet specified electrical and switching characteristics

| Mode | Temperature Range (Ambient) | Supply Voltage |
| :--- | :---: | ---: |
| Active Operation, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Active Operation, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Data Retention, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $2.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Data Retention, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $2.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |

Electrical. Characteristics Over Operating Conditions (Note 5)

| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output High Voltage | $\mathrm{IOH}=-4.0 \mathrm{~mA}, \mathrm{VCC}=4.5 \mathrm{~V}$ | 2.4 |  |  | V |
| Vol | Output Low Voltage | $\mathrm{IOL}=8.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| VIH | Input High Voltage |  | 2.0 |  | $\begin{gathered} \text { vcc } \\ +0.3 \end{gathered}$ | V |
| VIL | Input Low Voltage | (Note 3) | -3.0 |  | 0.8 | V |
| lix | Input Current | GND $\leq$ VIN $\leq$ Vcc | -10 |  | +10 | $\mu \mathrm{A}$ |
| loz | Output Leakage Current | $\mathrm{GND} \leq \mathrm{Vout} \leq \mathrm{Vcc}, \mathrm{CE}=\mathrm{Vcc}$ | -10 |  | +10 | $\mu \mathrm{A}$ |
| Ios | Output Short Current | Vout = GND, VcC = Max (Note 4) |  |  | -350 | mA |
| IcC2 | Vcc Current, TTL Inactive | (Note 7) |  | 15 | 30 | mA |
| Icc3 | Vcc Current, CMOS Standby | (Note 8) |  | 100 | 500 | $\mu \mathrm{A}$ |
| Icc4 | Vcc Current,Data Retention | $\mathrm{VcC}=3.0 \mathrm{~V}$ (Note 9) |  | 10 | 250 | $\mu \mathrm{A}$ |
| CIN | Input Capacitance | Ambient Temp $=25^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V}$ |  |  | 5 | pF |
| Cout | Output Capacitance | Test Frequency $=1 \mathrm{MHz}$ (Note 10) |  |  | 7 | pF |


| Symbol | Parameter | Test Condition | 17C164/465/466- |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 35 | 25 | 20 | 15 | 12 | 10 | 8 | Unit |
| ICC1 | Vcc Current, Active | (Note 6) | 75 | 100 | 125 | 160 | 190 | 205 | 225 | mA |

## SWITCHING CHARACTERISTICS over Operating Range (ns)

## Reab Crcle (Notes 5, 11, 12, 22, 23, 24)

| Symbol | Parameter | L7C164/165/166- |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| tavav | Read Cycle Time | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |  |
| tavav | Address Valid to Output Valid (13, 14) |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |
| taxax | Address Change to Output Change | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  |
| tclav | Chip Enable Low to Output Valid ( 13,15 ) |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |
| tclaz | Chip Enable Low to Output Low Z $(20,21)$ | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  |
| tCHQZ | Chip Enable High to Output $\operatorname{High} \mathrm{Z}(20,21)$ |  | 15 |  | 10 |  | 8 |  | 8 |  | 5 |  | 4 |  | 4 |
| tolav | Output Enable Low to Output Valid |  | 15 |  | 12 |  | 10 |  | 8 |  | 6 |  | 4 |  | 4 |
| tolaz | Output Enable Low to Output Low Z (20, 21) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tohQz | Output Enable High to Output High Z (20, 21) |  | 12 |  | 10 |  | 8 |  | 5 |  | 5 |  | 4 |  | 4 |
| tPU | Input Transition to Power Up (10, 19) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tPD | Power Up to Power Down (10, 19) |  | 35 |  | 25 |  | 20 |  | 20 |  | 20 |  | 18 |  | 15 |
| tCHVL | Chip Enable High to Data Retention (10) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |

## Read Cycle - Adobess Controlled (Notes 13, 14)



## Read Cycle-CE/OE Controlled (Notes 13, 15)



## Data Retention



DEVICES INCORPORATED

## SWITCHING CHARACTERISTICS over Operating Range (ns)

| White Grces (Notes 5, 11, 12, 22, 23, 24 ) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L7C164/165/166- |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| tavav | Write Cycle Time | 25 |  | 20 |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |  |
| tClew | Chip Enable Low to End of Write Cycle | 25 |  | 15 |  | 15 |  | 12 |  | 10 |  | 8 |  | 8 |  |
| tavBe | Address Valid to Beginning of Write Cycle | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tavew | Address Valid to End of Write Cycle | 25 |  | 15 |  | 15 |  | 12 |  | 10 |  | 8 |  | 8 |  |
| tEWAX | End of Write Cycle to Address Change | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| twlew | Write Enable Low to End of Write Cycle | 20 |  | 15 |  | 15 |  | 12 |  | 10 |  | 8 |  | 6.5 |  |
| tDVEW | Data Valid to End of Write Cycle | 15 |  | 10 |  | 10 |  | 7 |  | 6 |  | 5 |  | 4 |  |
| tEWDX | End of Write Cycle to Data Change | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| twHoz | Write Enable High to Output Low Z (20, 21) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| twloz | Write Enable Low to Output High Z (20, 21) |  | 10 |  | 7 |  | 7 |  | 5 |  | 4 |  | 4 |  | 3 |

Write Crief WE ControLem (Notes 16, $17,18,19$ )


## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V . A current in excess of 100 mA is required to reach -2 V . The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
4. Duration of the output short circuit should not exceed 30 seconds.
5. A series of normalized curves on pages 2-8 through 2-11 of this data book supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\overline{C E}^{*} \leq$ VIL, $\overline{W E} \leq$ VIL. Input pulse levels are 0 to 3.0 V .
7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{\mathrm{CE}}^{*} \geq$ VIH.
8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\mathrm{CE}^{*}=$ VCC. Input levels are within 0.2 V of VCC or ground.
9. Data retention operation requires that VCC never drop below 2.0 V . CE* must be $\geq$ VCC-0.2 V. For all other inputs VIN $\geq \mathrm{VCC}-0.2 \mathrm{~V}$ or VIN $\leq 0.2 \mathrm{~V}$ is required to ensure full powerdown.
10. These parameters are guaranteed but not $100 \%$ tested.
11. Test conditions assume input transition times of less than 3 ns , reference levels of 1.5 V , output loading for specified IOL and

IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tavew $^{\text {is specified as a minimum since the }}$ external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
13. $\overline{\mathrm{WE}}$ is high for the read cycle.
14. The chip is continuously selected ( $\overline{\mathrm{CE}}^{*}$ low).
15. All address lines are valid prior-to or coincident-with the $\overline{\mathrm{CE}}^{*}$ transition to low.
16. The internal write cycle of the memory is defined by the overlap of $\overline{C E}{ }^{*}$ low and $\overline{W E}$ low. Both signals must be low to initiate a write. Either signal can terminate a write by going high. The address, data, and control input setup and hold times should be referenced to the signal that falls last or rises first.
17. If WE goes low before or concurrent with $\overline{\mathrm{CE}}^{*}$ going low, the output remains in a high impedance state.
18. If $\overline{\mathrm{CE}}^{*}$ goes high before or concurrent with $\overline{W E}$ going high, the output remains in a high impedance state.
19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
a. Falling edge of $\overline{\mathrm{CE}}$.
b. Falling edge of $\overline{\mathrm{WE}}(\overline{\mathrm{CE}} *$ active).
c. Transition on any address line ( $\overline{\mathrm{CE}}^{*}$ active).
d. Transition on any data line ( $\overline{\mathrm{CE}}^{*}$ and $\overline{\mathrm{WE}}$ active).

The device automatically powers down from ICC2 to ICC1 after tpD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.
20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
21. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not $100 \%$ tested.
22. All address timings are referenced from the last valid address line to the first transitioning address line.
23. $\overline{\mathrm{CE}}^{*}$ orWE must be high during address transitions.
24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01 \mu \mathrm{~F}$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.

## Figure ta.



Figure 16.


Figure 2.


* For the L7C165, $\overline{\mathrm{CE}}$ refers to the logical AND of $\overline{C E}_{1}$ and CE2.

|  | LTC164．ORDERING INFORMATION |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 24－pin |  | 22－pin <br> （ $290 \times 490$ ） <br> 仙会㟶 |
| Speed | Plastic DIP （P8） | Sidebraze Hermetic DIP（D8） | $\begin{aligned} & \text { CerDIP } \\ & \text { (C3) } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { Plastic SOIC } \\ & \left(.300^{\prime \prime}-\mathrm{U1}\right) \end{aligned}$ | $\begin{aligned} & \text { Plastic SOJ } \\ & \left(.300^{\prime \prime}-W 1\right) \end{aligned}$ | Ceramic Leadless Chip Carrier（K4） |
|  | 0 C to $+70^{\circ} \mathrm{C}$－Commercial Screening |  |  |  |  |  |
| $\begin{array}{\|r\|} \hline 35 \mathrm{~ns} \\ 25 \mathrm{~ns} \\ 20 \mathrm{~ns} \\ 15 \mathrm{~ns} \\ 12 \mathrm{~ns} \\ 10 \mathrm{~ns} \\ 8 \mathrm{~ns} \\ \hline \end{array}$ | L7C164PC35   <br> $n$ $n$ 25 <br> $n$ $n$ 20 <br> $n$ $n$ 15 <br> $n$ $n$ 12 <br> $n$ $n$ 10 <br> $n$ 8  |    <br> L7C164DC35   <br> $" M$ 25  <br> $"$ $"$ 20 <br> $"$ $"$ 15 <br> $"$ $"$ 12 <br> $"$ $"$ 10 <br> $"$ 7 8 | L7C164CC35   <br> $M$ $"$ 25 <br> $"$ $"$ 20 <br> $"$ $"$ 15 <br> $"$ $"$ 12 <br> $"$ $"$ 10 <br> $"$ $"$ 8 |  |  |  |
|  | － $55^{\circ} \mathrm{C}$ to $+125{ }^{\circ} \mathrm{C}$－Commercial Scriemmo． |  |  |  |  |  |
| 35 ns 25 ns 20 ns 15 ns 12 ns 10 ns 8 ns |  |  |  |  |  |  |
|  | －55\％C to $+125^{\circ} \mathrm{C}$－Extendeo Screenina |  |  |  |  |  |
| $\left.\begin{array}{\|c} 35 \mathrm{~ns} \\ 25 \mathrm{~ns} \\ 20 \mathrm{~ns} \\ 15 \mathrm{~ns} \\ 12 \mathrm{~ns} \\ 10 \mathrm{~ns} \\ 8 \mathrm{~ns} \end{array} \right\rvert\,$ |  | L7C164DME35  <br> $n$ $n$ <br> $"$ 25 <br> $"$ $n$ <br> $"$ 15 <br> $"$ $n$ <br> $n$ 12 <br>   |  |  |  | L7C164KME35   <br> $M$ $"$ 25 <br> $" M$ 20  <br> $" M$ 15  <br> $" M$ 12  <br> $"$ 10  |
|  | －55\％to $125{ }^{\circ} \mathrm{C}$－MIL－STD－883 COMPUANT |  |  |  |  |  |
| $\begin{array}{\|c\|} \hline 35 \mathrm{~ns} \\ 25 \mathrm{~ns} \\ 20 \mathrm{~ns} \\ 15 \mathrm{~ns} \\ 12 \mathrm{~ns} \\ 10 \mathrm{~ns} \\ 8 \mathrm{~ns} \end{array}$ |  | L7C164DMB35  <br> $"$ $"$ <br> $"$ 25 <br> $"$ $"$ <br> $"$ 15 <br> $"$ $" 12$ <br> $"$ 10 | L7C164CMB35  <br> $n$ $n$ <br> $" n$ 25 <br> $"$ 20 <br> $"$ 15 <br> $"$ 12 <br> $"$ 10 |  |  | L7C164KMB35   <br> $"$ $"$ 25 <br> $"$ $"$ 20 <br> $"$ $"$ 15 <br> $"$ $"$ 12 <br> $"$ 10  |


|  | L7C165/166-ORDERING INFORMATION |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 24-pin <br> (0.3" wide) |  |  | 24-pin |  |  |
| Speed | Plastic DIP (P2) | $\begin{array}{\|c\|} \hline \text { Sidebraze } \\ \text { Hermetic DIP (D2) } \\ \hline \end{array}$ | CerDIP (C1) | Plastic SOIC (.300"-U1) | $\begin{aligned} & \text { Plastic SOJ } \\ & (.300 "-W 1) \end{aligned}$ |  |
|  | $0{ }^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ - Commercial Scheening |  |  |  |  |  |
|  <br> 35 ns <br> 25 ns <br> 20 ns <br> 15 ns <br> 12 ns <br> 10 ns <br> 8 ns | L7C165PCOrL7C168PC35 <br>  <br>  |  |  |  |  |  |
|  | $-5^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ - Commercial Screening. |  |  |  |  |  |
| $\begin{array}{\|r\|} 35 \mathrm{~ns} \\ 25 \mathrm{~ns} \\ 20 \mathrm{~ns} \\ 15 \mathrm{~ns} \\ 12 \mathrm{~ns} \\ 10 \mathrm{~ns} \\ 8 \mathrm{~ns} \\ \hline \end{array}$ |  | $\begin{array}{cc}  & \\ \text { L7C165DM } & =\begin{array}{c} 35 \\ \text { or } \\ \text { or } \end{array} \\ \text { L7C166DM } & 20 \\ & 15 \\ & 12 \\ & 10 \end{array}$ | $\begin{array}{lr} \hline & \\ \text { L7C165CM } & =\begin{array}{l} 35 \\ \text { of } \\ \text { L7C166CM } \end{array} \\ & -20 \\ & 15 \\ & 12 \\ 10 \end{array}$ |  |  |  |
|  | -55 ${ }^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ - Extended Screening |  |  |  |  |  |
| $\begin{aligned} & 35 \mathrm{~ns} \\ & 25 \mathrm{~ns} \\ & 20 \mathrm{~ns} \\ & 15 \mathrm{~ns} \\ & 12 \mathrm{~ns} \\ & 10 \mathrm{~ns} \\ & 8 \mathrm{~ns} \end{aligned}$ |  |  | $\begin{array}{r} \text { L7C165CME } \\ \begin{array}{r} 35 \\ \text { or } \\ \text { or } \\ \text { LTC166CME } \\ -20 \\ 15 \\ -15 \\ 12 \\ 10 \end{array} \\ \\ \end{array}$ | - |  |  |
|  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}-\mathrm{MIL}$-STD-883 Complant. |  |  |  |  |  |
| $\left.\begin{array}{\|c} 35 \mathrm{~ns} \\ 25 \mathrm{~ns} \\ 20 \mathrm{~ns} \\ 15 \mathrm{~ns} \\ 12 \mathrm{~ns} \\ 10 \mathrm{~ns} \\ 8 \mathrm{~ns} \end{array} \right\rvert\,$ |  |  |  |  |  |  |



## FEATURES

- $16 \mathrm{~K} \times 4$ Static RAM with Separate I/O, Transparent Write (L7C161), or High Impedance Write (L7C162)

Auto-Powerdown ${ }^{\mathrm{TM}}$ Design
Advanced CMOS Technology
$\square$ High Speed — to 8 ns maximum
$\square$ Low Power Operation Active: 210 mW typical at 35 ns Standby: $500 \mu \mathrm{~W}$ typical
$\square$ Data Retention at 2 V for Battery Backup Operation
$\square$ Plug Compatible with IDT 71981/ 71982, Cypress CY7C161 / 162
Package Styles Available:

- 28-pin Plastic DIP
- 28-pin Sidebraze, Hermetic DIP
- 28-pin CerDIP
- 28-pin Plastic SOIC
- 28-pin Plastic SOJ
- 28-pin Ceramic LCC


## DESCRIPTION

The L7C161 and L7C162 are highperformance, low-power CMOS static RAMs. The storage cells are organized as 16,384 words by 4 bits per word. Data In and Data Out are separate. These devices are available in seven speeds with maximum access times from 8 ns to 35 ns .

Inputs and output are TTL compatible. Operation is from a single +5 V power supply. Power consumption is 210 mW (typical) at 35 ns . Dissipation drops to 75 mW (typical) when the memory is deselected (Enable is high).

Two standby modes are available. Proprietary Auto-Powerdown ${ }^{\mathrm{TM}}$ circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the

## L7C161/162 Block Diagram


memory is deselected. In addition, data may be retained in inactive storage with a supply voltage as low as 2 V. The L7C161 and L7C162 consume only $30 \mu \mathrm{~W}$ (typical) at 3 V , allowing effective battery backup operation.

The L7C161 and L7C162 provide asynchronous (unclocked) operation with matching access and cycle times. Two active-low Chip Enables and a three-state bus output with a separate Output Enable control simplify the connection of several chips for increased storage capacity.
Memory locations are specified on address pins A0 through A13. Reading from a designated location is accomplished by presenting an address and driving $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{CE}} 2$ low while $\overline{W E}$ remains high. The data in the addressed memory location will then appear on the Data Out pins within one access time. The output pins stay in a high-impedance state when WE is low (L7C162 only) or $\overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}}_{2}$, or $\overline{\mathrm{OE}}$ is high.

Writing to an addressed location is accomplished when the active-low $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{CE}}_{2}$ and $\overline{\mathrm{WE}}$ inputs are all low. Any of these signals may be used to terminate the write operation. The Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C161 and L7C162 can withstand an injection current of up to 200 mA on any pin without damage.

## Maximum Ratings above which useful life may be impaired (Notes 1. 2)

| Storage temperature | $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Operating ambient temperature | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Vcc supply voltage with respect to ground | -0.5 V to +7.0 V |
| Input signal with respect to ground | -3.0 V to +7.0 V |
| Signal applied to high impedance output | -3.0 V to +7.0 V |
| Output current into low outputs. | 25 mA |
| Latchup current | .. $>200 \mathrm{~mA}$ |

## Operating Conditions To meet specified electical and swithing characteristics

| Mode | Temperature Range (Ambient) | Supply Voltage |
| :--- | :---: | ---: |
| Active Operation, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Active Operation, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Data Retention, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $2.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Data Retention, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $2.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |

## Electrical. Characteristics Over Operating Conditions (Note 5)

| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output High Voltage | $\mathrm{IOH}=-4.0 \mathrm{~mA}, \mathrm{Vcc}=4.5 \mathrm{~V}$ | 2.4 |  |  | V |
| Vol. | Output Low Voltage | $\mathrm{IOL}=8.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| VIH | Input High Voltage |  | 2.0 |  | $\begin{gathered} \mathrm{V} c \mathrm{c} \\ +0.3 \end{gathered}$ | V |
| VIL | Input Low Voltage | (Note 3) | -3.0 |  | 0.8 | V |
| IIX | Input Current | GND $\leq$ ViN $\leq$ Vcc | -10 |  | +10 | $\mu \mathrm{A}$ |
| Ioz | Output Leakage Current | GND $\leq$ Vout $\leq \mathrm{Vcc}, \mathrm{CE}=\mathrm{Vcc}$ | -10 |  | +10 | $\mu \mathrm{A}$ |
| los | Output Short Current | Vout = GND, VcC = Max (Note 4) |  |  | -350 | mA |
| ICC2 | Vcc Current, TTL Inactive | (Note 7) |  | 15 | 30 | mA |
| Icc3 | Vcc Current, CMOS Standby | (Note 8) |  | 100 | 500 | $\mu \mathrm{A}$ |
| ICC4 | Vcc Current, Data Retention | $\mathrm{VcC}=3.0 \mathrm{~V}$ (Note 9) |  | 10 | 250 | $\mu \mathrm{A}$ |
| CIN | Input Capacitance | Ambient Temp $=25^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V}$ |  |  | 5 | pF |
| Cout | Output Capacitance | Test Frequency $=1 \mathrm{MHz}$ (Note 10) |  |  | 7 | pF |


| Symbol | Parameter | Test Condition | L7C161/162- |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 35 | 25 | 20 | 15 | 12 | 10 | 8 | Unit |
| IcC1 | Vcc Current, Active | (Note 6) | 75 | 100 | 125 | 160 | 190 | 205 | 225 | mA |

## SWITCHING CHARACTERISTICS Over Operating Range (ns)

Reab Cricu: (Notes 5, 11, 12, 22, 23, 24)

| Symbol | Parameter | L7C161/162- |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| tavav | Read Cycle Time | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |  |
| tavov | Address Valid to Output Valid (13, 14) |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |
| taxax | Address Change to Output Change | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  |
| tclov | Chip Enable Low to Output Valid (13, 15) |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |
| tclaz | Chip Enable Low to Output Low $\mathbf{Z}(20,21)$ | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  |
| tchaz | Chip Enable High to Output High Z (20, 21) |  | 15 |  | 10 |  | 8 |  | 8 |  | 5 |  | 4 |  | 4 |
| tolav | Output Enable Low to Output Valid |  | 15 |  | 12 |  | 10 |  | 8 |  | 6 |  | 5 |  | 4 |
| tolaz | Output Enable Low to Output Low Z (20, 21) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tohaz | Output Enable High to Output High Z (20, 21) |  | 12 |  | 10 |  | 8 |  | 5 |  | 5 |  | 4 |  | 4 |
| tPU | Input Transition to Power Up (10, 19) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tPD | Power Up to Power Down (10, 19) |  | 35 |  | 25 |  | 20 |  | 20 |  | 20 |  | 18 |  | 15 |
| tCHVL | Chip Enable High to Data Retention (10) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |

Read Cycle - Adoress Controlleo (Notes 13, 14)


## READ Cycle- CElOE Controlled (Notes, 13, 15)



## Data Retention



## SWITCHING CHARACTERISTICS over oporating Rango (ns)

Watte Grce, (Notes 5, 11, 12, 22, 23, 24)

| Symbol | Parameter | L7C161/162- |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| taval | Write Cycle Time | 25 |  | 20 |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |  |
| tClew | Chip Enable Low to End of Write Cycle | 25 |  | 15 |  | 15 |  | 12 |  | 10 |  | 8 |  | 8 |  |
| tavbw | Address Valid to Beginning of Write Cycle | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tavew | Address Valid to End of Write Cycle | 25 |  | 15 |  | 15 |  | 12 |  | 10 |  | 8 |  | 8 |  |
| tEWAX | End of Write Cycle to Address Change | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tWLEW | Write Enable Low to End of Write Cycle | 20 |  | 15 |  | 15 |  | 12 |  | 10 |  | 8 |  | 6.5 |  |
| tDVEW | Data Valid to End of Write Cycle | 15 |  | 10 |  | 10 |  | 7 |  | 6 |  | 5 |  | 4 |  |
| tEWDX | End of Write Cycle to Data Change | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| twHQZ | Write Enable High to Output Low Z $(20,21)$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| twLQZ | Write Enable Low to Output High Z (20, 21) |  | 10 |  | 7 |  | 7 |  | 5 |  | 4 |  | 4 |  | 3 |
| twLov | Write Enable Low to Output Valid |  | 30 |  | 20 |  | 15 |  | 15 |  | 12 |  | 10 |  | 8 |
| tDVQV | Data Valid to Output Valid |  | 30 |  | 20 |  | 15 |  | 15 |  | 12 |  | 10 |  | 8 |

Write Cycue, WE Controlite. (Notes, 16, 17, 18, 19)


White Cralem. CE Controlleo. (Notes, 16, 17, 18, 19)


## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V . A current in excess of 100 mA is required to reach -2 V . The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
4. Duration of the output short circuit should not exceed 30 seconds.
5. A series of normalized curves on pages 2-8 through 2-11 of this data book supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., CEX $\leq$ VIL, WE $\leq$ VIL. Input pulse levels are 0 to 3.0 V .
7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{\mathrm{CE}} 1$ or $\overline{\mathrm{CE}} 2 \geq$ VIH.
8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., CE1 or $\overline{\mathrm{CE}} 2=\mathrm{VCC}$. In putlevels are within 0.2 V of VCC or GND.
9. Data retention operation requires that VCC never drop below 2.0 V . $\mathrm{CE}_{1}$ or $\overline{\mathrm{CE}} 2$ must be $\geq \mathrm{VCC}-0.2 \mathrm{~V}$. For all other inputs VIN $\geq$ VCC -0.2 V or VIN $\leq 0.2 \mathrm{~V}$ is required to ensure full powerdown.
10. These parameters are guaranteed but not $100 \%$ tested.
11. Test conditions assume input transition times of less than 3 ns , reference levels of 1.5 V, output loading for specified IOL and

IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, $t_{\text {avew }}$ is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
13. WE is high for the read cycle.
14. The chip is continuously selected ( $\overline{\mathrm{CE}} 1$ and CE2 low).
15. All address lines are valid prior-to or coincident-with the later of $\overline{C E}_{1}$ and $\overline{C E}_{2}$ transition to low.
16. The internal write cycle of the memory is defined by the overlap of $\overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}} 2^{2}$ low and $\overline{W E}$ low. All threesignals must be low to initiate a write. Any signal can terminate a write by going high. The address, data, and control input setup and hold times should be referenced to the signal that falls last or rises first.
17. If $\overline{\mathrm{WE}}$ goes low before or concurrent with the later of $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{CE}} 2$ going low, the output remains in a high impedance state.
18. If $\overline{\mathrm{CE}}_{1}$ or $\overline{\mathrm{C}}_{2}$ goes high before or concurrent with WE going high, the output remains in a high impedance state.
19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
a. Falling edge of $\overline{\mathrm{CEx}}$ (other $\overline{\mathrm{CE}}$ active).
b. Falling edge of $\bar{W} E\left(\overline{C E}_{1}, \overline{\mathrm{CE}}_{2}\right.$ active).
c. Transition on any address line ( $\overline{\mathrm{CE}} 1, \overline{\mathrm{CE}}_{2}$ active).
d. Transition on any data line ( $\overline{\mathrm{CE}} 1, \overline{\mathrm{CE}} 2$, and WE active).
The device automatically powers down from ICC2 to ICC1 after tpD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.
20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
21. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not $100 \%$ tested.
22. All address timings are referenced from the last valid address line to the first transitioning address line.
23. $\overline{\mathrm{CE}}_{1}, \overline{\mathrm{CE}} 2$, or $\overline{\mathrm{WE}}$ must be high during address transitions.
24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01 \mu \mathrm{~F}$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.

Figure $1 a$.


## Figune 16.



## Figure 2.



|  | ORDERING．INFORMATION |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 28－pin <br> （0．3＂wide） |  |  | 28－pin <br>  |  | 28－pin <br> （ $350 \times 550$ ） <br>  |
| Speed | $\begin{gathered} \text { Plastic DIP } \\ (\text { P10 } 10) \end{gathered}$ | Sidebraze Hermetic DIP（D10） | CerDIP （C5） | Plastic SOIC (.300"-U2) | $\begin{aligned} & \text { Plastic SOJ } \\ & \left(.3000^{\prime \prime}-\mathrm{W} 2\right) \end{aligned}$ | Ceramic Leadless Chip Carrier（K5） |
|  | $0^{\circ} \mathrm{C}$ to $470{ }^{\circ} \mathrm{C}$－Commercial Screamia |  |  |  |  |  |
| 35 ns 25 ns 20 ns 15 ns 12 ns 10 ns 8 ns |  |  |  |  |  | $\begin{array}{l\|r}  \\ \text { L7C161KC } & \begin{array}{r} 35 \\ \text { or } \\ \text { or } \\ \text { L7C162KC } \end{array} \\ & 15 \\ & 12 \\ & 12 \\ & 10 \\ 8 \end{array}$ |
|  | －55\％ $10.125 \%$ ．COMmercial Screemang |  |  |  |  |  |
| 35 ns 25 ns 20 ns 15 ns 12 ns 10 ns 8 ns |  | $\begin{array}{rr}  & 35 \\ \text { L7C161DM } & =25 \\ \text { oo } & 25 \\ \text { L7C162DM } & 20 \\ & 15 \\ & 12 \\ & 10 \end{array}$ |  |  |  | $\begin{aligned} & \\ & \text { L7C161KM } \\ & \text { or } \\ & \text { L7C162KM } \end{aligned}\left[\begin{array}{l} 35 \\ 25 \\ 20 \\ 15 \\ 12 \\ 12 \\ 10 \end{array}\right.$ |
|  | －55\％${ }^{\circ} \mathrm{C}$ to $125{ }^{\circ} \mathrm{C}$－Exiended Screming： |  |  |  |  |  |
| 35 ns25 ns20 ns15 ns12 ns10 ns8 ns |  |  | $\begin{array}{\|c\|} \hline \text { L7C161CME } \\ \text { or } \\ \text { or } \\ \text { or } \\ \text { L7C162 } \\ \hline 20 \\ 15 \\ 15 \\ 12 \\ 10 \\ \\ \hline \end{array}$ |  |  | $\begin{gathered} \text { L7C161KME } \\ \text { or } \\ \text { L7C162KME } \end{gathered} \begin{array}{r} 35 \\ 25 \\ 20 \\ 15 \\ 15 \\ 12 \\ 10 \end{array}$ |
|  | －55\％ $10.125^{\circ} \mathrm{C}$－MLL－STD－883 Complant |  |  |  |  |  |
|  |  |  | $\begin{array}{\|c\|c\|} \hline & 35 \\ \text { L7C161CMB } & 35 \\ \text { or } & 25 \\ \text { L7C162CMB } & 20 \\ & 15 \\ & 12 \\ 10 \end{array}$ |  |  | $\begin{array}{c\|c} \hline & \\ \text { L7C161KMB } & 35 \\ \text { or } \\ \text { or } \\ \text { L7C162KMB } \\ 20 \\ & 15 \\ & 12 \\ 10 \end{array}$ |

## 8K x 8 Static RAM (Low Power)

## FEATURES

$8 \mathrm{~K} \times 8$ Static RAM with Chip Select Powerdown, Output EnableAuto-Powerdown ${ }^{\text {TM }}$ DesignAdvanced CMOS TechnologyHigh Speed - to 10 ns maximum- Low Power Operation Active:

320 mW (L7C185) typical at 35 ns Standby (typical):
$500 \mu \mathrm{~W}$ (L7C185)
$250 \mu \mathrm{~W}$ (L7CL185)
Data Retention at 2 V for Battery Backup Operation

- Plug Compatible with IDT7164, Cypress CY7C185/186
- Package Styles Available:
- 28-pin Plastic DIP
- 28-pin Sidebraze, Hermetic DIP
- 28-pin CerDIP
- 28-pin Plastic SOIC
- 28-pin Plastic SOJ
- 28-pin Ceramic LCC
- 32-pin Ceramic LCC


## DESCRIPTION

The L7C185 and L7CL185 are highperformance, low-power CMOS static RAMs. The storage circuitry is organized as 8,192 words by 8 bits per word. The 8 Data In and Data Out signals share I/O pins. These devices are available in six speeds with maximum access times from 10 ns to 35 ns .

Inputs and output are TTL compatible. Operation is from a single +5 V power supply. Power consumption for the L7C185 is 320 mW (typical) at 35 ns . Dissipation drops to 75 mW (typical) for the L7C185 and 60 mW (typical) for the L7CL185 when the memory is deselected (Enable is high).

Two standby modes are available. Proprietary Auto-Powerdown ${ }^{\mathrm{TM}}$ circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the memory is deselected. In addition,

## L7C185/L7CL185 BLock Diagram




Operating Conditions To meet specified electrical and switching characteristics

| Mode | Temperature Range (Ambient) | Supply Voltage |
| :--- | :---: | ---: |
| Active Operation, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Active Operation, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Data Retention, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $2.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Data Retention, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $2.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |

## Electaical Characteristics Over Operating Conditions (Note 5)

| Symbol | Parameter | Test Condition | L7C185 |  |  | L7CL185 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| VOH | Output High Voltage | $1 \mathrm{OH}=-4.0 \mathrm{~mA}, \mathrm{VCC}=4.5 \mathrm{~V}$ | 2.4 |  |  | 2.4 |  |  | V |
| VoL | Output Low Voltage | $\mathrm{IOL}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  |  | 0.4 | V |
| VIH | Input High Voltage |  | 2.0 |  | $\begin{array}{\|} \mathrm{V} c \mathrm{c} \\ +0.3 \end{array}$ | 2.0 |  | $\begin{gathered} \mathrm{V} \mathrm{cc} \\ +0.3 \end{gathered}$ | V |
| VIL. | Input Low Voitage | (Note 3) | -3.0 |  | 0.8 | $-3.0$ |  | 0.8 | V |
| IIX | Input Leakage Current | $\mathrm{GND} \leq \mathrm{VIN} \leq \mathrm{VCC}$ | -10 |  | +10 | -10 |  | $+10$ | $\mu \mathrm{A}$ |
| loz | Output Leakage Current | $\mathrm{GND} \leq \mathrm{VOUT} \leq \mathrm{VcC}, \mathrm{CE}=\mathrm{Vcc}$ | -10 |  | +10 | -10 |  | +10 | $\mu A$ |
| IOS | Output Short Current | Vout = GND, Vcc = Max (Note 4) |  |  | -350 |  |  | -350 | mA |
| ICC2 | Vcc Current, TTL Inactive | (Note 7) |  | 15 | 30 |  | 12 | 20 | mA |
| Icc3 | Vcc Current, CMOS Standby | (Note 8) |  | 100 | 500 |  | 50 | 150 | $\mu A$ |
| ICC4 | Vcc Current, Data Retention | $\mathrm{VcC}=3.0 \mathrm{~V}$ (Note 9) |  | 10 | 250 |  | 5 | 50 | $\mu \mathrm{A}$ |
| CIN | Input Capacitance | Ambient Temp $=25^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V}$ |  |  | 5 |  |  | 5 | pF |
| COUT | Output Capacitance |  |  |  | 7 |  |  | 7 | pF |


| Symbol | Parameter | Test Condition | L7Ci05- |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 35 | 25 | 20 | 15 | 12 | 10 | Unit |
| ICC1 | Vcc Current, Active | (Note 6) | 110 | 150 | 185 | 240 | 275 | 300 | mA |

## SWITCHING CHARACTERISTICS Over Operating Range (ns)

Reap Crale (Notes 5, 11, 12, 22, 23, 24)

| Symbol | Parameter | L7C185/L7CL185- |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | Min | Max |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |  |
| tavav | Read Cycle Time | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  |  |  |
| tavav | Address Valid to Output Valid (13, 14) |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  |  |
| taxax | Address Change to Output Change | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  |  |  |
| tcLav | Chip Enable Active to Output Valid (13, 15) |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  |  |
| tCLQz | Chip Enable Active to Output Low Z $(20,21)$ | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  |  |  |
| tCHQZ | Chip Enable Inactive to Output High Z (20, 21) |  | 15 |  | 10 |  | 8 |  | 8 |  | 5 |  | 4 |  |  |
| tolav | Output Enable Low to Output Valid |  | 15 |  | 12 |  | 10 |  | 8 |  | 6 |  | 5 |  |  |
| tolqz | Output Enable Low to Output Low $\mathbf{Z}(20,21)$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |  |  |
| tOHQZ | Output Enable High to Output High Z (20, 21) |  | 12 |  | 10 |  | 8 |  | 5 |  | 5 |  | 4 |  |  |
| tPu | Input Transition to Power Up (10, 19) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |  |  |
| tPD | Power Up to Power Down (10, 19) |  | 35 |  | 25 |  | 20 |  | 20 |  | 20 |  | 18 |  |  |
| tCHVL | Chip Enable Inactive to Data Retention (10) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |  |  |

Read Crole:- Adobess Controlaed (Notes 13, 14)


## Reab Cycle- CE/OE Contholled (Notes 13, 15)



## Data Retention



## SWITCHING CHARACTERISTICS Over Operating Rango (ns)

Whits Crcis (Notes 5, 11. 12, 22, 23, 24)

| Symbol | Parameter | L7C185/L7CL185- |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | Min | Max |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |  |
| tavav | Write Cycle Time | 25 |  | 20 |  | 20 |  | 15 |  | 12 |  | 10 |  |  |  |
| tClew | Chip Enable Active to End of Write Cycle | 25 |  | 15 |  | 15 |  | 12 |  | 10 |  | 8 |  |  |  |
| tavB ${ }^{\text {d }}$ | Address Valid to Beginning of Write Cycle | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |  |  |
| tavew | Address Valid to End of Write Cycle | 25 |  | 15 |  | 15 |  | 12 |  | 10 |  | 8 |  |  |  |
| tEWAX | End of Write Cycle to Address Change | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |  |  |
| twLEW | Write Enable Low to End of Write Cycle | 20 |  | 15 |  | 15 |  | 12 |  | 10 |  | 8 |  |  |  |
| tDVEW | Data Valid to End of Write Cycle | 15 |  | 10 |  | 10 |  | 7 |  | 6 |  | 5 |  |  |  |
| tEWDX | End of Write Cycle to Data Change | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |  |  |
| twhaz | Write Enable High to Output Low Z $(20,21)$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |  |  |
| twLQz | Write Enable Low to Output High Z (20, 21) |  | 10 |  | 7 |  | 7 |  | 5 |  | 4 |  | 4 |  |  |

Watre Crcle WE Controlleo. (Noles 16, 17, 18, 19)


Write Cycle, CE Controlied (Notes 16, 17, 18, 19)


## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at- 0.6 V . A current in excess of 100 mA is required to reach -2 V . The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
4. Duration of the output short circuit should not exceed 30 seconds.
5. A series of normalized curves on pages 2-8 through 2-11 of this data book supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\overline{\mathrm{CE}} 1, \mathrm{CE} 2 \leq$ VIL, $\overline{\mathrm{WE}} \leq$ VIL. Input pulse levels are 0 to 3.0 V .
7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{\mathrm{CE}} 1 \geq \mathrm{VIH}, \mathrm{CE} 2 \leq$ VIL.
8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., CE1 $=$ VCC, CE2 $=$ GND. Input levels are within 0.2 V of VCC or ground.
9. Data retention operation requires that VCC never drop below 2.0 V . $\overline{\mathrm{CE}} 1$ must be $\geq$ VCC -0.2 V . For the L7C185, all other inputs meet VIN $\leq 0.2$ V or VIN $\geq$ VCC -0.2 V toensure full powerdown. For the L7CL185, this requirement applies only to $\overline{\mathrm{CE}}$ and $\overline{\mathrm{WE}}$; there are no restrictions on data and address.
10. These parameters are guaranteed but not $100 \%$ tested.
11. Test conditions assume input transition times of less than 3 ns , reference levels of 1.5 V , output loading for specified IOL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tavew is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
13. $\overline{\mathrm{WE}}$ is high for the read cycle.
14. The chip is continuously selected ( $\overline{\mathrm{CE}} 1$ low, CE2 high).
15. All address lines are valid prior-to or coincident-with the later of CE1 and CE2 transition to active.
16. The internal write cycle of the memory is defined by the overlap of CE1 and CE2 active and WE low. All threesignals mustbe active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold timesshould be referenced to the signal that becomes active last or becomes inactive first.
17. If $\overline{\mathrm{WE}}$ goes low before or concurrent with later of $\overline{\mathrm{CE}} 1$ and CE 2 going active, the output remains in a high impedance state.
18. If $\overline{\mathrm{CE}} 1$ and CE 2 goes inactive before or concurrent with WE going high, the output remains in a high impedance state.
19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
a. Rising edge of CE2.
b. Falling edge of $\overline{\mathrm{WE}}$ ( $\overline{\mathrm{CE}} 1, \mathrm{CE} 2$ active).
c. Transition on any address line ( $\overline{\mathrm{CE}} 1, \mathrm{CE} 2$ active).
d. Transition on any data line ( $\overline{\mathrm{CE}} 1, \mathrm{CE} 2$, and WE active).

The device automatically powers down from ICC2 to ICC1 after tpD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.
20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
21. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not $100 \%$ tested.
22. All address timings are referenced from the last valid address line to the first transitioning address line.
23. $\overline{\mathrm{CE}} 1, \mathrm{CE} 2$, or $\overline{\mathrm{WE}}$ must beinactive during address transitions.
24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01 \mu \mathrm{~F}$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.

## Figume 2.



|  | ORDERING INFORMATION |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 28-pin <br> (0.3" wide) |  |  | 28-pin ( $0.6^{17}$ wide) |  |  |
| Speed | Plastic DIP (P10) | $\begin{array}{\|c\|} \hline \text { Sidebraze } \\ \text { Hermetic DIP (D10) } \\ \hline \end{array}$ | $\begin{aligned} & \text { CerDIP } \\ & \text { (C5) } \end{aligned}$ | $\begin{gathered} \text { Plastic DIP } \\ (\mathrm{P9}) \\ \hline \end{gathered}$ | Sidebraze Hermetic DIP (D9) | $\begin{aligned} & \text { CerDIP } \\ & \text { (C66) } \end{aligned}$ |
|  | $00^{\circ} \mathrm{C}$ 10 $+70^{\circ} \mathrm{C}$ - Commercial Scheening |  |  |  |  |  |
| 35 ns 25 ns 20 ns 15 ns 12 ns 10 ns 8 ns | $\begin{array}{\|cc\|} \hline & 35 \\ \text { L7C185PC } & \begin{array}{l} 35 \\ \text { or } \end{array} \\ \text { L7CL185PC } & -20 \\ & 15 \\ & 12 \\ 10 \end{array}$ |  |  | $\begin{array}{\|cc\|} \hline & 35 \\ \text { L7C185NG } & \begin{array}{l} 35 \\ \text { or } \\ \text { L7CL185NC } \end{array} \\ \hline 20 \\ & 15 \\ & 12 \\ 10 \\ 10 \end{array}$ | $\begin{array}{cc}  \\ \hline \text { L7C185HC } & \begin{array}{r} 35 \\ \text { or } \\ \text { 25 } \\ \text { L7CL185HC } \\ \end{array} \\ & 15 \\ & 12 \\ 10 \\ 10 \end{array}$ | $\begin{array}{cc}  & 35 \\ \text { L7C185IC } & \begin{array}{l} 35 \\ \text { or } \\ \text { L7CL185IC } \end{array} \\ & 20 \\ & 15 \\ & 12 \\ 10 \end{array}$ |
|  | -55\% to $1125^{\circ} \mathrm{C}$ - Commercial Scamana |  |  |  |  |  |
| 35 ns 25 ns 20 ns 15 ns 12 ns 10 ns 8 ns |  | $\begin{array}{rr}  \\ \text { L7C185DM } & \begin{array}{r} 35 \\ \text { O5 } \\ \text { L7CL185DM } \end{array} \\ & 20 \\ & 15 \\ & 12 \end{array}$ | $\begin{array}{rr}  \\ \text { L7C185CM } & \begin{array}{l} 35 \\ \text { or } \\ \text { or } \\ \text { L7CL185CM } \\ \\ -20 \\ -15 \\ 12 \end{array} \end{array}$ |  | $\begin{array}{rr}  \\ \text { L7C185HM } & \begin{array}{r} 35 \\ 05 \\ \text { L7CL185HM } \\ \end{array} \begin{array}{r} 20 \\ 15 \\ 12 \end{array} \end{array}$ | $\begin{array}{cc}  \\ \text { L7C185IM } & \begin{array}{r} 35 \\ \text { or } \\ \text { or } \end{array} \\ \text { L7CL55IM } & -15 \\ & 15 \\ 12 \end{array}$ |
|  | -55\%C to $+125^{\circ} \mathrm{C}$ - Extended Scheenimg |  |  |  |  |  |
| 35 ns 25 ns 20 ns 15 ns 12 ns 10 ns 8 ns |  |  | $\begin{array}{\|c\|c\|} 35 \\ \text { L7C185CME } \\ \text { or } \\ \text { L7CL185CME } \\ -20 \\ -15 \\ 12 \end{array}$ |  |  | $\begin{array}{r} \text { L7C185IME } \\ \text { or } \\ \text { or } \\ \text { O5 } \\ \text { L7CLI85IME } \\ \text { 20 } \\ =15 \\ 12 \end{array}$ |
|  | -55\%C to $125^{\circ} \mathrm{C}$. MIL-STD-883 Comp LANT |  |  |  |  |  |
| 35 ns 25 ns 20 ns 15 ns 12 ns 10 ns 8 ns |  | $\begin{array}{\|c\|} \hline \\ \text { L7C185DMB } \\ \text { or } \\ \text { L7CL185DMB } \end{array} \begin{array}{r} 35 \\ 25 \\ \hline \end{array}$ |  |  | $\begin{array}{\|c\|}  \\ \text { L7C185HMB } \\ \text { or } \\ \text { L7CLI85HMB } \end{array} \begin{array}{r} 35 \\ 25 \\ -20 \\ 15 \\ 12 \\ 12 \end{array}$ |  |


|  | ORDERING INFORMATION |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 28－pin |  |  | 28－pin <br> （ $350 \times 550$ ） | 32－pin <br> （450 x 550） |
| Speed | $\begin{aligned} & \text { Plastic SOIC } \\ & \left(.300^{\prime \prime}-\mathrm{U} 2\right) \\ & \hline \end{aligned}$ | Plastic SOIC (.340"-V2) | $\begin{aligned} & \text { Plastic SOJ } \\ & \text { (.300"-W2) } \end{aligned}$ | Ceramic Leadless Chip Carrier（K5） | Ceramic Leadless Chip Carrier（K7） |
|  | $00^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ．Commercial Screbing |  |  |  |  |
| 35 ns 25 ns 20 ns 15 ns 12 ns 10 ns 8 ns | $\begin{array}{\|c\|c} \hline \text { L7C185UC } & \begin{array}{r} 35 \\ \text { or } \\ \text { or } \\ \text { L7CL185UC } \end{array} \\ & 20 \\ 15 \\ & 12 \\ 10 \end{array}$ | $\begin{array}{cc}  \\ \text { L7C185VC } & f^{35} \\ \text { or } & 25 \\ \text { L7CL185VC } & 20 \\ & 15 \\ & 12 \\ 10 \end{array}$ | $\begin{array}{cc}  & \\ \text { L7C185WC } & -25 \\ \text { or } & -25 \\ \text { L7CL185WC } & -15 \\ & 15 \\ & 12 \\ 10 \end{array}$ | $\begin{array}{cc}  \\ \text { L7C185KC } & \begin{array}{l} 35 \\ \text { or } \\ \text { L7CL185K } \end{array} \\ \hline 25 \\ -15 \\ -12 \\ 10 \end{array}$ | $\begin{array}{c\|c}  \\ \text { L7C185TC } & \begin{array}{l} 35 \\ \text { or } \\ \text { L7CL185TC } \end{array} \\ & 20 \\ & 15 \\ 12 \\ 12 \\ 10 \end{array}$ |
| －55\％ C to $+125^{\circ} \mathrm{C}$－COMMERCIA S SCAEEMNG． |  |  |  |  |  |
| 35 ns 25 ns 20 ns 15 ns 12 ns 10 ns 8 ns |  |  |  | $\begin{array}{cc}  \\ \text { L7C185KM } & {\left[\begin{array}{l} 35 \\ \text { or } \\ \text { or } \\ \text { L7CL185M } \end{array}\right.} \\ \hline 15 \\ -15 \\ 12 \end{array}$ | $\begin{array}{cc}  \\ \text { L7C185TM } & {\left[\begin{array}{l} 35 \\ \text { or } \\ \text { or } \\ \text { L7CL185TM } \\ \end{array}\right.} \\ \hline 15 \\ 12 \end{array}$ |
| －55\％${ }^{\circ}$ to $+125^{\circ} \mathrm{C}$－Exiended Scriening． |  |  |  |  |  |
| 35 ns 25 ns 20 ns 15 ns 12 ns 10 ns 8 ns |  |  |  | $\begin{gathered} \text { L7C185KME } \\ \text { or } \\ \text { L7CL185KME } \end{gathered} \begin{gathered} 35 \\ 25 \\ -20 \\ -15 \\ 12 \end{gathered}$ | $\begin{gathered} \text { L7C185TME } \\ \text { or } \\ \text { L7CL185TME } \end{gathered} \begin{gathered} 35 \\ 25 \\ -20 \\ -15 \\ 12 \end{gathered}$ |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$－MIL－STD－883 COMPLIAN\％ |  |  |  |  |  |
| $\begin{aligned} & 35 \mathrm{~ns} \\ & 25 \mathrm{~ns} \\ & 20 \mathrm{~ns} \\ & 15 \mathrm{~ns} \\ & 12 \mathrm{~ns} \\ & 10 \mathrm{~ns} \\ & 8 \mathrm{~ns} \\ & \hline \end{aligned}$ |  |  |  | $\begin{array}{cc} \hline \text { L7C185KMB } & \left.\begin{array}{c} 35 \\ \text { or } \\ 25 \\ \text { or } \\ \text { L7CL185KMB } \\ \\ \hline 15 \\ 12 \end{array}\right) \end{array}$ | $\begin{array}{cc} \hline \text { L7C185TMB } & {\left[\begin{array}{c} 35 \\ \text { or } \\ \text { or } \\ \text { L7CL185TMB } \end{array}\right.} \\ & -15 \\ 120 \\ 12 \end{array}$ |

## 256K x 1 Static RAM

## L7C197

## FEATURES

$256 \mathrm{~K} \times 1$ Static RAM with Separate I/O, Chip Select Powerdown
Auto-Powerdown ${ }^{\mathrm{TM}}$ Design

- Advanced CMOS Technology

High Speed - to 12 ns maximum
Low Power Operation
Active: 210 mW typical at 45 ns
Standby: $500 \mu \mathrm{~W}$ typical
D Data Retention at 2 V for Battery Backup Operation

- Plug Compatible with IDT 71257, Cypress CY7C197
$\square$ Package Styles Available:
- 24-pin Plastic DIP
- 24-pin Sidebraze, Hermetic DIP
- 24-pin CerDIP
- 24-pin Plastic SOIC
- 24-pin Plastic SOJ


## DESCRIPTION

The L7C197 is a high-performance, low-power CMOS static RAM. The storage circuitry is organized as 262,144 words by 1 bit per word. This device is available in six speeds with maximum access times from 12 ns to 45 ns .

Operation is from a single +5 V power supply and all interface signals are TTL compatible. Power consumption is 210 mW (typical) at 45 ns . Dissipation drops to 35 mW (typical) when the memory is deselected ( $\overline{\mathrm{CE}}$ is high).

Two standby modes are available. Proprietary Auto-Powerdown ${ }^{\mathrm{TM}}$ circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the

## L.7C197 Block Diagram


memory is deselected. In addition, data may be retained in inactive storage with a supply voltage as low as 2 V . The L7C197 consumes only 1.5 mW (typical) at 3 V , allowing effective battery backup operation.

The L7C197 provide asynchronous (unclocked) operation with matching access and cycle times. An active-low Chip Enable and a three-state output simplify the connection of several chips for increased capacity.
Memory locations are specified on address pins A0 through A17. Reading from a designated location is accomplished by presenting an address and driving $\overline{\mathrm{CE}}$ low while $\overline{\mathrm{WE}}$ remains high. The data in the addressed memory location will then appear on the Data Out pin within one access time. The output pin stays in a highimpedance state when $\overline{C E}$ is high or WE is low.

Writing to an addressed location is accomplished when the active-low $\overline{\mathrm{CE}}$ and WE inputs are both low. Either signal may be used to terminate the write operation. Data In and Data Out signals have the same polarity.
Latchup and static discharge protection are provided on-chip. The L7C197 can withstand an injection current of up to 200 mA on any pin without damage.


## Operating Conditions To meet specified electical and swiching characteristics

| Mode | Temperature Range (Ambient) | Supply Voltage |
| :--- | :---: | ---: |
| Active Operation, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $4.5 \mathrm{~V} \leq \mathrm{VCC} \leq 5.5 \mathrm{~V}$ |
| Active Operation, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Data Retention, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $2.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Data Retention, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $2.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |

## Electrical. Characteristics Over Operating Conditions (Note 5)

| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output High Voltage | $\mathrm{IOH}=-4.0 \mathrm{~mA}, \mathrm{VcC}=4.5 \mathrm{~V}$ | 2.4 |  |  | V |
| Vol | Output Low Voltage | $\mathrm{IOL}=8.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| VIH | Input High Voltage |  | 2.0 |  | $\begin{array}{r} \hline \text { Vcc } \\ +0.3 \end{array}$ | V |
| VIL | Input Low Voltage | (Note 3) | -3.0 |  | 0.8 | V |
| IIX | Input Current | GND $\leq$ VIN $\leq$ Vcc | -10 |  | +10 | $\mu \mathrm{A}$ |
| loz | Output Leakage Current | GND $\leq$ Vout $\leq \mathrm{Vcc}, \overline{\mathrm{CE}}=\mathrm{Vcc}$ | -10 |  | +10 | $\mu \mathrm{A}$ |
| los | Output Short Current | Vout = GND, VcC = Max (Note 4) |  |  | -350 | mA |
| IcC2 | Vcc Current, TTL Inactive | (Note 7) |  | 20 | 40 | mA |
| Icc3 | Vcc Current, CMOS Standby | (Note 8) |  | 2 | 10 | mA |
| IcC4 | Vcc Current, Data Retention | $\mathrm{VcC}=3.0 \mathrm{~V}$ (Note 9) |  | 500 | 5000 | $\mu \mathrm{A}$ |
| Cin | Input Capacitance | $\begin{aligned} & \text { Ambient Temp }=25^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \\ & \text { Test Frequency }=1 \mathrm{MHz} \text { (Note } 10 \text { ) } \end{aligned}$ |  |  | 5 | pF |
| Cout | Output Capacitance |  |  |  | 7 | pF |


| Symbol | Parameter | Test Condition | L7¢i97. |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 45 | 35 | 25 | 20 | 15 | 12 | Unit |
| Icc1 | Vcc Current, Active | (Note 6) | 55 | 75 | 100 | 125 | 160 | 190 | mA |

## SWITCHING CHARACTERISTICS Over Operating Range (ns)

| Reat Crale, (Notes 5, 11, 12, 22, 23, 24). |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L7C197- |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 45 |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| tavav | Read Cycle Time | 45 |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  |
| tavav | Address Valid to Output Valid (13, 14) |  | 45 |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |
| taxax | Address Change to Output Change | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  |
| tclav | Chip Enable Low to Output Valid ( 13,15 ) |  | 45 |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |
| tclaz | Chip Enable Low to Output Low $\mathbf{Z} \mathbf{( 2 0 , 2 1 )}$ | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  |
| tCHaz | Chip Enable High to Output High $\mathbf{Z}(20,21)$ |  | 15 |  | 15 |  | 10 |  | 8 |  | 8 |  | 5 |
| tPU | Input Transition to Power Up (10, 19) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tPD | Power Up to Power Down (10, 19) |  | 45 |  | 35 |  | 25 |  | 20 |  | 20 |  | 20 |
| tchil | Chip Enable High to Data Retention (10) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |

## Read Cycle- Adobess Controlled (Notes 13, 14)



## Bead Cicle-_ CE Controlled (Notes 13, 15)



## Data Retention



## SWITCHING CHARACTERISTICS Over Operating Range (ns)

| Writecrale , (Notes, 5, 11, 12, 22, 23, 24) |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L7C197- |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 45 |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| tavav | Write Cycle Time | 40 |  | 25 |  | 20 |  | 20 |  | 15 |  | 12 |  |
| tCLEW | Chip Enable Low to End of Write Cycle | 30 |  | 25 |  | 15 |  | 15 |  | 12 |  | 10 |  |
| tavBw | Address Valid to Beginning of Write Cycle | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tavew | Address Valid to End of Write Cycle | 30 |  | 25 |  | 15 |  | 15 |  | 12 |  | 10 |  |
| tEWAX | End of Write Cycle to Address Change | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| twLEW | Write Enable Low to End of Write Cycle | 20 |  | 20 |  | 15 |  | 15 |  | 12 |  | 10 |  |
| tDVEW | Data Valid to End of Write Cycle | 15 |  | 15 |  | 10 |  | 10 |  | 7 |  | 6 |  |
| tEWDX | End of Write Cycle to Data Change | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| twHQZ | Write Enable High to Output Low Z $(20,21)$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| twLOZ | Write Enable Low to Output High Z (20, 21) |  | 15 |  | 10 |  | 7 |  | 7 |  | 5 |  | 4 |

Write Crche:- WE Controlleo. (Notes 16, 17, 18, 19)


## Write Crale CE Controula (Notes 16, 17, 18, 19)



## NOTES

1. Maximum Ratings indicatestress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at- 0.6 V . A current in excess of 100 mA is required to reach -2 V . The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
4. Duration of the output short circuit should not exceed 30 seconds.
5. A series of normalized curves on pages 2-8 through 2-11 of this data booksupply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\mathrm{CE} \leq \mathrm{VIL}, \overline{\mathrm{WE}} \leq \mathrm{VIL}$. Input pulse levels are 0 to 3.0 V .
7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\mathrm{CE} \geq$ VIH.
8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\mathrm{CE}=\mathrm{VCC}$. Input levels are within 0.2 V of VCC or ground.
9. Data retention operation requires that VCC never drop below 2.0 V . CE must be $\geq \mathrm{VCC}-0.2 \mathrm{~V}$. For all other inputs VIN $\geq \mathrm{VCC}-0.2 \mathrm{~V}$ or $\mathrm{VIN} \leq 0.2 \mathrm{~V}$ is required to ensure full powerdown.
10. These parameters are guaranteed but not $100 \%$ tested.
11. Test conditions assume input transition times of less than 3 ns , reference levels of 1.5 V , output loading for specified IOL and

IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tavew is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
13. WE is high for the read cycle.
14. The chip is continuously selected ( $\overline{\mathrm{CE}}$ low).
15. All address lines are valid prior-to or coincident-with the CE transition to low.
16. The internal write cycle of the memory is defined by the overla p of CE low and WE low. Both signals must be low to initiate a write. Either signal can terminate a write by going high. The address, data, and control input setup and hold times should be referenced to the signal that falls last or rises first.
17. If $\overline{W E}$ goes low before or concurrent with CE going low, the output remains in a high impedance state.
18. If $\overline{C E}$ goes high before or concurrent with WE going high, the output remains in a high impedance state.
19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
a. Falling edge of $\overline{\mathrm{CE}}$.
b. Falling edge of $\overline{\mathrm{WE}}$ ( $\overline{\mathrm{CE}}$ active).
c. Transition on anyaddress line ( $\overline{\mathrm{CE}}$ active).
d. Transition on any data line ( $\overline{C E}$ and $\overline{W E}$ active).

The device automatically powers down from ICC2 to ICC1 after trD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.
20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
21. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not $100 \%$ tested.
22. All address timings are referenced from the last valid address line to the first transitioning address line.
23. $\overline{\mathrm{CE}}$ or WE must be high during address transitions.
24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause agood part to berejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01 \mu \mathrm{~F}$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.

## Figure 1 a.



## Figure 2.




## 

## FEATURES

- $64 \mathrm{~K} \times 4$ Static RAM with Common I/O
- Auto-Powerdown ${ }^{\text {TM }}$ Design
- Advanced CMOS Technology
- High Speed - to 15 ns maximum

L Low Power Operation Active: $\mathbf{2 6 5 ~ m W}$ typical at $\mathbf{4 5} \mathrm{ns}$ Standby: 10 mW typical

- Data Retention at 2 V for Battery Backup Operation
- Plug Compatible with IDT 71258/ 61298, Cypress CY7C194/196
- Package Styles Available:
- 24/28-pin Plastic DIP
- 24/28-pin Sidebraze, Hermetic DIP
- 24/28-pin CerDIP
- 24/28-pin Plastic SOIC
- 24/28-pin Plastic SOJ


## DESCRIPTION

The L7C194, L7C195, and L7C196 are high-performance, low-power CMOS static RAMs. The storage cells are organized as 65,536 words by 4 bits per word. Data In and Data Out signals share I/O pins. The L7C194 has a single active-low Chip Enable. The L7C195 has a single Chip Enable and an Output Enable. The L7C196 has two Chip Enables and a separate Output Enable. These devices are available in five speeds with maximum access times from 15 ns to 45 ns .

Inputs and output are TTL compatible. Operation is from a single +5 V power supply. Power consumption is 265 mW (typical) at 45 ns . Dissipation drops to 100 mW (typical) when the memory is deselected (Enable is high).

## 17C194/195/196 Block Diagram



Two standby modes are available. Proprietary Auto-Powerdown ${ }^{\text {TM }}$ circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the memory is deselected. In addition, data may be retained in inactive storage with a supply voltage as low as 2 V. The L7C194, L7C195, and L7C196 consume only 1.5 mW (typical) at 3 V , allowing effective battery backup operation.

The L7C194, L7C195, and L7C196 provides asynchronous (unclocked) operation with matching access and cycle times. An active-low Chip Enable and a three-state I/O bus simplify the connection of several chips for increased capacity.

Memory locations are specified on address pins A0 through A15. For the L7C194 and L7C195, reading from a designated location is accomplished by presenting an address and driving $\overline{\mathrm{CE}} 1$ low while $\overline{\mathrm{WE}}$ remains high. For the L7C196, both $\overline{\mathrm{CE}}_{1}$ and $\overline{\mathrm{CE}}_{2}$ must be low. The data in the addressed memory location will then appear on the Data Out pin within one access time. The output pin stays in a highimpedance state when $\overline{\mathrm{CE}} 1, \overline{\mathrm{CE}} 2$, or $\overline{\mathrm{OE}}$ is high, or $\overline{\mathrm{WE}}$ is low.

Writing to an addressed location is accomplished when the active-low $\overline{\mathrm{CE}}$ and WE inputs are low. Either signal may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C194, L7C195, and L7C196 can withstand an injection current of up to 200 mA on any pin without damage.

| Maximum Ratings Above which useful lite may be impaired (Notes 1, 2) |  |
| :---: | :---: |
| Storage temper | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating ambi | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Vcc supply volta | -0.5 V to +7.0 V |
| Input signal with | -3.0 V to +7.0 V |
| Signal applied to | -3.0 V to +7.0 V |
| Output current i | ....... 25 mA |
| Latchup current | ........... > 200 mA |

## Operating Conditions to meet specified electrical and swithing characteristics

| Mode | Temperature Range (Ambient) | Supply Voltage |
| :--- | :---: | ---: |
| Active Operation, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Active Operation, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Data Retention, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $2.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Data Retention, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $2.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |

Electrical Chamacteristics Over Operating Conditions (Note 5)

| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Voh | Output High Voltage | $\mathrm{IOH}=-4.0 \mathrm{~mA}, \mathrm{VcC}=4.5 \mathrm{~V}$ | 2.4 |  |  | V |
| Vol | Output Low Voltage | $\mathrm{IOL}=8.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| VIH | Input High Voltage |  | 2.0 |  | $\begin{array}{r} \text { Vcc } \\ +0.3 \end{array}$ | V |
| VIL | Input Low Voitage | (Note 3) | -3.0 |  | 0.8 | V |
| IIX | Input Current | GND $\leq$ Vin $\leq$ Vcc | -10 |  | +10 | $\mu \mathrm{A}$ |
| Ioz | Output Leakage Current | $\mathrm{GND} \leq \mathrm{Vout} \leq \mathrm{Vcc}, \overline{\mathrm{CE}}=\mathrm{Vcc}$ | -10 |  | +10 | $\mu \mathrm{A}$ |
| Ios | Output Short Current | Vout = GND, Vcc = Max (Note 4) |  |  | -350 | mA |
| Icc2 | Vcc Current, TTL Inactive | (Note 7) |  | 20 | 40 | mA |
| Icc3 | Vcc Current, CMOS Standby | (Note 8) |  | 2 | 10 | mA |
| Icc4 | Vcc Current, Data Retention | $\mathrm{VcC}=3.0 \mathrm{~V}$ (Note 9) |  | 500 | 5000 | $\mu \mathrm{A}$ |
| CIN | Input Capacitance | Ambient Temp $=25^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V}$ |  |  | 5 | pF |
| Cout | Output Capacitance | Test Frequency $=1 \mathrm{MHz}$ (Note 10) |  |  | 7 | pF |


| Symbol | Parameter | Test Condition | 1-7C194/195/196- |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 45 | 35 | 25 | 20 | 15 | Unit |
| ICC1 | Vcc Current, Active | (Note 6) | 55 | 75 | 100 | 125 | 160 | mA |

## SWITCHING CHARACTERISTICS Over Operating Range (ns)

Read Crele (Notes 5, 11. 12, 22, 23, 24)

| Symbol | Parameter | L7C194/195/196- |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 45 |  | 35 |  | 25 |  | 20 |  | 15 |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| tavav | Read Cycle Time | 45 |  | 35 |  | 25 |  | 20 |  | 15 |  |
| tavav | Address Valid to Output Valid (13, 14) |  | 45 |  | 35 |  | 25 |  | 20 |  | 15 |
| taxax | Address Change to Output Change | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  |
| tCLov | Chip Enable Low to Output Valid ( 13,15 ) |  | 45 |  | 35 |  | 25 |  | 20 |  | 15 |
| tclaz | Chip Enable Low to Output Low $\mathrm{Z}(20,21)$ | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  |
| tCHQZ | Chip Enable High to Output $\operatorname{High} \mathrm{Z}(20,21)$ |  | 15 |  | 15 |  | 10 |  | 8 |  | 8 |
| tolav | Output Enable Low to Output Valid |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |
| tolaz | Output Enable Low to Output Low $\mathrm{Z}(20,21)$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tohaz | Output Enable High to Output High Z $(20,21)$ |  | 15 |  | 12 |  | 10 |  | 8 |  | 5 |
| tPu | Input Transition to Power Up (10, 19) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tPD | Power Up to Power Down (10, 19) |  | 45 |  | 35 |  | 25 |  | 20 |  | 20 |
| tchVL | Chip Enable High to Data Retention (10) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |

## Read Cycle - Adobess Contholled. (Notes 13, 14)



Reao Cycle CEIOE Controlled. (Notes 13, 15)


## Data Retention



## SWITCHING CHARACTERISTICS Over Oporating Range (ns)

| White Crate Notes 5, 11, 12, 22, 23, 244 |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L7C194/195/196- |  |  |  |  |  |  |  |  |  |
|  |  | 45 |  | 35 |  | 25 |  | 20 |  | 15 |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| tavav | Write Cycle Time | 40 |  | 25 |  | 20 |  | 20 |  | 15 |  |
| tCLEW | Chip Enable Low to End of Write Cycle | 30 |  | 25 |  | 15 |  | 15 |  | 12 |  |
| tavBw | Address Valid to Beginning of Write Cycle | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tavew | Address Valid to End of Write Cycle | 30 |  | 25 |  | 15 |  | 15 |  | 12 |  |
| tEWAX | End of Write Cycle to Address Change | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| twlew | Write Enable Low to End of Write Cycle | 20 |  | 20 |  | 15 |  | 15 |  | 12 |  |
| tovew | Data Valid to End of Write Cycle | 15 |  | 15 |  | 10 |  | 10 |  | 7 |  |
| tewDX | End of Write Cycle to Data Change | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| twhQz | Write Enable High to Output Low Z $(20,21)$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| twLQZ | Write Enable Low to Output High Z $(20,21)$ |  | 15 |  | 10 |  | 7 |  | 7 |  | 5 |



Write Crcle C CE Controlleo (Notes, 16, 17, 18, 19)


## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at- 0.6 V . A current in excess of 100 mA is required to reach-2 V. The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
4. Duration of the output short circuit should not exceed 30 seconds.
5. A series of normalized curves on pages 2-8 through 2-11 of this data book supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\overline{\mathrm{CE}}{ }^{*} \leq$ VIL, $\overline{\mathrm{WE}} \leq$ VIL. Input pulse levels are 0 to 3.0 V .
7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{\mathrm{CE}}^{*} \geq$ VIH.
8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\mathrm{CE}^{*}=$ VCC. Input levels are within 0.2 V of VCC or ground.
9. Data retention operation requires that VCC never drop below 2.0 V . $\mathrm{CE}^{*}$ must be $\geq$ VCC -0.2 V . For all other inputs VIN $\geq \mathrm{VCC}-0.2 \mathrm{~V}$ or VIN $\leq 0.2 \mathrm{~V}$ is required to ensure full powerdown.
10. These parameters are guaranteed but not $100 \%$ tested.
11. Test conditions assume input transition times of less than 3 ns , reference levels of 1.5 V , output loading for specified IOL and

IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tavew is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
13. $\overline{W E}$ is high for the read cycle.
14. The chip is continuously selected ( $\overline{\mathrm{CE}}^{*}$ low).
15. All address lines are valid prior-to or coincident-with the $\overline{\mathrm{CE}}^{*}$ transition to low.
16. The internal write cycle of the memory is defined by the overlap of $\overline{\mathrm{CE}}^{*}$ low and $\overline{\mathrm{WE}}$ low. Both signals must be low to initiate a write. Either signal can terminate a write by going high. The address, data, and control input setup and hold times should be referenced to the signal that falls last or rises first.
17. If $\overline{\mathrm{WE}}$ goes low before or concurrent with $\overline{C E}^{*}$ going low, the output remains in a high impedance state.
18. If $\overline{\mathrm{CE}}^{*}$ goes high before or concurrent with $\overline{W E}$ going high, the output remains in a high impedance state.
19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
a. Falling edge of $\overline{\mathrm{CE}}^{*}$.
b. Falling edge of $\overline{\mathrm{WE}}\left(\overline{\mathrm{CE}}^{*}\right.$ active).
c. Transition on any address line ( $\overline{C E}^{*}$ active).
d. Transition on any data line ( $\overline{\mathrm{CE}}^{*}$ and $\overline{\mathrm{WE}}$ active).

The device automatically powers down from ICC2 to ICC1 after tpD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.
20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
21. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not $100 \%$ tested.
22. All address timings are referenced from the last valid address line to the first transitioning address line.
23. $\overline{\mathrm{CE}}^{*}$ orWE must be high during address transitions.
24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01 \mu \mathrm{~F}$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.


Figure 1 b .


Figure 2.


* For the L7C196, $\overline{\mathrm{CE}}$ refers to the logical
AND of CE1 and $\overline{C E} 2$.




## FEATURES

- $64 \mathrm{~K} \times 4$ Static RAM with Separate I/O, Transparent Write (L7C191), or High Impedance Write (L7C192)
Auto-Powerdown ${ }^{\mathrm{TM}}$ Design
Advanced CMOS Technology
High Speed - to 15 ns maximum
L Low Power Operation
Active: 265 mW typical at 45 ns Standby: 10 mW typical
Data Retention at 2 V for Battery Backup Operation
- Plug Compatible with IDT 71281/ 71282, Cypress CY7C191/192
- Package Styles Available:
- 28-pin Plastic DIP
- 28-pin Sidebraze, Hermetic DIP
- 28-pin CerDIP
- 28-pin Plastic SOIC
- 28 -pin Plastic SOJ


## DESCRIPTION

The L7C191 and L7C192 are highperformance, low-power CMOS static RAMs. The storage cells are organized as 65,536 words by 4 bits per word. Data In and Data Out are separate. These devices are available in five speeds with maximum access times from 15 ns to 45 ns .
Inputs and output are TTL compatible. Operation is from a single +5 V power supply. Power consumption is 265 mW (typical) at 45 ns . Dissipation drops to 100 mW (typical) when the memory is deselected (Enable is high).
Two standby modes are available. Proprietary Auto-Powerdown ${ }^{\text {TM }}$ circuitry reduces power consumption automatically during read or write accesses which are longer than the

## L7C191/192 BLock Diagam



## Maximum Ratings Above which useful life may be impaired (Notes 1, 2)

Storage temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Operating ambient temperature ..... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Vcc supply voltage with respect to ground ..... -0.5 V to +7.0 V
Input signal with respect to ground ..... -3.0 V to +7.0 V
Signal applied to high impedance output ..... -3.0 V to +7.0 V
Output current into low outputs ..... 25 mA
Latchup current ..... $>200 \mathrm{~mA}$

## Operating Condtions To meet specified electical and switching characterstics

| Mode |
| :--- |
| Active Operation, Commercial |
| Active Operation, Military |
| Data Retention, Commercial |
| Data Retention, Miiftary |

## Temperature Range (Ambient)

| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| :---: | :---: |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $2.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $2.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |

ELECTRICAL. CHARACTERISTICS Over Operating Conditions (Note 5)

| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output High Voltage | $\mathrm{IOH}=-4.0 \mathrm{~mA}, \mathrm{VcC}=4.5 \mathrm{~V}$ | 2.4 |  |  | V |
| VoL | Output Low Voitage | $\mathrm{IOL}=8.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| ViH | Input High Voltage |  | 2.0 |  | $\begin{array}{r} \mathrm{Vcc} \\ +0.3 \end{array}$ | V |
| VIL | Input Low Voltage | (Note 3) | -3.0 |  | 0.8 | V |
| lix | Input Current | GND $\leq$ VIN $\leq$ Vcc | -10 |  | +10 | $\mu \mathrm{A}$ |
| loz | Output Leakage Current | GND $\leq$ Vout $\leq$ Vcc,, $\mathrm{CE}=\mathrm{Vcc}$ | -10 |  | +10 | $\mu \mathrm{A}$ |
| los | Output Short Current | Vout = GND, Vcc = Max (Note 4) |  |  | -350 | mA |
| Icc2 | Vcc Current, TTL Inactive | (Note 7) |  | 20 | 40 | mA |
| Icc3 | Vcc Current, CMOS Standby | (Note 8) |  | 2 | 10 | mA |
| IcC4 | Vcc Current, Data Retention | $\mathrm{VcC}=3.0 \mathrm{~V}$ (Note 9) |  | 500 | 5000 | $\mu \mathrm{A}$ |
| Cin | Input Capacitance | Ambient Temp $=25^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V}$ |  |  | 5 | pF |
| Cout | Output Capacitance |  |  |  | 7 | pF |


| Symbol | Parameter | Test Condition | LフCisifis2- |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 45 | 35 | 25 | 20 | 15 | Unit |
| Icc1 | Vcc Current, Active | (Note 6) | 55 | 75 | 100 | 125 | 160 | mA |

SWITCHING CHARACTERISTICS Over Operating Range (ns)
Peat Cyche (Notes 5, 11, 12, 22, 23, 24)

| Symbol | Parameter | L7C191/192- |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 45 |  | 35 |  | 25 |  | 20 |  | 15 |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| tavav | Read Cycle Time | 45 |  | 35 |  | 25 |  | 20 |  | 15 |  |
| tavav | Address Valid to Output Valid (13, 14) |  | 45 |  | 35 |  | 25 |  | 20 |  | 15 |
| taxax | Address Change to Output Change | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  |
| tclov | Chip Enable Low to Output Valid ( 13,15 ) |  | 45 |  | 35 |  | 25 |  | 20 |  | 15 |
| tclaz | Chip Enable Low to Output Low Z $(20,21)$ | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  |
| tCHQZ | Chip Enable High to Output High Z (20, 21) |  | 15 |  | 15 |  | 10 |  | 8 |  | 5 |
| tPU | Input Transition to Power Up (10, 19) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tPD | Power Up to Power Down (10, 19) |  | 45 |  | 35 |  | 25 |  | 20 |  | 20 |
| tCHVL | Chip Enable High to Data Retention (10) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |

Read Cycle- Adobiess Controlled (Notes 13, 14)


## Reao Cycle--CE Controlleo. Notes 13, 15)



## Data Retention



SWITCHING CHARACTERISTICS OVer Operating Range (ns)

| Write Crale. (Notes 5, 11, 12, 22, 23, 24) |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L7C191/192- |  |  |  |  |  |  |  |  |  |
|  |  | 45 |  | 35 |  | 25 |  | 20 |  | 15 |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| tavav | Write Cycle Time | 40 |  | 25 |  | 20 |  | 20 |  | 15 |  |
| tCLEW | Chip Enable Low to End of Write Cycle | 30 |  | 25 |  | 15 |  | 15 |  | 12 |  |
| tavew | Address Valid to Beginning of Write Cycle | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tavew | Address Valid to End of Write Cycle | 30 |  | 25 |  | 15 |  | 15 |  | 12 |  |
| tewax | End of Write Cycle to Address Change | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| twLEw | Write Enable Low to End of Write Cycle | 20 |  | 20 |  | 15 |  | 15 |  | 12 |  |
| tDVEw | Data Valid to End of Write Cycle | 15 |  | 15 |  | 10 |  | 10 |  | 7 |  |
| tewdx | End of Write Cycle to Data Change | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| twhaz | Write Enable High to Output Low Z $(20,21)$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| twloz | Write Enable Low to Output High Z (20, 21) |  | 15 |  | 10 |  | 7 |  | 7 |  | 5 |
| twlav | Write Enable Low to Output Valid |  | 35 |  | 30 |  | 20 |  | 15 |  | 15 |
| tovav | Data Valid to Output Valid |  | 35 |  | 30 |  | 20 |  | 15 |  | 15 |

White Cycle, WE Controlleo (Notes 16, 17, 18, 19)


## Write Crale. CE Contmolimo (Notes 16, 17, 18, 19)



1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V . A current in excess of 100 mA is required to reach -2 V . The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
4. Duration of the output short circuit should not exceed 30 seconds.
5. A series of normalized curves on pages 2-8 through 2-11 of this data book supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\overline{\mathrm{CE}} \leq$ VIL, $\overline{\mathrm{WE}} \leq$ VIL. Input pulse levels are 0 to 3.0 V .
7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{\mathrm{CE}} \geq$ VIH.
8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\mathrm{CE}=\mathrm{VCC}$. Input levels are within 0.2 V of VCC or ground.
9. Data retention operation requires that VCC never drop below 2.0 V . CE must be $\geq \mathrm{VCC}-0.2 \mathrm{~V}$. For all other inputs VIN $\geq \mathrm{VCC}-0.2 \mathrm{~V}$ or $\mathrm{VIN} \leq 0.2 \mathrm{~V}$ is required to ensure full powerdown.
10. These parameters are guaranteed but not $100 \%$ tested.
11. Test conditions assume input transition times of less than 3 ns , reference levels of 1.5 V , output loading for specified IOL and

IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, $t_{\text {avew }}$ is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
13. $\overline{\mathrm{WE}}$ is high for the read cycle.
14. The chip is continuously selected ( $\overline{\mathrm{CE}}$ low).
15. All address lines are valid prior-to or coincident-with the $\overline{\mathrm{CE}}$ transition to low.
16. The internal write cycle of the memory is defined by the overlap of $\overline{C E}$ low and $\overline{W E}$ low. Both signals must be low to initiate a write. Either signal can terminate a write by going high. The address, data, and control input setup and hold times should be referenced to the signal that falls last or rises first.
17. If $\overline{\mathrm{WE}}$ goes low before or concurrent with $\overline{C E}$ going low, the output remains in a high impedance state.
18. If $\overline{\mathrm{CE}}$ goes high before or concurrent with WE going high, the output remains in a high impedance state.
19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
a. Falling edge of $\overline{C E}$.
b. Falling edge of $\overline{\mathrm{WE}}$ ( $\overline{\mathrm{CE}}$ active).
c. Transition on anyaddressline ( $\overline{\mathrm{CE}}$ active).
d. Transition on any data line ( $\overline{\mathrm{CE}}$ and $\overline{\mathrm{WE}}$ active).

The device automatically powers down from ICC2 to ICC1 after tpD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.
20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
21. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not $100 \%$ tested.
22. All address timings are referenced from the last valid address line to the first transitioning address line.
23. $\overline{\mathrm{CE}}$ or WE must be high during address transitions.
24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01 \mu \mathrm{~F}$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.

## Figure 16.



Figure 2.



## 32K x 8 Static RAM (Low Power) L7C199/L7CL199

## FEATURES

- $32 \mathrm{~K} \times 8$ Static RAM with Chip Select Powerdown, Output Enable
I. Auto-Powerdown ${ }^{\text {TM }}$ Design
- Advanced CMOS Technology
$\square$ High Speed - to 15 ns maximum
$\square$ Low Power Operation Active:

380 mW (typical) at 45 ns
Standby (typical):
10 mW (L7C199)
1.25 mW (L7CL199)

Data Retention at 2 V for Battery Backup Operation

- Plug Compatible with IDT71256, Cypress CY7C198/199
$\square$ Package Styles Available:
- 28-pin Plastic DIP
- 28-pin Sidebraze, Hermetic DIP
- 28-pin CerDIP
- 28-pin Plastic SOIC
- 28-pin Plastic SOJ
- 32-pin Ceramic LCC


## DESCRIPTION

The L7C199 and L7CL199 are highperformance, low-power CMOS static RAMs. The storage circuitry is organized as 32,768 words by 8 bits per word. The 8 Data In and Data Out signals share I/O pins. These devices are available infive speeds with maximum access times from 15 ns to 45 ns .

Inputs and output are TTL compatible. Operation is from a single +5 V power supply. Power consumption for the L7C199 is 380 mW (typical) at 45 ns . Dissipation drops to 100 mW (typical) for the L7C199 and 60 mW (typical) for the L7CL199 when the memory is deselected (Enable is high).

Two standby modes are available. Proprietary Auto-Powerdown ${ }^{\mathrm{TM}}$ circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the memory is deselected. In addition,

## L7C199/L7CL 199 BLock Diagham




## Operating Conditions to meet specified olectrical and switching characteristics

| Mode | Temperature Range (Ambient) | Supply Voltage |
| :--- | :---: | ---: |
| Active Operation, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Active Operation, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Data Retention, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $2.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Data Retention, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $2.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |


| Elfotrical. Characteristics Over Operating Conditions (Note 5) |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Test Condition | L7C199 |  |  | L7CL199 |  |  | Unit |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| VOH | Output High Voltage | $\mathrm{IOH}=-4.0 \mathrm{~mA}, \mathrm{Vcc}=4.5 \mathrm{~V}$ | 2.4 |  |  | 2.4 |  |  | V |
| VoL | Output Low Voltage | $\mathrm{IOL}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  |  | 0.4 | V |
| VIH | Input High Voltage |  | 2.0 |  | $\begin{array}{r} \hline \mathrm{Vcc} \\ +0.3 \end{array}$ | 2.0 |  | $\begin{array}{\|cc} \hline \text { Vcc } \\ +0.3 \end{array}$ | V |
| VIL | Input Low Voltage | (Note 3) | -3.0 |  | 0.8 | -3.0 |  | 0.8 | V |
| IIX | Input Leakage Current | GND $\leq$ Vin $\leq$ Vcc | -10 |  | +10 | -10 |  | +10 | $\mu \mathrm{A}$ |
| loz | Output Leakage Current | GND $\leq$ Vout $\leq \mathrm{Vcc}, \mathrm{CE}=\mathrm{Vcc}$ | -10 |  | +10 | -10 |  | +10 | $\mu \mathrm{A}$ |
| los | Output Short Current | Vout = GND, Vcc = Max (Note 4) |  |  | -350 |  |  | -350 | mA |
| IcC2 | Vcc Current, TTL Inactive | (Note 7) |  | 20 | 40 |  | 12 | 20 | mA |
| Icc3 | Vcc Current, CMOS Standby | (Note 8) |  | 2 | 10 |  | 0.25 | 0.75 | mA |
| IcC4 | Vcc Current, Data Retention | $\mathrm{VcC}=3.0 \mathrm{~V}$ (Note 9) |  | 500 | 5000 |  | 20 | 200 | $\mu \mathrm{A}$ |
| CIN | Input Capacitance | Ambient Temp $=25^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V}$ |  |  | 5 |  |  | 5 | pF |
| Cout | Output Capacitance | Test Frequency $=1 \mathrm{MHz}$ (Note 10) |  |  | 7 |  |  | 7 | pF |


| Symbol | Parameter | Test Condition | L7C139/7CLİ3- |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 45 | 35 | 25 | 20 | 15 | Unit |
| IcC1 | Vcc Current, Active | (Note 6) | 85 | 110 | 150 | 185 | 240 | mA |

SWITCHING CHARACTERISTICS Over Operating Aange (ns)

| Symbol | Parameter | L7C199/L7CL199- |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 45 |  | 35 |  | 25 |  | 20 |  | 15 |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| tavav | Read Cycle Time | 45 |  | 35 |  | 25 |  | 20 |  | 15 |  |
| tavav | Address Valid to Output Valid (13, 14) |  | 45 |  | 35 |  | 25 |  | 20 |  | 15 |
| taxax | Address Change to Output Change | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  |
| telav | Chip Enable Low to Output Valid (13, 15) |  | 45 |  | 35 |  | 25 |  | 20 |  | 15 |
| tcloz | Chip Enable Low to Output Low $\mathrm{Z}(20,21)$ | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  |
| tchaz | Chip Enable High to Output High Z (20, 21) |  | 15 |  | 15 |  | 10 |  | 8 |  | 8 |
| tolav | Output Enable Low to Output Valid |  | 20 |  | 15 |  | 12 |  | 10 |  | 8 |
| toloz | Output Enable Low to Output Low Z (20, 21) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tohaz | Output Enable High to Output High Z (20, 21) |  | 15 |  | 10 |  | 10 |  | 8 |  | 5 |
| tPU | Input Transition to Power Up (10, 19) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tPD | Power Up to Power Down (10, 19) |  | 45 |  | 35 |  | 25 |  | 20 |  | 20 |
| tCHVL | Chip Enable High to Data Retention (10) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |

Bead Cycle -. Adobess Controlled. (Notes 13, 14)


Read Cycle-CE/OE Controlled (Notes 13, 15)


## Data Retention



## SWITCHING CHARACTERISTICS Over Oporatiog Aango (os)

Whits Cyc., Notes 5. 11.12.22.23.24).

| Symbol | Parameter | L7C199/L7CL199- |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 45 |  | 35 |  | 25 |  | 20 |  | 15 |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| tavav | Write Cycle Time | 40 |  | 25 |  | 20 |  | 20 |  | 15 |  |
| tCLEW | Chip Enable Low to End of Write Cycle | 30 |  | 25 |  | 15 |  | 15 |  | 12 |  |
| tavBw | Address Valid to Beginning of Write Cycle | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tavew | Address Valid to End of Write Cycle | 30 |  | 25 |  | 15 |  | 15 |  | 12 |  |
| tewax | End of Write Cycle to Address Change | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| twLEW | Write Enable Low to End of Write Cycle | 20 |  | 20 |  | 15 |  | 15 |  | 12 |  |
| tDVEW | Data Valid to End of Write Cycle | 15 |  | 15 |  | 10 |  | 10 |  | 7 |  |
| tEWDX | End of Write Cycle to Data Change | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tWHQZ | Write Enable High to Output Low Z $(20,21)$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| twLoz | Write Enable Low to Output High Z $(20,21)$ |  | 15 |  | 10 |  | 7 |  | 7 |  | 5 |




Write Cricle... CE Controlleo (Notes 16, 17/18, 19)


## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at- 0.6 V . A current in excess of 100 mA is required to reach -2 V . The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
4. Duration of the output short circuit should not exceed 30 seconds.
5. A series of normalized curves on pages 2-8 through 2-11 of this data book supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\overline{\mathrm{CE}} \leq$ VIL, $\overline{\mathrm{WE}} \leq$ VIL. Input pulse levels are 0 to 3.0 V .
7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{\mathrm{CE}} \geq$ VIH.
8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $C E=V C C$. Input levels are within 0.2 V of VCC or ground.
9. Data retention operation requires that VCC never drop below 2.0 V . CE1 must be $\geq$ VCC - 0.2 V. For the L7C199, all other inputs meet VIN $\leq 0.2$ V or VIN $\geq$ VCC -0.2 V toensure full powerdown. For the L7CL199, this requirement applies only to $\overline{\mathrm{CE}}$ and $\overline{\mathrm{WE}}$; there are no restrictions on data and address.
10. These parameters are guaranteed but not $100 \%$ tested.
11. Test conditions assume input transition times of less than 3 ns , reference levels of 1.5 V , output loading for specified IOL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tavew is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
13. $\overline{W E}$ is high for the read cycle.
14. The chip is continuously selected ( $\overline{\mathrm{CE}}$ low).
15. All address lines are valid prior-to or coincident-with the $\overline{\mathrm{CE}}$ transition to low.
16. The internal write cycle of the memory is defined by the overlap of $\overline{C E}$ low and $\overline{W E}$ low. Both signals must be low to initiate a write. Either signal can terminate a write by going high. The address, data, and control input setup and hold times should be referenced to the signal that falls lastor rises first.
17. If $\overline{\mathrm{WE}}$ goes low before or concurrent with $\overline{C E}$ going low, the output remains in a high impedance state.
18. If $\overline{\mathrm{CE}}$ goes high before or concurrent with WE going high, the output remains in a high impedance state.
19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
a. Falling edge of $\overline{\mathrm{CE}}$.
b. Falling edge of $\overline{\mathrm{WE}}$ ( $\overline{\mathrm{CE}}$ active).
c. Transition on anyaddressline ( $\overline{\mathrm{CE}}$ active).
d. Transition on any data line (CE and WE active).
The device automatically powers down from ICC2 to ICC1 after tpD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.
20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
21. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not $100 \%$ tested.
22. All address timings are referenced from the last valid address line to the first transitioning address line.
23. $\overline{\mathrm{CE}}$ or WE must be high during address transitions.
24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01 \mu \mathrm{~F}$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.


Figure 2.


|  | ORDERING INFORMATION |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 28-pin <br> (0.3" wide) |  |  | 28-pin <br> ( $0.6^{\prime \prime}$ wide) |  |  |
| Speed | Plastic DIP (P10) | Sidebraze Hermetic DIP (D10) | CerDIP (C5) | Plastic DIP (P9) | Sidebraze Hermetic DIP (D9) | CerDIP (C6) |
|  |  |  |  |  |  |  |
| 45 ns 35 ns 25 ns 20 ns 15 ns 12 ns | $\begin{array}{\|cc\|} \hline & \\ \text { L7C199PC } & \left.-\begin{array}{l} 45 \\ 35 \\ \text { or } \\ \text { L7CL199PC } \\ \\ \\ 25 \\ 20 \\ 15 \end{array} \right\rvert\, \end{array}$ | $\begin{array}{cc}  \\ & \\ \text { L7C199DC } & {\left[\begin{array}{l} 45 \\ 35 \\ \text { or } \\ \text { L7CL199DC } \end{array}\right.} \\ & 25 \\ 20 \\ 15 \end{array}$ |  |  |  | $\begin{array}{cc} \hline \text { L7C199IC } & -\begin{array}{l} 45 \\ 35 \\ \text { or } \\ \text { L7CL199IC } \end{array} \\ & 25 \\ 20 \\ 15 \end{array}$ |
|  | -55 ${ }^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Commercial Scrininga |  |  |  |  |  |
| 45 ns35 ns25 ns20 ns15 ns12 ns |  | $\begin{array}{\|c}  \\ \text { L7C199DM } \\ \text { or } \\ \text { L7CL.199DM } \end{array}$ | $\begin{gathered} \text { L7C199CM } \\ \text { or } \\ \text { L7L } \\ \text { LT199CM } \\ -25 \\ -25 \\ 20 \end{gathered}$ |  | $\begin{gathered} \\ \text { L7C199HM } \\ \text { or } \\ \text { L7CL199HM } \\ \hline \end{gathered}\left[\begin{array}{l} 45 \\ -25 \\ 20 \end{array}\right.$ |  |
|  | -55\% ${ }^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. Extended Scrienivos |  |  |  |  |  |
| $\begin{aligned} & 45 \mathrm{~ns} \\ & 35 \mathrm{~ns} \\ & 25 \mathrm{~ns} \\ & 20 \mathrm{~ns} \\ & 15 \mathrm{~ns} \\ & 12 \mathrm{~ns} \end{aligned}$ |  | $\begin{array}{\|c\|} \hline \text { L7C199DME } \\ \text { or } \\ \text { L7CL199DME } \\ \hline 25 \\ -25 \\ 20 \end{array}$ | $\begin{array}{r}  \\ \text { L7C199CME }\left[^{45} 35\right. \\ \text { or } \\ \text { L7CL199CME } \\ -25 \\ 20 \end{array}$ |  |  | $\begin{gathered} \\ \text { L7C199IME } \\ \text { or } \\ \text { LTCL199IME } \end{gathered} \begin{array}{r} 45 \\ \hline 25 \\ -25 \\ 20 \end{array}$ |
|  | -55\% to $+125{ }^{\circ} \mathrm{C}$ - MILSTD 883 Compuant |  |  |  |  |  |
| $\begin{aligned} & 45 \mathrm{~ns} \\ & 35 \mathrm{~ns} \\ & 25 \mathrm{~ns} \\ & 20 \mathrm{~ns} \\ & 15 \mathrm{~ns} \\ & 12 \mathrm{~ns} \end{aligned}$ |  | $\begin{array}{\|c\|} \hline \\ \text { L7C199DMB } \\ \text { or } \\ \text { or } \\ \text { L7CL199DMB } \\ \hline 25 \\ 25 \\ \hline 20 \end{array}$ | $\begin{array}{r}  \\ \text { L7C199CMB } \\ \text { or } \\ \text { or } \\ \text { L7CL199 } \\ \hline 25 \\ \hline 25 \\ 25 \end{array}$ |  |  | $\begin{array}{\|cc}  \\ \text { L7C199IMB } & {\left[\begin{array}{c} 45 \\ 35 \\ \text { or } \\ \text { L7CL199IMB } \\ \text { [25 } \end{array}\right.} \\ 25 \end{array}$ |



## 4K x 4 CMOS Cache-Tag Static RAM

## FEATURES

$4 \mathrm{~K} \times 4$ CMOS Static RAM with 4 -bit
Tag Comparison Logic
High Speed Address-to-MATCH -10 ns maximum
Totem Pole (L7C180) or Open Drain (L7C181) MATCH Output
$\square$ High Speed Flash Clear
Auto-Powerdown ${ }^{\mathrm{TM}}$ Design
$\square$ Low Power Operation
Active: 225 mW typical at 25 ns
Standby: $100 \mu \mathrm{~W}$ typical
$\square$ Data Retention at 2 V for Battery
Backup Operation
$\square$ Plug Compatible with IDT 6178, SSL4180, SSL4181, MK41H80, MCM4180

- Package Styles Available: 22-pin Plastic DIP
22-pin Sidebraze Hermetic DIP
22-pin CerDIP
24-pin SOJ


## DESCRIPTION

The L7C180 and L7C181 are high performance, low power CMOS static RAMs optimized for use as the address tag comparator in high speed cache memory systems. The storage circuitry is organized as 4096 words by 4 -bits per word and includes a 4 -bit data comparator with MATCH output. The 4-bit data is input/output on shared I/O pins and comparison performed between 4-bit incoming data and accessed memory locations. Wide tag addresses are easily accommodated by paralleling devices and ANDing or Wire-ORing the MATCH outputs when working with L7C180's or L7C181's respectively. For either device, a low on the MATCH output indicates a data mismatch.

Also provided is a high speed CLEAR control which clears all memory locations to zero when activated. This

## L7C180/181 Block Diagram


(TOTEM POLE-L7C180)
allows all address tag bits to be cleared when powering on or flushing the cache.

These devices are available in five speed grades with maximum address-to-MATCH times of 10 ns to 25 ns . Operation is from a single +5 V power supply with power consumption only 255 mW (typical) at 25 ns . Dissipation drops to 75 mW (typical) when the memory powers down.
Two power saving standby modes are available. Proprietary Auto-Powerdown ${ }^{\text {TM }}$ circuitry reduces power consumption automatically whenever the inputs are stable for longer than the minimum access time. For minimal power consumption, data may be retained in inactive storage with a supply voltage as low as 2 V . The L7C180 and L7C181 consume only $15 \mu \mathrm{~W}$ (typical) at 3 V allowing effective battery backup operation.
The L7C180 and L7C181 provide fully asynchronous (unclocked) operation with matching access and cycle times. Memory locations are specified on address pins A0 through A11 with functions defined in the Truth Table on the next page. Data In has the same polarity as Data Out.

Latchup and static discharge protection are provided on-chip. The L7C180 and L7C181 can withstand an injection current of up to 200 mA on any pin without damage.

| Truth Table |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| WE | $\overline{O E}$ | CLR | MATCH | vo | FUNCTION |
| x | X | L | H | High Z | Clear all bits to low |
| H | H | H | L | Din | No MATCH |
| H | H | H | H | Din | MATCH |
| H | L | H | H | Dout | Memory Read |
| L | X | H | H | Din | Memory Write |

X = Don't Care; L = VIL; H = VIH
Maximum RatingsAbove which usetul life may be impaired (Notes 1. 2)
Storage temperature

$\qquad$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Operating ambient temperature

$\qquad$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$VCC supply voltage withrespect to ground-0.5 V to +7.0 V
Input signal with respect to ground ..... -3.0 V to +7.0 VSignal applied to highimpedance output-3.0 V to +7.0 VOutput current into low outputs25 mA
Latchup current
$\qquad$ $>200 \mathrm{~mA}$

Operating Conditions To meet specified electrical and switching characteristics

| Mode | Temperature Range (Ambient) | Supply Voltage |
| :--- | :---: | :---: |
| Active Operation, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Active Operation, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Data Retention, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $2.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Data Retention, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $2.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |


| Electrical. Characteristics Over Operating Conditions (Note 5) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol Parameter |  | Test Condition | Min | Typ | Max | Unit |
| VoH | Output High Voltage <br> (Note 11) | $\mathrm{IOH}=-4.0 \mathrm{~mA}, \mathrm{VCC}=4.5 \mathrm{~V}$ (all except MATCH pin) | 2.4 |  |  | V |
|  |  | $\mathrm{IOH}=-12.0 \mathrm{~mA}, \mathrm{VcC}=4.5 \mathrm{~V}$ (MATCH $\mathrm{pin}-\mathrm{L7C180})$ | 2.4 |  |  | V |
| Vol | Output Low Voltage (Note 11) | $\mathrm{lOL}=8.0 \mathrm{~mA}$ (all except MATCH pin) |  |  | 0.4 | $V$ |
|  |  | $\mathrm{IOL}=10.0 \mathrm{~mA}$ (all except MATCH pin) |  |  | 0.5 | V |
|  |  | $\mathrm{IOL}=24.0 \mathrm{~mA}$ (MATCH pin) |  |  | 0.4 | V |
|  |  | $\mathrm{IOL}=30.0 \mathrm{~mA}$ (MATCH pin) |  |  | 0.5 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\begin{array}{r} \mathrm{VCC} \\ +0.3 \end{array}$ | V |
| VIL | Input Low Voltage | (Note 3) | -3.0 |  | 0.8 | V |
| IIX | Input Current | GND $\leq$ Vin $\leq$ Vcc | -10 |  | +10 | $\mu \mathrm{A}$ |
| IOZ | Output Leakage Current | GND $\leq$ Vout $\leq \mathrm{Vcc}, \overline{\mathrm{OE}}=\mathrm{Vcc}$ (except MATCH pin) | -10 |  | +10 | $\mu \mathrm{A}$ |
| Ios | Output Short Current | Vout = GND, VcC = Max (Note 4) |  |  | -350 | mA |
| Icc2 | Vcc Current, TTL Inactive | (Note 7) |  | 15 | 30 | mA |
| Icc3 | Vcc Current, CMOS Standby | (Note 8) |  | 5 | 12 | mA |
| ICC4 | Vcc Current, Data Retention | $\mathrm{VcC}=3.0 \mathrm{~V}$ (Note 9) |  | 1.5 | 5 | mA |
| CIN | Input Capacitance | Ambient Temp $=25^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V}$ |  |  | 5 | pF |
| Cout | Output Capacitance | Test Frequency $=1 \mathrm{MHz}$ ( Note 10) |  |  | 7 | pF |


| Symbol |  | Parameter | Le180/181- |  |  |  |  |  |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc1 | Vcc Current, Active | (Note 6) | $\mathbf{2 5}$ | $\mathbf{2 0}$ | $\mathbf{1 5}$ | $\mathbf{1 2}$ | $\mathbf{1 0}$ |  | Unit |

DEVICES INCORPORATED

## SWITCHING CHARACTERISTICS Over Operating Range (ns)

MATCH and CLEAR Cycle Tming (Notes 5, 11, 12, 20, 21, 22)

| Symbol | Parameter | L7C180/181- |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | Min | Max |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |  |
| tavav | MATCH Cycle Time | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  |  |  |
| tavmv | Address Valid to MATCH Valid |  | 22 |  | 20 |  | 15 |  | 12 |  | 10 |  |  |
| taxmx | Address Change to MATCH Change | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  |  |  |
| tohmv | Output Enable High to MATCH Valid |  | 15 |  | 15 |  | 13 |  | 10 |  | 8 |  |  |
| tolmh | Output Enable Low to MATCH High | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  |  |  |
| tWHMV | Write Enable High to MATCH Valid |  | 15 |  | 15 |  | 13 |  | 10 |  | 8 |  |  |
| twLMH | Write Enable Low to MATCH High | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  |  |  |
| tCLMH | CLEAR Low to MATCH High | 0 | 20 | 0 | 15 | 0 | 12 | 0 | 10 | 0 | 8 |  |  |
| tDVMV | Data Valid to MATCH Valid |  | 15 |  | 15 |  | 13 |  | 10 |  | 8 |  |  |
| tDXMX | Data Change to MATCH Change | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |  |  |
| tCLCL | CLEAR Cycle Time (23) | 55 |  | 45 |  | 35 |  | 30 |  | 25 |  |  |  |
| tcler | CLLEAR Pulse Width (23) | 15 |  | 15 |  | 12 |  | 12 |  | 10 |  |  |  |
| tclix | CLEAR Low to Inputs Don't Care (23) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |  |  |
| tclaz | CLEAR Low to Output High Z $(18,19)$ |  | 15 |  | 15 |  | 10 |  | 10 |  | 8 |  |  |
| tclin | CLEAR Low to Inputs Recognized (23) |  | 55 |  | 45 |  | 35 |  | 30 |  | 25 |  |  |

## MATCH Timing (Note 17)



## CLEAR Timing (Note 23)



## SWITCHING CHARACTERISTICS Over Operaing Range (ns)

Reab Cycle (Notes 5, 11,12,20, 21, 221

| Symbol | Parameter | L7C180/181- |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | Min | Max |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |  |
| tavav | Read Cycle Time | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  |  |  |
| tavov | Address Valid to Output Valid (13, 14) |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  |  |
| taxax | Address Change to Output Change | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  |  |  |
| tolav | Output Enable Low to Output Valid |  | 12 |  | 10 |  | 8 |  | 6 |  | 4 |  |  |
| tolaz | Output Enable Low to Output Low Z $(18,19)$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |  |  |
| tohaz | Output Enable High to Output High Z (18, 19) |  | 10 |  | 8 |  | 8 |  | 5 |  | 4 |  |  |
| tPU | Input Change to Power Up $(10,17)$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |  |  |
| tPD | Power Up to Power Down (10, 17) |  | 25 |  | 20 |  | 20 |  | 20 |  | 18 |  |  |
| tCHVL | Control Input High to Data Retention (10) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |  |  |

Bead Cucle. Adobess Contholled (Notes, 13, 14)


## READ CYCLE - OE Contholled (Notes 13, 15)



## Data Retention



## SWITCHING CHARACTERISTICS over Operating Range (ns)

Write Crcle (Notes 5, 11, 12, 20, 21, 22)

| Symbol | Parameter | L7C180/181- |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  | Min Max |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |  |
| tavav | Write Cycle Time | 20 |  | 20 |  | 15 |  | 12 |  | 10 |  |  |  |
| tavBW | Address Valid to Beginning of Write Cycle | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |  |  |
| tavew | Address Valid to End of Write Cycle | 15 |  | 15 |  | 12 |  | 10 |  | 8 |  |  |  |
| tewax | End of Write Cycle to Address Change | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |  |  |
| twLEW | Write Enable Low to End of Write Cycle | 15 |  | 15 |  | 12 |  | 10 |  | 8 |  |  |  |
| tDVEW | Data Valid to End of Write Cycle | 10 |  | 10 |  | 7 |  | 6 |  | 5 |  |  |  |
| tEWDX | End of Write Cycle to Data Change | 1 |  | 1 |  | 1 |  | 1 |  | 1 |  |  |  |
| twhoz | Write Enable High to Output Low Z $(18,19)$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |  |  |
| twl.az | Write Enable Low to Output High Z (18, 19) |  | 7 |  | 7 |  | 5 |  | 4 |  | 4 |  |  |

## Wame Crcle - WE Contholled (Notes 16, 17)



## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of thesecircuits in order to avoid exposureto excessive electrical stress values.
3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V . A current in excess of 100 mA is required to reach -2 V . The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
4. Duration of the output short circuit should not exceed 30 seconds.
5. A series of normalized curves on pages 2-8 through 2-11 of this data booksupply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\overline{\mathrm{OE}}, \overline{\mathrm{WE}} \& \overline{\mathrm{CLEAR}} \leq$ VIL. Input pulse levels are 0 to 3.0 V .
7. Tested with outputs open and all address and data inputs $\geq \mathrm{VIH}$. The device is continuously disabled, i.e., $\overline{\mathrm{WE}}, \overline{\mathrm{OE}}, \& \overline{\mathrm{CLEAR}} \geq$ VIH.
8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\overline{\mathrm{WE}}, \overline{\mathrm{OE}}$, and $\overline{\mathrm{CLEAR}}=\mathrm{VCC}$. Input levels are within 0.2 V of VCC or GND.
9. Data retention operation requires that VCC never drop below 2.0 V . $\overline{\mathrm{WE}}, \overline{\mathrm{OE}}$, and CLEAR must be $\geq V C C-0.2 \mathrm{~V}$. For all other inputs VIN $\geq$ VCC -0.2 or VIN $\leq 0.2 \mathrm{~V}$ is required to ensure full powerdown.
10. These parameters are guaranteed but not $100 \%$ tested.
11. Test conditions assume input transition times of less than 3 ns , reference levels of 1.5 V , output loading for specified IOL and 10 H plus 30 pF (Figs. 1a, 1c, and 1d), and input pulse levels of 0 to 3.0 V (Fig. 2).
12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tavew is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
13. $\overline{\mathrm{WE}}$ is high for the read cycle.
14. The chip is continuously selected ( $\overline{\mathrm{WE}}$ high and $\overline{O E}$ low).
15. All address lines are valid tavev to tolgv prior to the $\overline{\mathrm{OE}}$ transition to low.
16. The internal write cycle of the memory is defined by $\overline{\mathrm{WE}}$ low. The address and data setup and hold times should be referenced to $\bar{W} E$ falling and rising edges.
17. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
a. Falling edge of $\overline{W E}$.
b. Transition on any address line.
c. Transition on any data line (WE active).
d. Falling edge of $\overline{\text { CLEAR }}$.

The device automatically powers down from ICC1 to ICC2 after tpD has elapsed from any of the power up triggers. The exception is CLEAR where the device remains powered up for the duration of the Clear cycle. This means that power dissipation is dependent on only cycle rate, and not on Write Enable pulse width.
18. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
19. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Fig. 1b. This para-meter is sampled and not $100 \%$ tested.
20. All address timings are referenced from the last valid address line to the first transitioning address line.
21. WE must be high during address transitions.
22. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A
$0.01 \mu \mathrm{~F}$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.
23. The Clear cycle is edge-triggered on the falling edge of CLEAR. While the internal Clear cycle is in progress, all inputs, including multiple CLEAR pulses, are ignored. Inputs are recognized after tclir has elapsed from the falling edge of CLEAR. For proper operation, Vcc must be within its specified normal operating voltage prior to assertion of CLEAR.

## Figure 1a.



Figure 1b.


Figune 1c. MATCH Output Totem Pole


## Figure 2.




## 8K x 8 CMOS Cache-Tag Static RAM

## FEATURES

$8 \mathrm{~K} \times 8$ CMOS Static RAM with 8-bit Tag Comparison Logic
High Speed Address-to-MATCH -12 ns maximum

- High Speed Flash Clear
- High Speed Read Access Time - to 12 ns maximum

Auto-Powerdown ${ }^{\mathrm{TM}}$ Design

- Low Power Operation Active: 320 mW typical at 35 ns Standby: $500 \mu \mathrm{~W}$ typical
Data Retention at 2 V for Battery Backup Operation
$\square$ Plug Compatible with IDT 7174, MK48H74
- Package Styles Available:
- 28-pin Plastic DIP
- 28-pin Sidebraze Hermetic DIP
- 28-pin CerDIP
- 28-pin SOJ
- 32-pin Ceramic LCC


## DESCRIPTION

The L7C174 is a high performance, low power CMOS static RAM optimized for use as the address tag comparator in high speed cache memory systems. One L7C174 can be used to map 8 K cache lines into a 1 megabyte address space by comparing 20 address bits organized as 13-line address bits and 7-page address bits.

The storage circuitry is organized as 8192 words by 8 bits per word and includes an 8-bit data comparator with MATCH output. The 8-bit data is input/output on shared I/O pins and comparison performed between 8 bir incoming data and accessed memony locations. Also provided $1 s-a-\operatorname{lgh}$ speed CLEAR contron which clears all memory locations tezero when activated. This allo usak address tag bits to be chearestwen powering on or when flusting the cache.


This device is available in five speed grades with maximum address-toMATCH times of 12 ns to 35 ns . Operation is from a single +5 V power supply with power consumption only 320 mW (typical) at 35 ns . Dissipation drops to 75 mW (typical) when the memory is deselected (Enable is high).

Two power saving standby modes-areavailable. Proprietary Ayto-Powerdown ${ }^{\text {TM }}$ circuitry reduces powerconsumption automatically whenever the inputs are stable for logger than the minimum access time, or when the memory is deselected.
For minimal power consumption, data may be retained in inactive storage with a supply voltage as low as 2 V . The L7C174 consumes only $30 \mu \mathrm{~W}$ (typical) at 3 V allowing effective battery backup operation.

The L7C174 provides fully asynchronous (unclocked) operation with matching access and cycle times. An active low Chip Enable and Output Enable along with a three state I/O bus simplify the connection of several chips for increased storage capacity. Wide tag addresses are easily accommodated by paralleling devices and wire-ORing the MATCH outputs.
Memory locations are specified on address pins A0 through A12 with functions defined in the Truth Table on the next page.
During CLEAR the state of the I/O pins remain completely defined by the $\overline{W E}, \overline{C E}$, and $\overline{O E}$ control inputs. Data In has the same polarity as Data Out.

Latchup and static discharge protection are provided on-chip. The L7C174 can withstand an injection current of up to 200 mA an any pin without damage.

| Truth Table: |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WE | $\overline{\text { CE }}$ | $\overline{\mathrm{OE}}$ | CLEAR | MATCH | vo | Function |
| X | X | $x$ | L | H | - | Reset all bits to low |
| X | H | X | H | H | High Z | Deselect chip |
| H | L | H | H | L | Din | No MATCH |
| H | L | H | H | H | Din | MATCH |
| H | L | L | H | H | Dout | Read |
| L | L | X | H | H | DIN | Write |

X = Don't Care; L = VIL; H = VIH


## Electrical. Characteristics over Operating Conditions XVertasy

| Symbol | Parameter | est Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output High Voltage | $\mathrm{IOH}=-4.0 \mathrm{~mA}, \mathrm{Voc}=4.5 \mathrm{~V}$ (except MATCH pin) | 2.4 |  |  | V |
| Vol | Output Low Voltage | $1 \mathrm{~L}=8.0 \mathrm{~mA}$ (aW except MATCH pin) |  |  | 0.4 | V |
|  |  | $10 \mathrm{~L}=10.0 \mathrm{~mA}$ (all except MATCH pin) |  |  | 0.5 | V |
|  |  | $101=18.0 \mathrm{~mA}$ (MATCH pin) |  |  | 0.4 | V |
|  |  | $10 \mathrm{~L} \neq 22.0 \mathrm{~mA} \mathrm{(MATCH} \mathrm{pin)}$ |  |  | 0.5 | V |
| VIH | Input High Voltage | $v$ | 2.0 |  | $\begin{array}{r} \mathrm{Vcc} \\ +0.3 \\ \hline \end{array}$ | V |
| VIL | Input Low Voltase $>$ | (Note 3) | -3.0 |  | 0.8 | V |
| IIX | Input Current | GND $\leq$ VIN $\leq$ Vcc | -10 |  | +10 | $\mu \mathrm{A}$ |
| Ioz | Output Leakage Current | $\mathrm{GND} \leq \mathrm{VOUT} \leq \mathrm{Vcc}, \overline{\mathrm{CE}}=\mathrm{Vcc}$ | -10 |  | +10 | $\mu \mathrm{A}$ |
| los | Output Short Current | Vout = GND, VcC = Max (Note 4) |  |  | -350 | mA |
| Icce | Vcc Current, TTL Inactive | (Note 7) |  | 15 | 30 | mA |
| 1 lc 3 | Vec Current, CMOS Standby | (Note 8) |  | 100 | 50 | $\square \mathrm{A}$ |
| ICC4 | Vcc Current, Data Retention | $\mathrm{Vcc}=3.0 \mathrm{~V}$ (Note 9) |  | 10 | 250 | $\mu \mathrm{A}$ |
| CIN | Input Capacitance | Ambient Temp $=25^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V}$ |  |  | 5 | pF |
| Cout | Output Capacitance |  |  |  | 7 | pF |



SWITCHING CHARACTERISTICS Over Operating Range ( $n s$ )

## MATCH and CLEAR Crcle Tming (Notes 5, 11, 12, 22, 23, 24)

| Symbol | Parameter | L7C174- |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | Min | Max | Min | Max |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |  |  |  |
| tavav | MATCH Cycle Time | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  |  |  |  |  |
| tavmV | Address Valid to MATCH Valid |  | 30 |  | 22 |  | 20 |  | 15 |  | 12 |  |  |  |  |
| taxmx | Address Change to MATCH Change | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  |  |  |  |  |
| tclmv | Chip Enable Low to MATCH Valid |  | 20 |  | 15 |  | 10 |  | 10 |  | 8 |  |  |  |  |
| tCHMH | Chip Enable High to MATCH High |  | 20 |  | 15 |  | 10 |  | 10 |  | 8 |  |  |  |  |
| tohmV | Output Enable High to MATCH Valid |  | 20 |  | 15 |  | 15 |  | 13 |  | 10 |  |  |  |  |
| tolmh | Output Enable Low to MATCH High |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  |  |  |  |
| tWHMV | Write Enable High to MATCH Valid |  | 20 |  | 15 |  | 15 |  | 13 |  | 10 |  |  |  |  |
| twLMH | Write Enable Low to MATCH High |  | 25 |  | 20 |  | 15 |  | 12 |  | 10 |  |  |  |  |
| tCLMH | CLEAR Low to MATCH High | 0 | 25 | 0 | 20 | 0 | 15 | 0 | 12 | 0 | 10 |  |  |  |  |
| tovmv | Data Valid to MATCH Valid |  | 20 |  | 15 |  | 15 |  | 73) |  | 10 |  |  |  |  |
| tDXMX | Data Change to MATCH Change | 0 |  | 0 |  |  |  | LQ |  | 0 |  |  |  |  |  |
| tCLCL | CLEAR Cycle Time | 65 |  | 55 |  | 45 |  | 35 |  | 30 |  |  |  |  |  |
| tCLCH | CLEAR Pulse Width | 20 |  | 15 |  | 15 |  | 12 |  | 12 |  |  |  |  |  |
| tclix | CLEAR Low to Inputs Don't Care | 0 |  | 0 |  | 9 |  | 0 |  | 0 |  |  |  |  |  |
| tCLIR | CLEAR Low to Inputs Recognized |  | 65 |  |  | , | 45 |  | 35 |  | 30 |  |  |  |  |

## MATCH Timine (Note 19)



## CLEAB Timing. (Note 25)



DEVICES INCORPORATED

## SWITCHING CHARACTERISTICS Ova Operaing Rango(ns)

Rean Cricle. (Notes 5, 11, 12, 22, 23, 24)

| Symbol | Parameter | L7C174- |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | Min | Max | Min | Max |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |  |  |  |
| tavav | Read Cycle Time | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  |  |  |  |  |
| tavov | Address Valid to Output Valid (13, 14) |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  |  |  |  |
| taxax | Address Change to Output Change | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  |  |  |  |  |
| tclov | Chip Enable Low to Output Valid (13, 15) |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  |  |  |  |
| tclaz | Chip Enable Low to Output Low Z $(20,21)$ | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  |  |  |  |  |
| tchoz | Chip Enable High to Output $\operatorname{High} \mathbf{Z}(20,21)$ |  | 15 |  | 10 |  | 8 |  | 8 |  | 5 |  |  |  |  |
| tolav | Output Enable Low to Output Valid |  | 15 |  | 12 |  | 10 |  | 8 |  | 6 |  |  |  |  |
| tolaz | Output Enable Low to Output Low Z $(20,21)$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |  |  |  |  |
| tohaz | Output Enable High to Output High $\mathbf{Z}(20,21)$ |  | 12 |  | 10 |  | 8 |  | $\sqrt{5}$ |  | 5 |  |  |  |  |
| tPU | $\overline{\text { CE }}$ or $\overline{\text { WE }}$ Low to Power Up $(10,19)$ | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |  |  |  |  |
| tPD | Power Up to Power Down (10, 19) |  | 35 |  | 25 |  |  |  | 20 |  | 20 |  |  |  |  |
| tchVL | Chip Enable High to Data Retention (10) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |  |  |  |  |

Read Crcle A. ADoress Controlled. (Notes, 13,14)


READ CYCLe. CEIOE Controu En Motes 夕3. 15)


## Data Reyention



## SWITCHING CHARACTERISTICS Over Operating Range (ns)

| Write Crale (Notes 5, 11, 12, 22, 23, 24) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbo | Parameter | L7C174- |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | Min | Max | Min | Max |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |  |  |  |
| tavav | Write Cycle Time | 25 |  | 20 |  | 20 |  | 15 |  | 12 |  |  |  |  |  |
| tCLEW | Chip Enable Low to End of Write Cycle | 25 |  | 15 |  | 15 |  | 12 |  | 10 |  |  |  |  |  |
| tavbw | Address Valid to Beginning of Write Cycle | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |  |  |  |  |
| tavew | Address Valid to End of Write Cycle | 25 |  | 15 |  | 15 |  | 12 |  | 10 |  |  |  |  |  |
| tewax | End of Write Cycle to Address Change | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |  |  |  |  |
| twLEW | Write Enable Low to End of Write Cycle | 20 |  | 15 |  | 15 |  | 12 |  | 10 |  |  |  |  |  |
| tovew | Data Valid to End of Write Cycle | 15 |  | 10 |  | 10 |  | 7 |  | 6 |  |  |  |  |  |
| tewdx | End of Write Cycle to Data Change | 0 |  | 0 |  | 0 |  | 0 | - | 0 |  |  |  |  |  |
| twhoz | Write Enable High to Output Low Z (20, 21) | 0 |  | 0 |  | 0 |  |  |  | 0 |  |  |  |  |  |
| twLoz | Write Enable Low to Output High Z (20, 21) |  | 10 |  | 7 |  | 7 |  | 5 |  | 4 |  |  |  |  |

Write CrCle, WE Controllen (Notes 16, 17, 18, 19)


White Cycler- CE Conthom leo (Notes 16, 17, 18, 19)


DEVICES INCORPORATED

## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at 0.6 V . A current in excess of 100 mA is required to reach -2 V . The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
4. Duration of the output short circuit should not exceed 30 seconds.
5. A series of normalized curves on pages 2-8 through 2-11 of this data booksupply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\overline{\mathrm{CE}}, \overline{\mathrm{WE}}$, and $\overline{\mathrm{OE}} \leq$ VIL. Input pulselevel反 are 0 to 3.0 V .
7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continupusly disabled, i.e., $\mathrm{CE} \geq \mathrm{VIH}$.
8. Tested with outputs open and a1/address and data inputs stable. The device is continuously disabled, i.e., $\mathrm{CE}=\mathrm{VCC}$ Input levels are within 0.2 V of VCC or GND.
9. Data retention operation requires that VCC never drop below 2.0 V . $\overline{\mathrm{CE}}$ must be $\geq$ VCC-0.2 V. For all other inputs VIN $\geq$ VCC -0.2 V or VIN $\leq 0.2 \mathrm{~V}$ is required to ensure fuil powerdown.
10. These parameters are guaranteed but not 100\% tested.
11. Test conditions assume input transition times of less than 3 ns , reference levels of 1.5 V , output loading for specified IOL and IOH plus 30 pF (Figs. 1a, 1c), and input pulse levels of 0 to 3.0 V (Fig. 2).
12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the exter-
nal system driving the chip. For example, tavew is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
13. $\overline{\mathrm{WE}}$ is high for the read cycle.
14. The chip is continuously selected ( $\overline{\mathrm{CE}}$ low).
15. All address lines are valid prior-to or coincident-with the $\overline{C E}$ transition to active. 16. The internal write cycle of the memory is defined by the overlap of $\overline{\mathrm{CE}}$ active and WE low. Both signals must be active to initiate a write. Either signal can terminate a write by going inactive. The address, data, and control input setup and hold tipies should be referenced to the signal that falls last or rises first.
16. If $\overline{W E}$ goes low before or concurrent with CE going active, the outputremains in a high impedance state.
17. If $\overline{C E}$ goes inactive befofeorconcurrent with $\overline{W E}$ going high, the output remains in a high impedance state.
18. Powerup from Iceo to ICe 1 occurs as a result of any of the following conditions:
a. Falling edge of CL
b. Falling edgeof (EE active).
c. Transition on any address line
(CE active).)
d. Transition on any data line
(CE and WE active).
e. Farling edge of CLEAR.

The device automatically powers down from ICC1 to ICC2 after tpD has elapsed from any of the power up triggers. The exception is CLEAR where the device remains powered up for the duration of the Clear cycle. This means that power dissipation is dependent on only cycle rate, and not on Write Enable pulse width.
20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
zi. Transition is measured $\pm 2 \hat{0} \hat{\mathrm{~m}} \mathrm{~m}$ from steady state voltage with specified loading
in Fig. 1b. This parameter is sampled and not $100 \%$ tested.
22. All address timings are referenced from the last valid address line to the first transitioning address line.
23. $\overline{\mathrm{CE}}$ or $\overline{\mathrm{WE}}$ must be high during address transitions.
24. This product is a very high speed device and care must be taken during testing in
order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01 \mu \mathrm{~F}$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.
25. The Clear cycle is edge-triggered on the falling edge of CLEAR. While the internal Clear cycle is in progress, all inputs, including multiple CLEAR pluses, are ignored. Inputs are recognized after tclir has elapsed from the falling edge of CLEAR. For proper operation, Vcc must be within its specified rormat berating voltage prior to assertion gh CLEAR


Figure 1c.


Figure 2.




## $8 \mathrm{~K} \times 8$ Static RAM <br> with Flash Clear (Low Power) <br> L7C186/L7CL186

## FEATURES

$8 \mathrm{~K} \times 8$ CMOS Static RAM with High Speed Flash Clear$\square$ Auto-Powerdown ${ }^{\mathrm{TM}}$ Design
$\square$ High Speed Read Access Time - 12 ns maximum

- Industry Standard Pinout
$\square$ Low Power Operation Active:

320 mW (typical) at 35 ns
Standby (typical):

$$
\begin{aligned}
& 500 \mu \mathrm{~W} \text { (L7C186) } \\
& 250 \mu \mathrm{~W} \text { (L7CL186) }
\end{aligned}
$$

Data Retention at 2 V for Battery Backup Operation

- Plug Compatible with IDT7165
$\square$ Package Styles Available:
28-pin Plastic DIP
28-pin Sidebraze Hermetic DIP
28-pin CerDIP
28-pin SOJ
32-pin Ceramic LCC


## DESCRIPTION

The L7C186 and L7CL186 are high performance, low power CMOS static RAM with a high speed Flash Clear feature. The storage circuitry is organized as 8192 words by 8 bits per word with the 8 -bit data input/output on shared I/O pins. The device is offered in the industry standard $8 \mathrm{~K} \times 8$ SRAM pinout with the Flash Clear function implemented on Pin 1 which is normally a no-connect.
These devices are available in five speed grades with maximum access times of 12 ns to 35 ns . Operation is from a single +5 V power supply. Power consumption for the LXC186 is 320 mW (typical). Dissipationdreps to 75 mW (typical) of the L7C186 and 60 mW for the L\& 186 when the memory is in Auto-Rawersown ${ }^{T M}$ mode. Tp speedswitching and reduce ground bounce polse proprietary $3-V^{\text {IM }}$ output dircuitry is incorporated

## L7C186/LTCL 186 BLIOCK DIAGHAM


to limit VOH swings, while still maintaining full TTL compatibility.

Two standby modes are available. Proprietary Auto-Powerdown ${ }^{\mathrm{TM}}$ circuitry reduces power consumption automatically during read or write accesses that are longer than the mininfum access time, or when the memory is is put into powerdown madeby deselecting CE2. In addition, data may be retained in inactive storage with a supply voltage as low as 2 W. The L7C186 and L7CL186 consume only $30 \mu \mathrm{~W}$ and $15 \mu \mathrm{~W}$ (typical) respectively at 3 V , allowing effective battery backup operation.
The L7C186 and L7CL186 provide fully asynchronous (unclocked) operation with matching access and cycle times. Two Chip Enables and a three-state I/O bus with a separate Output Enable control simplify the connection of several chips for increased storage capacity.

Memory locations are specified on address pins A0 through A12 with functions defined in the Truth Table on the next page.
During CLEAR, the state of the I/O pins remain completely defined by the $\overline{\mathrm{WE}}, \overline{\mathrm{CE}} 1, \mathrm{CE} 2$, and $\overline{\mathrm{OE}}$ control inputs. Data In has the same polarity as Data Out.

Latchup and static discharge protection are provided on-chip. The L7C186 and L7CL186 can withstand an injection current of up to 200 mA an any pin without damage.

| Truth Table |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WE | CE1 | CE2 | $\overline{O E}$ | CLEAR | vo | Function |
| X | X | X | X | L | - | Reset Memory to 0 |
| H | L | H | L | H | Dout | Memory Read |
| L | L | H | X | H | Din | Memory Write |
| H | L | H | H | H | High Z | Output Disable |
| x | H | x | x | H | High Z | Chip Deselect |
| X | X | L | X | H | High Z | Chip Deselect \& Powerdown |



X = Don't Care; L = VIL; H = VIH

| Operating Conditions To meet specified electrical and swithing characteristics |  |  |
| :---: | :---: | :---: |
| Mode | Temperature Range (Ambient) | ply Voltage |
| Active Operation, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\leq \mathrm{Cc} \leq 5.5 \mathrm{~V}$ |
| Active Operation, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Data Retention, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Data Retention, Military | $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |

Electrical. Characteristics Over Operating Conditions (noge 5).

|  |  |  | L7C186 |  |  | L7CL186 |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol |  |  | Min | Typ | Max | Min | Typ | Max |  |
| VoH | Output High Voltage | $\mathrm{IOH}=-4.0$ nem $\mathrm{VGG}=4.5 \mathrm{~V}$ | 2.4 |  |  | 2.4 |  |  | V |
| Vol | Output Low Voltage | $1 \mathrm{OL}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  |  | 0.4 | V |
| VIH | Input High Voltage |  | 2.0 |  | $\begin{array}{r} \mathrm{Vcc} \\ +0.3 \end{array}$ | 2.0 |  | $\begin{gathered} \hline \mathrm{Vcc} \\ +0.3 \end{gathered}$ | V |
| VIL | Input Low Voltage | (Notg ${ }^{\text {\% }}$ | -3.0 |  | 0.8 | -3.0 |  | 0.8 | V |
| IIX | Input Leakage Current | GAD $\leq$ VIN $\leq$ VcC | -10 |  | +10 | -10 |  | +10 | $\mu \mathrm{A}$ |
| loz | Output Leakage Current | GND $\leq$ Vout $\leq$ Vcc, $\overline{C E}=$ Vcc | -10 |  | +10 | -10 |  | +10 | $\mu \mathrm{A}$ |
| los | Output Short Eunrelt | Vout = GND, Vcc = Max (Note 4) |  |  | -350 |  |  | -350 | mA |
| Icc2 | Vcc Current, TTL mactive | (Note 7) |  | 15 | 30 |  | 12 | 20 | mA |
| Icc3 | Vcc Current, CMOS Standby | (Note 8) |  | 100 | 500 |  | 50 | 150 | $\mu \mathrm{A}$ |
| IcC4 | Vcc Current, Data Retention | $\mathrm{VcC}=3.0 \mathrm{~V}$ (Note 9) |  | 10 | 250 |  | 5 | 50 | $\mu \mathrm{A}$ |
| Cin | Input Capacitance | Ambient Temp $=25^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V}$ |  |  | 5 |  |  | 5 | pF |
| Cout | Output Capacitance | Test Frequency $=1 \mathrm{MHz}$ (Note 10) |  |  | 7 |  |  | 7 | pF |


| Symbol | Parameter | Test Condition | L7C186- |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 35 | 25 | 20 | 15 | 12 | Unit |
| ICC1 | Vcc Current, Active | (Note 6) | 110 | 150 | 185 | 240 | 275 | mA |

## SWITCHING CHARACTERISTICS over Operaing Aange (ns)

Read Crale (Notes 5, 11, 12, 22, 23, 24)

| Symbol | Parameter | L7C186/L7CL186- |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | Min | Max |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |  |
| tavav | Read Cycle Time | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  |  |  |
| tavav | Address Valid to Output Valid (13, 14) |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  |  |
| taxax | Address Change to Output Change | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  |  |  |
| tclov1 | $\overline{\mathrm{CE}}$ L Low to Output Valid ( 13,15 ) |  | 15 |  | 12 |  | 10 |  | 8 |  | 6 |  |  |
| tclov2 | CE2 High to Output Valid (13, 15) |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  |  |
| tclaz | Chip Enable Active to Output Low Z (20, 21) | 3 |  | 3 |  | 3 |  | 3 |  | 3 |  |  |  |
| tCHOZ | Chip Enable Inactive to Output High Z (20, 21) |  | 15 |  | 10 |  | 8 |  | 8 |  | 5 |  |  |
| tolav | Output Enable Low to Output Valid |  | 15 |  | 12 |  | 10 |  | 8 |  | 6 |  |  |
| toloz | Output Enable Low to Output Low Z (20, 21) | 0 |  | 0 |  | 0 |  | 10 |  | 0 |  |  |  |
| tohoz | Output Enable High to Output High Z (20, 21) |  | 12 |  | 10 |  |  |  | 5 |  | 5 |  |  |
| tpu | Input Transition to Power Up (10, 19) | 0 |  | 0 |  |  |  | $\bigcirc$ |  | 0 |  |  |  |
| tPD | Power Up to Power Down (10, 19) |  | 35 |  | 25 |  | 20. |  | 20 |  | 20 |  |  |
| tCHVL | Chip Enable Inactive to Data Retention (10) | 0 |  | 0 |  | d |  | 0 |  | 0 |  |  |  |

Read Cycle - Adoress Controlleo (Noles 13, 14)


Read Cycle. CE/OE Control IED vibtes 133,151


## Data Retention



## SWITCHING CHARACTERISTICS Ove Operating Range(os)

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L7C186/L7CL186- |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | Min | Max |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |  |
| tavav | Write Cycle Time | 25 |  | 20 |  | 20 |  | 15 |  | 12 |  |  |  |
| tClew | Chip Enable Active to End of Write Cycle | 25 |  | 15 |  | 15 |  | 12 |  | 10 |  |  |  |
| tavBw | Address Valid to Beginning of Write Cycle | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |  |  |
| tavew | Address Valid to End of Write Cycle | 25 |  | 15 |  | 15 |  | 12 |  | 10 |  |  |  |
| tEWAX | End of Write Cycle to Address Change | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |  |  |
| twLEW | Write Enable Low to End of Write Cycle | 20 |  | 15 |  | 15 |  | 12 |  | 10 |  |  |  |
| tDVEW | Data Valid to End of Write Cycle | 15 |  | 10 |  | 10 |  | 7 |  | 6 |  |  |  |
| tEWDX | End of Write Cycle to Data Change | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |  |  |
| tWHQZ | Write Enable High to Output Low Z (20,21) | 0 |  | 0 |  | 0 | - | 0 |  | 0 |  |  |  |
| twLQZ | Write Enable Low to Output High Z (20, 21) |  | 10 |  | 7 |  | 7 | $D$ | 5 |  | 4 |  |  |

Write Cycle WE Controlled (Notes 16. 17 1/18, 19)




## SWITCHING CHARACTERISTICS Over Operating Range (ns)

| CLEAR Cycle Thming. (Notes 5, 11, 12, 22, 23, 24, 25) |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L7C186/L7CL186- |  |  |  |  |  |  |  |  |  |  |  |
|  |  | 35 |  | 25 |  | 20 |  | 15 |  | 12 |  | Min | Max |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |  |
| tcl.cl | CLEAR Cycle Time | 65 |  | 55 |  | 45 |  | 35 |  | 30 |  |  |  |
| tCLCH | CLEAR Pulse Width | 20 |  | 15 | - | 15 |  | 12 |  | 12 |  |  |  |
| tCLIX | CLEAR Low to Inputs Don't Care | 0 |  |  |  | 0 |  | 0 |  | 0 |  |  |  |
| tClin | CLEAR Low to Inputs Recognized |  | 65 | , | 55 |  | 45 |  | 35 |  | 30 |  |  |



## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V . A current in excess of 100 mA is required to reach -2 V . The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
4. Duration of the output short circuit should not exceed 30 seconds.
5. A series of normalized curves on pages 2-8 through 2-11 of this data book supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing i.e., $\overline{\mathrm{CE}}_{1} \leq$ VIL, CE 2 and $\overline{\mathrm{WE}} \leq \mathrm{VI}$. Inpult pulse levels are 0 to 3.0 V .
7. Tested with outputs open apa an address and data inputs changing at the maximum read cycle rate. The device is dontinuously disabled, i.e., $\overline{\mathrm{CE}} 1 \geq$ VIH, CE2 $\leq \mathrm{W}$
8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\overline{\mathrm{CE}} 1=\mathrm{VCC}, \mathrm{CE} 2=$ GND. Input levels are within 0.2 V of VCC or ground.
9. Data retention operation requires that VCC never drop below 2.0 V . CE1 must be $\geq$ VCC-0.2 V. For the L7C185, all other inputs meet VIN $\leq 0.2 \mathrm{~V}$ or VIN $\geq$ VCC -0.2 V toensurefull powerdown. For the L7CL185, this requirement applies only to $\overline{\mathrm{CE}}$ and $\overline{\mathrm{WE}}$; there are no restrictions on data and address.
10. These parameters are guaranteed but not $100 \%$ tested.
11. Test conditions assume input transition times of less than 3 ns , reference levels of 1.5 V , output loading for specified IOL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tavew is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
13. $\overline{\mathrm{WE}}$ is high for the read cycle.
14. The chip is continuously selected (\&) low, CE2 high).
15. All address lines are valid-priar-tes or coincident-with the liter of CET and CE2 transition to active.
16. The internal write cycled the memory is defined by the ovenlap of CE1 and CE2 active and WE fow. AHhreesignals must be active to inittate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold timesshould be referenced to the signal that becomes active last or becomes inactive

17. If WE goes low before or concurrent With later of CE1 and CE2 going active, the output remains in a high impedance state.
18. If $\overline{\mathrm{CE}} 1$ and CE 2 goes inactive before or concurrent with WE going high, the output remains in a high impedance state.
19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
a. Rising edge of CE2.
b. Failing edge of $\overline{\mathrm{WE}}$ (EET, CE 2 active).
c. Transition on any address line ( $\overline{\mathrm{CE}} 1, \mathrm{CE} 2$ active).
d. Transition on any data line ( $\overline{\mathrm{CE}} 1, \mathrm{CE} 2$, and WE active).
The device automatically powers down from ICC2 to ICC1 after tpD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.
20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
21. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not $100 \%$ tested.
22. All address timings are referenced from the last valid address line to the first transitioning address line.
23. $\overline{\mathrm{CE}} 1, \mathrm{CE} 2$, or $\overline{\mathrm{WE}}$ mustbeinactive during address transitions.
24. This product is a very high speed device and cate must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures canduse a good part to be rejected as fality. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes dieectly up to the contactor fingers. A $0.01 \mu \mathrm{~F}$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.


Figure 1b.


Figure 2.




## $2 \times 4 \mathrm{~K} \times 16$ Cache-Data Static RAM

## L7C183/184

## FEATURES

$2 \times 4 \mathrm{~K} \times 16$ or $8 \mathrm{~K} \times 16$ Cache-Data Static RAM with Direct Map or Two-Way Set Associative

Auto-Powerdown ${ }^{\mathrm{MM}}$ Design
Advanced CMOS Technology

- High Speed - to 20 ns worst-case

Low Power Operation Active: 700 mW typical at 45 ns Standby: 75 mW typical
$\square$ Data Retention at 2 V for Battery Backup Operation

Plug Compatible with Cypress CY7C183/184

- Package Styles Available:
- 48-pin Plastic DIP
- 48-pin Sidebraze, Hermetic DIP
- 48-pin Ceramic LCC
- 52-pin Plastic LCC


## DESCRIPTION

The L7C183 and L7C184 are highperformance, low-power CMOS static RAMs which contain 128 K bits organized into either two, two-way set associative blocks of $4 \mathrm{~K} \times 16 \mathrm{RAM}$, or one directly mapped $8 \mathrm{~K} \times 16$-bit RAM. The L7C183 and L7C184 are designed specifically for use with the Intel 82385 Cache Controller. Addresses are latched on the falling edge of the Address Latch Enable (ALE) signal. When ALE is HIGH, the latch is transparent. The L7C183 has all address bits latched by the ALE signo except A12, which is unlatched. A12, which bypasses the latch, has a faster access time. All address bifare latched by the ALE signal in the L7C184. The mode pincontrolos whether the L7C183 and LyC184 are configured as direct mapped $8 \mathrm{~K} \times 16$ or two-way set associative $2 \times 4 \mathrm{~K} \times 16$ RAMs. When medess HIGH, the
circuits are placed in the two-way mode. In the two-way mode, the upper address bit, A12 is a "don't care", and should be externally wired to ground. When mode is LOW, the circuits are placed in the direct mapped mode.
Writing is accomplished in the twoway mode by taking CE LOW and by inserting the respective $\overline{B E X}$ and $\overline{W E X}$ signals LOW. BEL enables bits D0-D7 white BRy enables bits D8-D15. WEA equables cache bank A, and WEB enables cache bank B to receive whatever data resides on the data bus. QEA and $\overline{O E} B$ similarly enable cache banks A and B, respectively, to drive the data bus. Writing is accomplished in the direct mode by tying $\overline{\mathrm{WEA}}$ and $\overline{\text { WEB }}$ together externally, and using A12 to determine which $4 \mathrm{~K} \times 16$ memory bank is selected.


Reading is accomplished in the twoway mode by taking $\overline{\mathrm{CE}}$ LOW, inserting the respective $\overline{\mathrm{OEX}}$ and $\overline{\mathrm{BEX}}$ signals LOW, and the respective WEX signal HIGH. The contents of the memory location specified on the address pins which appear on the 16 outputs. Activation of $\overline{\mathrm{OEA}}$ and $\overline{\mathrm{OE}}$ simultaneously will cause both banks to be deselected. Reading is accomplished in the direct mode by tying OEA and OEB together externally. A12 will determine which $4 \mathrm{~K} \times 16$ memory bank is enabled.
Operation is from a single +5 V power supply and all interface signals are TTL compatible. Power consumption is 700 mW (typical) at 45 ns .
Two standby modes are available. Proprietary Auto-Powerdown ${ }^{\mathrm{TM}}$ circuitry reduces power consumption automatically during read accesses which are longer than the minimum access time, or when the memory is deselected and addresses do not change (stable). In addition, data may be retained in inactive storage with a supply voltage as low as 2 V . The memory typically consumes only 9 mW at 3 V , allowing effectios battery backup operation.
Latchup and static discharge peotection are provided on-chip. The L7C183 and L7C184 can withstand an injection current of up to 200 mA on any pin without damage.

| $\overline{C E}$ | $\overline{\text { BEL }}$ | $\overline{\text { BE }}$ H | $\overline{\text { OEA }}$ | $\overline{\mathrm{OE}}$ | WEA | WEb | Operation |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | X | X | X | Outputs Hi-Z, Write Disabled |  |
| L | H | H | X | X | $x$ | X | Outputs Hi-Z, Write Disabled |  |
| X | $X$ | X | H | H | X | X | Outputs Hi-Z |  |
| X | X | X | L | L | X | X | Outputs Hi-Z |  |
| L | L | H | L | H | H | H | $\left\{\begin{array}{l}\text { Read I/O0-1/O7 } \\ \text { Read I/O0-1/O7 }\end{array}\right.$ | Way A |
| L | L | H | H | L | H |  |  | Way B |
| L | H | L | L | H | H | P4 | Read I/O8-I/O15 | Way A |
| L | H | L | H | L | H | H | Read I/O8-I/O15 Way B |  |
| L | L | L | L | H | H |  | Read I/O0-I/O15 Way A |  |
| L | L | L | H |  | 12 |  | Read I/O0-I/O15 Way B |  |
| L | L | H |  | * | ${ }^{4}$ | H | Write I/O0-I/O7 Way A |  |
| L | L |  |  | $x$ | H | L | Write I/O0-1/O7 Way B |  |
| L | H |  | N | * | L | H | Write I/O8-1/O15 Way A |  |
| L |  | 1 | ( | $x$ | H | L | Write I/O8-I/O15 Way B |  |
| L |  | L |  | $x$ | L | H | Write I/Oo-I/O15 Way A |  |
|  |  | 4 | X | X | H | L | Write I/OO-I/O15 Way B |  |
| R |  |  | X | x | L | L | Write I/O0-I/O7 Way A \& B |  |
| 1 | 1 | L | X | X | L | L | Write l/O8-l/O15 Way A \& B |  |
|  |  | L | X | X | L | L | Write I/Oo-l/O15 Way A \& B |  |
|  |  |  |  |  |  |  |  |  |
| TRuTh Tablem. Direct Mode (MODE= LOW |  |  |  |  |  |  |  |  |
| $\overline{\text { CE }}$ | $\overline{B E L}$ | BEH | OEA | ОЕв | WEA | WEb | Operation |  |
| H | X | X | X | X | X | X | Outputs Hi-Z, Write Disabled |  |
| L | H | H | X | X | X | X | Outputs Hi-Z, Write Disabled |  |
| X | X | X | H | H | X | X | Outputs Hi-Z |  |
| L | L | H | L | L | H | H | Read I/OO-1/O7 |  |
| L | H | L | L | L | H | H | Read I/O8-I/O15 |  |
| L | L | L | L | L | H | H | Read I/OO-I/O15 |  |
| L | L | H | X | x | L | L | Write I/O0-1/O7 |  |
| L | H | L | X | $x$ | L | L | Write I/O8-1/O15 |  |
| L | L | L | X | X | L | L | Write I/OO-I/O15 |  |



Operating Conditions To meet specified electrical and switching characteristics

| Mode | Temperature Range (Ambient) | supply Voltage |
| :--- | :--- | :--- |
| Active Operation, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Active Operation, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Data Retention, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $2.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |
| Data Retention, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $2.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |

Electaical. Characteristics Over Operating Conditions (Note 5)

| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output High Voltage | $\mathrm{IOH}=-1.0 \mathrm{~mA} \mathrm{VGO}=$ Min. | 2.4 |  |  | V |
| Vol | Output Low Voltage | $1 \mathrm{OL}=4.0 \mathrm{~mA}$ VCg $=\mathrm{Min}$. |  |  | 0.4 | V |
| VIH | Input High Voltage |  | 2.2 |  | $\begin{array}{r} \mathrm{Vcc} \\ +0.3 \\ \hline \end{array}$ | V |
| VIL | Input Low Voltage | 4xire 3y | -3.0 |  | 0.8 | V |
| lix | Input Current | $G N B \leq$ Vin $\leq$ Vcc | -10 |  | +10 | $\mu \mathrm{A}$ |
| loz | Output Leakage coarrent | GND $\leq$ Vout $\leq$ Vcc, Output Disabled | -10 |  | +10 | $\mu \mathrm{A}$ |
| los | Output Shorteurrent | Vout = GND, Vcc = Max (Note 4) |  |  | -350 | mA |
| Icc2 | Vcc Current, Standby | (Note 8) |  | 50 | 250 | $\mu \mathrm{A}$ |
| Icc3 | Vcc Current, DR Mode | $\mathrm{VcC}=3.0 \mathrm{~V}$ (Note 9) |  | 3.0 | 50 | $\mu \mathrm{A}$ |
| CIN | Input Capacitance | Ambient Temp $=25^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V}$ |  |  | 5 | pF |
| Cout | Output Capacitance |  |  |  | 7 | pF |


| Symbol |  |  | Parameter | LTC183/184- |  |  |  |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Icc1 | Vcc Current, Active | (Note 6) | $\mathbf{4 5}$ | $\mathbf{3 5}$ | $\mathbf{2 5}$ | $\mathbf{2 0}$ | Unit |  |

## SWITCHING CHARACTERISTICS Over Operating Range (ns)

Read Crcle (Notes 5, 11, 12, 22, 23, 24)

| Symbol | Parameter | L7C183/184- |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 45 | 35 |  | 25 |  | 20 |  |
|  |  | Max | Min | Max | Min | Max | Min | Max |
| tavav | Read Cycle Time |  | 35 |  | 25 |  | 20 |  |
| tavav | Address Valid to Output Valid, $\mathrm{A}_{0}$ - $\mathrm{Al1}_{11}(13,14)$ | 45 |  | 35 |  | 25 |  | 20 |
| tavav | Address Valid to Output Valid, $\mathrm{A}_{12}(13,14)$ | 35 |  | 25 |  | 17 |  | 12 |
| taxax | Address Change to Output Change |  | 3 |  | 3 |  | 3 |  |
| tLHQV | ALE High to Output Valid | 45 |  | 35 |  | 25 |  | 20 |
| tclov | Chip Enable Low to Output Valid (13, 15) | 20 |  | 15 |  | 12 |  | 10 |
| tBLQV | Byte Enable Low to Output Valid ( 13,15 ) | 20 |  | 15 |  | 12 |  | 10 |
| tolav | Output Enable Low to Output Valid ( $13,15,20$ ) | 16 | 1 | 14 |  | 10 |  | 10 |
| tclaz | Chip Enable Low to Output Low Z $(20,21)$ |  | 3 |  | 3 |  | 3 |  |
| tBLQZ | Byte Enable Low to Output Low Z (20, 21) | $\triangle$ | 13 |  | 3 |  | 3 |  |
| tolqz | Output Enable Low to Output Low $\mathrm{Z}(20,21)$ |  | 0 |  | 0 |  | 0 |  |
| tCHQZ | Chip Enable High to Output High Z (20, 21) | 72 |  | 10 |  | 8 |  | 8 |
| tBHQZ | Byte Enable High to Output High Z (20, 21) | 12 |  | 10 |  | 8 |  | 8 |
| tohQZ | Output Enable High to Output High Z (20, 21) | 12 |  | 10 |  | 8 |  | 8 |
| tLHLL | ALE Pulse Width | 12 |  | 10 |  | 8 |  | 8 |
| tAVLL | Address Valid to ALE Low |  | 6 |  | 4 |  | 4 |  |
| tLIAX | ALE Low to Address Change |  | 4 |  | 4 |  | 4 |  |
| toloh | OEA, OEB Overlap Time (20) |  | 0 |  | 0 |  | 0 |  |
| tPU | CE, BEx Low to Power Up $(10,19)$ |  | 0 |  | 0 |  | 0 |  |
| tPD | Power Up to Power Down ( 10,19 ) | 45 |  | 35 |  | 25 |  | 20 |
| tCHVL | Chip Enable High to Output Retention (10) |  | 0 |  | 0 |  | 0 |  |

## Read Cycle - Addhess Controlled (Notes 13, y)



## Read Cycle - AlE Contholled (Notes 13, 14)





## Data Retention



## SWITCHING CHARACTERISTICS Over Operating Rango (ns)

| Whifesorate (Notes, $5,11,12,22,23,24$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L7C183/184- |  |  |  |  |  |  |  |
|  |  | 45 |  | 35 |  | 25 |  | 20 |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max |
| tavav | Write Cycle Time | 45 |  | 35 |  | 25 |  | 20 |  |
| tclew | Chip Enable Low to End of Write Cycle | 30 |  | 20 |  | 15 |  | 12 |  |
| tBLEW | Byte Enable Low to End of Write Cycle | 30 |  | 20 |  | 15 |  | 12 |  |
| tavBw | Address Valid to Beginning of Write Cycle | 0 |  | 0 |  | 0 |  | 0 |  |
| tavew | Address Valid to End of Write Cycle | 30 |  | 20 |  | 15 |  | 12 |  |
| tEWAX | End of Write Cycle to Address Change | 2 |  | 2 |  | 2 |  | 2 |  |
| twLEW | Write Enable Low to End of Write Cycle | 30 |  | 20 |  | 15 |  | 12 |  |
| tDVEW | Data Valid to End of Write Cycle | 15 |  | 10 |  | 10 |  | 8 |  |
| tewDX | End of Write Cycle to Data Change | 0 |  | 0 |  | 0 |  | 0 |  |
| tWHOZ | Write Enable High to Output Low Z (20, 21) | 0 |  | 70 |  | 0 |  | 0 |  |
| twLQZ | Write Enable Low to Output $\operatorname{High}$ Z (20, 21) | 7 | 12 | V | 10 |  | 8 |  | 8 |
| tLHLL | ALE Pulse Width | 12 | 5 | 10 |  | 8 |  | 8 |  |
| tAVLL | Address Valid to ALE Low | 6 |  | 6 |  | 4 |  | 4 |  |
| tLLAX | ALE Low Address Change | ${ }^{4}$ | - | 4 |  | 4 |  | 4 |  |

Writs Cycle, WE Controlled. Notes 16, $11,18,19$ )


White CrCLe: CE Controly eo (Notes 16, 17, 18, 19)


## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at- 0.6 V . A current in excess of 100 mA is required to reach -2 V . The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
4. Duration of the output short circuit should not exceed 30 seconds.
5. A series of normalized curves on pages 2-8 through 2-11 of this data book supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\overline{\mathrm{CE}}, \overline{\mathrm{CS}} \leq$ VIL, $\overline{\text { WE }} \leq$ VIL. Input pulse levels are 0 to 3.0 V .
7. Tested with outputs open ard all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{\mathrm{CE}}, \overline{\mathrm{CS}} \geq$ VIH.
8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\overline{C E}, \overline{\mathrm{CS}}=\mathrm{VCC}$. Input levels are within 0.2 V of VCC or ground.
9. Data retention operation requires that VCC never drop below 2.0 V . CE, CS must be $\geq$ VCC -0.2 V. For all other inputs VIN $\geq \mathrm{VCC}-0.2 \mathrm{~V}$ or $\mathrm{VIN} \leq 0.2 \mathrm{~V}$ is required to ensure full powerdown.
10. These parameters are guaranteed but not $100 \%$ tested.
11. Test conditions assume input transition times of less than 3 ns , reference levels of 1.5 V , output loading for specified IOL and

IOH plus 100 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tavew is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
13. $\overline{W E}$ is high for the read cycle.
14. The chip is continuously selected ( $\overline{C E}, \overline{C S}$ low).
15. All address lines are valid prior-to the $\overline{\mathrm{CE}}, \overline{\mathrm{CS}}$ transition to low.
16. The internal write cycle of the memory is defined by the overlap of CEES low and WE low. Both signals must be LON to initiate a write. Either signat ean ferminale a write by going HIGH. The datio input setup and hold timing should bereferenced to the rising edge of the signtinthategminates the write.
17. If $\overline{\mathrm{WE}}$ ges 1 aw before or concurrent with $\overline{C E}, \overline{C S}$ ging low, the output remains in a high impedarnes state.
18. If CE,CS gos high before or concurrent with YVE genng high, the output remains in high inpupedance state.
19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
a. Falling edge of $\overline{\mathrm{CE}}, \overline{\mathrm{CS}}$.
b. Falling edge of $\overline{\mathrm{WE}}(\overline{\mathrm{CE}}, \overline{\mathrm{CS}}$ active).
c. Transition on any address line ( $\overline{\mathrm{CE}}, \overline{\mathrm{CS}}$ active).
d. Transition on any data line ( $\overline{\mathrm{CE}}, \overline{\mathrm{CS}}$ and $\overline{\mathrm{WE}}$ active).
The device automatically powers down from ICC2 to ICC1 after tpD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.
20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
21. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading
in Fig. 1b. This parameter is sampled and not $100 \%$ tested.
22. All address timings are referenced from the last valid address line to the first transitioning address line.
23. $\overline{C E}, \overline{C S}$ or $\overline{W E}$ must be high during address transitions.
24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly $u$ p to the contactor fingers. A $0.01 \mu \mathrm{~F}$ high frequency capacitor is also required between V®C and ground. To avoid signal pefections, proper terminations must be used.


Figube 2.




## 64K x 1 Radiation-Hard Static RAM

## L7CX187

## FEATURES

## DESCRIPTION

The L7CX187 Radiation-Hard CMOS static RAM is a high-performance, low power device fabricated in a $1.25 \mu \mathrm{~m}$ bulk-CMOS radiation-hard process. The storage circuitry is organized as 65,536 words by 1 bit per word.

The L7CX187 performs at specification after exposure to $1 \times 10^{6}$ Rads ( $\mathrm{SiO}_{2}$ ) and retains data during exposure to transient radiation of up to $1 \times 10^{9}$ Rads ( Si )/s. The single-event susceptibility is less than $10^{-10}$ errors/bit-day.

Operation is from a single +5 V power supply and all interface signals are TTL compatible. Power consumption is 225 mW (typical) at 50 ns . Dissipation drops to 3 mW (typical) when the memory is deselected ( $\overline{\mathrm{CE}}$ is high).

- Package Styles Available:
- 24-pin Sidebraze, Hermetic DIP


The L7CX187 provides asynchronous (unclocked) operation with matching access and cycle times. An active-low Chip Enable and a three-state output simplify the connection of several chips for increased capacity.

Memory locations are specified on address pins A0 through A15. Reading from a designated location is accomplished by presenting an address and driving $\overline{\mathrm{CE}}$ low while $\overline{\mathrm{WE}}$ remains high. The data in the addressed memory location will then appear on the Data Out pin within one access time. The output pin stays in a highimpedance state when $\overline{\mathrm{CE}}$ is high or $\overline{W E}$ is low.

Writing to an addressed location is accomplished when the active-low $\overline{\mathrm{CE}}$ and $\overline{\mathrm{WE}}$ inputs are both low. Either signal may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

| OpERATINC CONDITIONS IO MEOI SPECIFOd electical and switching characteristics |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Min | Typ | Max | Unit |
| Power Supply | Vcc | 4.5 | 5.0 | 5.5 | V |
| Ambient Temp. | TA | 0 | 25 | 80 | ${ }^{\circ} \mathrm{C}$ |



| Fadiation-Hardness Ratincs |  |  |
| :---: | :---: | :---: |
| Parameter | Limits | Test Conditions |
| Total Dose | $\geq 10^{6}$ Rads ( $\mathrm{SiO}_{2}$ ) | $\mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{Vcc}=5.5 \mathrm{~V} ; \mathrm{C} 060$ gamma cell |
| Dose Rate Upset | $\geq 10^{9}$ Rads ( Si )/s | Pulse Width $<1 \mu \mathrm{~s} ; \mathrm{TA}^{2} 25^{\circ} \mathrm{C}, \mathrm{Vcc}=4.5 \mathrm{~V}$ |
| Dose Rate Survivability | $>10^{12}$ Rads (Si)/s | Pulse Width < $50 \mathrm{~ns} ; \mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V}$ |
| Soft Error Rate (1) | $<10^{-7}$ errors/bit-day <br> $<10^{-10}$ errors/bit-day | $\begin{aligned} & \mathrm{TA}=90^{\circ} \mathrm{C}, \mathrm{VcC}=4.5 \mathrm{~V} \\ & \mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V} \end{aligned}$ |
| Neutron | $>10^{14} \mathrm{~N} / \mathrm{cm}^{2}$ | TA $=25^{\circ} \mathrm{C}$, Unbiased |

(1) Refer to Figs. 3 and 4.

ELectaical Chafacteristics over Operathy conditions (Nole 5 )

| Symbol | Parameter | Test Condition | $\mathbf{0}^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$ |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| Voh | Output High Voltage | $1 \mathrm{OH}=-4.0 \mathrm{~mA}$ | 2.4 |  | 2.4 |  | V |
| VOL | Output Low Voltage | $\mathrm{lOL}=16.0 \mathrm{~mA}$ |  | 0.4 |  | 0.4 | V |
| VIH | Input High Voltage |  | 2.4 | $\begin{array}{\|c} \mathbf{V c c} \\ +0.3 \end{array}$ | 2.4 | $\begin{array}{r} \text { Vcc } \\ +0.3 \end{array}$ | V |
| VIL | Input Low Voltage |  | -3.0 | 0.8 | -0.3 | 0.8 | V |
| IIX | Input Leakage Current |  |  | $\pm 10$ |  | $\pm 20$ | $\mu \mathrm{A}$ |
| loz | Output Leakage Current |  |  | $\pm 10$ |  | $\pm 20$ | $\mu \mathrm{A}$ |
| Ios | Output Short Current | (Note 3) |  | 25 |  | 25 | mA |
| IcC1 | Vcc Current, Active | Write Operation @ 20 MHz |  | 60 |  | 70 | mA |
| IcC2 | Vcc Current, TTL Inactive | $\overline{\mathrm{CE}}>2.4 \mathrm{~V}$ (Note 4) |  | 5.0 |  | 8.0 | mA |
| IcC3 | Vcc Current, CMOS Standby | $\overline{C E}>\mathrm{Vcc}-0.3 \mathrm{~V}$ (Note 5) |  | 1.0 |  | 1.0 | mA |
| CIN | Input Capacitance | GND $\leq$ VIN $\leq$ VcC (Note 6) |  | 6 |  | 6 | pF |
| Cout | Output Capacitance | GND $\leq$ Vout $\leq$ Vcc (Note 6) |  | 8 |  | 8 | pF |

## SWITCHING CHARACTERISTICS over Operating Rango (ns)

| Symbol | Parameter | L7CX187-50 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $0^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$ |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
|  |  | Min | Max | Min | Max |
| trvav | Read Cycle Time (Address) | 50 |  | 60 |  |
| tavav | Address Valid to Output Valid (Notes 9, 10) |  | 50 |  | 60 |
| taxax | Address Change to Data Hold (Notes 9, 10) | 10 |  | 12 |  |
| tclcx | Read Cycle Time (Chip Enable) | 60 |  | 70 |  |
| tclav | Chip Enable Low to Output Valid (Notes 9, 11) |  | 60 |  | 70 |
| tchaz | Chip Enable High to Output High Z |  | 10 |  | 12 |
| tcloz | Chip Enable Low to Output Low Z |  | 10 |  | 12 |

Bead Cycle, Address Controlled_(Notes 9; 10)


## Read Cycle CE Controlled. Notes 9. 111



SWITCHING CHARACTERISTICS Over Operating Romge.ns)

| Whatr CYCLe (Notes 1, $8,17 \% 18,19$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L7CX187-50 |  |  |  |
|  |  | $0^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$ |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
|  |  | Min | Max | Min | Max |
| twvav | Write Cycle Time (Address) | 50 |  | (1) |  |
| tavew | Address Valid to Beginning of Write Cycle | 0 |  | 0 |  |
| twLEW | Write Enable Low to End of Write Cycle | 45 |  | (1) |  |
| tewax | End of Write Cycle to Address Change | 5 |  | 6 |  |
| tovew | Data Valid to End of Write Cycle | 40 |  | (1) |  |
| tewdx | End of Write Cycle to Data Change | 5 |  | 6 |  |
| tEWQV | End of Write Cycle to Data Valid | 15 |  | 17 |  |
| tWLoz | Write Enable Low to Output High Z (Notes 15, 16) |  | 15 |  | 17 |
| twhaz | Write Enable High to Output Low Z (Notos 15, 16) |  | 15 |  | 17 |
| tavCl | Address Valid to Chip Enable Low | 0 |  | 0 |  |
| telcx | Write Time Cycle (Chip Enable) | 60 |  | (1) |  |
| tCLWL | Chip Enable Low to Write Enable Low | 0 |  | 0 |  |
| twHCH | Write Enable High to Chip Enable Low | 5 |  | 6 |  |
| tclwx | Chip Enable Low to Write Enable High | 45 |  | (1) |  |

(1) Refer to Figs. 3 and 4.

Write Gucle, WE Conirolime. (Notes 12, 13, 14)


Write Grcle-, CE Controlled.(Notes. 12, 13, 14)


## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. Duration of the output short circuit should not exceed 30 seconds.
4. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\mathrm{CE} \geq$ VIH.
5. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., CE = VCC. Input levels are within 0.5 V of VCC or ground.
6. These parameters are guaranteed but not $100 \%$ tested.
7. Test conditions assume input transition times of less than 5 ns , reference levels of 1.5 V , output loading for specified IOL and IOH plus 50 pF (Fig. 1a), and input pulse levels of 0.8 to 2.40 V (Fig. 2).
8. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tavew is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
9. WE is high for the read cycle.
10. The chip is continuously selected (CE low).
11. All address lines are valid prior-to or coincident-with the CE transition to low.
12. The internal write cycle of the memory is defined by the overlap of CE low and WE low. Both signals must be low to initiate a write. Either signal can terminate a write by going high. The address, data, and control input setup and hold times should be referenced to the signal that falls last or rises first.
13. If WE goes low before or concurrent with CE going low, the output remains in a high impedance state.
14. If CE goes high before or concurrent with WE going high, the output remains in a high impedance state.
15. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
16. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Fig. 1b. This parameter issampled and not 100\% tested.
17. All address timings are referenced from the last valid address line to the first transitioning address line.
18. CE or WE must be high during address transitions.
19. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01 \mu \mathrm{~F}$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.


## FiguRe 1b.



Figure 2.


## TYPICAL PRERADIATION DC AND AC ELECTRICAL CHARACTERISTICS



(measured at temperature $=25^{\circ} \mathrm{C}$
and $V_{c c}=5.0 \mathrm{~V}$ )


(measured at temperature $=25^{\circ} \mathrm{C}$
and $V c c=5.0 \mathrm{~V}$ )

## TYPICAL POST-RADIATION DC AND AC ELECTRICAI CHARACTERISTICS

Ficure S Access The Deita us Totan Dose


Figure 7. Viu Demt vs Total Dose


TICuA 6. NORM. STAMOBYCUAREMTVSTOTA DOSE


Figure 8. ViL Deita vs total Dose


|  | ORDERING INFORMATION |
| :---: | :---: |
|  | 24-pin ( $0.6^{\prime \prime}$ wide) |
| Speed | Sidebraze Hermetic DIP (D1) |
|  | $0^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$ - Commercial Scheenma |
| 50 ns | L7CX187HC50 |
|  | $-55^{\circ} \mathrm{C}$ to $+125{ }^{\circ} \mathrm{C}$ - Commercial Scheenma |
| 50 ns | L7CX187HM50 |
|  | -55 ${ }^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ - EXtended Scheenima |
| 50 ns | L7CX187HME50 |
|  | $-55{ }^{\circ} \mathrm{C}$ to $+125{ }^{\circ} \mathrm{C}-$ MHL-STD-883 COMPUANT. |
| 50 ns | L7CX187HMB50 |

## 256K x 1 Radiation-Hard Static RAM

## L7CX197

## FEATURES

## DESCRIPTION

$256 \mathrm{~K} \times 1$ Radiation-Hard Static RAM with Separate I/O, Chip Select Powerdown

- Address Access Time: $\leq 50 \mathrm{~ns}$ at $80^{\circ} \mathrm{C}$
- Total Dose: $\geq 10^{6}$ Rads ( $\mathrm{SiO}_{2}$ )

Dose Rate Upset: $\geq 10^{9}$ Rads (Si)/s

- Dose Rate Survivability: $>10^{12}$ Rads ( Si )/s
. Neutron Hardness: $>10^{14} \mathrm{~N} / \mathrm{cm}^{2}$
- SEU Immunity: $<10^{-7}$ errors/bit-day at $90^{\circ} \mathrm{C}, 4.5 \mathrm{~V}$
- SEU Immunity: $<10^{-10}$ errors/bit-day at $25^{\circ} \mathrm{C}, 5.0 \mathrm{~V}$
- Latchup-Free Operation within Maximum Ratings
$\square$ Package Styles Available:
- 24-pin Sidebraze, Hermetic DIP

The L7CX197 Radiation-Hard CMOS static RAM is a high-performance, low power device fabricated in a $1.25 \mu \mathrm{~m}$ bulk-CMOS radiation-hard process. The storage circuitry is organized as 262,144 words by 1 bit per word.

The L7CX197 performs at specification after exposure to $1 \times 10^{6}$ Rads ( $\mathrm{SiO}_{2}$ ) and retains data during exposure to transient radiation of up to $1 \times 10^{9}$ Rads ( Si )/s. The single-event susceptibility is less than $10^{-10}$ errors/bit-day.

Operation is from a single +5 V power supply and all interface signals are TTL compatible. Power consumption is 260 mW (typical) at 50 ns . Dissipation drops to 3 mW (typical) when the memory is deselected ( $\overline{\mathrm{CE}}$ is high).

## L7CX197 Block Diagram



| OPERATINA CONDITIONS TO Meet Specified electrical and swithing characteristics |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Min | Typ | Max | Unit |
| Power Supply | Vcc | 4.5 | 5.0 | 5.5 | V |
| Ambient Temp. | TA | 0 | 25 | 80 | ${ }^{\circ} \mathrm{C}$ |



## Radiation/Hatdness Ratinas

| Parameter | Limits | Test Conditions |
| :--- | :--- | :--- |
| Total Dose | $\geq 10^{6}$ Rads (SiO2) | $\mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{Vcc}=5.5 \mathrm{~V} ; \mathrm{Co60}$ gamma cell |
| Dose Rate Upset | $\geq 10^{9}$ Rads (Si)/s | Pulse Width $<1 \mu \mathrm{~s} ; \mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{Vcc}=4.5 \mathrm{~V}$ |
| Dose Rate Survivability | $>10^{12}$ Rads (Si) $/ \mathrm{s}$ | Pulse Width $<50 \mathrm{~ns} ; \mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{VcC}=5.0 \mathrm{~V}$ |
| Soft Error Rate (1) | $<10^{-7}$ errors/bit-day <br> $<10^{-10}$ errors $/$ bit-day | $\mathrm{TA}=90^{\circ} \mathrm{C}, \mathrm{Vcc}=4.5 \mathrm{~V}$ <br> $\mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V}$ |
| Neutron | $>10^{14} \mathrm{~N} / \mathrm{cm}^{2}$ | $\mathrm{TA}=25^{\circ} \mathrm{C}$, Unbiased |

(1) Refer to Figs. 3 and 4.

| Symbol | Parameter | Test Condition | $0^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$ |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| VOH | Output High Voltage | $\mathrm{IOH}=-4.0 \mathrm{~mA}$ | 2.4 |  | 2.4 |  | V |
| Vol | Output Low Voltage | $\mathrm{IOL}=16.0 \mathrm{~mA}$ |  | 0.4 |  | 0.4 | V |
| VIH | Input High Voltage |  | 2.4 | $\begin{array}{\|r\|} \hline \mathrm{Vcc} \\ +0.3 \end{array}$ | 2.4 | $\begin{array}{r} \quad V c c \\ +0.3 \end{array}$ | V |
| VIL | Input Low Voltage |  | -3.0 | 0.8 | -0.3 | 0.8 | V |
| lix | Input Leakage Current |  |  | $\pm 10$ |  | $\pm 20$ | $\mu \mathrm{A}$ |
| Ioz | Output Leakage Current |  |  | $\pm 10$ |  | $\pm 20$ | $\mu \mathrm{A}$ |
| los | Output Short Current | (Note 3) |  | 25 |  | 25 | mA |
| Icc1 | Vcc Current, Active | Write Operation @ 20 MHz |  | 60 |  | 70 | mA |
| IcC2 | Vcc Current, TTL Inactive | $\overline{\mathrm{CE}}>2.4 \mathrm{~V}$ (Note 4) |  | 5.0 |  | 8.0 | mA |
| Icc3 | Vcc Current, CMOS Standby | $\overline{\mathrm{CE}}>\mathrm{Vcc}-0.3 \mathrm{~V}$ (Note 5) |  | 1.0 |  | 1.0 | mA |
| CIN | Input Capacitance | GND $\leq$ VIN $\leq$ VcC ( (Note 6) |  | 6 |  | 6 | pF |
| Cout | Output Capacitance | GND $\leq$ Vout $\leq$ Vcc (Note 6) |  | 8 |  | 8 | pF |

## SWITCHING CHARACTERISTICS Over Operating Range (ns)

| Riead Cricle (Notes 7, 8, 17, 18, 19) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L7CX197-50 |  |  |  |
|  |  | $0^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$ |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
|  |  | Min | Max | Min | Max |
| trvav | Read Cycle Time (Address) | 50 |  | 60 |  |
| tavav | Address Valid to Output Valid (Notes 9, 10) |  | 50 |  | 60 |
| taxax | Address Change to Data Hold (Notes 9, 10) | 10 |  | 12 |  |
| tclex | Read Cycle Time (Chip Enable) | 60 |  | 70 |  |
| tclov | Chip Enable Low to Output Valid (Notes 9, 11) |  | 60 |  | 70 |
| tCHOZ | Chip Enable High to Output High Z |  | 10 |  | 12 |
| tclaz | Chip Enable Low to Output Low Z |  | 10 |  | 12 |

## Read Cycle-Adobess Controlled. (Notes 9; 10)



Read Cycle, CE Controlled_ (Notes 9; 11


## SWITCHING CHARACTERISTICS Over Operating Range (ns)

Write Crete (Notes 7, 8, 17, 18, 19)

| Symbol | Parameter | L7CX197-50 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $0^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$ |  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
|  |  | Min | Max | Min | Max |
| twVav | Write Cycle Time (Address) | 50 |  | (1) |  |
| tavBW | Address Valid to Beginning of Write Cycle | 0 |  | 0 |  |
| twLEW | Write Enable Low to End of Write Cycle | 45 |  | (1) |  |
| tEWAX | End of Write Cycle to Address Change | 5 |  | 6 |  |
| tDVEW | Data Valid to End of Write Cycle | 40 |  | (1) |  |
| tEWDX | End of Write Cycle to Data Change | 5 |  | 6 |  |
| tEWQV | End of Write Cycle to Data Valid | 15 |  | 17 |  |
| twLaz | Write Enable Low to Output High Z (Notes 15, 16) |  | 15 |  | 17 |
| twHOZ | Write Enable High to Output Low Z (Notes 15, 16) |  | 15 |  | 17 |
| tAVCL | Address Valid to Chip Enable Low | 0 |  | 0 |  |
| tclex | Write Time Cycle (Chip Enable) | 60 |  | (1) |  |
| tCLWL. | Chip Enable Low to Write Enable Low | 0 |  | 0 |  |
| tWHCH | Write Enable High to Chip Enable Low | 5 |  | 6 |  |
| tCLWX | Chip Enable Low to Write Enable High | 45 |  | (1) |  |

(1) Refer to Figs. 3 and 4.

## Wate Cuche W. WE Controllen (Notes 12, 13, 14)



## White Crile - CE Controlleo.(Notes 12, 13, 14)



## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. Duration of the output short circuit should not exceed 30 seconds.
4. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., CE $\geq$ VIH.
5. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\mathrm{CE}=\mathrm{VCC}$. Input levels are within 0.5 V of VCC or ground.
6. Theseparameters are guaranteed but not 100\% tested.
7. Test conditions assume input transition times of less than 5 ns , reference levels of 1.5 V , output loading for specified IOL and IOH plus 50 pF (Fig. 1a), and input pulse levels of 0.8 to 2.40 V (Fig. 2).
8. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tavew is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
9. WE is high for the read cycle.
10. The chip is continuously selected (CE low).
11. All address lines are valid prior-to or coincident-with the $\overline{\mathrm{CE}}$ transition to low.
12. The internal write cycle of the memory is defined by the overlap of $\overline{C E}$ low and WE low. Both signals must be low to initiate a write. Either signal can terminate a write by going high. The address, data, and control input setup and hold times should be referenced to the signal that falls last or rises first.
13. If WE goes low before or concurrent with CE going low, the output remains in a high impedance state.
14. If CE goes high before or concurrent with WE going high, the output remains in a high impedance state.
15. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
16. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not $100 \%$ tested.
17. All address timings are referenced from the last valid address line to the first transitioning address line.
18. $\overline{C E}$ or WE must be high during address transitions.
19. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01 \mu \mathrm{~F}$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.



## TYPICAL PRE-RADIATION DC AND AC ELECTRICAL CHARACTERISTICS

## Ficure 3. Som Embor Rate us Nommazed Aesistor



Figure 4. Norm, White Pulse Width vs Nobm, Resistor


## TYPICAL POST-RADIATION DC AND AC ELECTRICAL CHARACTERISTICS

## Ficune 5, Access Time Delta vs Total Dose



Figure 7. Vim Dela vis Totat Dose


Figure 6. Nom, Stand-By Curbent vs Total Dose


## Figure 8. Ví Ditia us Total Dose



|  | ORDERING INFORMATION |
| :---: | :---: |
|  | 24－pin <br> （ $0.6^{\prime \prime}$ wide） |
| Speed | $\begin{gathered} \text { Sidebraze } \\ \text { Hermetic DIP (D1) } \\ \hline \end{gathered}$ |
|  | $0^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}$－Commercial Scheenma |
| 50 ns | L7CX197HC50 |
|  | － $55^{\circ} \mathrm{C}$ to $+125 \%$－Commercial Screening． |
| 50 ns | L7CX197HM50 |
|  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}=$ Extended Screenma |
| 50 ns | L7CX197HME50 |
|  | $\underline{51}{ }^{\circ} \mathrm{C}$ to $+125{ }^{\circ} \mathrm{C}=$ MIL－STD－883 Complant |
| 50 ns | L7CX197HMB50 |

## Ordering Information

## Memory Products

# FIFO Memory Products 

# Memory Modules 

Logic Products
Peripheral Products
Quality and Reliability
Technology and Design Features
Packaging
Application Notes
Technical Articles
Sales Offices

## Contents

Package Availability Guide ..... 3-2
Product Selection Guide ..... 3-3
Competitive Cross Reference ..... 3-3
FIFO Memory Products
L8C200 $256 \times 9$-bit ..... 3-5
L8C201 $512 \times 9$-bit ..... 3-5
L8C202 $1 \mathrm{~K} \times 9$-bit ..... 3-5
L8C203 $2 \mathrm{~K} \times 9$-bit ..... 3-5
L8C204 $4 \mathrm{~K} \times 9$-bit ..... 3-5
L8C2011 $512 \times 9$-bit with Flags + OE ..... 3-17
L8C2021 $1 \mathrm{~K} \times 9$-bit with Flags +OE ..... 3-17
L8C2031 $2 \mathrm{~K} \times 9$-bit with Flags +OE ..... 3-17
L8C2041 $4 \mathrm{~K} \times 9$-bit with Flags + OE ..... 3-17
L8C401 $64 \times 4$-bit without OE ..... 3-29
L8C402 $64 \times 5$-bit without OE ..... 3-29
L8C403 $64 \times 4$-bit with OE ..... 3-29
L8C404 $64 \times 5$-bit with OE ..... 3-29
L8C413 $64 \times 5$-bit with Flags + OE ..... 3-39
L8C408 $\quad 64 \times 8$-bit with Flags + OE ..... 3-49
L8C409 $\quad 64 \times 9$-bit with Flags + OE ..... 3-49

## FIFO Memory Products Package Availability Guide

| Part No. ${ }^{(1)}$ | No. <br> Pins | Package Avallability Code ${ }^{(2)}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Plastic DIP | CerDIP | SOIC (Gull-Wing) | $\begin{gathered} \text { SOJ } \\ \text { (J-Lead) } \end{gathered}$ | Plastic LCC | $\begin{aligned} & \text { Ceramic } \\ & \text { LCC } \end{aligned}$ |
| FIFOMmorles |  |  |  |  |  |  |  |
| L8C200 | 28/32 | P9, P10 | C6 |  |  | J6 | K7 |
| L8C201 | 28/32 | P9, P10 | C6 |  |  | J6 | K7 |
| L8C202 | 28/32 | P9, P10 | C6 |  |  | J6 | K7 |
| L8C203 | 28/32 | P9, P10 | C6 |  |  | J6 | K7 |
| L8C204 | 28/32 | P9, P10 | C6 |  |  | J6 | K7 |
| L8C2011 | 32 | P14 |  |  |  | J6 | K7 |
| L8C2021 | 32 | P14 |  |  |  | J6 | K7 |
| L8C2031 | 32 | P14 |  |  |  | J6 | K7 |
| L8C2041 | 32 | P14 |  |  |  | J6 | K7 |
| L8C401 | 16/20 | P12 | C7 | U3 |  | J7 | K8 |
| L8C402 | 18/20 | P12 | C8 | U3 |  | J7 | K8 |
| L8C403 | 16/20 | P12 | C7 | U3 |  | J7 | K8 |
| L8C404 | 18/20 | P12 | C8 | U3 |  | J7 | K8 |
| L8C413 | 20 | P13 | C2 | U3 |  | J7 | K8 |
| L8C408 | 28/32 | P9, P10 | C6 |  |  | J4 | K7 |
| L8C409 | 28/32 | P9, P10 | C6 |  |  | $J 4$ | K7 |

(1) See Section 1 - Ordering Information for assistance in constructing a valid part number.
(2) See Section 10 - Packaging for package dimensions.

FIFO Memory Product Selection/Cross Reference

|  | \% $\%$ \% $80 \% 1$ | election |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Part No. ${ }^{(1)}$ | Description | Speed (ns) |  | Power (mW) |  | Pins | Packages Available ${ }^{(2)}$ |
|  |  | Com. | Mil. | Opr. | Standby |  |  |
| L8C200 | $256 \times 9$-bit | 15 | 20 | 495 | 200 | 28/32 | DIP, PLCC, LCC |
| L8C201 | $512 \times 9$-bit | 15 | 20 | 495 | 200 | 28/32 | DIP, PLCC, LCC |
| L8C202 | 1K $\times 9$-bit | 15 | 20 | 495 | 200 | 28/32 | DIP, PLCC, LCC |
| L8C203 | 2K $\times 9$-bit | 15 | 20 | 495 | 200 | 28/32 | DIP, PLCC, LCC |
| L8C204 | 4K $\times$ 9-bit | 15 | 20 | 495 | 200 | 28/32 | DIP, PLCC, LCC |
| L8C2011 | $\begin{aligned} & 512 \times 9 \text {-bit } \\ & \text { with Flags + OE } \end{aligned}$ | 15 | 20 | 495 | 200 | 32 | DIP, PLCC, LCC |
| L8C2021 | 1K x 9-bit with Flags + OE | 15 | 20 | 495 | 200 | 32 | DIP, PLCC, LCC |
| L8C2031 | $\begin{aligned} & 2 \mathrm{~K} \times 9 \text {-bit } \\ & \text { with Flags }+\mathrm{OE} \end{aligned}$ | 15 | 20 | 495 | 200 | 32 | DIP, PLCC, LCC |
| L8C2041 | 4K $\times$ 9-bit with Flags + OE | 15 | 20 | 495 | 200 | 32 | DIP, PLCC, LCC |
| L8C401 | $\begin{aligned} & 64 \times 4 \text {-bit } \\ & \text { without OE } \end{aligned}$ | 35 MHz | 25 MHz | 385 | 100 | 16/20 | DIP, PLCC, LCC SOIC (Gull-Wing) |
| L8C402 | $64 \times 5$-bit without OE | 35 MHz | 25 MHz | 385 | 100 | 18/20 | DIP, PLCC, LCC SOIC (Gull-Wing) |
| L8C403 | $\begin{aligned} & 64 \times 4 \text {-bit } \\ & \text { with OE } \end{aligned}$ | 35 MHz | 25 MHz | 385 | 100 | 16/20 | DIP, PLCC, LCC SOIC (Gull-Wing) |
| L8C404 | $64 \times 5$-bit with OE | 35 MHz | 25 MHz | 385 | 100 | 18/20 | DIP, PLCC, LCC SOIC (Gull-Wing) |
| L8C413 | $64 \times 5$-bit with Flags $+O E$ | 35 MHz | 25 MHz | 385 | 100 | 20 | DIP, PLCC, LCC SOIC (Gull-Wing) |
| L8C408 | $64 \times 8$-bit with Flags $+O E$ | 35 MHz | 25 MHz | 695 | 125 | 28 | DIP, PLCC, LCC |
| L8C409 | $64 \times 9$-bit with Flags + OE | 35 MHz | 25 MHz | 695 | 125 | 28 | DIP, PLCC, LCC |

## Fifo Memary - Product cross Reterence

| Competitor | LOGLC DEVICES PART NUMBER |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & L 8 C 200 \\ & (256 \times 9) \end{aligned}$ | $\begin{aligned} & \text { L8C201 } \\ & (512 \times 9) \end{aligned}$ | $\begin{aligned} & \text { L8C202 } \\ & (1 \mathrm{~K} \times 9) \end{aligned}$ | $\begin{aligned} & L 8 C 203 \\ & (2 K \times 9) \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { L8C204 } \\ & (4 K \times 9) \end{aligned}$ | $\begin{aligned} & \text { L8C2011 } \\ & (512 \times 9) \\ & \hline \end{aligned}$ | $\begin{gathered} \text { L8C2021 } \\ (1 \mathrm{Kx} \mathrm{9}) \end{gathered}$ | $\begin{aligned} & \text { L8C2031 } \\ & (2 K \times 9) \end{aligned}$ |
| IDT | IDT7200S | IDT7201S | IDT7202S | IDT7203S | IDT7204S | IDT72011S | IDT72021S | IDT72031S |
| Cypress | NA | CY7C412 | CY7C424 | CY7C429 | NA | NA | NA | NA |
| Samsung | NA | KM75C01A | KM75C02A | KM75C03A | NA | NA | NA | NA |


|  | LOGIC DEVICES PART NUMBER |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Competitor | $\begin{aligned} & \text { L8C2041 } \\ & (4 K \times 9) \end{aligned}$ | $\begin{aligned} & \hline \text { L8C401 } \\ & (64 \times 4) \\ & \hline \end{aligned}$ | $\begin{aligned} & L 8 C 402 \\ & (64 \times 5) \end{aligned}$ | $\begin{aligned} & \text { L8C403 } \\ & (64 \times 4) \end{aligned}$ | $\begin{aligned} & L 8 C 404 \\ & (64 \times 5) \end{aligned}$ | $\begin{aligned} & \text { L8C413 } \\ & (64 \times 5) \end{aligned}$ | $\begin{array}{r} \hline 8 C 408 \\ (64 \times 8) \\ \hline \end{array}$ | $\begin{aligned} & \text { L8C409 } \\ & (64 \times 9) \end{aligned}$ |
| IDT | IDT72041S | IDT72401 | IDT72402 | IDT72403 | IDT72404 | IDT72413 | NA | NA |
| Cypress | NA | CY7C401A | CY7C402A | CY7C403A | CY7C404A | NA | CY7C408A | CY7C409A |
| Samsung | NA | NA | NA | NA | NA | NA | NA | NA |

(1) See Section 1 - Ordering Information for assistance in constructing a valid part number.
(2) See Section 10-Packaging for package dimensions.

DEVICES INCORPORATED

## FEATURES

- First-In/First Out (FIFO) using Dual-Port Memory
- High Speed - to 15 ns Access Time

Asychronous and Simultaneous Read and Write

- Fully Expandable by both Word Depth and/or Bit WidthEmpty and Full Warning Flags
Auto Retransmit Capability
- Plug Compatible with IDT720x, Cypress CY7C4x, and Samsung KM75C0x
- Package Styles Available:
- 28-pin Plastic DIP
- 28-pin CerDIP
- 32-pin Plastic LCC
- 32-pin Ceramic LCC


## DESCRIPTION

The L8C200, L8C201, L8C202, L8C203, and L8C204 are dual-port First-In/ First-Out (FIFO) memories. The FIFO memory products are organized as:
L8C200-256 $\times 9$-bit
L8C201-512 $\times 9$-bit
L8C202-1024 $\times 9$-bit
L8C203-2048 $\times 9$-bit
L8C204-4096 $\times 9$-bit
Each memory utilizes a special algorithm that loads and empties data on a first-in/first-out basis. Full and Empty flags are provided to prevent data overflow and underflow. Three additional pins are also provided to allow for unlimited expansion in both word size and depth. Depe Expany sion does not result in a flow through penalty. The parts are horked पp with the data anch control signals in

parallel. The active device is determined by the Expansion In $(\overline{\mathrm{XI}})$ and Expansion Out ( $\overline{\mathrm{XO}}$ ) signals which are daisy chained from device to device.
The read and write operations are internally sequential through the use of ring pointers. No address information is required to load and unload data. The write operation occurs when the Write $(\bar{W})$ signal is LOW. Read dcqurs when Read ( $\overline{\mathrm{R}}$ ) goes LOW. The nine data outputs go to the high impedance state when $\bar{R}$ is HGGb A Retransmit ( $\overline{\mathrm{RT}}$ ) capability allows for reset of the read pointer when $\overline{\mathrm{RT}}$ is pulsed LOW, allowing for retransmission of data from the beginning. Read Enable ( $\overline{\text { ) }}$ ) and Write Enable (W) must both be HIGH during a retransmit cycle, and then $\bar{R}$ is used to access the data. A Half Full ( HF ) output flag is available in the single device and width expansion modes. In the depth expansion configuration, this pin provides the Expansion Out ( $\overline{\mathrm{XO}}$ ) information which is used to tell the next FIFO that it will be activated.
The FIFOs are designed to have the fastest data access possible. Even in lower cycle time applications, faster access time can eliminate timing bottlenecks as well as leave enough margin to allow the use of the devices without external bus drivers.
The FIFOs are designed for those applications requiring asychronous and simultaneous read/writes in multiprocessing and rate buffer applications.
Latchup and static discharge protection is provided on-chip. The FIFOs can withstand an injection current of up to 200 mA on any pin without damage.

| MAxMuM Batinas Abovo which usqullime may bo mparied (Notos land 2) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Storage temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
| Vcc supply voltage with respect to ground ........................................................................ 0.5 V to +7.0 V |  |  |  |  |  |  |  |  |
| DC voitage applied to outputs in High Z state ..................................................................... -0.5 V to +7.0 V |  |  |  |  |  |  |  |  |
| DC input voltage ........................................................................................................... -3.0 V to +7.0 V |  |  |  |  |  |  |  |  |
| Power Dissipation ....................................................................................................................... 1.0 W |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
| Operating Conditions Io mei speified elechical and swiching char/aceifthts |  |  |  |  |  |  |  |  |
| Mode Temperature Range (Amblents) <br> Active Operation, Commercial $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ <br> Active Operation, Military $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br>  $5.0 \mathrm{~V} \pm 10 \%$ |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
| ctrical Charicteristics oner operatiog Conditioss |  |  |  |  |  |  |  |  |
| Symbol | Parameter | Test Condition |  |  | Min | Typ | Max | Unit |
| VOH | Output High Voltage | $1 \mathrm{OH}=-2.0 \mathrm{~mA}, \mathrm{VOC}-\mathrm{Min}$. |  |  | 2.4 |  |  | V |
| VoL | Output Low Voltage | $1 \mathrm{~L}=8.0 \mathrm{~mA}, \mathrm{XCCL} \pm$ Min. |  |  |  |  | 0.4 | V |
| VIH | Input High Voltage |  |  |  | 2.2 |  | $\begin{array}{r} \hline \mathbf{V c c} \\ +0.3 \end{array}$ | V |
| VIL | Input Low Voltage | (note 37) |  |  | -3.0 |  | 0.8 | V |
| IIX | Input Leakage Currenk | GND $\leq$ VIN $\leq V C C$ |  |  | -10 |  | +10 | $\mu \mathrm{A}$ |
| loz | Output Leakago eurrent | $\overline{\mathrm{R}} \geq \mathrm{VIIH}^{\text {G }}$ GND $\leq$ Vout $\leq$ Vcc |  |  | -10 |  | +10 | $\mu \mathrm{A}$ |
| los | Output Short Curnent | Vout = GND, Vcc = Max (Note 4) |  |  |  |  | -150 | mA |
| Icc2 | Vcc Current, Standby | All Inputs = VIH MIN (Note 7) |  |  |  |  | 35 | mA |
| IcC3 | Vcc Current, Powerdown | All Inputs = VCC (Note 13) |  |  |  |  | 20 | mA |
| CIN | Input Capacitance | Ambient Temp $=25^{\circ} \mathrm{C}, \mathrm{VcC}=4.5 \mathrm{~V}$ |  |  |  |  | 5 | pF |
| Cout | Output Capacitance | Test Frequency $=1 \mathrm{MHz}$ (Note 8) |  |  |  |  | 7 | pF |
| Symbol | Parameter | Test Condition (MHz)= | L8C200/201/202/203/204- |  |  |  |  |  |
|  |  |  | 15 | 20 | 25 | 35 | 50 | Unit |
| IcC1 | Vcc Current, Active | Vcc $=$ Max., lout $=0 \mathrm{~mA}($ Notes 5, 6) | 100 | 100 | 90 | 90 | 80 | mA |
| Fs | Shift Frequency |  | 40 | 33 | 25 | 20 | 15 | MHz |

## SIGNAL DESCRIPTIONS

## INPUTS

## RESET ( $\overline{\mathrm{RS}}$ )

Reset is accomplished whenever the Reset $(\overline{\mathrm{RS}})$ input is taken to a low state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. Both the Read enable $(\overline{\mathrm{R}})$ and Write enable $(\overline{\mathrm{W}})$ inputs must be in the high state during the window shown (i.e., tWHSH before the rising edge of $\overline{R S}$ ) and should not change until tsHWL after the rising edge of $\overline{\mathrm{RS}}$. Hall-Full Flag (HF) will be reset to high after Reset ( $\overline{\mathrm{RS}}$ ).

## WRITE ENABLE ( $\bar{W}$ )

A write cycle is initiated on the falling edge of this input if the Full Flag (FF) is not set. Data setup and hold time must be adhered to with respect to the rising edge of the Write enable ( $\overline{\mathrm{W}}$ ). Data is stored in the RAM array sequentially and independently of any on-going read operation.
To prevent data overflow, the Full Flag ( $\overline{\mathrm{FF}}$ ) will go low, inhibiting further write operations. Upon the completion of a valid read operation, the Full Flag ( $\overline{\mathrm{FF}}$ ) will go high after tRHFH, allowing a valid write to begin. When the FIFO is full, the internal write pointer is blocked from $\bar{W}$, so external changes in $\bar{W}$ will not affect the FIFO when it is full.

## READ ENABLE (R)

A read cycle is initiated on the falling edge of the Read enable ( $\overline{\mathrm{R}}$ ) provided the Empty Flag ( $\overline{\mathrm{EF}}$ ) is not set. The data is accessed on a First-In/First-Out basis, independent of any ongoing write operation. After Read enable (l) goes high, the Data Outputs ( $\mathrm{Q} 0-\mathrm{Q} 8$ ) whil 1 efurn to a high impedance condition until the nextRead eperation. When all the data has been read from the FIFO, the Empty Flag ( $\overline{\mathrm{EF}}$ ) will go low, allowing the "ftnal read eycle but inhibiting further read operattons wath the data outputs remaining in a high impedance state. Once a valid write operating has been accomplisked, the Empty Flag (EF) will go high after tWHEH and a valtadread can then begin. When the FIFO is empty, the internal read pointer is blocked from $\overline{\mathrm{R}}$ so external changes in $\overline{\mathrm{R}}$ will not affect the FIFO when it is empty.

## FIRST LOAD/RETRANSMIT (FL/RT)

This is a dual-purpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first loaded (see Operating Modes). In the Single Device Mode, this pin acts as the retransmit input. The Single Device Mode is initiated by grounding the Expansion In ( $\overline{\mathrm{XI}})$.
The FIFOs can be made to retransmit data when the Retransmit enable control ( $\overline{\mathrm{RT}}$ ) input is pulsed low. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer.

Read enable $(\mathbb{R})$ and Write enable $(\bar{W})$ must be in the high state during retransmit. This feature is useful when less than the full memory has been written between resets. Retransmit will affect the Half-Full Flag ( $\overline{\mathrm{HF}) \text {, depending }}$ on the relative locations of the read and write pointers. The retransmit feature is not compatible with the Depth Expansion Mode.

## EXPANSION IN (XI)

This input is a dual-purpose pin. Expansion $\operatorname{In}(\overline{\mathrm{XI}})$ is grounded to indicate an operation in the single device mode. Expansion In ( $\overline{\mathrm{XI}})$ is connected to Expansion Out (XO) of the previous device in the Depth Expansion or Daisy Chain Mode.
DATA INPUTS (D0-D8)
Data input signals for-9-bit wide data. Data has setup and hold time requifements with respect to the rising edge of $\bar{W}$.

## OUTPUTS

## FULL FLAG (FF)

The Eull Frag ( ${ }^{(7-7)}$ ) will go low, inhibiting further write operitoms ind cating that the device is full. If the read ponnter in not moved after Reset ( $\overline{\mathrm{RS}}$ ), the Full Flag ( $\overline{\mathrm{FF}}$ ) willgo ldw after 256 writes for the L8C200, 512 writes for the CY201, 1024 wites for the L8C202, 2048 wites for the 18C203, and 4096 writes for the L8C204.

## EMPTY FLAG (EF)

The Empty Flag ( $\overline{\mathrm{EF}}$ ) will go low, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.

## EXPANSION OUT/HALF-FULL FLAG (XO/HF)

This is a dual-purpose output. In the Single Device Mode, when Expansion In ( $\overline{\mathrm{XI}})$ is grounded, this output acts as an indication of a half-full memory.
After half of the memory is filled and at the falling edge of the next write operation, the Half-Full Flag ( $\overline{\mathrm{HF}}$ ) will be set to low and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag (HF) is then deasserted by the rising edge of the read operation.
In the Depth Expansion Mode, Expansion In ( $\overline{\mathrm{XI}})$ is connected to Expansion Out ( $\overline{\mathrm{XO}}$ ) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory.
DATA OUTPUTS (Q0-Q8)
Data outputs for 9-bit wide data. This data is in a high impedance condition whenever Read enable ( $\overline{\mathrm{R}}$ ) is in a high state or the device is empty.

## OPERATING MODES

## SINGLE DEVICE MODE

A single FIFO may be used when the application requirements are for the number of words in a single device. The FIFOs are in a Single Device Configuration when the Expansion $\operatorname{In}(\overline{\mathrm{XI}})$ control input is grounded. In this mode the Half-Full Flag ( $\overline{\mathrm{HF}}$ ), which is an active low output, is the active function of the combination pin $\overline{\mathrm{XO}} / \overline{\mathrm{HF}}$.

## WIDTH EXPANSION MODE

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags ( $\overline{\mathrm{EF}}, \overline{\mathrm{FF}}$, and $\overline{\mathrm{HF}}$ ) can be detected from any one device. Any word width can be attained by adding additional FIFOs. Flag detection is accomplished by monitoring the $\overline{\mathrm{FF}}, \overline{\mathrm{EF}}$, and $\overline{\mathrm{HF}}$ signals on either (any) device used in the width expansion configuration. Do not connect any output signals together.

## DEPTH EXPANSION (DAISY CHAIN) MODE

The FIFOs can easily be adapted to applications where the requirements are for greater than the number ot wordsjin a single device. Any depth can be attaing byadding additional FIFOs. The FIFOs operates in ene Depth Expansion configuration when the follonfing conditions are met:

1. The first device must be desisnated be grounding the First Load ( $\overline{\mathrm{FL}}$ ) control input.
2. All other devices musthaye $\overline{F L}$ in the high state.
3. The Expansion Out ( $\overline{\mathrm{XO}}$ ) Rin of each device must be tied to the Expansion In (XI) pin of the next device with the last device connecting back to the first.
4. External logic is needed to generate a composite Full Flag ( $\overline{\mathrm{FF}}$ ) and Empty Flag (EF). This requires the ORing of all EFs and ORing of all FFs (i.e., all must be set to generate the correct composite $\overline{\mathrm{FF}}$ or $\overline{\mathrm{EF}}$ ).
5. The Retransmit ( $\overline{\mathrm{RT}}$ ) function and Half-Full Flag ( $\overline{\mathrm{HF}})$ are not available in the Depth Expansion Mode.

## BIDIRECTIONAL MODE

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing FIFOs. Care must be taken to assure that the appropriate flag is monitored by each system, i.e., $\overline{\mathrm{FF}}$ is monitored on the device when $\bar{W}$ is used; $\overline{\mathrm{EF}}$ is monitored on the device when $\overline{\mathrm{R}}$ is used). Both Depth Expansion gros Width Expansion may be used in this mode.

## DATA FLOW-THROUGH MODES

Two types offleythbrough modes are permitted: a read flow-through and write flow-through mode. For the read flow-throuth mode, the FIFO permits the reading of a singe word after writing one word data into an empty FMO. The data is enabled on the bus in (tWHEH + tRLQV) ts after the rising edge of $\bar{W}$, called the first write edge, and it remains on the bus until the $\overline{\mathrm{R}}$ line is raised from low-to-high, after which the bus would go into a threestate mode after $\operatorname{tAHQZ}$ ns. The EF line would have a pulse showing temporary de-assertion and then would be asserted. In the interval of time that $\overline{\mathrm{R}}$ is low, more words can be written to the FIFO (the subsequent writes after the first write edge will be de-assert the Empty Flag). However, the same word (written on the first write edge) presented to the output bus as the read pointer, would not be incremented when $\bar{R}$ is low. On toggling $\bar{R}$, the other words that are written to the FIFO will appear on the output bus as in the read cycle timings.
In the write flow-through mode, the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The $\overline{\mathrm{R}}$ line causes the $\overline{\mathrm{FF}}$ to be de-asserted but the $\bar{W}$ line, being low, causes it to be asserted again in anticipation of a new data word. On the rising edge of $\bar{W}$, the new word is loaded in the FIFO. The $\overline{\mathrm{W}}$ line must be toggled when $\overline{\mathrm{FF}}$ is not asserted to write new data in the FIFO and to increment the write pointer. The user must be aware that there is no minimum value for trLEL and twLFL. These pulses may be slight during some operating conditions and lot variations.

## SWITCHING CHARACTERISTICS Over Operating Range (ns)

| Timina References |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L8C200/201/202/203/204- |  |  |  |  |  |  |  |  |  |
|  |  | 50 |  | 35 |  | 25 |  | 20 |  | 15 |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| trLRL | Read Cycle Time | 65 |  | 45 |  | 35 |  | 30 |  | 25 |  |
| trlov | Read Low to Output Valid (Access Time) |  | 50 |  | 35 |  | 25 |  | 20 |  | 15 |
| tRHRL | Read High to Read Low (Notes 9, 10) | 15 |  | 10 |  | 10 |  | 10 |  | 8 |  |
| tRLRH | Read Low to End of Read Cycle (Notes 9, 10) | 50 |  | 35 |  | 25 |  | 20 |  | 15 |  |
| trloz | Read Low to Output Low Z (Note 2) | 10 |  | 5 |  | 5 |  | 5 |  | 3 |  |
| triol | Read High to Output Valid | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  |
| trioz | Read High to Output High Z (Note 15) |  | 30 |  | 20 |  | 10 |  | 10 |  | 10 |
| tWLWL | Write Cycle Time ( Note 10) | 65 |  | 45 |  | 35 |  | 30 |  | 25 |  |
| twLWH | Write Low to Write High (Notes 9, 10) | 50 |  | 35 |  | 25 |  | 20 |  | 15 |  |
| tWHWL | Write High to End of Write Cycle (Notes 9, 10) | 15 |  | 10 |  | 10 |  | 10 |  | 8 |  |
| tovwh | Data Valid to Write High (Notes 9, 10) | 30 |  | 18 |  | $\sqrt{5}$ |  | 15 |  | 10 |  |
| tWHDX | Write High to Data Change (Notes 9, 10) | 5 |  | 0 | L | O |  | 0 |  | 0 |  |
| tSLSH | Reset Cycle Time (Notes 10, 11) | 50 |  | 35 | $\bigcirc$ | 25 |  | 20 |  | 15 |  |
| tSLWL | Reset Low to Write Low (Notes 10, 11) | 65 | , | 45 |  | 35 |  | 30 |  | 25 |  |
| tWHSH | Write High to Reset High (Notes 10, 11) | 50 |  | 35 |  | 25 |  | 20 |  | 15 |  |
| tRHSH | Read High to Reset High (Notes 10, 11) | 50 |  | 35 |  | 25 |  | 20 |  | 15 |  |
| tsHWL | Reset High to Write Low (Notes 10, 11) |  | 4 | 10 |  | 10 |  | 10 |  | 8 |  |
| tslel | Reset Low to Empty Flag Low |  | 65 |  | 45 |  | 35 |  | 30 |  | 25 |
| tsLHH | Reset Low to Hali-Full Flag High |  | 65 |  | 45 |  | 35 |  | 30 |  | 25 |
| tSLFH | Reset Low to Full Flag High | 5 | 65 |  | 45 |  | 35 |  | 30 |  | 25 |



## SWICHING CHARACTERISTICS Over Operatio Range (ns)

| WIMNGFEFERMCES |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L8C200/201/202/203/204- |  |  |  |  |  |  |  |  |  |
|  |  | 50 |  | 35 |  | 25 |  | 20 |  | 15 |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| tRLQV | Read Low to Output Valid |  | 50 |  | 35 |  | 25 |  | 20 |  | 15 |
| tRLEL | Read Low to Empty Flag Low |  | 45 |  | 30 |  | 25 |  | 20 |  | 15 |
| tRHFH | Read High to Full Flag High |  | 45 |  | 30 |  | 25 |  | 25 |  | 25 |
| twHEH | Write High to Empty Flag High |  | 45 |  | 30 |  | 25 |  | 25 |  | 25 |
| tWLFL | Write Low to Full Flag Low |  | 45 |  | 30 |  | 25 |  | 20 |  | 15 |
| tTLAL | Retransmit Cycle Time | 65 |  | 45 |  | 35 |  | 30 |  | 25 |  |
| tTLTH | Retransmit Low to End of Retransmit Cycle (Notes 9, 10, 11) | 50 |  | 35 |  | 25 |  | 20 |  | 15 |  |
| tAHTH | Read/Write High to Retransmit High (Notes 9, 10, 11) | 50 |  | 35 |  | 25 |  | 20 |  | 15 |  |
| tTHAL | Retransmit High to Read/Write Low (Note 10) | 15 |  | 10 |  | 10 |  | 10 |  | 8 |  |

Full Flas From Last Wate to Fibst Head


Empty fua From Lasi Remoto Fibst White


## Betransmit



## SWITCHING CHARACTERISTICS Over Operating Range (ns)

| Timing References |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol Parameter |  | L8C200/201/202/203/204- |  |  |  |  |  |  |  |  |  |
|  |  | 50 |  | 35 |  | 25 |  | 20 |  | 15 |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| tRHFH | Read High to Full Flag High |  | 45 |  | 30 |  | 25 |  | 25 |  | 25 |
| tEHRH | Read Pulse Width After Empty Flag High | 50 |  | 35 |  | 25 |  | 20 |  | 15 |  |
| tRHHH | Read High to Hall-Full Flag High |  | 65 |  | 45 |  | 35 |  | 30 |  | 25 |
| TWHEH | Write High to Empty Flag High |  | 45 |  | 30 |  | 25 |  | 25 |  | 25 |
| tWLHL | Write Low to Hall-Full Flag Low |  | 65 |  | 45 | 1 | 35 |  | 30 |  | 25 |
| tFHWH | Write Pulse Width After Full Flag High (Note 10) | 50 |  | 35 |  | 25 |  | 20 |  | 15 |  |



## Fule Fiac Timing



Hal-Ful Flag Timing


SWITCHING CHARACTERISTICS Over Operating Rango (ns)

| TIMNGFEEREMCSS |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L8C200/201/202/203/204- |  |  |  |  |  |  |  |  |  |
|  |  | 50 |  | 35 |  | 25 |  | 20 |  | 15 |  |
|  |  | Min | Max | Min | Max | Min | Max | Nin | Max | Min | Max |
| taLOL | Read/Write to Expansion Out Low (Note 12) |  | 50 |  | 35 | - | 25 |  | 20 |  | 15 |
| tAHOH | Read/Write to Expansion Out High (Note 12) |  | 50 |  | ${ }^{35}$ | J | 25 |  | 20 |  | 15 |
| tXLXH | Expansion In Pulse Width (Notes 10, 12) | 50 |  | 35 |  | 2 |  | 20 |  | 15 |  |
| TXHXL | Expansion In High to Expansion In Low (Notes 10, 12) |  | 10 |  | 40 |  | 10 |  | 10 |  | 10 |
| tALXL | ReadWrite Low to Expansion In Low (Notes 10, 12) | 15 |  | 10 | 75 | 110 |  | 10 |  | 10 |  |



## SWITCHING CHARACTERISTICS over Operating Range (ns)

| TIMING REFERENCES |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L8C200/201/202/203/204- |  |  |  |  |  |  |  |  |  |
|  |  | 50 |  | 35 |  | 25 |  | 20 |  | 15 |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| tRLEL | Read Low to Empty Flag Low |  | 45 |  | 30 |  | 25 |  | 20 |  | 15 |
| tEHRH | Read Pulse Width After Empty Flag High | 50 |  | 35 |  | 25 |  | 20 |  | 15 |  |
| tWHEH | Write High to Empty Flag High | 45 |  | 30 |  | 25 |  | 25 |  | 25 |  |
| tRLQV | Read Low to Output Valid |  | 50 |  | 35 |  | 25 |  | 20 |  | 15 |
| twhoz | Write High to Output Low Z (Notes 14, 15) | 15 |  | 10 |  | 5 |  | 5 |  | 3 |  |
| tRHFH | Read High to Full Flag High |  | 45 |  | 30 | T | 25 |  | 25 |  | 25 |
| tWLFL | Write Low to Full Flag Low |  | 45 |  | 30 | 1 | 25 |  | 20 |  | 15 |
| tFHWH | Write Pulse Width After Full Flag High | 50 |  | 35 |  | $\underline{25}$ |  | 20 |  | 15 |  |
| toVWH | Data Valid to Write High | 30 |  | 78 | 5 | 15) |  | 15 |  | 10 |  |
| twHDX | Write High to Data Change | 5 |  | 0 | $\bigcirc$ | 0 |  | 0 |  | 0 |  |

## Bead Data Flow-Throuch Mode



## FFO Memony (Deptiexpansion) Biock Diagrail





Table 2 Resetano Fins, Load Thuth Tabee, (Bemth ExpansionGompouno Expansion Mode)

| MODE | INPUTS |  |  | INTERNAL STATUS |  | OUTUPUTS |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RS | RT | $\overline{X I}$ | Read Pointer | Write Pointer | EF | FF |
| Reset First Device | 0 | 0 | $(1)$ | Location Zero | Location Zero | 0 | 1 |
| Reset All Others | 0 | 1 | $(1)$ | Location Zero Disabled | Location Zero Disabled | 0 | 1 |
| Read/Write | 1 | $(2)$ | $(1)$ | $X$ | $X$ | $X$ | $X$ |

(1) See Depth Expansion Block Diagram above.
(2) Unchanged.

## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at- 0.6 V . A current in excess of 100 mA is required to reach -2 V . The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
4. Duration of the output short circuit should not exceed 30 seconds.
5. 'Typical' supply current values are not shown but may be approximated. At a VCC of +5.0 V , an ambient temperature of $+25^{\circ} \mathrm{C}$ and with nominal manufacturing parame ters, the operating supply currents wilt bo approximately $3 / 4$ or less of the maximum values shown.
6. Tested with outputs open and data in puts changing at the specified fread and wrtie cycle rate. The device is neither full or empty for the test.
7. Tested with outputs open in the worst static input control signal combination (i.e., $\overline{\mathrm{W}}, \overline{\mathrm{R}}, \overline{\mathrm{XI}}, \overline{\mathrm{FL}}$, and $\overline{\mathrm{RS}}$ ).
8. These parameters are guaranteed but not $100 \%$ tested.
9. Test conditions assume input transition times of 5 ns orless, reference levels of 1.5 V , output loading for specified IOL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, trLRH is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
11. When cascading devices, the reset pulse width must be increased to equal tsish tsluh.
12. It is not recommended that Lergic $\mathrm{De}-$ vices and other vendor parts be cascarsed together. The parts are desigred to bedoin-for-pin compatible but temperature and voltage compensation may-raty from vendor to vendor. Logic Bevices can only guarantee the cascading ofLogepe whes parts to other Logic Devices Rarts.
13. Tested withertpuy open and $R S=F L=X=R=W=N C C$.
14. At any giventemperature and voltage sendrion, outpyt disable time is less than outpyt enable ime for any given device.
15. Transition is measured $\pm 200 \mathrm{mV}$ from stead / state voltage with specified loading in Fig. 1 b . This parameter issampled and not $100 \%$ tested.
16. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01 \mu \mathrm{~F}$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.



|  | ORDERING INFORMATION |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 28－pin （ $0.6^{17}$ wide） |  |  |  |
| Speed | Plastic DIP （P10） |  | Plastic DIP （P9） | $\begin{aligned} & \hline \text { CerDIP } \\ & \text { (C6) } \\ & \hline \end{aligned}$ | Plastic Leaded Chip Carrier（J6） | Ceramic Leadless Chip Carrier（K7） |
|  | 0\％C to＋70\％C．Commercial Screenina |  |  |  |  |  |
| 50 ns 35 ns 25 ns 20 ns 15 ns | L8C200PC 50 <br> L8C201PC 50 <br> L8C202PC 35 <br> L8C203PC -25 <br> L8C204PC  <br> 20  <br> L85  |  |  | L8C200CC 50 <br> L8C20CC 50 <br> L8C202CC 35 <br> L8C200CC 25 <br> OF 20 <br> L8C204CC  |  |  |
|  |  |  |  |  |  |  |
| $\begin{aligned} & 50 \mathrm{~ns} \\ & 35 \mathrm{~ns} \\ & 25 \mathrm{~ns} \\ & 20 \mathrm{~ns} \\ & 15 \mathrm{~ns} \end{aligned}$ |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| 50 ns <br> 35 ns <br> 25 ns <br> 20 ns <br> 15 ns |  |  |  |  |  | L8C200KME［50 L8C201KME L8C202KME L85 L8C203KME Or L8C20 L8ME |
|  | －55 C to＋125\％${ }^{\circ}$ MIL．STD－883 Coypun |  |  |  |  |  |
| 50 ns 35 ns 25 ns 20 ns 15 ns |  |  |  | $\begin{array}{ll} \text { L8C200CMB } & 50 \\ \text { L8COOCMB } & -35 \\ \text { L8C202CMB } & -25 \\ \text { L8C203CMB } & 20 \\ \text { L8C204CMB } & \\ \hline \end{array}$ |  | $\begin{array}{\|lr\|} \hline \text { L8C200KMB } & 50 \\ \text { L8C201KMB } & -35 \\ \text { L8CO202KMB } & -25 \\ \text { L8C203KMB } & 20 \\ \text { L8C204KMB } & \\ \hline \end{array}$ |

## FEATURES

First-In/First Out (FIFO) using Dual-Port Memory
$\square$ High Speed - to15 ns Access Time
Asychronous and Simultaneous Read and Write

- Fully Expandable by both Word Depth and/or Bit Width
Empty and Full Warning Flags Independent Output Enable Control Pin $\overline{\mathrm{OE}}$
- Almost Full or Empty Flag

Auto Retransmit Capability
Plug Compatible with IDT720xx
Package Styles Available:

- 32-pin Plastic DIP
- 32-pin Plastic LCC
- 32-pin Ceramic LCC


## DESCRIPTION

The L8C2011, L8C2021, L8C2031, and L8C2041 are dual-port First-In/FirstOut (FIFO) memories. The FIFO memory products are organized as:

$$
\begin{aligned}
& \text { L8C2011 }-512 \times 9 \text {-bit } \\
& \text { L8C2021 }-1024 \times 9 \text {-bit } \\
& \text { L8C2031 }-2048 \times 9 \text {-bit } \\
& \text { L8C2041 }-4096 \times 9 \text {-bit }
\end{aligned}
$$

Each memory utilizes a special algorithm that loads and empties data on a first-in/first-out basis. Full and Empty flags are provided to prevent data overflow and underflow. Three additional pins are also provided to allow for unlimited expansion in both word size and depth. Depth Expans sion does not result in a flowthretigh penalty. The parts are hooked op with the data and controtsignals in

parallel. The active device is determined by the Expansion $\operatorname{In}(\overline{\mathrm{XI}})$ and Expansion Out ( $\overline{\mathrm{XO}})$ signals which are daisy chained from device to device.

The read and write operations are internally sequential through the use of ring pointers. No address information is required to load and unload data. The write operation occurs when the Write $(\bar{W})$ signal is LOW. Read occurs when Read ( $\overline{\mathrm{R}})$ goes LOW and Outhut Enable ( $\overline{\mathrm{OE}}$ ) is LOW. The nite data outputs go to the high impedantse state when $\overline{\mathrm{R}}$ is HIGH or the QE is HIGH. A Retransmit ( $\overline{\mathrm{RT}}$ ) capabitity allows for reset of the read pointer when $\overline{\mathrm{RT}}$ is pulsed LOW, allowing for retransmission of data from the beginning. Read Enable ( $\overline{\mathrm{R}}$ ) and Write Enable $(\bar{W})$ must both be HIGH during a retransmit cycle, and then $\overline{\mathrm{R}}$ is used to access the data. A Half Full ( $\overline{\mathrm{HF}}$ ) output flag is available in the single device and width expansion modes. In the depth expansion configuration, this pin provides the Expansion Out ( $\overline{\mathrm{XO}}$ ) information which is used to tell the next FIFO that it will be activated.

The FIFOs are designed to have the fastest data access possible. Even in lower cycle time applications, faster access time can eliminate timing bottlenecks as well as leave enough margin to allow the use of the devices without external bus drivers.

The FIFOs are designed for those applications requiring asychronous and simultaneous read/writes in multiprocessing and rate buffer applications.

Latchup and static discharge protection is provided on-chip. The FIFOs can withstand an injection current of up to 200 mA on any pin without damage.


## SIGNAL DESCRIPTIONS

## INPUTS

## RESET (ㅈS)

Reset is accomplished whenever the Reset ( $\overline{\mathrm{RS}}$ ) input is taken to a low state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. Both the Read enable ( $\overline{\mathrm{R}})$ and Write enable $(\overline{\mathrm{W}})$ inputs must be in the high state during the window shown (i.e., tWHSH before the rising edge of RS) and should not change until tsHWL after the rising edge of RS. Hall-Full Flag ( $\overline{\mathrm{HF}}$ ) will be reset to high after Reset ( $\overline{\mathrm{RS}}$ ).

## WRITE ENABLE (W)

A write cycle is initiated on the falling edge of this input if the Full Flag ( $\overline{\mathrm{FF}})$ is not set. Data setup and hold time must be adhered to with respect to the rising edge of the Write enable ( $\bar{W}$ ). Data is stored in the RAM array sequentially and independently of any on-going read operation.
To prevent data overflow, the Full Flag ( $\overline{\mathrm{FF}}$ ) will go low, inhibiting further write operations. Upon the completion of a valid read operation, the Full Flag ( $\overline{\mathrm{FF}}$ ) will go high after tRHFH, allowing a valid write to begin. When the FIFO is full, the internal write pointer is blocked from $\bar{W}$, so external changes in $\bar{W}$ will not affect the FIFO when it is full.

## OUTPUT ENABLE (DE)

The data outputs $\mathrm{Q} 0-\mathrm{Q} 8$ are enabled when $\overline{\mathrm{OE}}$ is low. Once enabled, the outputs behave according to the condition of $\overline{\mathrm{R}}$ and $\overline{\mathrm{EF}}$. When the $\overline{\mathrm{OE}}$ is high, the outputs $\mathrm{Q} 0-\mathrm{Q} 8$ go to the high impedance state regardless of the value of $\bar{R}$ and $\overline{E F}$. The $\overline{O E}$ pin only inhibits the output buffers. It does not inhibit incrementing of the read pointer, therefore, it is possible to move the read pointer and have the Q0-Q8 bus remain tristated.

## READ ENABLE (R)

A read cycle is initiated on the falling edge of the Read enable $(\overline{\mathrm{R}})$ provided the Empty Flag ( $\overline{\mathrm{EF}}$ ) is not set. The data is accessed on a First-In/First-Out basis, independent of any ongoing write operation. After Read enable ( $\overline{\mathrm{R}}$ ) goes high, the Data Outputs ( $\mathrm{Q} 0-\mathrm{Q} 8$ ) will return to a high impedance condition until the next Read operation. When all the data has been read from the FIFO, the Empty Flag $(\overline{\mathrm{EF}})$ will go low, allowing the "final" read cycle but inhibiting further read operations with the data outputs remaining in a high impedance state. Once a valid write operating has been accomplished, the Empty Flag ( $\overline{\mathrm{EF}}$ ) will go high after tWHEH and a valid read can then begin. When the FIFO is empty, the internal read pointer is blocked from $\overline{\mathrm{R}}$ so external changes in $\overline{\mathrm{R}}$ will not affect the FIFO when it is empty.

## FIRST LOAD/RETRANSMIT (FL/RT)

This is a dual-purpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first
loaded (see Operating Modes). In the Single Device Mode, this pin acts as the retransmit input. The Single Device Mode is initiated by grounding the Expansion In ( $\overline{\mathrm{XI}})$.
The FIFOs can be made to retransmit data when the Retransmit enable control ( $\overline{\mathrm{RT}}$ ) input is pulsed low. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. Read enable ( $\overline{\mathrm{R}}$ ) and Write enable $(\overline{\mathrm{W}})$ must be in the high state during retransmit. This feature is useful when less than the full memory has been written between resets. Retransmit will affect the Half-Full Flag ( HF ), depending on the relative locations of the read and write pointers. The retransmit feature is not compatible with the Depth Expansion Mode.

## EXPANSION IN ( $\overline{\mathrm{X}}$ )

This input is a dual-purpose pin. Expansion In $(\overline{\mathrm{XI}})$ is grounded to indicate an operation in the single device mode. Expansion In ( $\overline{\mathrm{XI}})$ is connected to Expansion Out (XO) of the previous device in the Depth Expansion or Daisy Chain Mode.
DATA INPUTS (Do-D8)
Data input signals for 9-bit wide data. Data has setup and hold time requirements with respect to the rising edge of $\bar{W}$.

## OUTPUTS

## FULL FLAG (FF)

The Full Flag ( $\overline{\mathrm{FF}}$ ) will go low, inhibiting further write operation, indicating that the device is full. If the read pointer is not moved after Reset ( $\overline{\mathrm{RS}}$ ), the Full Flag ( $\overline{\mathrm{FF}}$ ) will go low after 512 writes for the L8C2011, 1024 wites for the L8C2021, 2048 wites for the L8C2031, and 4096 writes for the L8C2041.

## EMPTY FLAG (EF)

The Empty Flag ( $\overline{\mathrm{EF}}$ ) will go low, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.

## EXPANSION OUT/HALF-FULL FLAG (XO/高)

This is a dual-purpose output. In the Single Device Mode, when Expansion In ( $\overline{\mathrm{XI}})$ is grounded, this output acts as an indication of a half-full memory.
After half of the memory is filled and at the falling edge of the next write operation, the Half-Full Flag ( $\overline{\mathrm{HF}}$ ) will be set to low and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag $(\overline{\mathrm{HF}})$ is then deasserted by the rising edge of the read operation.
In the Depth Expansion Mode, Expansion In ( $\overline{\mathrm{XI}})$ is connected to Expansion Out ( $\overline{\mathrm{XO}}$ ) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory.

DEVICES INCORPORATED

## ALMOST-EMPTY/ALMOST-FULL FLAG (AEF)

The $\overline{\text { AEF signal indicates that the FIFO is between Empty }}$ and $1 / 8$ Full or between $7 / 8$ Full and Full. The distinstation between Almost-Empty and Almost-Full can be made by using $\overline{\mathrm{AEF}}$ in conjunction with $\overline{\mathrm{HF}}$. The $\overline{\mathrm{AEF}}$ signal is primarily designed for use in standalone applications.

## DATA OUTPUTS (Qo-Q8)

Data outputs for 9-bit wide data. This data is in a high impedance condition whenever Read enable ( $\overline{\mathrm{R}}$ ) is high, $O E$ is high, or the device is empty.

| Status Filags |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NUMBER OF WORDS IN FIFO |  |  |  | $\overline{\mathrm{FF}}$ | $\overline{\text { AEF }}$ | HF | EF |
| 512 | 1K | 2K | 4K |  |  |  |  |
| 0 | 0 | 0 | 0 | H | L | H | L |
| 1-63 | 1-127 | 1-255 | 1-511 | H | L | H | H |
| 64-128 | 128-512 | 256-1024 | 512-2048 | H | H | H | H |
| 129-448 | 513-896 | 1025-1792 | 2049-3584 | H | H | L | H |
| 449-511 | 897-1023 | 1793-2047 | 3585-4095 | H | L | L | H |
| 512 | 1024 | 2048 | 4096 |  |  | L | H |

## OPERATING MODES

## SINGLE DEVICE MODE

A single FIFO may be used when the application requirements are for the number of words in a single device. The FIFOs are in a Single Device Configuration when the Expansion In ( $\overline{\mathrm{XI}})$ control input is grounded. In this mode the Half-Full Flag ( $\overline{\mathrm{HF}}$ ), which is an active low output, is the active function of the combination $\mathrm{pin} \overline{\mathrm{XO}} / \overline{\mathrm{HF}}$.

## WIDTH EXPANSION MODE

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags ( $\overline{\mathrm{AEF}}, \overline{\mathrm{EF}}, \overline{\mathrm{FF}}$, and $\overline{\mathrm{HF}}$ ) can be detected frem any one device. Any word width can be attained $\partial x$ adding additional FIFOs. Flag detection is accomplistied by monitoring the $\overline{\mathrm{AEF}}, \overline{\mathrm{FF}}, \overline{\mathrm{EF}}$, and $\overline{\mathrm{HF}}$ signats on either (any) device used in the width expansion gonfiguratigns. Do not connect any output signals together.)

## DEPTH EXPANSION (DAISY CAAIN MODE

The FIFOs can easily be adapted op applications where the requirements are for greater than the number of words in a single device. Any deptr can be attained by adding additional FIFOs. The FIFOs eperates in the Depth Expansion configuration when the following conditions are met:

1. The first device must be designated by grounding the First Load ( $\overline{\mathrm{FL}}$ ) control input.
2. All other devices must have $\overline{\mathrm{FL}}$ in the high state.
3. The Expansion Out ( $\overline{\mathrm{XO})}$ pin of each device must be tied to the Expansion In (XI) pin of the next device with the last device connecting back to the first.
4. External logic is needed to generate a composite Full Flag $(\overline{\mathrm{FF}})$ and Empty Flag $(\overline{\mathrm{EF}})$. This requires the ORing of all $\overline{E F s}$ and ORing of all $\overline{F F s}$ (i.e., all must be set to generate the correct composite $\overline{\mathrm{FF}}$ or $\overline{\mathrm{FF}}$ ).
5. The Retransmit ( $\overline{\mathrm{RT}}$ ) function and Half-Full Flag ( $\overline{\mathrm{HF}}$ ) are not available in the Depth Expansion Mode.

## BIDIRECTIONAL MODE

Applications which require cata buffering between two systems (each system capable of Read and Write operations) can be ach neved bx esiring FIFOs. Care must be taken to assure that the appropriate flag is monitored by each system, , :e, $\overline{\mathrm{FF}}$ is monitored on the device when $\bar{W}$ is used; $\bar{K}$ is montored on the device when $\overline{\mathrm{R}}$ is used). Both Depth Expansiogn and Width Expansion may be used in this node-

## DANA FLOW-THROUGH MODES

Two types of flow-through modes are permitted: a read How-through and write flow-through mode. For the read fow-through mode, the FIFO permits the reading of a single word after writing one word data into an empty FIFO. The data is enabled on the bus in (tWHEH + tRLQV) ns after the rising edge of $\bar{W}$, called the first write edge, and it remains on the bus until the $\overline{\mathrm{R}}$ line is raised from low-to-high, after which the bus would go into a threestate mode after tRHQZ ns. The EF line would have a pulse showing temporary de-assertion and then would be asserted. In the interval of time that $\overline{\mathrm{R}}$ is low, more words can be written to the FIFO (the subsequent writes after the first write edge will be de-assert the Empty Flag). However, the same word (written on the first write edge) presented to the output bus as the read pointer, would not be incremented when $\overline{\mathrm{R}}$ is low. On toggling $\overline{\mathrm{R}}$, the other words that are written to the FIFO will appear on the output bus as in the read cycle timings.
In the write flow-through mode, the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The $\overline{\mathrm{R}}$ line causes the $\overline{\mathrm{FF}}$ to be de-asserted but the $\overline{\mathrm{W}}$ line, being low, causes it to be asserted again in anticipation of a new data word. On the rising edge of $\bar{W}$, the new word is loaded in the FIFO. The $\overline{\mathrm{W}}$ line must be toggled when $\overline{\mathrm{FF}}$ is not asserted to write new data in the FIFO and to increment the write pointer. The user must be aware that there is no minimum value for trlel and twlfl. These pulses may be slight during some operating conditions and lot variations.

## SWITCHING CHARACTERISTICS Over Operating Range (ns)

| Timina Referinces |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L8C2011/2021/2031/2041- |  |  |  |  |  |  |  |  |  |
|  |  | 50 |  | 35 |  | 25 |  | 20 |  | 15 |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| trLRL | Read Cycle Time | 65 |  | 45 |  | 35 |  | 30 |  | 25 |  |
| trLov | Read Low to Output Valid (Access Time) |  | 50 |  | 35 |  | 25 |  | 20 |  | 15 |
| trHRL | Read High to Read Low (Notes 9, 10) | 15 |  | 10 |  | 10 |  | 10 |  | 8 |  |
| tRLRH | Read Low to End of Read Cycle (Notes 9, 10) | 50 |  | 35 |  | 25 |  | 20 |  | 15 |  |
| trlaz | Read Low to Output Low Z (Note 2) | 10 |  | 5 |  | 5 |  | 5 |  | 3 |  |
| triol | Read High to Output Valid | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  |
| trioz | Read High to Output High Z (Note 15) |  | 30 |  | 20 |  | 10 |  | 10 |  | 10 |
| tWLWL | Write Cycle Time (Note 10) | 65 |  | 45 |  | 35 |  | 30 |  | 25 |  |
| twLWH | Write Low to Write High (Notes 9, 10) | 50 |  | 35 |  | 25 |  | 20 |  | 15 |  |
| tWHWL | Write High to End of Write Cycle (Notes 9, 10) | 15 |  | 10 |  | 10 |  | 10 |  | 8 |  |
| tovwh | Data Valid to Write High (Notes 9, 10) | 30 |  | 18 | - | 15 |  | 15 |  | 10 |  |
| twHDX | Write High to Data Change (Notes 9, 10) | 5 |  | 0 |  | g |  | 0 |  | 0 |  |
| tsLSH | Reset Cycle Time (Notes 10, 11) | 50 |  |  |  | 25 |  | 20 |  | 15 |  |
| tsLWL | Reset Low to Write Low (Notes 10, 11) | 65 |  | 45 |  | 35 |  | 30 |  | 25 |  |
| twHSH | Write High to Reset High (Notes 10, 11) | 50 |  | 35 |  | 25 |  | 20 |  | 15 |  |
| tRHSH | Read High to Reset High (Notes 10, 11) | 50 |  | 35) |  | 25 |  | 20 |  | 15 |  |
| tSHWL | Reset High to Write Low (Notes 10, 11) |  | - | 10 |  | 10 |  | 10 |  | 8 |  |
| tsLEL | Reset Low to Empty Flag Low |  | 865 |  | 45 |  | 35 |  | 30 |  | 25 |
| tSLHH | Reset Low to Half-Full Flag High |  | 65 |  | 45 |  | 35 |  | 30 |  | 25 |
| tsLFH | Reset Low to Full Flag High |  | 65 |  | 45 |  | 35 |  | 30 |  | 25 |
| tsLAL | Reset Low to Almost Empty/Full Flag Low |  | 65 |  | 45 |  | 35 |  | 30 |  | 25 |

## Asyichronous Read and Write Operation <br> 

## Reset Timing

$\overline{\mathrm{RS}}$

## SWITCHING CHARACTERISTICS OVer Operatng Aange ins)

| TMMng Rerenences |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L8C2011/2021/2031/2041- |  |  |  |  |  |  |  |  |  |
|  |  | 50 |  | 35 |  | 25 |  | 20 |  | 15 |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| trlov | Read Low to Output Valid |  | 50 |  | 35 |  | 25 |  | 20 |  | 15 |
| trLel | Read Low to Empty Flag Low |  | 45 |  | 30 |  | 25 |  | 20 |  | 15 |
| tRHFH | Read High to Full Flag High |  | 45 |  | 30 |  | 25 |  | 25 |  | 25 |
| tWHEH | Write High to Empty Flag High |  | 45 |  | 30 |  | 25 |  | 25 |  | 25 |
| twLFL | Write Low to Full Flag Low |  | 45 |  | 30 |  | 25 |  | 20 |  | 15 |
| ttLAL | Retransmit Cycle Time | 65 |  | 45 |  | 35 |  | 30 |  | 25 |  |
| TTLTH | Retransmit Low to End of Retransmit Cycle (Notes 10, 11) | 50 |  | 35 |  | 25 |  | 20 |  | 15 |  |
| tAHTH | Read/Write High to Retransmit High (Notes 9, 10, 11) | 50 |  | 35 |  | 25 |  | 20 |  | 15 |  |
| tTHAL | Retransmit High to Read/Write Low (Note 10) | 15 |  | 10 |  | 10 |  | 10 |  | 8 |  |

Ful Fag From liast Write to First Bead


## SWITCHING CHARACTERISTICS Over Operating Range (ns)

| TMING REFERENGES |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L8C2011/2021/2031/2041- |  |  |  |  |  |  |  |  |  |
|  |  | 50 |  | 35 |  | 25 |  | 20 |  | 15 |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| tRHFH | Read High to Full Flag High |  | 45 |  | 30 |  | 25 |  | 25 |  | 25 |
| tEHRH | Read Pulse Width After Empty Flag High | 50 |  | 35 |  | 25 |  | 20 |  | 15 |  |
| twher | Write High to Empty Flag High |  | 45 |  | 30 |  | 25 |  | 25 |  | 25 |
| tWLHL | Write Low to Hall-Full Flag Low |  | 65 |  | 45 |  | 35 |  | 30 |  | 25 |
| trHHH | Read High to Hall-Full Flag High |  | 65 |  | 45 |  | 35 |  | 30 |  | 25 |
| tFHWH | Write Pulse Width After Full Flag High (Note 10) | 50 |  | 35 |  | 25 |  | 20 |  | 15 |  |
| tRHTA | Read High to Transitioning AEF |  | 65 |  | 45 |  | 35 |  | 30 |  | 25 |
| twLTA | Write Low to Transitioning AEF |  | 65 |  | 45 | $D$ | 35 |  | 30 |  | 25 |



## Ful Fiag Timing



## Almost-Empty/Ful. FLag and Hal-Ful. Flag Timing



SWITCHING CHARACTERISTICS over Operating Aange (ns)

| Timing References |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L8C2011/2021/2031/2041- |  |  |  |  |  |  |  |  |  |
|  |  | 50 |  | 35 |  | 25 |  | 20 |  | 15 |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| talol | Read/Write to Expansion Out Low (Note 12) |  | 50 |  | 35 |  | 25 |  | 20 |  | 15 |
| taHOH | Read/Write to Expansion Out High (Note 12) |  | 50 |  | ${ }^{35}$ |  | 25 |  | 20 |  | 15 |
| tXLXH | Expansion In Pulse Width (Notes 10, 12) | 50 |  | 35 |  | 25 |  | 20 |  | 15 |  |
| txHXL | Expansion In High to Expansion In Low (Notes 10, 12) |  | 10 |  | 40 |  | 10 |  | 10 |  | 10 |
| talxL | Read/Write Low to Expansion In Low (Notes 10, 12) | 15 |  | 10 | - |  |  | 10 |  | 10 |  |
| tohoz | Output Enable High to Output High Z (Disable) | 0 | 25 |  | 17 | 0 | 12 | 0 | 10 | 0 | 10 |
| toloz | Output Enable Low to Output Low Z (Enable) | 0 |  |  |  | 0 | 12 | 0 | 10 | 0 | 10 |
| TOLOV | Output Enable Low to Output Valid (Q0-Q8) | , | 30 |  | 20 |  | 15 |  | 10 |  | 10 |



## Output Enabie Timina



## SWITCHING CHARACTERISTICS over Operating Range (ns)

| TIMNG REFERENCES |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L8C2011/2021/2031/2041- |  |  |  |  |  |  |  |  |  |
|  |  | 50 |  | 35 |  | 25 |  | 20 |  | 15 |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| tRLEL | Read Low to Empty Flag Low |  | 45 |  | 30 |  | 25 |  | 20 |  | 15 |
| tEHRH | Read Pulse Width After Empty Flag High | 50 |  | 35 |  | 25 |  | 20 |  | 15 |  |
| tWHEH | Write High to Empty Flag High | 45 |  | 30 |  | 25 |  | 25 |  | 25 |  |
| tRLQV | Read Low to Output Valid |  | 50 |  | 35 |  | 25 |  | 20 |  | 15 |
| twhQz | Write High to Output Low Z (Notes 14, 15) | 15 |  | 10 |  | 5 |  | 5 |  | 3 |  |
| tRHFH | Read High to Full Flag High |  | 45 |  | 30 | - | 25 |  | 25 |  | 25 |
| tWLFL | Write Low to Full Flag Low |  | 45 |  | 30 | I | 25 |  | 20 |  | 15 |
| tFHWH | Write Pulse Width After Full Flag High | 50 |  | 35 |  | 25 |  | 20 |  | 15 |  |
| tDVWH | Data Valid to Write High | 30 |  |  |  | 15. |  | 15 |  | 10 |  |
| twHDX | Write High to Data Change | 5 |  | 0 | $\square$ | 0 |  | 0 |  | 0 |  |



## Fifo Memory (Depth Expansion) Block Diagram



Table.1. Reset and Retransmí. (Sîalie Vevice ConfigubationWioth Expansion Mode)

| MODE | INPUTS INTERNAL STATUS |  |  |  | OUTUPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{RS}}\langle\overline{\mathrm{RT}}$ |  | Read Pointer | Write Pointer | EF | $\overline{\text { FF }}$ | HF | $\overline{\text { AEF }}$ |
| Reset | 0 | 0 | Location Zero | Location Zero | 0 | 1 | 1 | 0 |
| Retransmit | 0 | 0 | Location Zero | Unchanged | X | X | X | X |
| Read/Write | 11 | 0 | Increment | Increment | $x$ | X | X | X |

Table 2 Reset ano First Load Truth Table (Depth Expansion/Compound Expansion Mode)

| MODE | INPUTS |  | INTERNAL STATUS |  | OUTUPUTS |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathbf{R S}}$ | $\overline{\mathbf{R T}}$ | $\overline{\mathrm{XI}}$ | Read Pointer | Write Pointer | $\overline{\mathrm{EF}}$ | $\overline{\mathrm{FF}}$ | $\overline{\mathrm{AEF}}$ |
| Reset First Device | 0 | 0 | $(1)$ | Location Zero | Location Zero | 0 | 1 | 0 |
| Reset All Others | 0 | 1 | $(1)$ | Location Zero Disabled | Location Zero Disabled | 0 | 1 | 0 |
| ReadWrite | 1 | $(2)$ | $(1)$ | X | X | X | X | X |

(1) See Depth Expansion Block Diagram above.
(2) Unchanged.

## NOTES

1. Maximum Ratings indicatestress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V . A current in excess of 100 mA is required to reach -2 V . The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
4. Duration of the output short circuit should not exceed 30 seconds.
5. 'Typical' supply current values are not shown but may be approximated. At a 260 of +5.0 V , an ambient temperature of $+25^{\circ} \mathrm{C}$ and with nominal manufacturing parameters, the operating supply currents with be approximately $3 / 4$ or less of the maximum? values shown.
6. Tested with outputs open and Rata inputs changing at the specified read and wrtie cycle rate. The device is neither full or empty for the test.
7. Tested with outputs open in the worst static input control signal combination (i.e., $\overline{\mathrm{W}}, \overline{\mathrm{R}}, \overline{\mathrm{XI}}, \overline{\mathrm{FL}}, \overline{\mathrm{RS}}$, and $\overline{\mathrm{OE}})$.

## 8. These parameters are guaranteed but not $100 \%$ tested.

9. Test conditions assume input transition times of 5 ns or less, reference levels of 1.5 V , output loading for specified IOL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, trleh is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
11. When cascading devices, the reset pulse width must be increased to equal tslah.
12. It is not recommended that Lagio pe vices and other vendgr papts be cascoded together. The parts are designed to be pin-for-pin compatible put temperature and voltage compensaticn mey tary from vendor to vendof Ergic De vices can only guarantee the cascading oftogic Devices parts to other Logic Devices garts.
13. Tested with output open and
$Z \mathrm{RE}=\mathrm{FL} \Rightarrow \mathrm{XI}=\mathrm{R}=\mathrm{W}=\mathrm{VCC}$.
14. At any given temperature and voltage Condition, output disable time is less than qutput enable time for any given device.
15. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not $100 \%$ tested.
16. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01 \mu \mathrm{~F}$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.

17. Both power and ground pins must be hooked up externally. The pads are not connected together on the die or package. If only one is connected, the device will not work! Pins 17 and 32 are the I/O GND and internal ground respectively.


## FEATURES

First-In/First Out (FIFO) using Dual-Port Memory

- Maximum Shift Rate - 50 MHz

Asychronous and Simultaneous Read and Write
Fully Expandable by both Word Depth and/or Bit Width
Fast Bubble-Through Time-16 ns
Output Enable Available on L8C403 and L8C404

- Plug Compatible with IDT7240x, Cypress CY7C40x
- Package Styles Available:
- 16/18-pin Plastic DIP
- 16/18-pin CerDIP
- 16/18-pin Plastic SOIC
- 20-pin Plastic LCC
- 20-pin Ceramic LCC


## DESCRIPTION

The L8C401, L8C402, L8C403, and L8C404 are dual-port First-In/FirstOut (FIFO) memories. The FIFO memory products are organized as:

$$
\begin{aligned}
& \text { L8C401-64×4-bit } \\
& \text { L8C402-64×5-bit } \\
& \text { L8C403-64×4-bit with } \overline{\mathrm{OE}} \\
& \text { L8C404-64×5-bit with } \overline{\mathrm{OE}}
\end{aligned}
$$

Data is shifted into the FIFO through 4-bit or 5-bit Data Input (D0-D3, D4) pins on the rising edge of the Shift In (SI) signal. The stored data stack up at the Data Output ( $\mathrm{Q} 0-\mathrm{Q} 3, \mathrm{Q} 4$ ) pins in the same order as it entered. When the Shift Out (SO) signal is LOW data at the next to last word shifts to the output while all other data stift down one location in the stack. The ytr ut $)$ Ready (IR) signal acts as aflag to indicate whether the mputisready to accept new data ( $\mathrm{C}=\mathrm{H}$ Hy y ), or to indicate when the FIFQ is full $(I R=$ LOW). Tin Oumeready (OR) signal acts as a flagto indicate whether the out余ut contains) valid data ( $O R=$ h $\mathrm{H} G \mathrm{H}$, or t 多dicate when the FIFO is efpypty (OR = LOW). The IR and OR ignals pte also used to provide a siged for cascading.



| Mode | Temperature Range (Ambientu) | Supply Voltage (Vcc) |
| :---: | :---: | :---: |
| Active Operation, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 10 \%$ |
| Active Operation, Military | $-55^{\circ} \mathrm{C}$ 人 $2+25^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 10 \%$ |



## OPERATING DESCRIPTION

## CONCEPT

Unlike traditional FIFOs, these devices are designed using a dual-port memory, read and write pointer, and control logic. The read and write pointers are incremented by the Shift Out (SO) and Shift In (SI) respectively. The availability of an empty space to shift data into is indicated by the Input Ready (IR) signal, while the presence of data at the output is indicated by the Output Ready (OR) signal. The conventional concept of bubble through is absent. Instead the delay for input data to appear at the output is the time required to move a pointer and propagate an Output Ready (OR) signal. The Output Enable ( $\overline{\mathrm{OE}}$ ) signal provides the capacity to OR tie multiple FIFOs together on a common bus.

## RESETTING THE FIFO

Upon power up, the FIFO must be reset with a Master Reset (MR) signal. This causes the FIFO to enter an empty condition signified by the Output Ready (OR) signal being LOW at the same time the Input Ready (IR) signal is HIGH. In this condition, the data outputs ( $\mathrm{Q} 0-\mathrm{Q} 3, \mathrm{Q} 4$ ) will be in a LOW state.

## SHIFT IN (SI) DATA

Data is shifted in on the rising edge of the Shift In (SI) signal. This loads input data into the first word location of the FIFO. On the falling edge of the Shift In (SI) signal, the write pointer is moved to the next word position and the Input Ready (IR) signal goes HIGH indicating the reardiness to accept new data. If the FIFO is full, the Input Ready (IR) will remain LOW until a word of data is shifted out.

## SHIFT OUT (SO) DATA

Data is shifted out of the FIFO on the fathing sdge of the Shift Out (SO) signal. This causes the intermal read pointer to be advanced to the next word logation. Indata is present, valid data will appear on the outrute and the Output Ready (OR) signal will ga PIGH. If data is not present, the Output Ready (OR) signal will stay LOW indicating the FIFO is emply. Ypon the rising edge of Shift Out (SO), the Output Reedy (OR) signal goes LOW. Previous data remains on the eutput until the falling edge of Shift Out (SO).

## BUBBLE THROUGH

Two bubble through conditions exists. The first is when the device is empty. After a word is shifted into an empty device, the data propagates to the output. After a delay, the Output Ready (OR) flag goes HIGH indicating valid data at the output.
The second bubble through condition occurs when the device is full. Shifting data out creates an empty location which propagates to the input. After a delay, the Input Ready (IR) flag goes HIGH. If the Shift In (SI) signal is HIGH at this time, data on the input will be shifted in.

## APPLICATION OF THE 25-50 MHz FIFOs

Application of the FIFO requires attention to characteristics not easily specified in a data sheet, but necessary for reliable operation under all conditions.
When an empty FIFO is filled with initial information, at maximum "shift in" (SI) frequency, followed by immediate shifting out of the data also at maximum "shift out" (SO) frequency, the designer must be aware of a window of time which follows the initial rising edge of the "output ready" (OR) signal during which the SO signal is not recognized. This condition exists only at high speed operation where more than one SO may be generated inside the prohibited window. This condition does not inhibit the operation of the FIFO at full frequency operation, but rather delays the full $25-50 \mathrm{MHz}$ operation until after the window has passed
There are several implementation techniques to manage the window so that an SQ signals are recognized:

1. The first involves delaying the $S O$ operation such that it does not occur th the critigal window. This can be accomplished by causing a do dy mitiated by the SI signal only when the FIFQ is empty" to inhibit or gate the SO activity. This, however, requires that the SO operation at least temporarily be-symefronized with the input SI operation. In synchronous anpplications, this may well be possible and a valid solution.
Anotber solution not uncommon in synchronous applications isty only begin shifting data out of the FIFO when it is greater than half full. This is a common method of FIFO application, as earlier FIFOs could not be operated at maximum frequency when near full or empty. Although Logic Devices HFO s do not have this limitation, any system design in this manner will not encounter the window condition described above.
2. The window may also be managed by not allowing the first SO signal to occur until the window in question has passed. This can be accomplished by delaying the SO from the rising edge of the initial "output ready" (OR) signal. This, however, involves the requirement that this only occurs on the first occurrence of data being loaded into the FIFO from any empty condition and therefore requires the knowledge of "input ready" (IR) and (SI) conditions as well as (SO).
3. Handshaking with the OR signal can be a third method of avoiding the window in question. With this technique, the rising edge of SO, or the fact that the SO signal is HIGH, will cause the OR signal to go LOW. The SO signal is not taken LOW again, advancing the internal pointer to the next data, until the OR signal goes LOW. This assures that the SO pulse that is initiated in the window will be automatically extended sufficient time to be recognized.
4. There remains the decision as to what signal will be used to latch the data from the output of the FIFO into the receiving source. The leading edge of the OR signal is most appropriate because data is guaranteed to be stable prior to and after the OR leading edge for each FIFO. This is a solution for any number of FIFOs in parallel.
Any of the above solutions will provide a solution for correct operation of a Logic Devices' FIFO at $25-50 \mathrm{MHz}$. The specific implementation is left to the designer and dependent on the specific application needs.

SWITCHING CHARACTERISTICS Ovel Qpiating Rango ins oxcepi as noted) (Noie 9)
Timing Referiences:

| Symbol | Parameter | L8C401/402/403/404- |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 15 (MHz) |  | 20 (MHz) |  | 25 (MHz) |  | 35 (MHz) |  | 50 (MHz) |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| fo | Operating Frequency (in MHz) (Note 17) |  | 15 |  | 20 |  | 25 |  | 35 |  | 50 |
| twHWL | Shift In High to Shift In Low (Note 10) | 11 |  | 11 |  | 11 |  | 9 |  | 9 |  |
| twLWH | Shift In Low to Shift In High (Note 10) | 25 |  | 24 |  | 24 |  | 17 |  | 11 |  |
| twLFH | Shift In Low to Input Ready High |  | 40 |  | 35 |  | 28 |  | 20 |  | 18 |
| tWHFL | Shift In High to Input Ready Low |  | 35 |  | 28 |  | 21 |  | 18 |  | 18 |
| twHDV | Shift In High to Data Valid (Note 10) | 30 |  | 25 |  | 20 |  | 15 |  | 13 |  |
| tDVWH | Data Valid to Shift In High (Note 10) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tRHRL | Shift Out High to Shift Out Low (Note 10) | 11 |  | 11 |  | 11 |  | 9 |  | 9 |  |
| tRLRH | Shift Out Low to Shift Out High | 25 |  | 24 |  | 24 |  | 17 |  | 11 |  |
| tRLEH | Shift Out Low to Output Ready High |  | 40 |  | ${ }^{38}$ | 1 | 34 |  | 20 |  | 18 |
| tRHEL | Shift Out High to Output Ready Low |  | 35 |  | 28 | , | 19 |  | 18 |  | 18 |
| tRLQV | Shift Out Low to Output Valid (Next Word) |  | 55 |  | 45 |  | 35 |  | 25 |  | 17 |
| tRLQX | Shift Out Low to Output Change (Previous Word) (Note 10) | 5 |  | 5 | T | 5 |  | 5 |  | 5 |  |
| taver | Output Valid to Output Ready High (Note 10) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |



Outpur Timing


| TIMING REFERENCES |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L8C401/402/403/404- |  |  |  |  |  |  |  |  |  |
|  |  | 15 (MHz) |  | 20 (MHz) |  | 25 (MHz) |  | 35 (MHz) |  | 50 (MHz) |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| tMLMH | Master Reset Low to Master Reset High (Notes 10, 11) | 25 |  | 25 |  | 25 |  | 25 |  | 20 |  |
| tMLFH | Master Reset Low to Input Ready High |  | 35 |  | 35 | , | 35 |  | 28 |  | 25 |
| tMLEL | Master Reset Low to Output Ready Low |  | 35 |  | 35 | - | 35 |  | 28 |  | 25 |
| tMHWH | Master Reset High to Shift In High (Note 10) | 25 |  | 20 | $\leqslant$ | 10 |  | 10 |  | 10 |  |
| tMLQL | Master Reset Low to Output Low or Zero |  | 35 |  | 30 | $D$ | 25 |  | 20 |  | 20 |
| tohaz | Output Enable High to Output High Z (Notes 15, 16) |  | 25 |  | 20 |  | 15 |  | 12 |  | 12 |
| tolQV | Output Enable Low to Output Valid (Notes 15, 16) |  | 30 |  | 25 |  | 20 |  | 15 |  | 12 |



SWITCHING CHARACTERISTICS Over Operatig Aange (ns excepl as noted) (Note of

| KMINGREFERENCES |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L8C401/402/403/404- |  |  |  |  |  |  |  |  |  |
|  |  | 15 (MHz) |  | 20 (MHz) |  | 25 (MHz) |  | 35 (MHz) |  | 50 (MHz) |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| tBT | Bubble Through Time |  | 65 |  | 55 |  | 40 |  | 28 |  | 16 |
| teHEL | Output Ready High to Output Ready Low (Note 18) | 9 |  | 9 |  | 9 |  | 9 |  | 9 |  |
| tover | Output Valid to Output Ready High | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tFHFL | Input Ready High to Input Ready Low (Note 18) | 9 |  | 9 |  | 19 |  | 9 |  | 9 |  |
| tDVFH | Data Valid to Input Ready High (Note 10) | 5 |  | 5 |  | 5 |  | 3 |  | 3 |  |
| tFHDV | Input Ready High to Data Valid (Note 10) | 30 |  |  | 5 | $2{ }^{-}$ |  | 15 |  | 13 |  |



1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
2. The products described by this specificaion include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V . A current in excess of 100 mA is required to reach -2 V . The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
4. Duration of the output short circuit should not exceed 30 seconds.
5. 'Typical' supply current values are not shown but may be approximated. At a VCC of +5.0 V , an ambient temperature of $+25^{\circ} \mathrm{C}$ and with nominal manufacturing parameters, the operating supply currents will be approximately $3 / 4$ or less of the maximum values shown.
6. Tested with outputs open and data in puts changing at the specified read and wrtie cycle rate. The device is neither futior empty for the test.
7. Tested with outputs open in the worst static input control signal combination.
8. These parameters are guaranteed but not $100 \%$ tested.
9. Test conditions assume input transition times of 5 ns or less, reference levels of 1.5 V , output loading for specified IOL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example,
trHRL is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
11. When cascading devices, the reset pulse width must be increased to equal tmlimh + mel.
12. It is not recommended that Logic Devices and other vendor parts be cascaded together. The parts are designed to be pin-for-pin compatible but temperature and voltage compensation may vary from ven dor to vendor. Logic Devices can only guar. antre the cascading of Logic Devices parts to other Logic Devices parts.
13. Tested with output open and minmum capacitance. $\overline{\mathrm{OE}}$ is high for becto 3 and L8C404.
14. Icc of devices parningat high frequendies can be calculated using the following equation:

## Commercial

$\mathrm{Icc}=35 \mathrm{~mA}+(1.5 \mathrm{~mA} \times[\mathrm{f}-10 \mathrm{MHz}]$ M


At any given temperature and voltage condition, output disable time is less than auth ut enable time for any given device.
16. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Fig. Ib. This parameter is sampled and not $100 \%$ tested.
17. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01 \mu \mathrm{~F}$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.


18. The user must be aware that there is no true minimum value for tEHEL and tFHFL. These pulses may be slight during high load under certain operating conditions and lot variations.



## $64 \times 5$-bit FIFO with Flags

## FEATURES

- First-In/First Out (FIFO) using Dual-Port MemoryMaximum Shift Rate - 45 MHz
Asychronous and Simultaneous Read and Write
- Fully Expandable by both Word Depth and/or Bit Width
Fast Bubble-Through Time-16 ns
- Cascadable by Word Depth at 25 MHz and 35 MHz
- Half Full and Almost Full/Empty Status Flags
- Plug Compatible with IDT72413
- Package Styles Available:
- 20-pin Plastic DIP
- 20-pin CerDIP
- 20-pin Plastic SOIC
- 20-pin Plastic LCC
- 20-pin Ceramic LCC


## DESCRIPTION

The L8C413 is a dual-port $64 \times 5$-bit First-In/First-Out (FIFO) memory. In addition to the industry standard handshaking signals, Almost Full/ Almost Empty (AF/E) and Half Full (HF) flags are provided. $\mathrm{AF} / \mathrm{E}$ is HIGH when the FIFO is almost full or almost empty. Otherwise, $\mathrm{AF} / \mathrm{E}$ is LOW. HF is HIGH when the FIFO is half full, otherwise HF is LOW. The FIFO accepts data inputs (D0-D4) under the control of Shift $\operatorname{In}$ (SI) signal when the Input Ready (IR) control signal is HIGH. The data is output in the same order as it was stored on the data output pins ( $\mathrm{Q} 0-\mathrm{Q} 4$ ) undernthe control of the Shift Out (SOXinput) when the Output Ready (OR) signa is HIGH. If the FIFO is fult $(\mathbb{R}=10(\omega)$, pulses at the SI innutarey grored. When the FIFO is $m p y(0)=$ LOW), pulses at the SO inputarevgnored.
Cascadin the Nerehorizontally (wider words sizelor vertically or both cante accomplished by use of the IR ard Onvins. Parallel expansion for
wider words is done by logically ANDing the IR and OR outputs respectively of individual FIFOs together. This ensures that all FIFOs are either ready to accept more data (IR = HIGH) or ready to output data ( $\mathrm{OR}=\mathrm{HIGH}$ ) and thus compensate for variations in propagation delay times between devices. Serial expansion for deeper FIFO words is possible except for the 45 MHz standalone devices.
The L8C413 is designed with competatyasychronous read and write operations, allowing the FIFO to be used as data buffers between two digital systems of differing operating speeds. The 45 MHz data rate is ideal for high-speed communication and controller applications.
Latchup and static discharge protection is provided on-chip. The L8C413 can withstand an injection current of up to 200 mA on any pin without damage.

## LBC413 BLock Diagram




## Opematina Conditions. To meet specified ellictical and swithing chaynctertelcs

| Mode | Temperature Range (Anbient) | Supply Voltage (Vcc) |
| :---: | :---: | :---: |
| Active Operation, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{G}$ |  |
| Active Operation, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 10 \%$ |


| Electmical Characterismics Over Opmiting Conditions |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| VOH | Output High Voltage | $1 \mathrm{OH}-4.0 \mathrm{~mA}, \mathrm{VCC}=$ Min. | 2.4 |  |  | V |
| VOL | Output Low Voltage | $\begin{aligned} & 10 \mathrm{C}=24 \mathrm{am} / \mathrm{f}, \mathrm{Vcc}=\mathrm{Min} .(\mathrm{Qo}-\mathrm{Q} 4) \\ & 10 \mathrm{~F}=8.0 \mathrm{~mA}, \mathrm{Vcc}=\mathrm{Min} .(\mathrm{IR}, \mathrm{OR}, \mathrm{HF}, \mathrm{AF} / \mathrm{E}) \end{aligned}$ |  |  | 0.5 | V |
|  |  |  |  |  | 0.4 | V |
| VIH | Input High Voltage |  | 2.0 |  | 6.0 | V |
| VIL | Input Low Voltage |  | -3.0 |  | 0.8 | $\checkmark$ |
| IIX | Input Leakage current $>$ GND $\leq \operatorname{VIN} \leq$ Vcc (Note 3) |  | -20 |  | +20 | $\mu \mathrm{A}$ |
| los | Output Short Curreht | Vout = GND, Vcc = Max. (Note 4) | -20 |  | -90 | mA |
| Ioz | Output Leakage Current | GND $\leq$ Vout $\leq$ Vcc, $V$ cc $=5.5 \mathrm{~V}$ Output Disabled | -50 |  | +50 | $\mu \mathrm{A}$ |
| Icc | Vcc Current | Vcc = Max., f = 25 MHz (Notes 5, 6, 12, 13) |  |  | 70 | mA |
| Cin | Input Capacitance | Ambient Temp $=25^{\circ} \mathrm{C}, \mathrm{VcC}=4.5 \mathrm{~V}$ |  |  | 5 | pF |
| Cout | Output Capacitance | Test Frequency $=1 \mathrm{MHz}$ (Note 7) |  |  | 7 | pF |

## OPERATING DESCRIPTION

## L8C413 ARCHITECTURE

The L8C413 FIFO consists of an array of 64 words of 5 bits each (which are implemented using a dual port RAM cell), a write pointer, a read pointer, and the control logic necessary to generate the handshaking (SI/IR, SO/OR) signals as well as the Almost Full/Almost Empty (AF/E) and the Half Full (HF) flags. The handshaking signals operate in a manner identical to those of the industry standard L8C401/402/403/404 FIFOs.

## DUAL PORT RAM

The dual port RAM architecture refers to the basic memory cell used in the RAM. The cell itself enables the read and write operations to be independent of each other, which is necessary to achieve truly asychronous operation of the inputs and outputs. A second benefit is that the time required to increment the read and write pointers is much less than the time that would be required for data to propagate through the memory, which would be the case if the memory were implemented using the conventional shift register architecture.

## BUBBLE-THROUGH AND FALL-THROUGH

The time required for data to propagate from the input to the output of an initially empty FIFO is defined as the Fant Through time (tBT).

The time required for an empty location to propagate from the output to the input of an initially full FF FO is defing d as the Bubble-Through time (tBT).

The maximum rate at which data cambe passed through the FIFO (called the throughput) s limifed by the fallthrough time when it is empty (ornearly empty) and by the bubble-through time rhen it is full (or near full).

The conventional definitions of fall-through and bubblethrough do not apply to the L8\$413 FIFO because the data is not physically propagated through memory. The read and write pointers are incremented instead of moving the data. However, the parameter is specified because it does represent the worst case propagation delay for the control signals. That is, the time required to increment the write pointer and propagate a signal from the SI input to the OR output of an empty FIFO or the time required to increment the read pointer and propagate a signal from the SO input to the IR output of a full FIFO.

## RESETTING THE FIFO

Upon power up, the FIFO must be reset with a Master Reset ( $\overline{\mathrm{MR}}$ ) signal. This causes the device to enter the empty condition, which is signified by the OR signal being LOW at the same time that the IR signal is HIGH. In this condition, the data outputs (Q0-Q4) will be LOW. The AF/E flag will be HIGH and the HF flag will be LOW.

## SHIFTING DATA INTO THE FIFO

The availability of an empty location is indicated by the HIGH state of the Input Ready (IR) signal. When IR is HIGH, a LOW-to-HIGH transition on the Shift In (SI) pin will load the data on the Dd-D4 inputs into the FIFO.
The IR output winythen go LOW , indicating that the data has been sampred. The HNGH -to-LOW transition of the SI signal initiates the L QW-to-HIGH transition of the IR signal, as welt-as the AF/E flag and the HF flag if the FIFO conditions watrant.'

## SHIFINGGATA OUT OF THE FIFO

Fhe a mailability of data at the outputs of the FIFO is indratted by the HIGH state of the Output Ready (OR) sighal. After the FIFO is reset, all data outputs (Q0-Q4) yill be in the LOW state. As long as the FIFO remains empty the OR signal will be LOW and all Shift Out (SO) pulses applied to it will be ignored. After data is shifted into the FIFO, the OR signal will go HIGH. The external control logic (designed by the user) should use the HIGH state of the OR signal to generate the SO pulse.

## AF/E AND HF FLAGS

Two flags, Almost Full/Almost Empty (AF/E) and Half Full (HF), describe how may words are stored in the FIFO, $\mathrm{AF} / \mathrm{E}$ is HIGH when there are eight or less, or 56 or more, words stored in the FIFO. Otherwise the AF/E flag is LOW. HF is HIGH where there are 32 or more words stored in the FIFO, otherwise the HF flag is LOW. Flag transitions occur relative to the falling edges of SI and SO.

| Status Fuas Definition Table:_』. |  |  |
| :---: | :---: | :---: |
| HF | AF/E | WORDS STORED |
| L | H | $0-8$ |
| L | L | $9-31$ |
| H | L | $32-55$ |
| H | H | $56-64$ |

SWITCHING CIAPACTERISTICS Ove Operating Range (ns except as noted) (Note B)

| InPuT TMMA REFERENCES |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L8C413- |  |  |  |  |  |  |  |  |  |
|  |  | 15 (MHz) |  | 20 (MHz) |  | 25 (MHz) |  | 35 (MHz) |  | 45 (MHz) |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| fo | Operating Frequency (in MHz) (Note 16) |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 |
| twHWL | Shift In High to Shitt In Low (Note 9) | 11 |  | 11 |  | 11 |  | 9 |  | 9 |  |
| twLWH | Shift In Low to Shift In High (Note 9) | 25 |  | 20 |  | 20 |  | 17 |  | 11 |  |
| tWLFH | Shift In Low to Input Ready High |  | 35 |  | 28 |  | 25 |  | 20 |  | 18 |
| tWHFL | Shift In High to Input Ready Low |  | 35 |  | 28 |  | 21 |  | 18 |  | 18 |
| twHDV | Shitt In High to Data Valid (Note 9) | 30 |  | 25 |  | 20 |  | 15 |  | 13 |  |
| tovwh | Data Valid to Shift In High (Note 9) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tWLAH | Shift In Low to AF/E High |  | 45 |  | 40 |  | 35 |  | 28 |  | 25 |
| tWLAL | Shitt In Low to AF/E Low |  | 45 |  | 40 | 1 | 35 |  | 28 |  | 25 |
| tWLHㅐ | Shift In Low to Half Flag High |  | 45 |  | 40 | I | 35 |  | 28 |  | 25 |



Input Tming (FIFO Contalns 31 Worgs)


## lnput Jiming (FIFO Contains 55 Words)



## SWITCHING CHARACTERISTICS Over Operating Range (ns except as noted) (Note 8)

## Output Timina References

| Symbol | Parameter | L8C413- |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 15 (MHz) |  | 20 (MHz) |  | 25 (MHz) |  | 35 (MHz) |  | 45 (MHz) |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| fo | Operating Frequency (in MHz) (Note 16) |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 |
| tRHRL | Shift Out High to Shift Out Low (Note 9) | 11 |  | 11 |  | 11 |  | 9 |  | 9 |  |
| tRLRH | Shift Out Low to Shift Out High | 25 |  | 24 |  | 24 |  | 17 |  | 11 |  |
| tRLEH | Shift Out Low to Output Ready High |  | 38 |  | 34 |  | 25 |  | 20 |  | 18 |
| tRHEL | Shift Out High to Output Ready Low |  | 35 |  | 28 |  | 19 |  | 18 |  | 18 |
| tRLQV | Shift Out Low to Output Valid (Next Word) |  | 25 |  | 25 |  | 20 |  | 20 |  | 17 |
| tRLQX | Shift Out Low to Output Change (Previous Word) (Note 9) | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  |
| tQVEH | Output Valid to Output Ready High (Note 9) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tRLAH | Shift Out Low to AF/E High |  | 45 |  | 40 |  | 35 |  | 28 |  | 25 |
| tRLAL | Shift Out Low to AF/E Low |  | 45 |  | 40 |  | 35 |  | 28 |  | 25 |
| tRLHL | Shift Out Low to Half Flag Low |  | 45 |  | -40 | 1 | 35 |  | 28 |  | 25 |



## Output Timino (FIFO Contains 56 Words)



HF
(HIGH)

SWITCHING CHARACTERISTICS Over Operating Range (ns except as noted) Note 8 )

| TMMAGREFRENCES |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L8C413- |  |  |  |  |  |  |  |  |  |
|  |  | 15 (MHz) |  | 20 (MHz) |  | 25 (MHz) |  | 35 (MHz) |  | 45 (MHz) |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| tMLMH | Master Reset Low to Master Reset High (Notes 9, 10) | 25 |  | 25 |  | 25 |  | 25 |  | 20 |  |
| tMLFH | Master Reset Low to Input Ready High |  | 35 |  | 35 |  | 35 |  | 28 |  | 25 |
| tMLEL | Master Reset Low to Output Ready Low |  | 35 |  | 35 |  | 35 |  | 28 |  | 25 |
| tMHWH | Master Reset High to Shift In High (Note 9) | 25 |  | 20 |  | 10 |  | 10 |  | 10 |  |
| tMLQ | Master Reset Low to Output Low or Zero |  | 35 |  | 30 |  | 25 |  | 20 |  | 20 |
| tMLHL | Master Reset Low to Half Flag Low |  | 48 |  | 45 |  | 40 |  | 28 |  | 25 |
| tMLAH | Master Reset Low to AF/E High |  | 48 |  | 45 |  | 40 |  | 28 |  | 25 |
| tOHQZ | Output Enable High to Output High Z (Notes 14, 15) |  | 25 |  | 20 |  | 15 |  | 12 |  | 12 |
| tolav | Output Enable Low to Output Valid (Notes 14, 15) |  | 30 |  | 25 |  | 20 |  | 15 |  | 12 |

Master Reset Tmino.


## Output Enable Timing



## Shirina Words in



## SWITCHING CHARACTERISTICS Over Operating Range (ns excepl as noted) (Note 8)

| Timina References: |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L8C413- |  |  |  |  |  |  |  |  |  |
|  |  | 15(MHz) |  | 20 (MHz) |  | 25 (MHz) |  | 35 (MHz) |  | 45 (MHz) |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| t ${ }_{\text {tr }}$ | Bubble Through Time |  | 65 |  | 55 |  | 40 |  | 28 |  | 16 |
| tEHEL | Output Ready High to Output Ready Low (Note 17) | 9 |  | 9 |  | 9 |  | 9 |  | 9 |  |
| tover | Output Valid to Output Ready High | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tFHFL | Input Ready High to Input Ready Low (Note 17) | 9 |  | 9 |  | 9 |  | 9 |  | 9 |  |
| tover | Data Valid to Input Ready High (Note 9) | 5 |  | 5 |  | 5 |  | 3 |  | 3 |  |
| tFHDV | Input Ready High to Data Valid (Note 9) | 30 |  |  |  | 20 |  | 15 |  | 13 |  |



## Shifing Words Out



## NOTES

1. Maximum Ratings indicatestress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V . A current in excess of 100 mA is required to reach -2 V .The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
4. Duration of the output short circuit should not exceed 30 seconds.
5. 'Typical' supply current values are not shown butmay be approximated. At a VCC of +5.0 V , an ambient temperature of $+25^{\circ} \mathrm{C}$ and with nominal manufacturing parameters, the operating supply currents will be approximately $3 / 4$ or less of the maximum values shown.
6. Tested with outputs open and dra in) puts changing at the specified read and wrtie cycle rate. The device is neither futior empty for the test.
7. These parameters are guaranted but not $100 \%$ tested.
8. Test conditions assume input transition times of 5 ns or less, reference levels of 1.5 V , output loading for specified IOL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
9. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, twlwh is specified as a minimum since the
external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. For example, twlyf is specified as a maximum since worst-case operation of any device always provides data within that time.
10. When cascading devices, the reset pulse width must be increased to equal tmlim + tmlel.
11. It is not recommended that Logic Devices and other vendor parts be cascaded together. The parts are designed to be pin-for-pin compatible but temperature and voltage compensation may vary from vendor to vendor. Logic Devices can only guarl antee the cascading of Logic Devices parts to other Logic Devices parts.
12. Tested with output open and minimum capacitance. $\overline{O E}$ is high
13. Icc of devices runnin athigh frequencies can be calculated nising the following equation:

## Commercial:

Icc $=70 \mathrm{~mA} \rightarrow(1.5 \mathrm{~mA} \times(\mathrm{f}-25 \mathrm{MHz})$
Military:
Ice $=80 \mathrm{~mA}+1.5 \mathrm{~mA} \times[\mathrm{f}-25 \mathrm{MHz}]$ )
11. At arty given temperature and voltage condition, output disable time is less than cutput eflable time for any given device.
15. Iransition is measured $\pm 200 \mathrm{mV}$ from strady state voltage with specified loading in Fig. 1b. This parameter issampled and not $100 \%$ tested.
16. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01 \mu \mathrm{~F}$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.

17. The user must be aware that there is no true minimum value for tEHEL and tFHFL. These pulses may be slight during high load under certain operating conditions and lot variations.


## $64 \times 8$ - and 9-bit FIFO with Flags + OE

## FEATURES

First-In/First Out (FIFO) using Dual-Port Memory

- Maximum Shift Rate - 45 MHz
- Asychronous and Simultaneous Read and Write
- Fully Expandable by both Word Depth and/or Bit Width
Fast Bubble-Through Time-16 ns
Cascadable by Word Depth at 25 MHz and 35 MHz
- Half Full and Almost Full/Empty Status Flags
$\square$ Plug Compatible withCypress CY7C408/409
$\square$ Package Styles Available:
- 28-pin Plastic DIP
- 28-pin CerDIP
- 28-pin Plastic SOIC
- 28 -pin Plastic LCC
- 28-pin Ceramic LCC

The L8C408 and L8C409 are dual-port First-In/First-Out (FIFO) memories organized as $64 \times 8$ (L8C408) and $64 \times 9$ (L8C409). In addition to the industry standard handshaking signals, Almost Full/Almost Empty (AF/E) and Half Full (HF) flags are provided. AF/E is HIGH when the FIFO is almost full or almost empty. Otherwise, $\mathrm{AF} / \mathrm{E}$ is LOW. HF is HIGH when the FIFO is half full, otherwise HF is LOW. The FIFO accepts data inputs (D0-D7, D8) under the control of Shift In (SI) signal when the Input Ready (IR) control signal is HIGH. The data is output in the same prder as it was stored on the dataœutpyt $>$ pins ( $\mathrm{Q} 0-\mathrm{Q} 7, \mathrm{Q} 8$ ) under the controf of the Shift Out (SO) inpet witen tho Output Ready (OR) Atgnalis HIGH. If the FIFO is full $(\widehat{R}=$ LQW $)$, pulses at the SI input are ignored. When the FIFO is emptor $=$ LOW), pulses at the SO input areignored.
Cascading the EFFO horizontally (widex word (9zze) or vertically or both can Be accomplished by use of the IR ana ORPins. Parallel expansion for
wider words is done by logically ANDing the IR and OR outputs respectively of individual FIFOs together. This ensures that all FIFOs are either ready to accept more data (IR = HIGH) or ready to output data ( $\mathrm{OR}=\mathrm{HIGH}$ ) and thus compensate for variations in propagation delay times between devices. Serial expansion for deeper is accomplished by connecting the data outputs of the FAEQ eldsest to the data source (oupstreamdevice) to the data inputs of the following (downstream) FIFO. The L8C408 and L8C409 are designed with completely asychronous read and write operations, allowing the FIFO to be used as data buffers between two digital systems of differing operating speeds. The 45 MHz data rate is ideal for high-speed communication and controller applications.
Latchup and static discharge protection is provided on-chip. The L8C408 and L8C409 can withstand an injection current of up to 200 mA on any pin without damage.



## Operatine Conditions to meit speaffed electrical and swiching intaras erigics

| Mode | Temperature Range | Supply Voltage（Vcc） |
| :--- | :---: | :---: |
| Active Operation，Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 10 \%$ |
| Active Operation，Military | $-55^{\circ} \mathrm{C}$ t $1 .+125^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 10 \%$ |


| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output High Voltage | $1 \mathrm{OH} E-4.0 \mathrm{~mA}, \mathrm{VCCE}=\mathrm{Min}$ ． | 2.4 |  |  | V |
| VOL | Output Low Voltage | $102=8 . Q ⿴ 囗 口 \sim N C C=$ Min． |  |  | 0.4 | V |
| VIH | Input High Voltage | $\cdots>$ | 2.0 |  | 6.0 | V |
| VIL | Input Low Voltage | Lnorea） | －3．0 |  | 0.8 | V |
| IIX | Input Leakage Current | GMND $\leq$ VIN $\leq$ Vcc（Note 3） | －10 |  | ＋10 | $\mu \mathrm{A}$ |
| los | Output Short Csurent | ¢ Vout＝GND，VCC＝Max．（Note 4） |  |  | －90 | mA |
| Ioz | Output Leakage ¢ ¢ryent | GND $\leq$ Vout $\leq \mathrm{Vcc}, \mathrm{Vcc}=5.5 \mathrm{~V}$ Output Disabled | －50 |  | ＋50 | $\mu \mathrm{A}$ |
| Icc | Vcc Current | $\mathrm{VcC}=$ Max．， $\mathrm{f}=25 \mathrm{MHz}$（Notes 5，6，12，13，18） |  |  | 90 | mA |
| Cin | Input Capacitance | Ambient Temp $=25^{\circ} \mathrm{C}, \mathrm{VcC}=4.5 \mathrm{~V}$ |  |  | 5 | pF |
| Cout | Output Capacitance | Test Frequency $=1 \mathrm{MHz}$（Note 7） |  |  | 7 | pF |

## OPERATING DESCRIPTION

## L8C408 and L8C409 ARCHITECTURE

The L8C408 and L8C409 FIFOs consists of an array of 64 words of 8 and 9 bits each（which are implemented using a dual port RAM cell），a write pointer，a read pointer，and the control logic necessary to generate the handshaking （SI／IR，SO／OR）signals as well as the Almost Full／Almost Empty（AF／E）and the Half Full（HF）flags．The hand－ shaking signals operate in a manner identical to those of the industry standard L8C401／402／403／404 FIFOs．

## DUAL PORT RAM

The dual port RAM architecture refers to the basic mem－ ory cell used in the RAM．The cell itself enables the read and write operations to be independent of each other， which is necessary to achieve truly asychronous operation of the inputs and outputs．A second benefit is that the time required to increment the read and write pointers is much less than the time that would be required for data to propagate through the memory，which would be the case if the memory were implemented using the conventional shift register architecture．

## BUBBLE－THROUGH AND FALL－THROUGH

The time required for data to propagate from the input to the output of an initially empty FIFO is defined as the $F 2$ Through time（tBT）．

The time required for an empty location to poppagate fren the output to the input of an initially full 1 FO is defing d as the Bubble－Through time（tBT）．

The maximum rate at which data ean be passed through the FIFO（called the throughput s limited by the fall－ through time when it is empty（ornearly empty）and by the bubble－through time 保en it is full（or near full）．

The conventional definitions of fall－through and bubble－ through do not apply to the L8 8408 and L8C409 FIFOs be－ cause the data is not physically propagated through memory．The read and write pointers are incremented instead of moving the data．However，the parameter is specified because it does represent the worst case propa－ gation delay for the control signals．That is，the time required to increment the write pointer and propagate a signal from the SI input to the OR output of an empty FIFO or the time required to increment the read pointer and propagate a signal from the SO input to the IR output of a full FIFO．

## RESETTING THE FIFO

Upon power up，the FIFO must be reset with a Master Reset（ $\overline{\mathrm{MR}}$ ）signal．This causes the device to enter the empty condition，which is signified by the OR signal being LOW at the same time that the IR signal is HIGH． In this condition，the data outputs（Q0－Q7，Q8）will be LOW．The AF／E flag will be HIGH and the HF flag will be LOW．

## SHIFTING DATA INTO THE FIFO

The availability of an empty location is indicated by the HIGH state of the Input Ready（IR）signal．When IR is HIGH，a LOW－to－HIGH trapsition on the Shift In（SI）pin will load the data on the Bd－D7，D8 inputs into the FIFO． The IR output wirytign go LOW，indicating that the data has been sampled．TheNHGH－to－LOW transition of the SI signal initiates the LOW－to－HIGH transition of the IR signal，as weltas the AF／E flag and the HF flag if the FIFO condition wartants．

## STIFTINGQATA OUT OF THE FIFO

The a a ailability of data at the outputs of the FIFO is indrcaty by the HIGH state of the Output Ready（OR） stghal．After the FIFO is reset，all data outputs Q0－Q7，Q8）will be in the LOW state．As long as the FIFO remains empty the OR signal will be LOW and all Shift Out（SO）pulses applied to it will be ignored．After data is shifted into the FIFO，the OR signal will go HIGH． The external control logic（designed by the user）should use the HIGH state of the OR signal to generate the SO pulse．

## AF／E AND HF FLAGS

Two flags，Almost Full／Almost Empty（AF／E）and Half Full（HF），describe how may words are stored in the FIFO， AF／E is HIGH when there are eight or less，or 56 or more， words stored in the FIFO．Otherwise the AF／E flag is LOW．HF is HIGH where there are 32 or more words stored in the FIFO，otherwise the HF flag is LOW．Flag transitions occur relative to the falling edges of SI and SO．

| Status Fiag Defintion Table：』』． |  |  |
| :---: | :---: | :---: |
| HF | AF／E | WORDS STORED |
| L | H | $0-8$ |
| L | L | $9-31$ |
| H | L | $32-55$ |
| H | H | $56-64$ |

## SWITCHING CHARACTERISTICS Over Operating Range (ns excepl as noted) (Note 8)

| INPUTTIMINGREFERENCES |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L8C408/409- |  |  |  |  |  |  |  |  |  |
|  |  | 15 (MHz) |  | 20 (MHz) |  | $25(\mathrm{MHz})$ |  | 35 (MHz) |  | 45 (MHz) |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| fo | Operating Frequency (in MHz) (Note 16) |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 |
| tWHWL | Shift In High to Shift In Low (Note 9) | 11 |  | 11 |  | 11 |  | 9 |  | 9 |  |
| tWLWH | Shift In Low to Shift In High (Note 9) | 25 |  | 20 |  | 20 |  | 17 |  | 11 |  |
| tWLFH | Shift In Low to Input Ready High |  | 35 |  | 28 |  | 25 |  | 20 |  | 18 |
| tWHFL | Shift In High to Input Ready Low |  | 35 |  | 28 |  | 21 |  | 18 |  | 18 |
| tWHDV | Shift In High to Data Valid (Note 9) | 30 |  | 25 |  | 20 |  | 15 |  | 13 |  |
| tDVWH | Data Valid to Shift ln High (Note 9) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tWLAH | Shift In Low to AF/E High |  | 45 |  | 40 |  | 35 |  | 28 |  | 25 |
| tWLAL | Shift In Low to AF/E Low |  | 45 |  | 40 | 1 | 35 |  | 28 |  | 25 |
| tWLHH | Shift In Low to Half Flag High |  | 45 |  | 40 | 1 | 35 |  | 28 |  | 25 |



## Invut Tmino (FIFO Contains 31 Worbs)



## Input Timing (FIFO Contains 55 Words)



SWITCHING CHARACTERISTICS Over Operaing Rango (ns excepl as noted) (Note B)

## Output Timino References

| Symbol | Parameter | L8C408/409- |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 15 (MHz) |  | 20 (MHz) |  | 25 (MHz) |  | 35 (MHz) |  | 45 (MHz) |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| fo | Operating Frequency (in MHz) (Note 16) |  | 15 |  | 20 |  | 25 |  | 35 |  | 45 |
| tRHRL | Shift Out High to Shift Out Low (Note 9) | 11 |  | 11 |  | 11 |  | 9 |  | 9 |  |
| tRLRH | Shift Out Low to Shift Out High | 25 |  | 24 |  | 24 |  | 17 |  | 11 |  |
| tRLEH | Shift Out Low to Output Ready High |  | 38 |  | 34 |  | 25 |  | 20 |  | 18 |
| tRHEL | Shift Out High to Output Ready Low |  | 35 |  | 28 |  | 19 |  | 18 |  | 18 |
| tRLQV | Shift Out Low to Output Valid (Next Word) |  | 25 |  | 25 |  | 20 |  | 20 |  | 17 |
| tRLQX | Shift Out Low to Output Change (Previous Word) (Note 9) | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  |
| TQVEH | Output Valid to Output Ready High (Note 9) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tRLAH | Shift Out Low to AF/E High |  | 45 |  | 40 |  | 35 |  | 28 |  | 25 |
| trLaL | Shitt Out Low to AF/E Low |  | 45 |  | 40 | - | 35 |  | 28 |  | 25 |
| trLHL | Shift Out Low to Half Flag Low |  | 45 |  | ${ }^{40}$ | ग | 35 |  | 28 |  | 25 |



## Output Timine (FIFO Contains 32 WQrids)



## Output Tming (FIFO Contains 56 Wonds)



## SWITCHING CHARACTERISTICS Over Operating hango (ns except as noted) (Note 8)

| TIMUNG REFERENCES |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L8C408/409- |  |  |  |  |  |  |  |  |  |
|  |  | 151 | MHz) | 20 (MHz) |  | 25 (MHz) |  | 35 (MHz) |  | 45 (MHz) |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| tMLMH | Master Reset Low to Master Reset High (Notes 9, 10) | 25 |  | 25 |  | 25 |  | 25 |  | 20 |  |
| tMLFH | Master Reset Low to Input Ready High |  | 35 |  | 35 |  | 35 |  | 28 |  | 25 |
| tMLEL | Master Reset Low to Output Ready Low |  | 35 |  | 35 |  | 35 |  | 28 |  | 25 |
| tMHWH | Master Reset High to Shift In High (Note 9) | 25 |  | 20 |  | 10 |  | 10 |  | 10 |  |
| tMLQL | Master Reset Low to Output Low or Zero |  | 35 |  | 30 |  | 25 |  | 20 |  | 20 |
| tMLHL | Master Reset Low to Half Flag Low |  | 48 |  | 45 |  | 40 |  | 28 |  | 25 |
| TMLAH | Master Reset Low to AF/E High |  | 48 |  | 45 |  | 40 |  | 28 |  | 25 |
| tOHOZ | Output Enable High to Output High Z (Notes 14, 15) |  | 25 |  | 20 |  | 15 |  | 12 |  | 12 |
| tolav | Output Enable Low to Output Valid (Notes 14, 15) |  | 30 |  | 25 |  | 20 |  | 15 |  | 12 |

Master Reset TIMing


## Output Enable timing



## Shiring Words in



## SWITCHING CHARACTERISTICS Over Operating Range (ns except as noted) (Note 8)

| TIMING REFERENCES |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L8C408/409- |  |  |  |  |  |  |  |  |  |
|  |  | 15 (MHz) |  | 20 (MHz) |  | 25 (MHz) |  | 35 (MHz) |  | 45 (MHz) |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| tBT | Bubble Through Time |  | 65 |  | 55 |  | 40 |  | 28 |  | 16 |
| tEHEL | Output Ready High to Output Ready Low (Note 17) | 9 |  | 9 |  | 9 |  | 9 |  | 9 |  |
| tover | Output Valid to Output Ready High | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tFHFL | Input Ready High to Input Ready Low (Note 17) | 9 |  | 9 |  | 9 |  | 9 |  | 9 |  |
| tDVFH | Data Valid to Input Ready High (Note 9) | 5 |  | 5 |  | 5 |  | 3 |  | 3 |  |
| tFHDV | Input Ready High to Data Valid (Note 9) | 30 |  | 25 | $) 5$ | 20 |  | 15 |  | 13 |  |



## Bubble Through, Data Qut to Data hu (cascadeable)



## Shifing Words Out



## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V . A current in excess of 100 mA is required to reach -2 V . The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
4. Duration of the output short circuit should not exceed 30 seconds.
5. 'Typical' supply current values are not shown but may be approximated. At a VCC of +5.0 V , an ambient temperature of $+25^{\circ} \mathrm{C}$ and with nominal manufacturing parameters, the operating supply currents will be approximately $3 / 4$ or less of the maximum values shown.
6. Tested with outputs open and data in puts changing at the specified read and wrtie cycle rate. The device is neither fukior empty for the test.
7. These parameters are guaranteed but not $100 \%$ tested.
8. Test conditions assume input transition times of 5 ns orless, reference levels of 1.5 V , output loading for specified IOL and IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
9. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, twlwh is specified as a minimum since the
external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. For example, twleh is specified as a maximum since worst-case operation of any device always provides data within that time.
10. When cascading devices, the reset pulse width must be increased to equal tmlmh + tmlel.
11. It is not recommended that Logic Devices and other vendor parts be cascaded together. The parts are designed to be pin-for-pin compatible but temperature and voltage compensation may vary from vendor to vendor. Logic Devices can only guarf antee the cascading of Logic Devices pares to other Logic Devices parts.
12. Tested with output open and mini-mum capacitance. OE is high on the L8C408.
13. Icc of devices runing at high frequencies can be calculated using the following equation:
Commercial.
Icc $=90 \mathrm{MA}+25 \mathrm{md} \times[\mathrm{f}-25 \mathrm{MHz}])$
Military:
14. At an 人given temperature and voltage conditighy, output disable time is less than outery enable time for any given device.
5) Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Fig. 1b. This parameter issampled and not $100 \%$ tested.
16. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01 \mu \mathrm{~F}$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.


FIGURE 2.

17. The user must be aware that there is no true minimum value for tehel and trafl. These pulses may be slight during high load under certain operating conditions and lot variations.
18. Both power and ground pins must be hooked up externally. The pads are not connected together on the die or package. If only one is connected, the device will not work! Pins 9 and 22 are the I/O GND and internal ground respectively.
ORDERING INFORMATION

| ORDERING INFORMATION |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 28-pin <br> (0.3" wide) |  |  | 28-pin |  |
| $\begin{aligned} & \text { Speed } \\ & (\mathrm{MHz}) \end{aligned}$ | Plastic DIP (P10) | Plastic DIP (P9) | $\begin{aligned} & \text { CerDIP } \\ & \text { (C6) } \end{aligned}$ | Plastic Leaded Chip Carrier (J4) | Ceramic Leadles Chip Carrier (K1) |
|  | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ - Commercial Scbeening._. |  |  |  |  |
| 15 MHz 20 MHz 25 MHz 35 MHz 45 MHz | $\begin{array}{l\|l} \hline & \\ \text { L8C408PC } & {\left[\begin{array}{l} 15 \\ 20 \\ 20 \\ \text { L8 } \\ \text { L8 } 409 P C \end{array}\right.} \\ & 35 \\ 45 \end{array}$ |  |  |  |  |
|  |  |  |  |  |  |
| $\begin{aligned} & 15 \mathrm{MHz} \\ & 20 \mathrm{MHz} \\ & 25 \mathrm{MHz} \\ & 35 \mathrm{MHz} \\ & 45 \mathrm{MHz} \end{aligned}$ |  |  |  |  | $\begin{gathered} \text { L8C408KM } \\ \text { or } \\ \text { L8C409KM } \end{gathered} \begin{array}{r} 15 \\ -20 \\ -25 \\ 35 \end{array}$ |
|  |  |  |  |  |  |
| $\begin{aligned} & 15 \mathrm{MHz} \\ & 20 \mathrm{MHz} \\ & 25 \mathrm{MHz} \\ & 35 \mathrm{MHz} \\ & 45 \mathrm{MHz} \end{aligned}$ |  |  | $\begin{array}{r} \text { 8C408CME }-\begin{array}{l} 15 \\ \text { or } \\ -20 \\ \text { L8C409CME } \\ -25 \end{array} \end{array}$ |  |  |
|  |  |  |  |  |  |
| 15 MHz 20 MHz 25 MHz 35 MHz 45 MHz |  |  |  |  |  |

## Ordering Information

## Memory Products

FIFO Memory Products

Memory Modules

Logic Products
Peripheral Products
Quality and Reliability
Technology and Design Features
Packaging
Application Notes
Technical Articles
Sales Offices

## Contents

Product Selection Guide ..... 4-3
Competitive Cross Reference ..... 4-3
Memory Modules
LMM456 $\quad 256 \mathrm{~K}$ Static RAM Module ( $64 \mathrm{~K} \times 4$-bit) ..... 4-5
LMM624 1 Megabit Static RAM Module ( $256 \mathrm{~K} \times 4$-bit, $128 \mathrm{~K} \times 8$-bit, $64 \mathrm{~K} \times 16$-bit) ..... 4-11
LMM824 1 Megabit Static RAM Module, Monolithic Pinout + OE ( $128 \mathrm{~K} \times 8$-bit) ..... 4-17
LMM4016 4 Megabit Static RAM Module ( $256 \mathrm{~K} \times 64$-bit) ..... 4-23

DEVICES INCORPORATED

## Product Selection Guide

## Staic RAMMemory Modules. Product Selection



## Static RAM Memory Modules $\underset{\text { Piodici Cross Reference }}{ }$

| Competitor | LOGIC DEVICES PART NUMBER |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \text { LMM456 } \\ (256 \mathrm{~K}) \end{gathered}$ | LMM624 <br> (1 Megabit) | LMM824 (1 Megabit) | LMM4016 <br> (4 Megabit) |  |  |
| IDT <br> Cypress | IDT7MP456 NA | $\begin{aligned} & \text { IDT7M624S } \\ & \text { 1621HD } \end{aligned}$ | $\begin{aligned} & \text { IDT8M824S } \\ & \text { 1421HD } \end{aligned}$ | $\begin{aligned} & \text { IDT7M4016 } \\ & \text { 1641HD } \end{aligned}$ |  |  |

(1) See Section 1 - Ordering Information for assistance in constructing a valid part number.
(2) See Section 10 - Packaging for package dimension.

## 256K (64K x 4-bit) Static RAM Module

## LMM456

## FEATURES

- $256 \mathrm{~K}(64 \mathrm{~K} \times 4$-bit) Static RAM Module
$\square$ Advanced CMOS Technology
$\square$ High Speed - to 15 ns worst-case
$\square$ Low Power Operation
Active: 900 mW
Standby: 30 mW typical
$\square$ Single 5 V ( $\pm 10 \%$ ) Power Supply
- TTL-Compatible Inputs and Outputs
$\square$ Plug Compatible with IDT7MP456
- Package Styles Available:
- 28-pin SIP Module


## DESCRIPTION

The LMM456 is a 256 K high speed CMOS static RAM module organized as $64 \mathrm{~K} \times 4$-bits. This module is constructed using four L7C187 $64 \mathrm{~K} \times 1$ static RAMs in plastic surface mount packages assembled on an epoxy laminate SIP substrate. Memory locations are specified on Address pin A0 through A15. Writing to the memory module is accomplished when the active-low Chip Enable (CE) and Write Enable (WE) inputs are both low. Either signal may be used to terminate the Write operation.

Reading from a designated location is accomplished by presenting an address and then taking $\overline{\mathrm{CE}}$ low while
$\overline{\mathrm{WE}}$ remains high. The data in the addressed memory location will then appear on the Data In/Data Out pins. The input/output pins stay in a high impedance state when $\overline{\mathrm{CE}}$ is high or $\overline{\mathrm{WE}}$ is low.

The LMM456 provides asynchronous (unclocked) operation with matching access and cycle times. All inputs and outputs are TTL compatible and operate from a single 5 V power supply.
Latchup and static discharge protection are provided on-chip. The LMM456 can withstand an injection current of up to 200 mA on any pin without damage.

## LMM456 Block Diagram



Maximum fatinas Above which useful lif may be impaired (Notes 1,2)


## Operating Conditions To meet specified electical and swiching characteristics

| Mode | Temperature Range (Ambient) | Supply Voltage (Vcc) |
| :---: | :---: | :---: |
| Active Operation, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5.0 \mathrm{~V} \pm 10 \%$ |

## Electrical. Characteristics Over Operating Conditions

| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output High Voltage | $\mathrm{IOH}=-4.0 \mathrm{~mA}, \mathrm{VCc}=4.5 \mathrm{~V}$ | 2.4 |  |  | V |
| VoL | Output Low Voltage | $\mathrm{IOL}=8.0 \mathrm{~mA}, \mathrm{Vcc}=4.5 \mathrm{~V}$ |  |  | 0.4 | V |
| VIH | Input High Voltage |  | 2.2 |  | 6.0 | V |
| VIL | Input Low Voltage | (Note 3) | -0.5 |  | 0.8 | V |
| IIX | Input Leakage Current | $\mathrm{Vcc}=5.5 \mathrm{~V}, \mathrm{VIN}=\mathrm{GND}$ to Vcc |  |  | 15 | $\mu \mathrm{A}$ |
| loz | Output Leakage Current | $\mathrm{Vcc}=5.5 \mathrm{~V}, \overline{\mathrm{CE}}=\mathrm{VIH}, \mathrm{Vout}=\mathrm{GND}$ to Vcc |  |  | 15 | $\mu \mathrm{A}$ |
| IcC2 | Vcc Current, TTL Inactive | (Note 7) |  | 60 | 170 | mA |
| Icc3 | Vcc Current, CMOS Standby | (Note 8) |  | 0.4 | 2.0 | mA |
| CIN | Input Capacitance | Amb. Temp. $=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}, \mathrm{VIN}=0.0 \mathrm{~V}$ |  |  | 35 | pF |
| Cout | Output Capacitance | Amb. Temp. $=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}, \mathrm{VOUT}=0.0 \mathrm{~V}$ |  |  | 40 | pF |


| Symbol | Parameter | Test Condilion | LMM456- |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 45 | 35 | 25 | 20 | 15 | Unit |
| Icc1 | Vcc Current, Active | (Note 5, 6) | 220 | 300 | 400 | 500 | 640 | mA |

## SWITCHING CHARACTERISTICS over Operating Range (ns)

Read Cycle, (Notes 11, 12, 22, 23, 24)

| Symbol | Parameter | LMM456- |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 45 |  | 35 |  | 25 |  | 20 |  | 15 |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| tRVAV | Read Cycle Time | 45 |  | 35 |  | 25 |  | 20 |  | 15 |  |
| tavav | Address Valid to Output Valid (13, 14) |  | 45 |  | 35 |  | 25 |  | 20 |  | 15 |
| taxax | Address Change to Output Hold | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  |
| tclav | Chip Enable Low to Output Valid ( 13,15 ) |  | 45 |  | 35 |  | 25 |  | 20 |  | 15 |
| tclaz | Chip Enable Low to Output in Low $\mathbf{Z}(20,21)$ | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  |
| tCHQZ | Chip Enable to Output in $\operatorname{High} \mathbf{Z}(20,21)$ |  | 35 |  | 30 |  | 20 |  | 15 |  | 10 |
| tPU | Chip Enable Low to Power Up (10, 19) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| tPD | Power Up to Power Down (10, 19) |  | 45 |  | 35 |  | 25 |  | 20 |  | 20 |

Read Crcle - Adohess Controlled No. 1/ (Notes 13, 14)


Read Crcie - Adobess Controlleo No, 2. (Notes 13, 15)


## Read Crcle CE Contholled. (Notes 13, 15)



## SWITCHING CHARACTERISTICS Over Operating Aange (ns)

| Whit Crate, (Notes, 11, 12,22, 23,24) |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | LMM456- |  |  |  |  |  |  |  |  |  |
|  |  | 45 |  | 35 |  | 25 |  | 20 |  | 15 |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |
| twval | Write Cycle Time | 45 |  | 35 |  | 25 |  | 20 |  | 15 |  |
| tclew | Chip Enable Low to End of Write Cycle | 40 |  | 30 |  | 25 |  | 25 |  | 15 |  |
| tAVBW | Address Valid to Beginning of Write Cycle | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  |
| tavew | Address Valid to End of Write Cycle | 40 |  | 30 |  | 25 |  | 25 |  | 15 |  |
| tEWAX | End of Write Cycle to Address Change | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |
| twLEW | Write Enable Low to End of Write Cycle | 35 |  | 25 |  | 20 |  | 20 |  | 15 |  |
| tDVEW | Data to End of Write Cycle | 25 |  | 20 |  | 15 |  | 15 |  | 10 |  |
| tEWDH | End of Write Cycle to Data Hold | 5 |  | 5 |  | 5 |  | 5 |  | 5 |  |
| twhaz | Write Enable High to Output in High Z (20, 21) |  | 30 |  | 25 |  | 20 |  | 20 |  | 15 |
| twLQA | Write Enable Low to Output Active (20, 21) | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  |

## Waite Crile:WE Controlled, Notes 16, 17, 18, 19)


(1) During this period, $I / O$ pins are in the output state, and input signals must not be applied.

## White Cycie CE Contbolled (Notes $16,17,18,19$ )



## NOTES

1. Maximum Ratings indicatestress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at-0.6 V . A current in excess of 100 mA is required to reach -2 V . The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
4. Duration of the output short circuit should not exceed 30 seconds.
5. 'Typical' supply current values are not shown but may be approximated. At a VCC of +5.0 V , an ambient temperature of $+25^{\circ} \mathrm{C}$ and with nominal manufacturing parameters, the operating supply currents will be approximately $3 / 4$ or less of the maximum values shown.
6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $\overline{\mathrm{CE}} \leq$ VIL, $\overline{\mathrm{WE}} \leq$ VIL.
7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{\mathrm{CE}} \geq$ VIH.
8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., $\overline{C E}=$ VCC. Input levels are within 0.5 V of VCC or ground.
9. Data retention operation requires that VCC never drop below 2.0 V . $\overline{\mathrm{CE}}$ must be $\geq$ VCC -0.3 V . For all other inputs VIN $\geq \mathrm{VCC}-0.3 \mathrm{~V}$ or VIN $\leq 0.3 \mathrm{~V}$ is required to ensure full powerdown.
10. These parameters are guaranteed but not $100 \%$ tested.
11. Test conditions assume input transition times of less than 3 ns , reference levels of 1.5 V , output loading for specified IOL and

IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tavew is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
13. $\overline{\mathrm{WE}}$ is high for the read cycle.
14. The chip is continuously selected ( $\overline{C E}$ low).
15. All address lines are valid prior-to or coincident-with the $\overline{\mathrm{CE}}$ transition to low.
16. The internal write cycle of the memory is defined by the overlap of CE low and WE low. Both signals must be low to initiate a write. Either signal can terminate a write by going high. The address, data, and control input setup and hold times should be referenced to the signal that falls last or rises first.
17. If $\overline{W E}$ goes low before or concurrent with $\overline{\mathrm{CE}}$ going low, the output remains in a high impedance state.
18. If $\overline{C E}$ goes high before or concurrent with WE going high, the output remains in a high impedance state.
19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
a. Falling edge of $\overline{\mathrm{CE}}$.
b. Falling edge of $\overline{W E}(\overline{\mathrm{CE}}$ active).
c. Transition on anyaddress line ( $\overline{\mathrm{CE}}$ active).
d. Transition on any data line ( $\overline{C E}$ and WE active).

The device automatically powers down from ICC2 to ICC1 after tpD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.
20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
21. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not $100 \%$ tested.
22. All address timings are referenced from the last valid address line to the first transitioning address line.
23. $\overline{\mathrm{CE}}$ or WE must be high during address transitions.
24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01 \mu \mathrm{~F}$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be


## Figure 1b.



## Figure 2




## 1 Megabit (64K x 16-bit) Static RAM Module <br> LMM624

## FEATURES

- 1Megabit ( $64 \mathrm{~K} \times 16$-bit) Static RAM Module
U Utilizes 16 L7C187 $64 \mathrm{~K} \times 1$ Static RAMs
Advanced CMOS Technology
- High Speed, Low Power Consumption
- TTL Compatible Inputs and Outputs
- Plug Compatible with IDT7M624S

Package Styles Available:

- 40-pin DIP Module


## DESCRIPTION

The LMM624 is a 1 megabit high performance static RAM module organized as $64 \mathrm{~K} \times 16$ bits. The module is constructed using 16 L7C187, $64 \mathrm{~K} \times 1$ static RAMs in plastic surface mount packages assembled on an epoxy laminate DIP substrate. Four separate Chip Enable (CE) pins are available (one for each group of four RAMs). This allows the user to configure the memory as either $256 \mathrm{~K} \times 4,128 \mathrm{~K} \times 8$, or $64 \mathrm{~K} \times 16$ organization.
Memory locations are specified on Address pins A0 through A15. Writing to the memory module is
accomplished when the Chip Enable ( $\overline{\mathrm{CE} X x}$ ) and the Write Enable (WE) inputs are both low. Reading from a designated location is accomplished by taking $\overline{\mathrm{CEXx}}$ low, while $\overline{\mathrm{WE}}$ remains high. The data in the addressed memory location will appear on the Data pins. The Data Out is in the high impedance state when $\overline{\operatorname{GE} X X}$ is high, or $\overline{W E}$ is low. Latchurg and static discharge protectionrare provided on-chip. The LMM624 can withstand an injection gurrent of up to 200 mA on any pin without damage.

LMM624 Block Diagram


| Truth Table |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| MODE | CE | WE | OUTPUT | POWER |
| Standby | H | X | High Z | Standby |
| Read | L | H | DATAout | Active |
| Write | L | L | High Z | Active |



## Electrical Chamacteristics Over Operating Conditorise

| Symbol | Parameter | Test Condiran | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | Output High Voltage | $1 \mathrm{OH}=-4.0 \mathrm{~mA}, \mathrm{vgc}^{\text {c }}=4.5 \mathrm{~V}$ (Note 11) | 2.4 |  |  | V |
| VOL | Output Low Voltage | $18 \mathrm{~L}=8.0 \mathrm{~mA}, ~ V C C=4.5 \mathrm{~V}$ (Note 11) |  |  | 0.4 | V |
|  |  | 10LF 70.0 ToA, Vcc $=4.5 \mathrm{~V}$ (Note 11) |  |  | 0.5 | V |
| VIH | Input High Voltage | 070 | 2.2 |  | 6.0 | V |
| VIL | Input Low Voltage | (note 3) | -0.5 |  | 0.8 | V |
| IIX | Input Leakage Current | $\mathrm{VCc}=5.5 \mathrm{~V}, \mathrm{VIN}=\mathrm{GND}$ to Vcc |  |  | 20 | $\mu \mathrm{A}$ |
| IOZ | Output Leakage Curjent $D$ | $\mathrm{Vcc}=5.5 \mathrm{~V}, \overline{\mathrm{CExX}}=\mathrm{VIH}, \mathrm{VOUT}=\mathrm{GND}$ to Vcc |  |  | 20 | $\mu \mathrm{A}$ |
| ICC2 | Vcc Current, TTL M active | (Note 7) |  | 240 | 480 | mA |
| ICC3 | Vcc Current, CMOS'8tandby | (Note 8) |  | 2 | 16 | mA |
| CIN | Input Capacitance | Amb. Temp. $=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}, \mathrm{V}$ IN $=0.0 \mathrm{~V}$ |  |  | 130 | pF |
| Cout | Output Capacitance | Amb. Temp. $=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$, Vout $=0.0 \mathrm{~V}$ |  |  | 35 | pF |


| Symbol | Parameter | Test Condition | LMM624- |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 45 | 35 | 25 | 20 | Unit |
| ICC1(16) | Vcc Current, Active (x16) | (Notes 5, 6) | 880 | 1200 | 1600 | 2000 | mA |
| $\operatorname{ICC1}(8)$ | Vcc Current, Active (x8) | (Notes 5, 6) | 680 | 840 | 1040 | 1240 | mA |
| Icc1(4) | Vcc Current, Active (x4) | (Notes 5, 6) | 580 | 660 | 760 | 860 | mA |

## SWITCHING CHARACTERISTICS Over Operating Range (ns)




SWITCHING CHARACTERISTICS over Operating Range (ns)
Whits Crcif (Notes 11, 12. 22. 23. 24)

| Symbol | Parameter | LMM624S- |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 45 |  | 35 |  | 25 |  | 20 |  |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max |
| twvav | Write Cycle Time | 45 |  | 35 |  | 25 |  | 20 |  |
| tclew | Chip Enable Low to End of Write Cycle | 40 |  | 30 |  | 25 |  | 15 |  |
| taVBW | Address Setup Time | 5 |  | 5 |  | 5 |  | 0 |  |
| tavew | Address Valid to End of Write Cycle | 40 |  | 30 |  | 25 |  | 15 |  |
| tewax | End of Write Cycle to Address Change | 0 |  | 0 |  | 0 |  | 0 |  |
| twLEW | Write Enable Low to End of Write Cycle | 35 |  | 25 |  | 20 |  | 15 |  |
| tDVEW | Data to End of Write Cycle | 25 |  | 20 |  | 15 |  | 10 |  |
| tEWDH | End of Write Cycle to Data Hold | 5 | 1 | 5 |  | 5 |  | 5 |  |
| twhaz | Write Enable High to Output in High Z (20, 21) |  | 30 |  | 25 |  | 20 |  | 15 |
| twLQA | Write Enable Low to Output Active (20, 21) | 0 |  | 0 |  | 0 |  | 0 |  |

Whit Crcie_, WE Contmolled (Notes 16, 17, 18, 19)

(1) During this period, $1 / O$ pins are in the ourfunstate, and hout signals must not be applied.

Write Cycle CE Comjrguler (Notes 16, 17, 18, 19)


## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at -0.6 V . A current in excess of 100 mA is required to reach -2 V . The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
4. Duration of the output short circuit should not exceed 30 seconds.
5. 'Typical' supply current values are not shown but may be approximated. At a VCC of +5.0 V , an ambient temperature of $+25^{\circ} \mathrm{C}$ and with nominal manufacturing parameters, the operating supply currents will be approximately $3 / 4$ or less of the maximum values shown.
6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for wrining i.e., $\overline{\mathrm{CE}} \leq$ VIL, $\overline{\text { WE }} \leq$ VIL.
7. Tested with outputs open and alhaddress and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $\overline{\mathrm{CE}} \geq \mathrm{VIH}$.
8. Tested with outputs open and alladdress and data inputs stable. The device is continuously disabled, i.e., $\overline{C E}=$ VCC. Input levels are within 0.5 V of VCC or ground.
9. Data retention operation requires that VCC never drop below 2.0 V . CE must be $\geq \mathrm{VCC}-0.3 \mathrm{~V}$. For all other inputs VIN $\geq$ VCC -0.3 V or VIN $\leq 0.3 \mathrm{~V}$ is required to ensure full powerdown.
10. These parameters are guaranteed but not 100\% tested.
11. Test conditions assume input transition times of less than 5 ns , reference levels of 1.5 V , output loading for specified IOL and

IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tavew is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
13. $\overline{\mathrm{WE}}$ is high for the read cycle.
14. The chip is continuously selected ( $\overline{\mathrm{CE}}$ low).
15. All address lines are valid prior-to on coincident-with the CE transition tolew. 16. The internal write cycle of the memory is defined by the overlap of CEDaw and XE low. Both signals must be low to initnate a write. Either signal can te minatea witite by going high. The address, data and control input setup and hod timesshould be referenced to the signal thatials last or rises first.
17. If WE goes tow before or concurrent with CE going how the dutput remains in a high impedancestats.
18. Of CE goes high before or concurrent silt WEgoinghigh, the output remains in a high impedance state.
19 Porferup from ICC2 to ICC1 occurs as a resuly f any of the following conditions:
a. Falling edge of $\overline{C E}$.
b. Falling edge of $\bar{W} E(\overline{C E}$ active).
c. Transition on any addressline ( $\overline{\mathrm{CE}}$ active).
d. Transition on any data line ( $\overline{\mathrm{CE}}$ and $\overline{\mathrm{WE}}$ active).
The device automatically powers down from ICC2 to ICC1 after trD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.
20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
21. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not $100 \%$ tested.
22. All address timings are referenced from the last valid address line to the first transitioning address line.
23. CE or WE must be high during address transitions.
24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01 \mu \mathrm{~F}$ high ffequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be

Figune la.


Ficure 1b.


## Figure 2.




## 1 Megabit (128K x 8-bit) Static RAM Module <br> LMM824

## FEATURES

- 1024 K ( $128 \mathrm{~K} \times 8$-bit) Static RAM Module
Advanced CMOS Technology
- High Speed - to 25 ns worst-case
- Low Power Operation

Active: 550 mW
Standby: 20 mW typical
Single $5 \mathrm{~V}( \pm 10 \%)$ Power Supply
Data Retention at 2 V for Battery Backup Operation
TTL Compatible Inputs and Outputs

- Plug Compatible with IDT8M824S
- Package Styles Available:
- 32-pin DIP Module


## LMM824 Block Diagram

## DESCRIPTION

The LMM824 is a 1 Megabit high performance static RAM module organized as $128 \mathrm{~K} \times 8$ bits. The module is constructed using four L7C199 32K $\times 8$ static RAMs in plastic surface mount packages assembled on an epoxy laminate DIP substrate. A decoder intreprets the higher order addresses, A15 and A16, and selects one of the four static RAMS.
Memory locations are specified on Address pins A0 through A16.
Writing to the memory module is accomplished when the active-low Chip Enable ( $\overline{\mathrm{CE}}$ ) and the Write Enable ( $\overline{\mathrm{WE}}$ ) inputs are both lorr Either of these signals maybe used to terminate the Write operation Reeding from a designated logationts accomplished by presenting an address then takin CE and Output

Enable ( $\overline{\mathrm{OE}}$ ) low, while $\overline{\mathrm{WE}}$ remains high. The data in the addressed memory location will then appear on the Data In/Data Out pins. The input/output pins stay in a high impedance state unless the module is selected, the outputs are enabled, and $\overline{W E}$ is high.

The LMM824 provides asychronous (unclocked) operation with matching access and cycle times. All inputs and outputs are TTL compatible and operate from a single 5 V power supply

Catchup and static discharge protection are provided on-chip. The LMM824 can withstand an injection current of up to 200 mA on any pin without damage.


| Truth Table |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MODE | CE | OE | WE | OUTPUT | POWER |
| Standby | H | X | X | High Z | Standby |
| Read | L | L | H | DATAout | Active |
| Read | L | H | H | High Z | Active |
| Write | L | X | L | DATAIN | Active |


| Maximum Ratings <br> Above which useful life may be impaired (Notes 1.2) |  |
| :---: | :---: |
|  |  |
| Storage temperature .................................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
|  |  |
| Temperature under bias ................................. $-10^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| Vcc supply voltage with respertiogreund ........ -0.5 V to +7.0 V |  |
| DC output current.......... ....................................... 50 mA |  |
| Latchup current $\qquad$ $>200 \mathrm{~mA}$ |  |

## Maximum Ratings

Above which useful ilie may be impaired (Notes 1.2)
Storage temperature ....................................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Operating ambient temperature .... ........................ $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Temperature under bias ..................................... $-10^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Vcc supply voltage with respestogend ........ -0.5 V to +7.0 V
DC output current
200 mA



| Symbol | Parameter | LMM824- |  |  |  |  |  |
| :--- | :--- | :--- | ---: | :---: | :---: | :---: | :---: |
|  | Test Condition | 45 | 35 | 25 |  | Unit |  |
| IcC1 | Vcc Current, Active | (Note 5, 6) | 205 | 230 | 270 |  | mA |

## SWITCHING CHARACTERISTICS Over Operating Range (ns)

## Read Cycle (Notes 11, 12, 22, 23, 24)



## Read Cycle - Address Controlled No. 1 (Notes 13, 14)



Read Cycle $\rightarrow$ CE Controlled. (Notes 13, 15)


## SWITCHING CHARACTERISTICS Over Operating Aange (ns)

| WRIE CYCLE (Notes 11, 12, 22, 23, 24) |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | LMM824- |  |  |  |  |  |  |  |
|  |  | 45 |  | 35 |  | 25 |  | Min ${ }^{\text {Max }}$ |  |
|  |  | Min | Max | Min | Max | Min | Max |  |  |
| twvav | Write Cycle Time | 45 |  | 35 |  | 25 |  |  |  |
| tClew | Chip Enable Low to End of Write Cycle | 40 |  | 30 |  | 20 |  |  |  |
| tavbw | Address Valid to Beginning of Write Cycle | 5 |  | 5 |  | 5 |  |  |  |
| tavew | Address Valid to End of Write Cycle | 40 |  | 30 |  | 20 |  |  |  |
| tEWAX | End of Write Cycle to Address Change | 5 |  | 5 |  | 5 |  |  |  |
| twLEW | Write Enable Low to End of Write Cycle | 35 |  | 25 |  | 15 |  |  |  |
| tDVEw | Data to End of Write Cycle | 20 |  | 15 |  | 15 |  |  |  |
| tEWDH | End of Write Cycle to Data Hold | 5 | 1 | 3 |  | 3 |  |  |  |
| twHQZ | Write Enable High to Output in High Z (20, 21) | $\bigcirc$ | 75 |  | 15 |  | 15 |  |  |
| twlat | Write Enable Low to Output Active (20, 21) | 5 |  | 5 |  | 5 |  |  |  |
| tohaz | Output Disable to Output in High Z |  | 20 |  | 20 |  | 20 |  |  |

Waite Crcle., WE Contholleo (Notes 16, 17, 18, 19)

(1) During this period, I/O pins are inthe outhext state, and input signals must not be applied.

Witte Crale ce Contholyed (Notes 16, 17, 18, 19)


DEVICES INCORPORATED

## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at- 0.6 V . A current in excess of 100 mA is required to reach-2 V. The device can withstand indefinite operation with inputs as low as -3 V subject only to power dissipation and bond wire fusing constraints.
4. Duration of the output short circuit should not exceed 30 seconds.
5. 'Typical' supply current values are not shown but may be approximated. At a VCC of +5.0 V , an ambient temperature of $+25^{\circ} \mathrm{C}$ and with nominal manufacturing parameters, the operating supply currents will be approximately $3 / 4$ or less of the maximum values shown.
6. Tested with all address and data inputr changing at the maximum cycle rate. The device is continuously enabled for writing i.e., $\overline{\mathrm{CE}} \leq$ VIL, $\overline{\mathrm{WE}} \leq$ VIL.
7. Tested with outputs open and talraddress and data inputs changing at the maximumb read cycle rate. The device is cominnuously disabled, i.e., $\overline{\mathrm{CE}} \geq$ VIH.
8. Tested with outputs open and alladdress and data inputs stable. The device is continuously disabled, i.e., $\mathrm{CE}=\mathrm{VCC}$. Input levels are within 0.5 V of VCC or ground.
9. Data retention operation requires that VCC never drop below 2.0 V . CE must be $\geq$ VCC -0.3 V . For all other inputs VIN $\geq$ VCC -0.3 V or VIN $\leq 0.3 \mathrm{~V}$ is required to ensure full powerdown.
10. These parameters are guaranteed but not $100 \%$ tested.
11. Test conditions assume input transition times of less than 3 ns , reference levels of 1.5 V , output loading for specified IOL and

IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tavew is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
13. WE is high for the read cycle.
14. The chip is continuously selected ( $\overline{\mathrm{CE}}$ low).
15. All address lines are valid prior-to coincident-with the $\overline{\mathrm{CE}}$ transition tolew.
16. The internal write cycle of the nemory is defined by the overlap of CETAW and WE low. Both signals must be low to initate a write. Either signal can texminatea witte by going high. The address data and control input setup and hord timesthould be referenced to the signal thatealls hast or rises first.
17. If WE geeslow before or concurrent with CE gring hopy, the output remains in a high impedancestate.
18. $\overline{\text { I }} \overline{\mathrm{CE}}$ goes high before or concurrent syth WE goinghigh, the output remains in a hiĝimped ance state.
9. Powrerup from ICC2 to ICC1 occurs as a resuily $f$ any of the following conditions:
2. Falling edge of CE.
b. Falling edge of $\overline{W E}$ ( $\overline{\mathrm{CE}}$ active).
c. Transition on anyaddressline (CEactive).
d. Transition on any data line ( $\overline{\mathrm{CE}}$ and $\overline{\mathrm{WE}}$ active).
The device automatically powers down from ICC2 to ICC1 after tpD has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.
20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
21. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not $100 \%$ tested.
22. All address timings are referenced from the last valid address line to the first transitioning address line.
23. CE or WE must be high during address transitions.
24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01 \mu \mathrm{~F}$ high fequency capacitor is also required between VCC and ground. To avoid signal reflectionk, proper terminations must be

Figure 1a.


Figure 16.



## 4 Megabit (256K x 16-bit) Static RAM Module LMM4016

## FEATURES

4 Megabit ( $256 \mathrm{~K} \times 16$-bit) Static RAM Module

- Utilizes 16 L7C197 256K $\times 1$ Static RAMs

Advanced CMOS Technology

- High Speed, Low Power Consumption
TTL Compatible Inputs and Outputs
Plug Compatible with IDT7M4016
Package Styles Available:
- 48-pin DIP Module


## DESCRIPTION

The LMM4016 is a 4 megabit high performance static RAM module organized as $256 \mathrm{~K} \times 16$ bits. The module is constructed using 16 L7C197, 256K $\times 1$ static RAMs in plastic surface mount packages assembled on an epoxy laminate DIP substrate. Four separate Chip Enable ( $\overline{\mathrm{CE}}$ ) pins are available (one for each group of 4 RAMs). This a Pows the user to configure the memory as either $1 \mathrm{M} \times 4,512 \mathrm{~K} \times 8$, or $256 \mathrm{~K} 夕 16$ organization.
Memory locations are specified on Address pins Adthrough A17. Writing tothe memory module is
accomplished when the Chip Enable ( $\overline{\mathrm{CExx}}$ ) and the Write Enable (WEu,L) inputs are both low. Reading from a designated location is accomplished by taking $\overline{\text { CExx }}$ low, while $\overline{\text { WEU,L }}$ remains high. The data in the addressed memory location will appear on the Data pins. The Data Out is in the high impedance state when $\overline{C E} X X$ is high, or $\overline{W E U}, L$ is low.

Latchup and static discharge protectron are previded on-chip. The LMM 4016 can withstand an injection current of up to 200 mA on any pin without damage.

## LMM4016 Biock Diagham


$\overline{\mathrm{WE}} \mathrm{L}$
CE 0-3
$\overline{\text { CE }}{ }^{4-7}$

WEU

$$
\overline{C E}_{8-11}
$$



## Ordering Information

Memory Products
FIFO Memory Products
Memory Modules
Logic Products
Peripheral Products
Quality and Reliability
Technology and Design Features
Packaging
Application Notes
Technical Articles

## Sales Offices

DEVICES INCORPORATED


## Contents

Package Availability Guide ..... 5-3
Product Selection Guide ..... 5-4
Competitive Cross Reference ..... 5-5
Multipliers
LMU08 $8 \times 8$ Signed ..... 5-7
LMU8U $\quad 8 \times 8$ Unsigned ..... 5-7
LMU557 $8 \times 8$ Latched Output ..... 5-15
LMU558 $\quad 8 \times 8$ Unregistered ..... 5-15
LMU12 $12 \times 12$ ..... 5-21
LMU112 $12 \times 12$ Reduced Pinout ..... 5-27
LMU16 $16 \times 16$ ..... 5-33
LMU216 $16 \times 16$ Surface Mount. ..... 5-33
LMU17 $16 \times 16$ Microprogrammable ..... 5-41
LUM217 $16 \times 16$ Surface Mount ..... 5-41
LMU18 $16 \times 16 / 32$ Outputs ..... 5-49
Multiplier-Accumulators
LMA1009 $12 \times 12$ ..... 5-55
LMA2009 $12 \times 12$ Surface Mount ..... 5-55
LMA1010 $16 \times 16$ ..... 5-63
LMA2010 $16 \times 16$ Surface Mount ..... 5-63
Multiplier-Summer
LMS12 $12 \times 12+26$ FIR ..... 5-71
Pipeline Registers
L29C520 $4 \times 8$-bit, Variable Delay, 1-4 Stages ..... 5-79
L29C521 $4 \times 8$-bit, Variable Delay, $1-4$ Stages ..... 5-79
LPR520 $4 \times 16$-bit, Variable Delay, 1-4 Stages ..... 5-85
LPR521 $4 \times 16$-bit, Variable Delay, 1-4 Stages ..... 5-85
L29C524 $14 \times 8$-bit, Variable Delay, $0-14$ Stages ..... 5-91
L29C525 $16 \times 8$-bit, Variable Delay, $1-16$ Stages ..... 5-91
L10C11 $18 \times 8$-bit, Variable Delay, 3-18 Stages ..... 5-97
L29C818 8 -bit Serial Scan Shadow Register ..... 5-103
Register Files
LRF07 $8 \times 8,3$ Independent Port ..... 5-113
Arithmetic Logic Units
L4C381 16-bit Add/Sub ..... 5-119
L29C101 16-bit Slice, Quad 2901 ..... 5-129
Special Arithmetic Functions
LSH32 32-bit Barrel Shifter ..... 5-141
LSH33 32-bit Barrel Shifter with Registers ..... 5-151
L10C23 $64 \times 1$ Digital Correlator ..... 5-159

## Logic Products Package Availability Guide

| Part <br> No. ${ }^{(1)}$ | No. Pins | Package Availability Code ${ }^{(2)}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Plastic DIP | Sidebraze <br> Hermetic DIP | CerDIP | Plastic LCC | $\begin{aligned} & \text { Ceramic } \\ & \text { LCC } \end{aligned}$ | Pin Grid | Flat <br> Pack |
| Multipliers: |  |  |  |  |  |  |  |  |
| LMU08 | 40/44 | P3 | D3 |  | J1 | K2 |  |  |
| LMU8U | 40/44 | P3 | D3 |  | J1 | K2 |  |  |
| LMU557 | 40 | P3 | D3 |  |  |  |  |  |
| LMU558 | 40 | P3 | D3 |  |  |  |  |  |
| LMU12 | 64/68 | P4 | D6 |  |  |  | G2 |  |
| LMU112 | 48/52 | P5 | D5 |  | J5 |  |  |  |
| LMU16 | 64/68 | P4 | D6 |  |  |  | G2 |  |
| LMU216 | 68 |  |  |  | J2 | K3 |  |  |
| LMU17 | 64/68 | P4 | D6 |  |  |  | G2 |  |
| LMU217 | 68 |  |  |  | J2 | K3 |  |  |
| LMU18 | 84 |  |  |  | J3 |  | G3 |  |

Multiplier-Accumulators

| LMA1009 | $64 / 68$ | P 4 | D 6 |  |  |  | G2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LMA2009 | 68 |  |  |  | J 2 | K 3 |  |
| LMA1010 | $64 / 68$ | P 4 | D 6 |  |  |  | G 2 |
| LMA2010 | 68 |  |  |  | J 2 | K 3 |  |

Multipller-Summer

| LMS12 | 84 |  |  |  | J3 | G3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Pipeline Registers

| L29C520 | $24 / 28$ | P2 | D2 | C 1 | J 4 | K 1 |  | F 1 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L29C521 | $24 / 28$ | P2 | D2 | C 1 | J 4 | K 1 |  | F 1 |
| LPR520 | $40 / 44$ | P3 | D3 |  | J 1 | K 2 |  |  |
| LPR521 | $40 / 44$ | P3 | D3 |  | J 1 | K 2 |  |  |
| L29C524 | 28 | P10 | D10, D11 |  | J 4 |  |  |  |
| L29C525 | 28 | P10 | D10, D11 |  | J 4 |  |  |  |
| L10C11 | 24 | P2 | D2 | $\mathrm{C1}$ |  |  |  |  |
| L29C818 | $24 / 28$ | P2 | D2 | $\mathrm{C1}$ |  | K 1 |  |  |

Register Files

| LRF07 | 40/44 | P3 | D3 |  | K2 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Arithmetic Logic Units |  |  |  |  |  |  |  |
| L4C381 | 68 |  |  | J2 | K3 | G1 |  |
| L29C101 | 64/68 | P4 | D6 |  |  | G1 |  |

Special Arithmetic Functions

| LSH32 | 68 |  |  | J2 | K3 | G1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LSH33 | 68 |  |  | J2 | K3 | G1 |
| L10C23 | 24/28 | P1, P2 | D1, D2 |  | K1 |  |

(1) See Section 1 - Ordering Information for assistance in constructing a valid part number.
(2) See Section 10 - Packaging for package dimensions.

## Product Selection Guide

| Part No. ${ }^{1}{ }^{1}$ | Description | Maximum Speed (ns) |  | Power (mW) | Pins | Packages Available ${ }^{(2)}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Commercial | Military |  |  |  |
| Multipliers |  |  |  |  |  |  |
| LMU08 <br> LMU8U | $8 \times 8$ Signed $8 \times 8$ Unsigned | 35 | 45 | 40 | 40/44 | DIP, LCC, PLCC |
| LMU557 <br> LMU558 | $8 \times 8$ Latched Output <br> $8 \times 8$ Unregistered | 60 | 70 | 85 | 40 | DIP |
| LMU12 <br> LMU112 | $\begin{aligned} & 12 \times 12 \\ & 12 \times 12 \text { Reduced Pinout } \end{aligned}$ | $\begin{aligned} & 35 \\ & 50 \end{aligned}$ | $\begin{aligned} & 45 \\ & 60 \end{aligned}$ | $\begin{aligned} & 60 \\ & 50 \end{aligned}$ | $\begin{aligned} & 64 / 68 \\ & 48 / 52 \end{aligned}$ | DIP, Pin Grid Array DIP, LCC |
| LMU16 LMU216 | $\begin{aligned} & 16 \times 16 \\ & 16 \times 16 \text { Surface Mount } \end{aligned}$ | $\begin{aligned} & 45 \\ & 45 \end{aligned}$ | $\begin{aligned} & 55 \\ & 55 \end{aligned}$ | $\begin{aligned} & 60 \\ & 60 \end{aligned}$ | $\begin{aligned} & 64 / 68 \\ & 68 \end{aligned}$ | DIP, Pin Grid Array LCC, PLCC |
| LMU17 <br> LMU217 | $16 \times 16$ Microprogrammable $16 \times 16$ Surface Mount | $\begin{aligned} & 45 \\ & 45 \end{aligned}$ | $\begin{aligned} & 55 \\ & 55 \end{aligned}$ | $\begin{aligned} & 60 \\ & 60 \end{aligned}$ | $\begin{aligned} & 64 / 68 \\ & 68 \end{aligned}$ | DIP, Pin Grid Array LCC, PLCC |
| LMU18 | $16 \times 16 / 32$ Outputs | 35 | 45 | 150 | 84 | Pin Grid Array, PLCC |
| Multiplier Accumulators |  |  |  |  |  |  |
| LMA1009 <br> LMA2009 | $\begin{aligned} & 12 \times 12 \\ & 12 \times 12 \text { Surface Mount } \end{aligned}$ | $\begin{aligned} & 45 \\ & 45 \end{aligned}$ | $\begin{aligned} & 55 \\ & 55 \end{aligned}$ | $\begin{aligned} & 60 \\ & 60 \end{aligned}$ | $\begin{aligned} & 64 / 68 \\ & 68 \end{aligned}$ | DIP, Pin Grid Array LCC, PLCC |
| LMA1010 LMA2010 | $\begin{aligned} & 16 \times 16 \\ & 16 \times 16 \text { Surface Mount } \end{aligned}$ | $\begin{aligned} & 45 \\ & 45 \end{aligned}$ | $\begin{aligned} & 55 \\ & 55 \end{aligned}$ | $\begin{aligned} & 60 \\ & 60 \end{aligned}$ | $\begin{aligned} & 64 / 68 \\ & 68 \end{aligned}$ | DIP, Pin Grid Array LCC, PLCC |
| Multiplier Summer |  |  |  |  |  |  |
| LMS12 | $12 \times 12+26$ FIR | 40 | 50 | 75 | 84 | Pin Grid Array, PLCC |
| Pipeline Registers |  |  |  |  |  |  |
| $\begin{aligned} & \text { L29C520 } \\ & \text { L29C521 } \\ & \hline \end{aligned}$ | $4 \times 8$-bit, Var. Delay, 1-4 Stages $4 \times 8$-bit, Var. Delay, $1-4$ Stages | 22 | 24 | 50 | 24/28 | DIP, LCC, PLCC <br> Flat Pack |
| LPR520 <br> LPR521 | $4 \times 16$-bit, Var. Delay, $1-4$ Stages $4 \times 16$-bit, Var. Delay, 1-4 Stages | 22 | 24 | 50 | 40/44 | DIP, LCC, PLCC |
| $\begin{array}{r} \mathrm{L} 29 \mathrm{C} 524 \\ \mathrm{~L} 29 \mathrm{C} 525 \\ \hline \end{array}$ | $14 \times 8$-bit, Var. Delay, 0-14 Stages $16 \times 8$-bit, Var. Delay, 0-16 Stages | s 20 | 25 | 50 | $\begin{aligned} & 28 \\ & 28 \end{aligned}$ | DIP, PLCC |
| L10CH1 | $18 \times 8$-bit, Var. Delay, 3-18 Stages | S 25 | 30 | 50 | 24 | DIP |
| L29C818 | 8-bit Serial Scan Shadow Register | - 25 | 30 | 50 | 24/28 | DIP, LCC |
| Register Files |  |  |  |  |  |  |
| LRF07 | $8 \times 8,3$ Independent Port | 35 | 35 | 40 | 40 | DIP, LCC |
| Arithmetic Logic Units |  |  |  |  |  |  |
| $\begin{aligned} & \text { L4C381 } \\ & \text { L29C101 } \end{aligned}$ | 16-bit, Add/Sub 16-bit Slice, Quad 2901 | $\begin{aligned} & 26 \\ & 35 \end{aligned}$ | $\begin{aligned} & 30 \\ & 45 \end{aligned}$ | $\begin{aligned} & 60 \\ & 75 \end{aligned}$ | $\begin{aligned} & 68 \\ & 64 / 68 \end{aligned}$ | Pin Grid Array, LCC, PLCC DIP, Pin Grid Array |
| Special Functions |  |  |  |  |  |  |
| $\begin{aligned} & \text { LSH32 } \\ & \text { LSH33 } \\ & \text { L10C23 } \end{aligned}$ | 32-bit Barrel Shifter 32-bit Barrel Shifter with Registers $64 \times 1$ Digital Correlator | 32 30 20 | 40 40 20 | 60 60 125 | $\begin{aligned} & 68 \\ & 68 \\ & 24 / 28 \end{aligned}$ | Pin Grid Array, LCC, PLCC Pin Grid Array, LCC, PLCC DIP, LCC |

(1) See Section 1 - Ordering Information for assistance in constructing a valid part number.
(2) See Section 10 - Packaging for package dimensions.

## Product Cross Reference Guide

| LOGIC DEVICES |  | TRW | Analog Dov | 107 | Cyprosi | AMD | Weltek |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LMU08 | $8 \times 8$ MULT | MPY008 | ADSP1080 |  |  |  |  |
| LMU8U | $8 \times 8$ MULT | MPY08U | ADSP1081 |  |  |  |  |
| LMU557 | $8 \times 8$ MULT |  |  |  |  | AM25S557 <br> SN54557 <br> SN74557 |  |
| LMU558 | $8 \times 8$ MULT |  |  |  |  | AM25S558 SN54558 SN74558 |  |
| LMU12 | $12 \times 12$ MULT | MPY012 | ADSP1012 | IDT7212 |  |  |  |
| LMU112 | $12 \times 12$ MULT | MPY112 |  |  |  |  |  |
| LMU16/ <br> LMU216 | $16 \times 16$ MULT | MPY016 TMC216 | ADSP1016 | IDT7216 | CY7C516 | AM29516 <br> AM29C516 | WTL1016 WTL1516/2517 |
| LMU171 LMU217 | 16 X 16 MULT |  | ADSP1017 | IDT7217 | CY7C517 | $\begin{aligned} & \text { AM29517 } \\ & \text { AM29C517 } \end{aligned}$ |  |
| LMA1009/ LMA2009 | $12 \times 12$ MAC | $\begin{aligned} & \text { TDC1009 } \\ & \text { TMC2009 } \\ & \text { TMC2109 } \end{aligned}$ | ADSP1009 | IDT7209 |  | AM29C509 |  |
| LMA1010/ LMA2010 | $16 \times 16$ MAC | TDC1010 TMC2010 TMC2110 TMC2210 | $\begin{aligned} & \text { ADSP1010 } \\ & \text { ADSP1110 } \end{aligned}$ | $\begin{aligned} & \text { IDT7210 } \\ & \text { IDT7243 } \end{aligned}$ | CY7C510 | $\begin{aligned} & \text { AM29510 } \\ & \text { AM29C510 } \end{aligned}$ | $\begin{aligned} & \text { WTL1010 } \\ & \text { WTL2010 } \end{aligned}$ |


| LOGIGOEVICS |  | AMD | Peromance | Wator Scale | Intersil | 107 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L29C520 | PIPELINE REGISTER | $\begin{aligned} & \text { AM29520A } \\ & \text { 29C520CNS } \end{aligned}$ | P29PCT520 | WS59520 | ISP9520 | IDT29FCT520A |
| L29C521 | PIPELINE REGISTER | AM29521A | P29PCT521 | WS59521 | ISP9521 | IDT29FCT521A |


| LOGIC DEVICES |  | TRW | 10T | Cyprese | A HO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L29C101 | 16-BrT ALU |  | IDT49C401 | CY7C9101 | AM29C101 |
| L10C23 | CORRELATOR | TDC1023J |  |  |  |

DEVICES INCORPORATED

## $8 \times 8$-bit Parallel Multiplier

## LMU08/LMU8U

## FEATURES

- 35 ns Worst-Case Multiply TimeLow Power CMOS Technology
- LMU08 Replaces TRW MPY008H
- LMU8U Replaces TRW MPY08HU
- Two's Complement (LMU08), or Unsigned Operands (LMU8U)Three-State Outputs
Available Screened to MIL-STD883, Class B
- Package Styles Available:
- 40-pin Plastic DIP
- 40-pin Sidebraze, Hermetic DIP
- 44-pin Plastic LCC, J-Lead (LMU08 only)
- 44-pin Ceramic LCC (Type C)


## DESCRIPTION

The LMU08 and LMU8U are 8-bit parallel multipliers which feature high speed with low power consumption. They are pin-for-pin equivalents with TRW MPY08H and MPY008HU type multipliers. Full military ambient temperature range operation is attained by the use of advanced CMOS technology.

Both the LMU08 and the LMU8U produce the 16 -bit product of two 8 -bit numbers. The LMU08 accepts operands in two's complement format, and produces a two's complement result. The product is provided in two halves with the sign bit replicated as the most significant bit of

both halves. This facilitates use of the LMU08 product as a double precision operand in 8 -bit systems. The LMU8U operates on unsigned data, producing an unsigned magnitude result.

Both the LMU08 and the LMU8U feature independently controlled registers for both inputs and the product, which along with three-state outputs allows easy interfacing with microprocessor busses. Provision is made in the LMU08 and LMU8U for proper rounding of the product to 8 -bit precision. The round input is loaded at the rising edge of the logical OR of CLK A and CLK B for the LMU08. The LMU8U latches RND on the rising edge of CLK A only. In either case, a ' 1 ' is added in the most significant position of the lower product byte when RND is asserted. Subsequent truncation of the least significant product byte results in a correctly rounded 8 -bit result.


## Out iut Formats

| MSP | LSP |
| :---: | :---: |
| LMU08 F | mplement |
|  | 7 6 5$\longrightarrow 2$ |
| $\begin{aligned} & -2^{0} 2^{-1} 2^{-2} \quad 2^{-5} 2^{-6} 2^{-7} \\ & (\text { Sign }) \end{aligned}$ | ${ }_{\text {(Sign) }} \mathbf{2 0}^{0} 2^{-8} 2^{-9} \quad 2^{-12} 2^{-13} 2^{-14}$ |

LMU08 Integer Two's Complement

LMU8U Unsigned Fractional

| 15 | 14 | 13 | 10 9 8    <br> $2^{-1}$ $2^{-2}$ $2^{-3}$ $2^{-6}$ $2^{-7}$ $2^{-8}$ | 7 6 5 4 1 0 <br> $2^{-9}$ $2^{-10}$ $2^{-11}$ $2^{-14}$ $2^{-15}$ $2^{-16}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

LMU8U Unsigned Integer

| 15 | 14 | 13 | 10 | 9 | 8 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $2^{15}$ | $2^{14}$ | $2^{13}$ | $2^{10}$ | $2^{9}$ | $2^{8}$ | | 7 | 6 | 5 | 4 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $2^{7}$ | $2^{6}$ | $2^{5}$ | $2^{2}$ | $2^{1}$ | $2^{0}$ |

Maximum Ratinas Above which usetul life may be impaired (Notes 1, 2, 3, 8)

| Storage temperature | $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Operating ambient temperature | $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Vcc supply voltage with respect to ground. | -0.5 V to +7.0 V |
| Input signal with respect to ground | -3.0 V to +7.0 V |
| Signal applied to high impedance output | -3.0 V to +7.0 V |
| Output current into low outputs | 25 mA |
| Latchup current | .. $>400 \mathrm{~mA}$ |

## Operatina Condimons to meet specified electrical and swiching characteristics

| Mode | Temperature Range (Ambient) | Supply Voltage |
| :--- | :---: | :---: |
| Active Operation, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $4.75 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.25 \mathrm{~V}$ |
| Active Operation, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $4.50 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.50 \mathrm{~V}$ |

## ELECTRICAA CHARACTERISTICS Over Operating Conditions

| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| VoH | Output High Voltage | loH $=-2.0 \mathrm{~mA}$ | 3.5 |  |  | V |
| VoL | Output Low Voltage | IoL $=8.0 \mathrm{~mA}$ |  |  | 0.5 | V |
| VH | Input High Voltage |  | 2.0 |  | Vcc | V |
| VL | Input Low Voltage | (Note 3) | 0.0 |  | 0.8 | V |
| IIX | Input Current | Ground $\leq$ VIN $\leq$ Vcc |  |  | $\pm 20$ | $\mu \mathrm{~A}$ |
| IOZ | Output Leakage Current | Ground $\leq$ Vout $\leq$ Vcc |  |  | $\pm 20$ | $\mu \mathrm{~A}$ |
| Ios | Output Short Current | Vout = Ground, Vcc = Max (Notes 4, 8) |  |  | -250 | mA |
| Icc1 | Vcc Current, Dynamic | (Notes 5, 6) |  | 8 | 24 | mA |
| Icc2 | Vcc Current, Quiescent | (Note 7) |  |  | 1.0 | mA |

## SWITCHING CHARACTERISTICS

Commercial Operatina Ranae $\left(0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ ) notes 9 . 10 (ns)

| Symbol | Parameter | LMU08/LMU8U- |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 70 |  | 50 |  | 35 |  |
|  |  | Min | Max | Min | Max | Min | Max |
| tMC | Multiply Time (Clocked) |  | 70 |  | 50 |  | 35 |
| tD | Output Delay |  | 25 |  | 20 |  | 18 |
| tena | Output Enable Time (Note 11) |  | 20 |  | 18 |  | 18 |
| tDIs | Output Disable Time (Note 11) |  | 18 |  | 17 |  | 17 |
| tpW | Clock Pulse Width | 20 |  | 20 |  | 10 |  |
| tH | Input Register Hold Time | 4 |  | 0 |  | 0 |  |
| ts | Input Register Setup Time | 14 |  | 14 |  | 14 |  |

Military Operating Range ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) notes 9 , 10 (ns)

| Symbol | Parameter | LMU08/LMU8U- |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 90 |  | 60 |  | 45 |  |
|  |  | Min | Max | Min | Max | Min | Max |
| tMc | Multiply Time (Clocked) |  | 90 |  | 60 |  | 45 |
| tD | Output Delay |  | 35 |  | 20 |  | 20 |
| tena | Output Enable Time (Note 11) |  | 35 |  | 20 |  | 20 |
| tDIS | Output Disable Time (Note 11) |  | 35 |  | 18 |  | 18 |
| tPW | Clock Pulse Width | 25 |  | 20 |  | 15 |  |
| t H | Input Register Hold Time | 5 |  | 0 |  | 0 |  |
| ts | Input Register Setup Time | 20 |  | 15 |  | 15 |  |

## SWitchina Waverorms



## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.
2. The products described by this specification include internal circuitry designed to protect the chipfrom damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and $\mathrm{VCC}+0.6 \mathrm{~V}$. The device can withstand indefinite operation with inputs in the range of -3.0 V to +7.0 V . Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA .
4. Duration of the output short circuit should not exceed 30 seconds.
5. Supply current for a given application can be accurately approximated by:

$$
\frac{N C V^{2} F}{4}
$$

where
$\mathrm{N}=$ total number of device outputs
C = capacitive load per output
$\mathrm{V}=$ suppy voltage
F = clock frequency
6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.
7. Tested with all inputs within 0.1 V of VCC or Ground, no load.
8. These parameters are guaranteed but not $100 \%$ tested.
9. AC specifications tested with input transition times less than 3 ns , output reference levels of 1.5 V (except tEN/ tDIS test) and input levels of nominally 0 to 3.0 V . Output loading is a resistive divider which provides for specified IOL and IOH plus 30 pF capacitance.

This device has high speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercisedin the testing of this device. The following measures are recommended:
a. A $0.1 \mu \mathrm{~F}$ ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.
b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.
c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.
10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
11. Transition is measured $\pm 200 \mathrm{mV}$ from steady-state voltage with specified loading.

|  | UMUO8:. ORDERING INFORMATION: |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | 44-pin |  |
| Speed | Plastic DIP (P3) | Sidebraze Hermetic DIP (D3) | Plastic J-Lead Chip Carrier (J1) | Ceramic Leadless Chip Carrier (K2) |
|  | $0 \%$ to $+70 \%$ - Commercha Scrienmig: |  |  |  |
| $\begin{aligned} & 70 \mathrm{~ns} \\ & 50 \mathrm{~ns} \\ & 35 \mathrm{~ns} \end{aligned}$ | $\begin{gathered} \text { LMUOBPC70 } \\ \quad n \quad 50 \\ \cdots \\ \hline \end{gathered}$ | $\begin{array}{r} \text { LMUOBDC70 } \\ \cdots \quad . \quad 50 \\ \cdots \quad . \quad 35 \end{array}$ | $\begin{array}{rl} \text { LMUOBUC70 } \\ M & 50 \\ \cdots \quad . \quad 35 \end{array}$ | $\begin{gathered} \text { LMUOBKC70 } \\ : \quad . \quad 50 \\ \square \quad 35 \end{gathered}$ |
|  | -55\%6 to -125\%C.- Commerctil Screennc. |  |  |  |
| $\begin{aligned} & 90 \mathrm{~ns} \\ & 60 \mathrm{~ns} \\ & 45 \mathrm{~ns} \end{aligned}$ |  | $\begin{gathered} \text { LMUOBDM90 } \\ !\quad \because \quad 60 \\ " \quad 45 \end{gathered}$ |  |  |
|  | 55\%C. $10.125 \%$ - EXIended Screenng. |  |  |  |
| $\begin{aligned} & 90 \mathrm{~ns} \\ & 60 \mathrm{~ns} \\ & 45 \mathrm{~ns} \end{aligned}$ |  | LMU08DME90$\because \quad$60 <br> $\square$$\quad . \quad 45$ |  | $\begin{gathered} \text { LMUOOBKME90 } \\ : \quad . \quad 60 \\ . \quad \end{gathered}$ |
|  | -55\% to $+125{ }^{\circ} \mathrm{C}$ - MLL. STD 883 Complant |  |  |  |
| $\left.\begin{aligned} & 90 \mathrm{~ns} \\ & 60 \mathrm{~ns} \\ & 45 \mathrm{~ns} \end{aligned} \right\rvert\,$ |  | LMUO8DMB90 <br> $\div$ <br> $\cdots \quad$. |  | $\begin{gathered} \text { LMUOOBMB900 } \\ \cdots \quad . \quad 60 \\ " \quad . \quad 45 \end{gathered}$ |



## $8 \times 8$-bit Parallel Multiplier

## LMU557/558

## FEATURES

- 60 ns Worst-Case Multiply Time

Low Power CMOS Technology

- Replaces Am25S557/558, 54S557/558
- Fully Combinatorial, No Clocks Required
Two's Complement, Unsigned, or Mixed Operands
- Three-State Outputs

Available Screened to MIL-STD883, Class B

- Package Styles Available:
- 40-pin Plastic DIP
- 40-pin Sidebraze, Hermetic DIP


## DESCRIPTION

The LMU557 and LMU558 are 8-bit parallel multipliers with high speed and low power operation. They are pin for pin equivalents with 54S557 and 545558 type multipliers. Full military ambient temperature range operation is attained by the use of advanced CMOS technology.

Both the LMU557 and LMU558 produce the 16-bit product of two 8 -bit signed or unsigned numbers in a single unclocked operation. Assertion of control inputs TCA and TCB indicate that the corresponding input value is in two's complement notation.

## LUMU557/558 BLOCK DIAGRAM



## Input Formats

AIN
BIN
Fractional Two's Complement

| 7 | 6 | 5 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| (Sign) |  | 0 |  |  |
| $2^{0}$ | $2^{-1}$ | $2^{-2}$ | $2^{-5}$ | $2^{-6}$ | $2^{-7}$


| 7 6 5 2 1 |
| :--- |
| $-2^{0} 2^{-1}$ <br> (Sign) |

Integer Two's Complement

| 7 | 6 | 5 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- |
| $-2^{7}$ | $2^{6}$ | $2^{5}$ | $2^{2}$ | $2^{1}$ |
| $($ Sign $)$ |  |  |  |  |


| 7 | 6 | 5 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $-2^{7}$ | $2^{6}$ | $2^{5}$ |  |  |  |
| $($ Sign $)$ |  |  |  |  |  |

Unsigned Fractional


## Output Formats

MSP LSP
Fractional Two's Complement

| 15 | 14 | 13 |
| :--- | :--- | :--- |
| $-2^{1}$ $2^{0}$ $2^{-1}$ <br> (Sign)   | 10 9 8 <br> $2^{-4}$ $2^{-5}$ $2^{-6}$ |  |


| 7 | 6 | 5 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $2^{-7}$ | $2^{-8}$ | $2^{-9}$ | $2^{-12}$ | $2^{-13}$ | $2^{-14}$ |

Integer Two's Complement

| 15 | 14 | 13 | 10 | 9 |
| :---: | :---: | :---: | :---: | :---: |
| $-2^{15}$ | $2^{14}$ | $2^{13}$ | $2^{10}$ | $2^{9}$ |


| 7 | 6 | 5 |
| :--- | :--- | :--- |
| $2^{7}$ | $2^{6}$ | $2^{5}$ | | $2^{2}$ | $2^{1}$ | $2^{0}$ |
| :--- | :--- | :--- | :--- |

(Sign)
_ Unsigned Fractional

| 15 | 14 | 13 | 10 | 9 |
| :--- | :--- | :--- | :--- | :--- |
| $2^{-1}$ | $2^{-2}$ | $2^{-3}$ | $2^{-6}$ | $2^{-7}$ |


| 7 | 6 | 5 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $2^{-9}$ | $2^{-10}$ | $2^{-11}$ | $2^{-14}$ | $2^{-15}$ | $2^{-16}$ |


|  |  |
| :---: | :---: |
| $2^{15} 2^{14} 2^{13} \quad 2^{10} 2^{9} \quad 2^{8}$ | $2^{7} \quad 2^{6} \quad 2^{5} \quad 2^{2} 2^{1} \quad 2^{0}$ |

Maximum Ratings Above which usetul ife may be mpaired (Notes 1, 2, 3, 8)
Storage temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Operating ambient temperature $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Vcc supply voltage with respect to ground ....................................................................... -0.5 V to +7.0 V
Input signal with respect to ground -3.0 V to +7.0 V
Signal applied to high impedance output .......................................................................... -3.0 V to +7.0 V
Output current into low outputs 25 mA
$\qquad$

Operatina Condmons To meet specified electrical and swithing characteristics

| Mode | Temperature Range (Ambient) | Supply Voltage |
| :--- | :---: | :---: |
| Active Operation, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $4.75 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.25 \mathrm{~V}$ |
| Active Operation, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $4.50 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.50 \mathrm{~V}$ |


| Electrical. Characteristics Over Operating Conditions |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| VoH | Output High Voltage | $\mathrm{IOH}=-2.0 \mathrm{~mA}$ | 3.5 |  |  | V |
| Vol | Output Low Voltage | $\mathrm{IOL}=8.0 \mathrm{~mA}$ |  |  | 0.5 | V |
| VH | Input High Voltage |  | 2.0 |  | Vcc | V |
| VLL | Input Low Voltage | (Note 3) | 0.0 |  | 0.8 | V |
| IIX | Input Current | Ground $\leq \boldsymbol{V}$ IN $\leq$ VcC |  |  | $\pm 20$ | $\mu \mathrm{A}$ |
| loz | Output Leakage Current | Ground $\leq$ Vout $\leq$ Vcc |  |  | $\pm 20$ | $\mu \mathrm{A}$ |
| los | Output Short Current | Vout $=$ Ground, Vcc $=$ Max ( Notes 4, 8) |  |  | -250 | mA |
| Icc1 | Vcc Current, Dynamic | (Notes 5, 6) |  | 17 | 35 | mA |
| Icc2 | Vcc Current, Quiescent | (Note 7) |  |  | 1.0 | mA |

## SWITCHING CHARACTERISTICS

|  |  |  |  |
| :---: | :---: | :---: | :---: |
| Symbol | Parameter | $\begin{gathered} \hline \text { LMU557/558- } \\ \hline 60 \end{gathered}$ |  |
|  |  |  |  |
|  |  | Min | Max |
| tPD | A, B, TC, R Inputs to R15-R8, R15 |  | 60 |
| tPD | A, B, TC, R Inputs to R7-Ro |  | 55 |
| teng | G Enable to Result |  | 30 |
| tena | Output Enable Time (Note 11) |  | 25 |
| toIs | Output Disable Time (Note 11) |  | 20 |
| tPW | G Pulse Width | 15 |  |
| th | G to A, B, TC, R Hold Time | 0 |  |
| ts | A, B, TC, R Inputs to G Setup Time | 45 |  |


| Military Operatina Ranae ( $555^{\circ} \mathrm{C}$ to + $125^{\circ} \mathrm{C}$ ) Notes 9, 10 (ns) |  |  |  |
| :---: | :---: | :---: | :---: |
| Symbol | Parameter | LMUS | 558- |
|  |  | 70 |  |
|  |  | Min | Max |
| tPD | A, B, TC, R Inputs to R15-R8, R15 |  | 70 |
| tPD | A, B, TC, R Inputs to R7-Ro |  | 60 |
| teng | G Enable to Result |  | 35 |
| tena | Output Enable Time (Note 11) |  | 30 |
| tols | Output Disable Time (Note 11) |  | 25 |
| tpW | G Pulse Width | 20 |  |
| th | G to A, B, TC, R Hold Time | 0 |  |
| ts | A, B, TC, R Inputs to G Setup Time | 55 |  |

## Switching Waverorms



## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above Vcc will be clamped beginning at -0.6 V and $\mathrm{Vcc}+0.6 \mathrm{~V}$. The device can withstand indefinite operation with inputs in the range of -3.0 V to +7.0 V . Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA .
4. Duration of the output short circuit should not exceed 30 seconds.
5. Supply current for a given application can beaccurately approximated by:

$$
\frac{\mathrm{NCV}^{2} \mathrm{~F}}{4}
$$

where
$\mathrm{N}=$ total number of device outputs
$C=$ capacitive load per output
$\mathrm{V}=$ suppy voltage
F = clock frequency
6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.
7. Tested with all inputs within 0.1 V of Vcc or Ground, no load.
8. These parameters are guaranteed but not $100 \%$ tested.
9. AC specifications tested with input transition times less than 3 ns , output reference levels of 1.5 V (except tEN/ tDIS test) and input levels of nominally 0 to 3.0 V . Output loading is a resistive divider which provides for specified IOL and IOH plus 30 pF capacitance.

This device has high speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:
a. A $0.1 \mu$ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.
b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.
c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.
10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
11. Transition is measured $\pm 200 \mathrm{mV}$ from steady-state voltage with specified loading.


## $12 \times 12$-bit Parallel Multiplier

## LMU12

## FEATURES

- 35 ns Worst-Case Multiply Time
$\square$ Low Power CMOS Technology
- Replaces TRW MPY12HJ

Two's Complement, Unsigned, or Mixed Operands

Three-State Outputs
Available Screened to MIL-STD883, Class B

Package Styles Available:

- 64-pin Plastic DIP
- 64-pin Sidebraze, Hermetic DIP
-68-pin Pin Grid Array


## DESCRIPTION

The LMU12 is a 12-bit parallel multiplier with high speed and low power consumption. It is pin and functionally compatible with TRW MPY12HJ devices. Full military ambient temperature range operation is attained by the use of advanced CMOS technology.

The LMU12 produces the 24 -bit product of two 12-bit numbers. Data present at the A inputs, along with the TCA control bit, is loaded into the A register on the rising edge of CLK A. B data and the TCB control are similarly loaded by CLK B. The

mode controls TCA and TCB specify the operands as two's complement when high, or unsigned magnitude when low.

RND is loaded on the rising edge of the logical OR of CLK A and CLK B. RND, when high, adds ' 1 ' to the most significant bit position of the least significant half of the product. Subsequent truncation of the 12 least significant bits produces a result correctly rounded to 12-bit precision.

At the output, the right shift control RS selects either of two output formats: RS low produces a 31-bit product with a copy of the sign bit inserted in the MSB postion of the least significant half. Rs high gives a full 32-bit product. Two 12-bit output registers are provided to hold the most and least significant halves of the result (MSP and LSP) as defined by RS. These registers are loaded on the rising edge of CLK $M$ and CLK L respectively. For asynchronous output these registers may be made transparent by taking the feed through control (FT) high.

## linput Formats


Unsigned Fractional (TCA, TCB $=0$ )

| 11 | 10 | 9 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $2^{-1}$ | $2^{-2}$ | $2^{-3}$ | $2^{-10}$ | $2^{-11} 2^{-12}$ |  |


| 11 | 10 | 9 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $2^{-1}$ | $2^{-2}$ | $2^{-3}$ | $2^{-10}$ | $2^{-11} 2^{-12}$ |  |



## Output Fommats


 (Sign)

Integer Two's Complement (RS = 1)

| 232221 | $14 \quad 13 \quad 12$ |  |
| :---: | :---: | :---: |
| $\begin{aligned} & -2^{23} 2^{22} 2^{21} \\ & \text { (Sign) } \end{aligned}$ | $2^{14} 2^{13} 2^{12}$ | $2^{11} 2^{10} 2^{9} \quad 2^{2} 2^{1} \quad 2^{0}$ |

(Sign)
Unsigned Fractional (RS = 1)

$$
\begin{array}{|lll|}
\hline 23 & 22 & 21 \\
2^{-1} & 2^{-2} 2^{-3} & 14 \quad 1312 \\
2^{-10} 2^{-11} 2^{-12} \\
\hline
\end{array}
$$

$$
\begin{array}{|ccc|cc|}
\hline 11 & 10 & 9 & 2 & 1 \\
2^{-13} 2^{-14} 2^{-15} & 0 \\
2^{-22} & 2^{-23} & 2^{-24}
\end{array}
$$

| C Unsigned Integer $(\mathrm{RS}=1)$ |
| :--- |
| 23 22 21 14 13 12 <br> $2^{23}$ $2^{22}$ $2^{21}$ $2^{14}$ $2^{13}$ $2^{12}$ |
| 11 10 9 2 1 0 <br> $2^{11}$ $2^{10}$ $2^{9}$ $2^{2}$ $2^{1}$ $2^{0}$ |

Maximum Ratings Above which usefulife may be impaired (Notes 1, 2, 3, 8)

| Storage temperature | ' C to $+150^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Operating ambient temperature. | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Vcc supply voltage with respect to ground. | -0.5 V to +7.0 V |
| Input signal with respect to ground | -3.0 V to +7.0 V |
| Signal applied to high impedance outpu | -3.0 V to +7.0 V |
| Output current into low outputs | ... 25 mA |
| Latchup current | ...... > 400 mA |

## Operating Condinions To meet specified electrical and swithing characteristics.

Mode
Active Operation, Commercial
Active Operation, Military

Temperature Range (Ambient)
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

Supply Voltage
$4.75 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.25 \mathrm{~V}$
$4.50 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.50 \mathrm{~V}$

## Electrical Characteristics OVer Operating Conditions

| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| VoH | Output High Voltage | IoH $=-2.0 \mathrm{~mA}$ | 3.5 |  |  | V |
| VoL | Output Low Voltage | loL $=8.0 \mathrm{~mA}$ |  |  | 0.5 | V |
| VH | Input High Voltage |  | 2.0 |  | Vcc | V |
| VL | Input Low Voltage | (Note 3) | 0.0 |  | 0.8 | V |
| IIX | Input Current | Ground $\leq$ VIN $\leq$ Vcc |  |  | $\pm 20$ | $\mu \mathrm{~A}$ |
| Ioz | Output Leakage Current | Ground $\leq$ Vout $\leq$ Vcc |  |  | $\pm 20$ | $\mu \mathrm{~A}$ |
| IOS | Output Short Current | Vout = Ground, Vcc = Max (Notes 4, 8) |  |  | -250 | mA |
| Icc1 | Vcc Current, Dynamic | (Notes 5, 6) |  | 12 | 25 | mA |
| IcC2 | Vcc Current, Quiescent | (Note 7) |  |  | 1.0 | mA |

SWITCHING CHARACTERISTICS

|  |  | LMU12- |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 65 |  | 45 |  | 35 |  |
| Symbol | Parameter | Min | Max | Min | Max | Min | Max |
| tMC | Multiply Time (Clocked) |  | 65 |  | 45 |  | 35 |
| tmuc | Unclocked Multiply Time |  | 95 |  | 65 |  | 55 |
| tD | Output Delay |  | 26 |  | 25 |  | 25 |
| tena | Output Enable Time (Note 11) |  | 22 |  | 22 |  | 20 |
| tols | Output Disable Time |  | 20 |  | 20 |  | 18 |
| tPW | Clock Pulse Width | 25 |  | 15 |  | 15 |  |
| th | Input Register Hold Time | 2 |  | 2 |  | 2 |  |
| ts | Input Register Setup Time | 18 |  | 15 |  | 12 |  |


| Militaby Operating Fance ( $-55^{\circ} \mathrm{C}$ to +125 C) Notes 9, 10. (ns) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | LMU12- |  |  |  |  |  |
|  |  | 75 |  | 55 |  | 45 |  |
| Symbol | Parameter |  |  |  |  | Min | Max |
| tmC | Multiply Time (Clocked) |  | 75 |  | 55 |  | 45 |
| tmuc | Unclocked Multiply Time |  | 110 |  | 75 |  | 65 |
| tD | Output Delay |  | 30 |  | 30 |  | 25 |
| tena | Output Enable Time (Note 11) |  | 26 |  | 26 |  | 24 |
| tDIs | Output Disable Time |  | 24 |  | 24 |  | 22 |
| tPW | Clock Pulse Width | 25 |  | 20 |  | 15 |  |
| th | Input Register Hold Time | 2 |  | 2 |  | 2 |  |
| ts | Input Register Setup Time | 18 |  | 15 |  | 12 |  |

## Switching Waverorms



## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and Vcc +0.6 V . The device can withstand indefinite operation with inputs in the range of -3.0 V to +7.0 V . Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA .
4. Duration of the output short circuit should not exceed 30 seconds.
5. Supply current for a given application can beaccurately approximated by:

$$
\frac{N C V^{2} F}{4}
$$

where
$\mathrm{N}=$ total number of device outputs
$\mathrm{C}=$ capacitive load per output
$\mathrm{V}=$ suppy voltage
$\mathrm{F}=$ clock frequency
6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.
7. Tested with all inputs within 0.1 V of Vcc or Ground, no load.
8. These parameters are guaranteed but not $100 \%$ tested.
9. AC specifications tested with input transition times less than 3 ns , output reference levels of 1.5 V (except teN/ tDIS test) and input levels of nominally 0 to 3.0 V . Output loading is a resistive divider which provides for specified IOL and IOH plus 30 pF capacitance.

This device has high speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:
a. $\mathrm{A} 0.1 \mu \mathrm{~F}$ ceramic capacitor should be installed between Vcc and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.
b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.
c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.
10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
11. Transition is measured $\pm 200 \mathrm{mV}$ from steady-state voltage with specified loading.


## $12 \times 12$-bit Parallel Multiplier

## LMU112

## FEATURES

- 50 ns Worst-Case Multiply Time
- Low Power CMOS Technology

Replaces TRW MPY112K

- Two's Complement or Unsigned Operands
- Three-State OutputsAvailable Screened to MIL-STD-
883, Class B
- Package Styles Available:
- 48-pin Plastic DIP
- 48-pin Sidebraze, Hermetic DIP
- 52-pin Plastic LCC, J-lead


## DESCRIPTION

The LMU112 is a high-speed, low power, 12 -bit parallel multiplier built using advanced CMOS technology. The LMU112 is pin and functionally compatible with TRW's MPY112K.

The $A$ and $B$ input operands are loaded into their respective registers on the rising edge of the separate clock inputs (CLK A and CLK B). Two's complement or unsigned magnitude operands are accommodated via the operand control bit, TC, which is loaded along with the $B$ operands. The operands are specified

## LMU112 Block Diagram



INPUT FORMATS:
AIN BIN



Unsigned Fractional $(T C=0)$

| 11 | 10 | 9 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: |
| $2^{-1}$ | $2^{-2}$ | $2^{-3}$ | 0 |  |
| $2^{-10}$ | $2^{-11} 2^{-12}$ |  |  |  |


| 11 | 10 | 9 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: |
| $2^{-1}$ | $2^{-2}$ | $2^{-3}$ | $2^{-10} 2^{-11} 2^{-12}$ |  |

Unsigned Integer $(T C=0)$

| 11 | 10 | 9 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $2^{11}$ | $2^{10}$ | $2^{9}$ | $2^{2}$ | $2^{1}$ | $2^{0}$ |


| 11 | 10 | 9 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $2^{11}$ | $2^{10}$ | $2^{9}$ | $2^{2}$ | $2^{1}$ | $2^{0}$ |

## Output Formats

| MSP | LSP |
| :---: | :---: |
| Fractional Two's Complement |  |
|  | $\begin{array}{lllll}11 & 10 & 9 & 8\end{array}$ |
| $\begin{aligned} & -2^{0} 2^{-1} 2^{-2} \quad 2^{-9} 2^{-10} 2^{-11} \\ & \text { (Sign) } \end{aligned}$ | $\begin{aligned} & -2^{-12} 2^{-13} 2^{-14} 2^{-15} \\ & \text { (Sign) } \end{aligned}$ |
| Integer Two's Complement |  |
|  | $\begin{array}{lllll}11 & 10 & 9 & 8\end{array}$ |
| $\begin{aligned} & -2^{22} 2^{21} 2^{20} \quad 2^{12} 2^{12} 2^{11} \\ & \text { (Sign) } \end{aligned}$ | $2^{10} \quad 2^{9} \quad 2^{8} \quad 2^{7}$ |
| Unsigned Fractional |  |
| 23 22 21 14 13 12 <br> 1      | 11 10 9 8 |
| $2^{-1} 2^{-2} 2^{-3} \quad 2^{-10} 2^{-11} 2^{-12}$ | $2^{-13} 2^{-14} 2^{-16} 2^{-16}$ |
| - Unsigned Integer |  |
|  | 11 10 9 8 |
| $2^{23} 2^{22} 2^{21} \quad 2^{14} 2^{13} 2^{12}$ | $2^{11} 2^{10} 2^{9} 2^{8}$ |

Maximum Ratinas Above which useful life may be impaired (Notes $1,2,3,8$ )
Storage temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Operating ambient temperature ....................................................................................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Vcc supply voltage with respect to ground ........................................................................ -0.5 V to +7.0 V
Input signal with respect to ground ................................................................................... -3.0 V to +7.0 V
Signal applied to high impedance output .......................................................................... - 3.0 V to +7.0 V
Output current into low outputs ....................................................................................................... 25 mA
Latchup current ......................................................................................................................... $>400 \mathrm{~mA}$

| Operatina Conditions To meel specified electrical and swithing characteristics |  |  |
| :---: | :---: | :---: |
| Mode | Temperature Range (Ambient) | Supply Voltage |
| Active Operation, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $4.75 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.25 \mathrm{~V}$ |
| Active Operation, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $4.50 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.50 \mathrm{~V}$ |


| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VoH | Output High Voltage | $\mathrm{IOH}=-2.0 \mathrm{~mA}$ | 3.5 |  |  | v |
| Vol | Output Low Voltage | $1 \mathrm{OL}=8.0 \mathrm{~mA}$ |  |  | 0.5 | V |
| VH | Input High Voltage |  | 2.0 |  | Vcc | V |
| VIL | Input Low Voltage | (Note 3) | 0.0 |  | 0.8 | V |
| lix | Input Current | Ground $\leq$ VIN $\leq$ Vcc |  |  | $\pm 20$ | $\mu \mathrm{A}$ |
| Ioz | Output Leakage Current | Ground $\leq$ Vout $\leq$ Vcc |  |  | $\pm 20$ | $\mu \mathrm{A}$ |
| Ios | Output Short Current | Vout = Ground, Vcc $=$ Max (Notes 4, 8) |  |  | -250 | mA |
| Icc1 | Vcc Current, Dynamic | (Notes 5, 6) |  | 10 | 20 | mA |
| IcC2 | Vcc Current, Quiescent | (Note 7) |  |  | 1.0 | mA |

DEVICES INCORPORATED

## SWITCHING CHARACTERISTICS

Commemaial Opermting Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ) Notes $9,10(1 \mathrm{~s})$

| Symbol | Parameter | LMU112- |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 60 |  | 50 |  |
|  |  | Min | Max | Min | Max |
| tMc | Multiply Time (Clocked) |  | 60 |  | 50 |
| tD | Output Delay |  | 25 |  | 25 |
| tena | Output Enable Time (Note 11) |  | 25 |  | 25 |
| tDIS | Output Disable Time (Note 11) |  | 25 |  | 25 |
| tPW | Clock Pulse Width | 15 |  | 15 |  |
| th | Input Register Hold Time | 0 |  | 0 |  |
| ts | Input Register Setup Time | 15 |  | 15 |  |


| Military Operatina Ranae ( $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) Notes 9, 10 (ns) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | LMU112- |  |  |  |
|  |  | 65 |  | 55 |  |
|  |  | Min | Max | Min | Max |
| tmc | Multiply Time (Clocked) |  | 65 |  | 55 |
| to | Output Delay |  | 30 |  | 30 |
| tena | Output Enable Time (Note 11) |  | 30 |  | 30 |
| tDIS | Output Disable Time (Note 11) |  | 30 |  | 30 |
| tPW | Clock Pulse Width | 20 |  | 20 |  |
| th | Input Register Hold Time | 0 |  | 0 |  |
| ts | Input Register Setup Time | 15 |  | 15 |  |

## Switching Waverorms



## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and $\mathrm{Vcc}+0.6 \mathrm{~V}$. The device can withstand indefinite operation with inputs in the range of -3.0 V to +7.0 V . Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA .
4. Duration of the output short circuit should not exceed 30 seconds.
5. Supply current for a given application can beaccurately approximated by:
where
$\mathrm{N}=$ total number of device outputs
C = capacitive load per output
$\mathrm{V}=$ suppy voltage
$\mathrm{F}=$ clock frequency
6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.
7. Tested with all inputs within 0.1 V of VCC or Ground, no load.
8. These parameters are guaranteed but not $100 \%$ tested.
9. AC specifications tested with input transition times less than 3 ns , output reference levels of 1.5 V (except tEN/ tDIS test) and input levels of nominally 0 to 3.0 V . Output loading is a resistive divider which provides for specified IOL and IOH plus 30 pF capacitance.

This device has high speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:
a. A $0.1 \mu$ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device Vcc and the tester common, and device ground and tester common.
b. Ground and Vcc supply planes must be brought directly to the DUT socket or contactor fingers.
c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.
10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
11. Transition is measured $\pm 200 \mathrm{mV}$ from steady-state voltage with specified loading.

|  | ORDERING INFORMATION |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 48-pin |  | 52-pin |  |  |
| Speed | $\begin{gathered} \text { Plastic DIP } \\ \text { (P5) } \\ \hline \end{gathered}$ | Sidebraze <br> Hermetic DIP (D5) | Plastic J-Lead Chip Carrier(J5) |  |  |
|  | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}-\mathrm{Commercial}$ Screening |  |  |  |  |
| $\begin{aligned} & 60 \mathrm{~ns} \\ & 50 \mathrm{~ns} \end{aligned}$ | $\begin{aligned} & \text { LMU112PC60 } \\ & \hline \end{aligned}$ | ${ }_{n} \text { LMU112DC60 }_{50}$ | $\begin{aligned} & \text { LMU112JC60 } \\ & n \\ & 50 \end{aligned}$ |  |  |
|  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ - Commercial Screning |  |  |  |  |
| $\begin{aligned} & 65 \mathrm{~ns} \\ & 55 \mathrm{~ns} \end{aligned}$ |  | $$ |  |  |  |
|  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ - Extended Screening |  |  |  |  |
| $\begin{aligned} & 65 \mathrm{~ns} \\ & 55 \mathrm{~ns} \end{aligned}$ |  | $\begin{array}{r}\text { LMU112DME65 } \\ n \\ \hline\end{array}$ |  |  |  |
|  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}-\mathrm{MLL}$-STD-883 COMPLANT. |  |  |  |  |
| 65 ns 55 ns |  | LMU112DMB65 ${ }_{n}$ 55 |  |  |  |

## $16 \times 16$-bit Parallel Multiplier

## LMU16/216

## FEATURES

- 45 ns Worst-Case Multiply Time
- Low Power CMOS Technology
- Replaces TRW MPY016HJ and AMD Am 29516

Two's Complement, Unsigned, or Mixed Operands
$\square$ Three-State Outputs
Available Screened to MIL-STD883, Class B
$\square$ Package Styles Available:

- 64-pin Plastic DIP
- 64-pin Sidebraze, Hermetic DIP
- 68-pin Plastic LCC, J-Lead
- 68-pin Pin Grid Array
- 68-pin Ceramic LCC (Type C)


## DESCRIPTION

The LMU16 and LMU216 are 16-bit parallel multipliers with high speed and low power consumption. They are pin and functionally compatible with TRW MPY016HJ and AMD Am 29516 devices. The LMU16 and LMU216 are functionally identical; they differ only in packaging. Full military ambient temperature range operation is attained by the use of advanced CMOS technology.
The LMU16 and LMU216 produce the 32-bit product of two 16-bit numbers. Data present at the A inputs, along with the TCA control bit, is loaded into the A register on the rising edge of CLK A. B data and the TCB control


## lingut Formats





| Unsigned Integer (TCA, TCB $=0$ ) |
| :--- |
| 15 14 13 2 1 0 <br> $2^{15}$ $2^{14}$ $2^{13}$ $2^{2}$ $2^{1}$ $2^{0}$ |

## OUTPUT FOAMATS

| MSP | LSP |
| :---: | :---: |
| Fractional | nt (RS = 0) |
|  | $\begin{array}{llllllll}15 & 14 & 13\end{array}$ |
| $\begin{aligned} & -2^{0} 2^{-1} 2^{-2} \quad 2^{-13} 2^{-14} 2^{-15} \\ & (\text { Sign }) \end{aligned}$ | $\begin{aligned} & -2^{0} 2^{-16} 2^{-17} \quad 2^{-28} 2^{-29} 2^{-30} \\ & \text { (Sign) } \end{aligned}$ |
| Fractional Two's Complement-Shifted (RS = 1) |  |
|  |  |
| $\begin{aligned} & -2^{1} 2^{0} 2^{-1} \quad 2^{-12} 2^{-13} 2^{-14} \\ & (\text { Sign }) \end{aligned}$ | $2^{-15} 2^{-16} 2^{-17} \quad 2^{-28} 2^{-29} 2^{-30}$ |
| Integer Two's Complement (RS = 1) |  |
| 31 30 29 <br> $18 \quad 17 \quad 16$   | 15 14 13 4 |
| $\begin{array}{ll} -2^{31} 2^{30} 2^{29} \quad 2^{18} 2^{17} 2^{16} \\ (\mathrm{Slg}) \end{array}$ | $2^{15} 2^{14} 2^{13} \quad 2^{2} 2^{1} \quad 2^{0}$ |
| Unsigned Fractional ( $\mathrm{RS}=1$ ) |  |
| 31 30 29 <br> 18 17 16 <br> 18   |  |
| $2^{-1} 2^{-2} 2^{-3} \quad 2^{-14} 2^{-15} 2^{-16}$ | $2^{-17} 2^{-18} 2^{-18} \quad 2^{-30} 2^{-31} 2^{-32}$ |
| Unsigned Integer ( $\mathrm{RS}=1$ ) |  |
|  |  |
| $2^{31} 2^{30} 2^{29} \quad 2^{18} 2^{17} 2^{16}$ | $2^{15} 2^{14} 2^{13} \quad 2^{2} 2^{1} \quad 2^{0}$ |

MAXimum RATINes Above wilch useful ife may be impairod (Notes 1, 2, 3, 8 )

| Storage temper | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Operating ambient temperature. | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Vcc supply voltage with respect to ground | -0.5 V to +7.0 V |
| Input signal with respect to ground | -3.0 V to +7.0 V |
| Signal applied to high impedance output | -3.0 V to +7.0 V |
| Output current into low outputs | .. 25 mA |
| Latchup current | 400 mA |

## Operatina Conditions to meet specified electrical and swithing characteristics

| Mode | Temperature Range (Ambient) | Supply Voltage |
| :--- | :---: | :---: |
| Active Operation, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $4.75 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.25 \mathrm{~V}$ |
| Active Operation, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $4.50 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.50 \mathrm{~V}$ |


| Electrical. Characteristics. Over Operating Condifons |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| VoH | Output High Voltage | $\mathrm{IOH}=-2.0 \mathrm{~mA}$ | 3.5 |  |  | V |
| Vol | Output Low Voltage | $\mathrm{lOL}=8.0 \mathrm{~mA}$ |  |  | 0.5 | v |
| $\mathrm{VH}_{\mathrm{H}}$ | Input High Voltage |  | 2.0 |  | Vcc | V |
| VIL | Input Low Voltage | (Note 3) | 0.0 |  | 0.8 | V |
| IIX | Input Current | Ground $\leq$ VIN $\leq$ Vcc |  |  | $\pm 20$ | $\mu \mathrm{A}$ |
| loz | Output Leakage Current | Ground $\leq$ Vout $\leq$ Vcc |  |  | $\pm 20$ | $\mu \mathrm{A}$ |
| los | Output Short Current | Vout $=$ Ground, Vcc $=$ Max ( Notes 4, 8) |  |  | -250 | mA |
| Icc1 | Vcc Current, Dynamic | (Notes 5, 6) |  | 12 | 25 | mA |
| IcC2 | Vcc Current, Quiescent | (Note 7) |  |  | 1.0 | mA |

## SWITCHING CHARACTERISTICS

Commerciai Operatina Rance $\left(0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ ) notes 9 , 10 (ins)

| Symbol | Parameter | LMU16/216- |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 65 |  | 55 |  | 45 |  |
|  |  | Min | Max | Min | Max | Min | Max |
| tmc | Multiply Time (Clocked) |  | 65 |  | 55 |  | 45 |
| tmuc | Unclocked Multiply Time |  | 85 |  | 75 |  | 65 |
| tD | Output Delay |  | 30 |  | 30 |  | 30 |
| tsel | Output Select Delay |  | 25 |  | 25 |  | 25 |
| tena | Output Enable Time (Note 11) |  | 25 |  | 25 |  | 25 |
| tols | Output Disable Time (Note 11) |  | 25 |  | 25 |  | 25 |
| tPW | Clock Pulse Width | 15 |  | 15 |  | 15 |  |
| th | Input Register Hold Time | 1 |  | 1 |  | 1 |  |
| ts | Input Register Setup Time | 15 |  | 15 |  | 15 |  |

Miltaby Operatino Range ( $-5^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) Notes 9 to (ns)

| Symbol | Parameter | LMU16/216- |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 75 |  | 65 |  | 55 |  |
|  |  | Min | Max | Min | Max | Min | Max |
| tMC | Multiply Time (Clocked) |  | 75 |  | 65 |  | 55 |
| tmuc | Unclocked Multiply Time |  | 95 |  | 85 |  | 75 |
| tD | Output Delay |  | 35 |  | 30 |  | 30 |
| tsEL | Output Select Delay |  | 30 |  | 30 |  | 30 |
| tENA | Output Enable Time (Note 11) |  | 25 |  | 25 |  | 25 |
| tDIS | Output Disable Time (Note 11) |  | 25 |  | 25 |  | 25 |
| tPW | Clock Pulse Width | 20 |  | 15 |  | 15 |  |
| th | Input Register Hold Time | 2 |  | 2 |  | 2 |  |
| ts | Input Register Setup Time | 15 |  | 15 |  | 15 |  |

## Switchina Waveforms



DEVICES INCORPORATED

## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and $\mathrm{VCC}+0.6 \mathrm{~V}$. The device can withstand indefinite operation with inputs in the range of -3.0 V to +7.0 V . Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA .
4. Duration of the output short circuit should not exceed 30 seconds.
5. Supply current for a given application can beaccurately approximated by:

$$
\frac{N C V^{2} F}{4}
$$

where
$\mathrm{N}=$ total number of device outputs
C = capacitive load per output
$\mathrm{V}=$ suppy voltage
$\mathrm{F}=$ clock frequency
6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.
7. Tested with all inputs within 0.1 V of Vcc or Ground, no load.
8. These parameters are guaranteed but not $100 \%$ tested.
9. AC specifications tested with input transition times less than 3 ns , output reference levels of 1.5 V (except teN/ tDIS test) and input levels of nominally 0 to 3.0 V . Output loading is a resistive divider which provides for specified Iol and IOH plus 30 pF capacitance.

This device has high speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As aresult, care must be exercised in the testing of this device. The following measures are recommended:
a. A $0.1 \mu$ F ceramic capacitor should be installed between Vcc and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device Vcc and the tester common, and device ground and tester common.
b. Ground and Vcc supply planes must be brought directly to the DUT socket or contactor fingers.
c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.
10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
11. Transition is measured $\pm 200 \mathrm{mV}$ from steady-state voltage with specified loading.

|  | LMU16 - ORDERING INFORMATION |  |  |
| :---: | :---: | :---: | :---: |
| , |  |  |  |
| Speed | Plastic DIP <br> (P4) | Sidebraze Hermetic DIP (D6) | Pin Grid Array (G2) |
|  | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ - COMMERCIAL SCREENING |  |  |
| $\begin{array}{\|l\|} 65 \mathrm{~ns} \\ 55 \mathrm{~ns} \\ 45 \mathrm{~ns} \end{array}$ | $\begin{gathered} \text { LMU16PC65 } \\ " \quad n \\ " \quad n \\ \hline \end{gathered}$ | $\begin{gathered} \text { LMU16DC65 } \\ \because \quad \because \quad 55 \\ \because \quad . \quad 45 \end{gathered}$ |  |
|  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ - Commercial Screening |  |  |
| $\begin{array}{\|l\|} \hline 75 \mathrm{~ns} \\ 65 \mathrm{~ns} \\ 55 \mathrm{~ns} \end{array}$ |  |  | $\begin{array}{cc} \text { LMU16GM75 } \\ : \quad \div & 65 \\ : \quad & 55 \end{array}$ |
|  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ - Extended Screening |  |  |
| $\begin{array}{\|l\|} 75 \mathrm{~ns} \\ 65 \mathrm{~ns} \\ 55 \mathrm{~ns} \end{array}$ |  | $\begin{array}{rl} \text { LMU16DME75 } \\ n & n \\ n & 65 \\ n & 55 \end{array}$ | $\begin{array}{r} \text { LMU16GME75 } \\ n \quad n 65 \\ \cdots \quad 5 \quad 55 \end{array}$ |
|  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}-\mathrm{MIL}-$ STD-883 Complant |  |  |
| $\begin{aligned} & 75 \mathrm{~ns} \\ & 65 \mathrm{~ns} \\ & 55 \mathrm{~ns} \end{aligned}$ |  |  | $$ |

devices incorporated


## FEATURES

45 ns Worst-Case Multiply Time
Low Power CMOS Technology

- Replaces AMD Am29517
- Single Clock Architecture with Register Enables
T Two's Complement, Unsigned, or Mixed Operands
- Three-State Outputs

Available Screened to MIL-STD883, Class B

- Package Styles Available:
- 64-pin Plastic DIP
- 64-pin Sidebraze, Hermetic DIP
- 68-pin Plastic LCC, J-Lead
- 68-pin Pin Grid Array
- 68-pin Ceramic LCC (Type C)


## DESCRIPTION

The LMU17 and LMU217 are 16-bit parallel multipliers with high speed and low power consumption. They are pin and functionally compatible with AMD Am 29517 devices. The LMU17 and LMU217 are functionally identical; they differ only in packaging. Full military ambient temperature range operation is attained by the use of advanced CMOS technology.
The LMU17 and LMU217 produce the 32-bit product of two 16 -bit numbers. Data present at the A inputs, along with the TCA control bit, is loaded into the A register on the rising edge of CLK A. B data and the TCB control are similarly loaded. Loading of the $A$ and $B$ registers is controlled by the


ENA and ENB controls. When high, these prevent application of the clock to the respective register. The mode controls TCA and TCB specify the operands as two's complement when high, or unsigned magnitude when low.

RND is loaded on the rising edge of CLK, providing either ENA or ENB are low. RND, when high, adds ' 1 ' to the most significant bit position of the least significant half of the product. Subsequent truncation of the 16 least significant bits produces a result correctly rounded to 16 -bit precision.

At the output, the right shift control RS selects either of two output formats: RS low produces a 31-bit product with a copy of the sign bit inserted in the MSB postion of the least significant half. RS high gives a full 32-bit product. Two 16-bit output registers are provided to hold the most and least significant halves of the result (MSP and LSP) as defined by RS. These registers are loaded on the rising edge of CLK, subject to the ENR control. When ENR is high, clocking of the result registers is prevented. For asynchronous output these registers may be made transparent by taking the feed through control (FT) high.
The two halves of the product may be routed to a single 16 -bit three-state output port (MSP) via a multiplexer. MSPSEL low causes the MSP outputs to be driven by the most significant half of the result. MSPSEL high routes the least significant half of the result to the MSP pins. In addition, the LSP is available via the $B$ input port through a separate three-state buffer.

DEVICES INCORPORATED

## linut Fommats

|  | AIN BIN |
| :---: | :---: |
| Fractional T | A, $\mathrm{TCB} \mathrm{=} \mathrm{1)}$ |
|  |  |
| $\begin{aligned} & -2^{0} 2^{-1} 2^{-2} \quad 2^{-13} 2^{-14} 2^{-15} \\ & (\text { Sign }) \end{aligned}$ | $\begin{aligned} & -2^{0} 2^{-1} 2^{-2} \quad 2^{-13} 2^{-14} 2^{-1} \\ & (\text { Sign }) \end{aligned}$ |
| Integer Tw | CA, $\mathrm{TCB}=1$ ) |
| 15 14 13 |  |
| $\begin{array}{lll} -2^{15} 2^{14} 2^{13} \\ \text { (Sign) } & 2^{2} 2^{1} 2^{0} \end{array}$ | $\begin{array}{lll} -2^{15} 2^{14} 2^{13} & 2^{2} 2^{1} 2^{0} \\ \text { (SIg) } \end{array}$ |

Unsigned Fractional (TCA, TCB $=0$ )

| 15 | 14 | 13 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $2^{-1}$ | $2^{-2}$ | $2^{-3}$ | $2^{-14}$ | $2^{-15} 2^{-16}$ |  |


| 15 | 14 | 13 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $2^{-1}$ | $2^{-2}$ | $2^{-3}$ | $2^{-14}$ | $2^{-15}$ | $2^{-16}$ |



## OUTPUT FOAMATS

| MSP |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## Maximum Ratinas Above which usetul life may be impaired (Notes 1, 2, 3, 8)

Storage temperature ..... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Operating ambient temperature $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
VcC supply voltage with respect to ground ..... -0.5 V to +7.0 V
Input signal with respect to ground ..... -3.0 V to +7.0 V
Signal applied to high impedance output ..... -3.0 V to +7.0 V
Output current into low outputs ..... 25 mA
Latchup current ..... $>400 \mathrm{~mA}$

| Opimatina Conditions Io meet specified electrical and swithing characteristics. |  |  |
| :---: | :---: | :---: |
| Mode | Temperature Range (Ambient) | Supply Voltage |
| Active Operation, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $4.75 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.25 \mathrm{~V}$ |
| Active Operation, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $4.50 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.50 \mathrm{~V}$ |

## Electrical Characteristics Over Operating Conditons

| Symbol | Parameter | Mest Condition | Typ | Max | Unit |  |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| VoH | Output High Voltage | IoH $=-2.0 \mathrm{~mA}$ | 3.5 |  |  | V |
| VoL | Output Low Voltage | IoL $=8.0 \mathrm{~mA}$ |  |  | 0.5 | V |
| VH | Input High Voltage |  | 2.0 |  | Vcc | V |
| VL | Input Low Voltage | (Note 3) | 0.0 |  | 0.8 | V |
| IIX | Input Current | Ground $\leq$ VIN $\leq$ Vcc |  |  | $\pm 20$ | $\mu \mathrm{~A}$ |
| IOZ | Output Leakage Current | Ground $\leq$ Vout $\leq$ Vcc |  | $\pm 20$ | $\mu \mathrm{~A}$ |  |
| IOS | Output Short Current | Vout $=$ Ground, Vcc = Max (Notes 4, 8) |  | -250 | mA |  |
| ICC1 | Vcc Current, Dynamic | (Notes 5, 6) |  | 12 | 25 | mA |
| ICC2 | Vcc Current, Quiescent | (Note 7) |  |  | 1.0 | mA |

## SWITCHING CHARACTERISTICS

| Commercial Operatina Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ) Notes 9,10 (ns) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | LMU17/217- |  |  |  |  |  |
|  |  | 65 |  | 55 |  | 45 |  |
|  |  | Min | Max | Min | Max | Min | Max |
| tmc | Multiply Time (Clocked) |  | 65 |  | 55 |  | 45 |
| tmuc | Unclocked Multiply Time |  | 85 |  | 75 |  | 65 |
| to | Output Delay |  | 30 |  | 30 |  | 30 |
| tsel | Output Select Delay |  | 25 |  | 25 |  | 25 |
| tena | Output Enable Time (Note 11) |  | 25 |  | 25 |  | 25 |
| toIs | Output Disable Time (Note 11) |  | 25 |  | 25 |  | 25 |
| tPW | Clock Pulse Width | 15 |  | 15 |  | 15 |  |
| th | Input Register Hold Time | 3 |  | 3 |  | 3 |  |
| ts | Input Register Setup Time | 15 |  | 15 |  | 15 |  |

Militahy Operatino Range ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) Notes 9 , 10 Ins)

| Symbol | Parameter | LMU17/217- |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 75 |  | 65 |  | 55 |  |
|  |  | Min | Max | Min | Max | Min | Max |
| tMC | Multiply Time (Clocked) |  | 75 |  | 65 |  | 55 |
| tmuc | Unclocked Multiply Time |  | 95 |  | 85. |  | 75 |
| tD | Output Delay |  | 35 |  | 30 |  | 30 |
| tsel | Output Select Delay |  | 30 |  | 30 |  | 30 |
| tena | Output Enable Time (Note 11) |  | 25 |  | 25 |  | 25 |
| tDIS | Output Disable Time (Note 11) |  | 25 |  | 25 |  | 25 |
| tPW | Clock Pulse Width | 20 |  | 15 |  | 15 |  |
| $t \mathrm{H}$ | Input Register Hold Time | 3 |  | 3 |  | 3 |  |
| ts | Input Register Setup Time | 15 |  | 15 |  | 15 |  |

## Switching Waverorms



DEVICESNCORPORATED

## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above Vcc will be clamped beginning at -0.6 V and Vcc +0.6 V . The device can withstand indefinite operation with inputs in the range of -3.0 V to +7.0 V . Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA .
4. Duration of the output short circuit should not exceed 30 seconds.
5. Supply current for a given application can be accurately approximated by:

$$
\frac{N C V^{2} F}{4}
$$

where
$\mathrm{N}=$ total number of device outputs
C = capacitive load per output
$\mathrm{V}=$ suppy voltage
F = clock frequency
6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.
7. Tested with all inputs within 0.1 V of Vcc or Ground, no load.
8. These parameters are guaranteed but not $100 \%$ tested.
9. AC specifications tested with input transition times less than 3 ns , output reference levels of 1.5 V (except ten/ tDIS test) and input levels of nominally 0 to 3.0 V . Output loading is a resistive divider which provides for specified IOL and IOH plus 30 pF capacitance.

This device has high speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:
a. A $0.1 \mu$ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.
b. Ground and Vcc supply planes must be brought directly to the DUT socket or contactor fingers.
c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.
10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
11. Transition is measured $\pm 200 \mathrm{mV}$ from steady-state voltage with specified loading.



## $16 \times 16-b i t$ Parallel Multiplier

## FEATURES

- 35 ns Worst-Case Multiply Time

Low Power CMOS Technology
Full 32-bit Output Port -
No Multiplexing Required
Two's Complement, Unsigned, or Mixed Operands

Three-State Outputs
Available Screened to MIL-STD883, Class B

- Package Styles Available:
- 84 -pin Plastic LCC, J-Lead
- 84-pin Pin Grid Array


## DESCRIPTION

The LMU18 is a 16 -bit parallel multiplier featuring high speed and low power consumption. The LMU18 is an 84 -pin device which provides simultaneous access to all outputs. Full military ambient temperature range operation is attained by the use of advanced CMOS technology.

The LMU18 produces the 32-bit product of two 16 -bit numbers. Data present at the A inputs, along with the TCA control bit, is loaded into the A register on the rising edge of CLK A. $B$ data and the TCB control are similarly loaded. Loading of the $A$ and $B$

registers is controlled by the ENA and ENB controls. When high, these prevent application of the clock to the respective register. The mode controls TCA and TCB specify the operands as two's complement when high, or unsigned magnitude when low.

RND is loaded on the rising edge of CLK, providing either ENA or ENB are low. RND, when high, adds 1 to the most significant bit position of the least significant half of the product. Subsequent truncation of the 16 least significant bits produces a result correctly rounded to 16 -bit precision.

At the output, the right shift control RS selects either of two output formats: RS low produces a 31-bit product with a copy of the sign bit inserted in the MSB postion of the least significant half. RS high gives a full 32-bit product. Two 16 -bit output registers are provided to hold the most and least significant halves of the result (MSP and LSP) as defined by RS. These registers are loaded on the rising edge of CLK, subject to the ENR control. When ENR is high, clocking of the result registers is prevented. For asynchronous output these registers may be made transparent by taking the feed through control (FT) high.
The two halves of the product may be routed to a single 16-bit three-state output port (MSP) via a multiplexer. MSPSEL low causes the MSP outputs to be driven by the most significant half of the result. MSPSEL high routes the least significant half of the result to the MSP pins. The MSB of the result is available in both true and complemented form to aid implementation of higher precision multipliers.

## INPUT Formats

| AIN Bin |  |
| :---: | :---: |
| Fractional Two's Complement (TCA, TCB $=1$ ) |  |
|  |  |
| $\begin{aligned} & -2^{0} 2^{-1} 2^{-2} \quad 2^{-13} 2^{-14} 2^{-15} \\ & \text { (Sign) } \end{aligned}$ | ${\underset{\text { Sign })}{-2^{0} 2^{-1} 2^{-2}} \quad 2^{-13} 2^{-14} 2^{-15}}^{(15)}$ |
| Integer Two's Complement (TCA, TCB = 1) |  |
|  |  |
| $\begin{array}{lll} -2^{15} 2^{14} 2^{13} & 2^{2} & 2^{1} \end{array} 2^{0}$ | $\begin{array}{lll} -2^{15} 2^{14} 2^{13} & 2^{2} 2^{1} 2^{0} \\ (\text { Sign }) \end{array}$ |
| Unsigned Fractional (TCA, TCB $=0$ ) |  |
|  | $151413 \longrightarrow 2{ }^{15}$ |
| $2^{-1} 2^{-2} 2^{-3} \quad 2^{-14} 2^{-15} 2^{-16}$ | $2^{-1} 2^{-2} 2^{-3} \quad 2^{-14} 2^{-15} 2^{-16}$ |
| Unsigned Integer ( $\mathrm{TCA}, \mathrm{TCB}=0$ ) |  |
|  |  |
| $2^{15} 2^{14} 2^{13} \quad 2^{2} 2^{1} 2^{0}$ | $2^{15} 2^{14} 2^{13} \quad 2^{2} 2^{1} 2^{0}$ |

## OuTpuT FOMMATS

| MSP | LSP |
| :---: | :---: |
| Fractiona | ( $\mathrm{RS}=0$ ) |
| $\begin{array}{llll}31 & 30 & 29\end{array}$ |  |
| $\begin{aligned} & -2^{0} 2^{-1} 2^{-2} \quad 2^{-13} 2^{-14} 2^{-15} \\ & \text { Sign) } \end{aligned}$ | $\begin{aligned} & -2^{0} 2^{-16} 2^{-17} \quad 2^{-28} 2^{-29} 2^{-30} \\ & \text { (Sign) } \end{aligned}$ |
| Fractional Tw | hifted (RS = 1) |
|  |  |
| $-_{(\text {Sign })} 2^{1} 2^{-1} \quad 2^{-12} 2^{-13} 2^{-14}$ | $2^{-15} 2^{-16} 2^{-17} \quad 2^{-28} 2^{-29} 2^{-30}$ |
| Integer | $\mathrm{RS}=1)$ |
| $31 \quad 30 \quad 29418 \quad 17 \quad 16$ | $\begin{array}{llllllll}15 & 14 & 13\end{array}$ |
| $\begin{array}{ll} -2^{31} 2^{30} 2^{29} \quad 2^{18} 2^{17} 2^{16} \\ (\text { Sign }) \end{array}$ | $2^{15} 2^{14} 2^{13} \quad 2^{2} \quad 2^{1} \quad 2^{0}$ |

Unsigned Fractional (RS = 1)

| $3130 \quad 29$ | 181716 |
| :--- | :--- |
| $2^{-1} 2^{-2} 2^{-3}$ | $2^{-14} 2^{-15} 2^{-16}$ |


| 15 | 14 | 13 |
| :--- | :--- | :--- | | $2^{-17}$ | $2^{-18}$ | $2^{-19}$ | 1 |
| :---: | :---: | :---: | :---: |
| $2^{-30}$ | $2^{-31}$ | $2^{-32}$ |  |


| Unsigned Integer $(\mathrm{RS}=1)$ |
| :--- |
| 31 30 29 18 17 16 <br> $2^{31}$ $2^{30}$ $2^{29}$ $2^{18}$ $2^{17}$ $2^{16}$ |
| 15 14 13 2 1 0 <br> $2^{15}$ $2^{14}$ $2^{13}$ $2^{2}$ $2^{1}$ $2^{0}$ |

Maximum Ratinas above which useful lite may be impalred (Notes 1, 2, 3, 8)
Storage temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Operating ambient temperature $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Vcc supply voltage with respect to ground -0.5 V to +7.0 V
Input signal with respect to ground -3.0 V to +7.0 V
Signal applied to high impedance output
-3.0 V to +7.0 V
Output current into low outputs 25 mA
Latchup current $>400 \mathrm{~mA}$

| Operatina Conditions To meet specifled electrical and swithing characteristics. |  |  |
| :---: | :---: | :---: |
| Mode | Temperature Range (Ambient) | Supply Voltage |
| Active Operation, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $4.75 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.25 \mathrm{~V}$ |
| Active Operation, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $4.50 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.50 \mathrm{~V}$ |


| Electrical Characteristics Over Operating Conditions |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| Vor | Output High Voltage | $\mathrm{IOH}=-2.0 \mathrm{~mA}$ | 3.5 |  |  | V |
| Vol | Output Low Voltage | $\mathrm{IOL}=8.0 \mathrm{~mA}$ |  |  | 0.5 | V |
| V H | Input High Voltage |  | 2.0 |  | Vcc | V |
| VIL | Input Low Voitage | (Note 3) | 0.0 |  | 0.8 | V |
| IIX | Input Current | Ground $\leq$ Vin $\leq$ Vcc |  |  | $\pm 20$ | $\mu \mathrm{A}$ |
| Ioz | Output Leakage Current | Ground $\leq$ Vout $\leq$ Vcc |  |  | $\pm 20$ | $\mu \mathrm{A}$ |
| Ios | Output Short Current | Vout = Ground, Vcc = Max (Notes 4, 8) |  |  | -250 | mA |
| IcC1 | Vcc Current, Dynamic | (Notes 5, 6) |  | 25 | 45 | mA |
| Icce | Vcc Current, Quiescent | (Note 7) |  |  | 1.0 | mA |

## SWITCHING CHARACTERISTICS

Commercial Operating Range ( $\left(0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ ) notes 9 , 10 (ns)

| Symbol | Parameter | LMU18- |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 65 |  | 45 |  | 35 |  |
|  |  | Min | Max | Min | Max | Min | Max |
| tMC | Multiply Time (Clocked) |  | 65 |  | 45 |  | 35 |
| tmuc | Unclocked Multiply Time |  | 85 |  | 65 |  | 55 |
| tD | Output Delay |  | 30 |  | 30 |  | 25 |
| tSEL | Output Select Delay |  | 25 |  | 25 |  | 25 |
| tENA | Output Enable Time (Note 11) |  | 25 |  | 20 |  | 20 |
| tDIS | Output Disable Time (Note 11) |  | 24 |  | 20 |  | 20 |
| tPW | Clock Pulse Width | 15 |  | 15 |  | 15 |  |
| th | Input Register Hold Time | 5 |  | 5 |  | 5 |  |
| ts | Input Register Setup Time | 15 |  | 15 |  | 12 |  |


| Military Operating Range ( $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) Notos 9, 10 (is) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | LMU18- |  |  |  |  |  |
|  |  | 75 |  | 55 |  | 45 |  |
| Symbol | Parameter | Min | Max | Min | Max | Min | Max |
| tMC | Multiply Time (Clocked) |  | 75 |  | 55 |  | 45 |
| tmuc | Unclocked Multiply Time |  | 95 |  | 85 |  | 65 |
| tD | Output Delay |  | 35 |  | 35 |  | 30 |
| tsel | Output Select Delay |  | 30 |  | 30 |  | 30 |
| tena | Output Enable Time (Note 11) |  | 25 |  | 20 |  | 20 |
| tDIs | Output Disable Time (Note 11) |  | 24 |  | 20 |  | 20 |
| tPW | Clock Pulse Width | 20 |  | 15 |  | 15 |  |
| th | Input Register Hold Time | 5 |  | 5 |  | 5 |  |
| ts | Input Register Setup Time | 15 |  | 15 |  | 12 |  |

## Switching Waverorms



## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and Vcc +0.6 V . The device can withstand indefinite operation with inputs in the range of -3.0 V to +7.0 V . Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA .
4. Duration of the output short circuit should not exceed 30 seconds.
5. Supply current for a given application can be accurately approximated by:

$$
\frac{N C V^{2} F}{4}
$$

where
$\mathrm{N}=$ total number of device outputs
C = capacitive load per output
$\mathrm{V}=$ suppy voltage
$\mathrm{F}=$ clock frequency
6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.
7. Tested with all inputs within 0.1 V of VCC or Ground, no load.
8. These parameters are guaranteed but not $100 \%$ tested.
9. AC specifications tested with input transition times less than 3 ns , output reference levels of 1.5 V (except tEN/ tDIS test) and input levels of nominally 0 to 3.0 V . Output loading is a resistive divider which provides for specified IOL and IOH plus 30 pF capacitance.

This device has high speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:
a. A $0.1 \mu \mathrm{~F}$ ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device Vcc and the tester common, and device ground and tester common.
b. Ground and Vcc supply planes must be brought directly to the DUT socket or contactor fingers.
c. Input voltages should be adjusted to compensate for inductive ground and Vcc noise to maintain required DUT input levels relative to the DUT ground pin.
10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
11. Transition is measured $\pm 200 \mathrm{mV}$ from steady-state voltage with specified loading.


## $12 \times 12$-bit Multiplier-Accumulator <br> LMA1009/2009

## FEATURES

- 45 ns Worst-Case MultiplyAccumulate Time
- Low Power CMOS Technology
- Replaces TRW TDC1009

Two's Complement, Unsigned, or Mixed Operands

- Accumulator Performs Load, Accumulate, Subtract
Three-State Outputs
Available Screened to MIL-STD883, Class B
- Package Styles Available:
- 64-pin Plastic DIP
- 64-pin Sidebraze, Hermetic DIP
- 68-pin Plastic LCC, J-Lead
- 68-pin Pin Grid Array
- 68-pin Ceramic LCC (Type C)


## DESCRIPTION

The LMA1009 and LMA2009 are 12-bit CMOS multiplier-accumulators. They are pin-for-pin equivalent to the TRW TDC1009 bipolar multiplieraccumulator. Full ambient temperature range operation is achieved by the use of advanced CMOS technology.

The LMA1009 and LMA2009 produce the 24-bit product of two 12-bit numbers. The results of a series of multiplications may be accumulated to form the sum of products. Accumulation is performed to 27-bit precision with the multiplier product sign extended as appropriate.
Data present at the $A$ and $B$ input registers ( 12 bits) is latched in on the

## LMA1009/2009 BLock DiAgram



| Pheload Truth Table: |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PREL | OEX | OEM | OEL | XTR | MSR | LSR |
| L | L | L | L | OUT | OUT | OUT |
| L | L | L | H | OUT | OUT | 2 |
| L | L | H | L | OUT | z | out |
| L | L | H | H | OUT | z | $z$ |
| L | H | L | L | z | OUT | OUT |
| L | H | L | H | z | OUT | z |
| L | H | H | L | z | z | OUT |
| L | H | H | H | z | z | z |
| H | L | L | L | z | $z$ | z |
| H | L | L | H | z | z | PREL |
| H | L | H | L | $z$ | PREL | Z |
| H | L | H | H | z | PREL | PREL |
| H | H | L | L | PREL | z | z |
| H | H |  | H | PREL | z | PREL |
| H | H | H | L | PREL | PREL | z |
| H | H | H | H | PREL | PREL | PREL |

OUT = Register available on output pins Z = High impedance state
PREL = Data can be preloaded to appropriate register

| Input formats. |  |
| :---: | :---: |
| AIN Fractional Two's | $\begin{gathered} \text { BIN } \\ \text { mplement }(T C=1) \\ \hline \end{gathered}$ |
| 11 10 9 |  |
| $\begin{aligned} & -2^{0} 2^{-1} 2^{-2} \quad 2^{-9} 2^{-10} 2^{-11} \\ & (\text { Sign }) \end{aligned}$ | $\begin{aligned} & -2^{0} 2^{-1} 2^{-2} \quad 2^{-9} 2^{-10} 2^{-11} \\ & (\text { Sign) } \end{aligned}$ |
| Unsigned Fractional ( $T C=0$ ) |  |
|  |  |
| $2^{-1} 2^{-2} 2^{-3} \quad 2^{-10} 2^{-11} 2^{-12}$ | $2^{-1} 2^{-2} 2^{-3} \quad 2^{-10} 2^{-11} 2^{-12}$ |
| _-_ Integer Two's Complement ( $\mathrm{TC}=1$ 1) |  |
| 11 9  |  |
| $\begin{array}{llll} -2^{11} 2^{10} 2^{9} & 2^{2} & 2^{1} \quad 2^{0} \\ \text { (Sign) } \end{array}$ | $\frac{-2^{11} 2^{10} 2^{9} \quad 2^{2} 2^{1} 2^{0} 0}{(\text { ign })}$ |
| U-Unsigned Integer ( $T C=0$ ) |  |
| 11 10 9 | 11 10 9 |
| $2^{11} 2^{10} 2^{9} \quad 2^{2} 2^{1} 2^{0}$ | $2^{11} 2^{10} 2^{9} \quad 2^{2} 2^{1} 2^{0}$ |

## Output Formats

| XTR | MSR | LSR |
| :---: | :---: | :---: |
| —_ Fractional Two's Complement $\longrightarrow$ |  |  |
| 26 25 24 | $\begin{array}{llll}23 & 22 & 21\end{array}$ | $\begin{array}{llll}11 & 10 & 9\end{array} 2 \begin{array}{lll} & 1 & 0\end{array}$ |
| $-2^{4} 2^{3} \quad 2^{2}$ | $2^{1} \quad 2^{0} 2^{-1} \quad 2^{-8} \quad 2^{-9} 2^{-10}$ | $2^{-11} 2^{-12} 2^{-13} \quad 2^{-20} 2^{-21} 2^{-22}$ |
| Unsigned Fractional -_____ |  |  |
| 26 25 24 |  | $\begin{array}{llll}11 & 10 & 9\end{array} 2 \begin{array}{llll}2 & 1 & 0\end{array}$ |
| $2^{2} 2^{1} 2^{0}$ | $2^{-1} 2^{-2} 2^{-3} \quad 2^{-10} 2^{-11} 2^{-12}$ | $2^{-13} 2^{-14} 2^{-15} \quad 2^{-22} 2^{-23} 2^{-24}$ |
| Integer Two's Complement |  |  |
| 26 25 24 | $\begin{array}{llllll}23 & 22 & 21\end{array}$ | $\begin{array}{llll}11 & 10 & 9\end{array}$ |
| $\frac{-2^{26}}{(\text { Sign })} 2^{25} 2^{24}$ | $2^{23} 2^{22} 2^{21} \quad 2^{14} 2^{13} 2^{12}$ | $2^{11} 2^{10} 2^{9} \quad 2^{2} 2^{1} 2^{0}$ |
| Unsigned Integer |  |  |
| 26 25 24 |  | $\begin{array}{llll}11 & 10 & 9\end{array}$ |
| $2^{26} 2^{25} 2^{24}$ | $2^{23} 2^{22} 2^{21} \quad 2^{14} 2^{13} 2^{12}$ | $2^{11} 2^{10} 2^{9} \quad 2^{2} 2^{1} \quad 2^{0}$ |

## Maximum Ratings Abovo which useful lifo may be impaired (Notes 1, 2, 3, 8 )

Storage temperature ..... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$Operating ambient temperature ....................................................................................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$Vcc supply voltage with respect to ground ........................................................................ -0.5 V to +7.0 VInput signal with respect to ground .................................................................................. -3.0 V to +7.0 VSignal applied to high impedance output .......................................................................... -3.0 V to +7.0 VOutput current into low outputs25 mA
Latchup current ..... $>400 \mathrm{~mA}$

## Operatina Conditions to meet specified electical and switching characteristics

| Mode | Temperature Range (Ambient) | Supply Voltage |
| :--- | :---: | :---: |
| Active Operation, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $4.75 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.25 \mathrm{~V}$ |
| Active Operation, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $4.50 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.50 \mathrm{~V}$ |

Electrical. Characteristics Over Operating Comditoms

| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| VoH | Output High Voltage | IoH $=-2.0 \mathrm{~mA}$ | 3.5 |  |  | V |
| VoL | Output Low Voltage | IoL $=8.0 \mathrm{~mA}$ |  |  | 0.5 | V |
| VH | Input High Voltage |  | 2.0 |  | Vcc | V |
| VL | Input Low Voltage | (Note 3) | 0.0 |  | 0.8 | V |
| IIX | Input Current | Ground $\leq$ VIN $\leq$ Vcc |  |  | $\pm 20$ | $\mu \mathrm{~A}$ |
| Ioz | Output Leakage Current | Ground $\leq$ Vout $\leq$ Vcc |  | $\pm 20$ | $\mu \mathrm{~A}$ |  |
| Ios | Output Short Current | Vout = Ground, Vcc $=$ Max (Notes 4, 8) |  |  | -250 | mA |
| Icc1 | Vcc Current, Dynamic | (Notes 5, 6) |  | 12 | 25 | mA |
| IcC2 | Vcc Current, Quiescent | (Note 7) |  |  | 1.0 | mA |

## SWITCHING CHARACTERISTICS

Commercial Operating Range ( $\left(0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ ) Noles 9 . 10 (os)

| Symbol | Parameter | LMA1009/2009- |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 75 |  | 55 |  | 45 |  |
|  |  | Min | Max | Min | Max | Min | Max |
| tmC | Multiply Time (Clocked) |  | 75 |  | 55 |  | 45 |
| tD | Output Delay |  | 30 |  | 25 |  | 25 |
| tena | Output Enable Time (Note 11) |  | 30 |  | 30 |  | 25 |
| tols | Output Disable Time (Note 11) |  | 25 |  | 25 |  | 25 |
| th | Input Register Hold Time | 2 |  | 2 |  | 2 |  |
| thP | Preload Hold Time | 2 |  | 2 |  | 2 |  |
| ts | Input Register Setup Time | 15 |  | 15 |  | 12 |  |
| tsp | Preload Setup Time | 15 |  | 15 |  | 12 |  |
| tPW | Clock Pulse Width | 15 |  | 15 |  | 15 |  |


| Military Operating Ranae ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) Notes 9; 10.ins) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | LMA1009/2009- |  |  |  |  |  |
|  |  | 95 |  | 65 |  | 55 |  |
| Symbol | Parameter | Min | Max | Min | Max | Min | Max |
| tMC | Multiply Time (Clocked) |  | 95 |  | 65 |  | 55 |
| to | Output Delay |  | 35 |  | 30 |  | 25 |
| tena | Output Enable Time (Note 11) |  | 35 |  | 35 |  | 30 |
| tDIs | Output Disable Time (Note 11) |  | 30 |  | 30 |  | 30 |
| th | Input Register Hold Time | 2 |  | 2 |  | 2 |  |
| thP | Preload Hold Time | 2 |  | 2 |  | 2 |  |
| ts | Input Register Setup Time | 20 |  | 20 |  | 15 |  |
| tSP | Preload Setup Time | 20 |  | 20 |  | 15 |  |
| tPW | Clock Pulse Width | 20 |  | 20 |  | 15 |  |

[^0]
## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above Vcc will be clamped beginning at -0.6 V and $\mathrm{Vcc}+0.6 \mathrm{~V}$. The device can withstand indefinite operation with inputs in the range of -3.0 V to +7.0 V . Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA .
4. Duration of the output short circuit should not exceed 30 seconds.
5. Supply current for a given application can be accurately approximated by:

$$
\frac{N^{2} V^{2} F}{4}
$$

where
$\mathrm{N}=$ total number of device outputs
C = capacitive load per output
$\mathrm{V}=$ suppy voltage
$\mathrm{F}=$ clock frequency
6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.
7. Tested with all inputs within 0.1 V of VCC or Ground, no load.
8. These parameters are guaranteed but not $100 \%$ tested.
9. AC specifications tested with input transition times less than 3 ns , output reference levels of 1.5 V (except ten/ tDIS test) and input levels of nominally 0 to 3.0 V . Output loading is a resistive divider which provides for specified IOL and IOH plus 30 pF capacitance.

This device has high speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:
a. A $0.1 \mu \mathrm{~F}$ ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.
b. Ground and Vcc supply planes must be brought directly to the DUT socket or contactor fingers.
c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.
10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
11. Transition is measured $\pm 200 \mathrm{mV}$ from steady-state voltage with specified loading.



## FEATURES

$\square 45 \mathrm{~ns}$ Worst-Case MultiplyAccumulate Time
$\square$ Low Power CMOS Technology
Replaces TRW TDC1010 and AMD Am29510
Two's Complement, Unsigned, or Mixed Operands

- Accumulator Performs Load, Accumulate, Subtract
Three-State Outputs
Available Screened to MIL-STD883, Class B
Package Styles Available:
- 64-pin Plastic DIP
- 64-pin Sidebraze, HermeticDIP
-68-pin Plastic LCC, J-Lead
-68-pin Pin Grid Array
- 68-pin Ceramic LCC (Type C)


## DESCRIPTION

The LMA1010 and LMA2010 are high speed, low power multiplieraccumulators (MACs). They are pin-for-pin equivalent to the TRW TDC1010 and the AMD AM29510 bipolar multiplier accumulators. The LMA1010 and LMA2010 are functionally identical; they differ only in packaging. Full military ambient temperature range operation is achieved with advanced CMOS technology.
The LMA1010 produces the 32 -bit product of two 16 -bit numbers. The results of a series of multiplications may be accumulated to form the sum of products. Accumulation is performed to 35-bit precision with the multiplier product sign extended as appropriate.

## LMA1010/2010 Block Diagram



| Pheload Trut Table: |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PREL | OEX | OEM | OEL | XTR | MSR | LSR |
| L | L | L | L | OUT | OUT | OUT |
| L | L | L | H | OUT | OUT | z |
| L | L | H | L | OUT | z | OUT |
| L | L | H | H | OUT | $z$ | z |
| L | H | L | L | z | OUT | OUT |
| L | H | L | H | z | OUT | z |
| L | H | H | L | z | z | out |
| L | H | H | H | z | z | z |
| H | L | L | L | z | z | z |
| H | L | L | H | $z$ | z | PREL |
| H | L | H | L | z | PREL | z |
| H | L | H | H | Z | PREL | PREL |
| H | H | L | L | PREL | Z | z |
| H | H | L | H | PREL | z | PREL |
| H | H | H | L | PREL | PREL | z |
| H | H | H | H | PREL | PREL | PREL |

OUT = Register available on output pins Z = High impedance state PREL = Data can be preloaded to appropriate register

## Input Formats

AIN

## BIN

Fractional Two's Complement (TC = 1)

| 15 | 14 | 13 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| $-2^{0}$ | $2^{-1}$ | $2^{-2}$ | $2^{-13}$ | $2^{-14}$ | $2^{-15}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

(Sign)

Unsigned Fractional ( $\mathrm{TC}=0$ )

|  | 210 |  |
| :---: | :---: | :---: |
| $2^{-1} 2^{-2} 2^{-3}$ | $2^{-14} 2^{-15} 2^{-16}$ | $2^{-1} 2^{-2} 2^{-3} \quad 2^{-14}$ |

Integer Two's Complement (TC = 1)


Unsigned Integer ( $\mathrm{TC}=0$ )


Output Formats


| 34 33 32 | 31 30 29 181716 <br> 1817    |  |
| :---: | :---: | :---: |
| $-2^{34} 2^{33} 2^{32}$ | $2^{31} 2^{30} 2^{29} \quad 2^{18} 2^{17} 2^{16}$ | $2^{15} 2^{14} 2^{13} \quad 2^{2} 2^{1} 2^{0}$ |


| $3433 \quad 32$ |  | 15 $14 \quad 13$ |
| :---: | :---: | :---: |
| $2^{34} 2^{33} 2^{32}$ | $2^{31} 2^{30} 2^{29} \quad 2^{18} 2^{17} 2^{16}$ | $2^{15} 2^{14} 2^{13} \quad 2^{2} 2^{1} 2^{0}$ |

## Maximum Ratings Above which usetul lie may be impaired (Notes $1,2,3,8$ )

Storage temperature ..... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Operating ambient temperature ..... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Vcc supply voltage with respect to ground -0.5 V to +7.0 V
Input signal with respect to ground -3.0 V to +7.0 V
Signal applied to high impedance output ..... -3.0 V to +7.0 V
Output current into low outputs ..... 25 mA
Latchup current ..... 400 mA
Operating Conditions To meet specified electrical and swithing characteristics

| Mode | Temperature Range (Ambient) | Supply Voltage |
| :--- | :---: | :---: |
| Active Operation, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $4.75 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.25 \mathrm{~V}$ |
| Active Operation, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $4.50 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.50 \mathrm{~V}$ |


| Electrical. Characteristics Over Operating Comditions |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| VoH | Output High Voltage | $\mathrm{IOH}=-2.0 \mathrm{~mA}$ | 3.5 |  |  | V |
| Vol | Output Low Voltage | $\mathrm{IOL}=8.0 \mathrm{~mA}$ |  |  | 0.5 | V |
| ViH | Input High Voltage |  | 2.0 |  | Vcc | V |
| VLL | Input Low Voltage | (Note 3) | 0.0 |  | 0.8 | V |
| Hx | Input Current | Ground $\leq$ Vin $\leq$ Vcc |  |  | $\pm 20$ | $\mu \mathrm{A}$ |
| loz | Output Leakage Current | Ground $\leq$ Vout $\leq$ Vcc |  |  | $\pm 20$ | $\mu \mathrm{A}$ |
| Ios | Output Short Current | Vout $=$ Ground, Vcc $=$ Max ( Notes 4, 8) |  |  | -250 | mA |
| IcC1 | Vcc Current, Dynamic | (Notes 5, 6) |  | 12 | 25 | mA |
| Icc2 | Vcc Current, Quiescent | (Note 7) |  |  | 1.0 | mA |

## SWITCHING CHARACTERISTICS

| Symbol | Parameter | LMA1010/2010- |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 65 |  | 55 |  | 45 |  |
|  |  | Min | Max | Min | Max | Min | Max |
| tmc | Multiply Time (Clocked) |  | 65 |  | 55 |  | 45 |
| tD | Output Delay |  | 30 |  | 25 |  | 25 |
| tena | Output Enable Time (Note 11) |  | 30 |  | 30 |  | 30 |
| tois | Output Disable Time (Note 11) |  | 30 |  | 25 |  | 25 |
| th | Input Register Hold Time | 0 |  | 0 |  | 0 |  |
| tHP | Preload Hold Time | 0 |  | 0 |  | 0 |  |
| ts | Input Register Setup Time | 15 |  | 15 |  | 12 |  |
| tsp | Preload Setup Time | 15 |  | 15 |  | 12 |  |
| tPW | Clock Pulse Width | 15 |  | 15 |  | 15 |  |


| Militamy Operating Range ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) Notes 9 10 (ns) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | LMA1010/2010- |  |  |  |  |  |
|  |  | 75 |  | 65 |  | 55 |  |
|  |  | Min | Max | Min | Max | Min | Max |
| tmc | Multiply Time (Clocked) |  | 75 |  | 65 |  | 55 |
| tD | Output Delay |  | 35 |  | 30 |  | 30 |
| tena | Output Enable Time (Note 11) |  | 35 |  | 30 |  | 30 |
| tDIS | Output Disable Time (Note 11) |  | 35 |  | 25 |  | 25 |
| tH | Input Register Hold Time | 0 |  | 0 |  | 0 |  |
| tHP | Preload Hold Time | 0 |  | 0 |  | 0 |  |
| ts | Input Register Setup Time | 20 |  | 15 |  | 12 |  |
| tsp | Preload Setup Time | 20 |  | 15 |  | 12 |  |
| tPW | Clock Pulse Width | 20 |  | 15 |  | 15 |  |

## Swithina Waveforms



DEVICES INCORPORATED

## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.
2. The products described by this specification include internal circuitry designed to protect the chipfrom damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above Vcc will be clamped beginning at -0.6 V and $\mathrm{VCC}+0.6 \mathrm{~V}$. The device can withstand indefinite operation with inputs in the range of -3.0 V to +7.0 V . Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA .
4. Duration of the output short circuit should not exceed 30 seconds.
5. Supply current for a given application can beaccurately approximated by:

$$
\frac{\mathrm{NCV}^{2} \mathrm{~F}}{4}
$$

where
$\mathrm{N}=$ total number of device outputs
$C=$ capacitive load per output
$\mathrm{V}=$ suppy voltage
$F=$ clock frequency
6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.
7. Tested with all inputs within 0.1 V of Vcc or Ground, no load.
8. These parameters are guaranteed but not $100 \%$ tested.
9. AC specifications tested with input transition times less than 3 ns , output reference levels of 1.5 V (except tEN/ tDIS test) and input levels of nominally 0 to 3.0 V . Output loading is a resistive divider which provides for specified IOL and IOH plus 30 pF capacitance.

This device has high speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:
a. A $0.1 \mu \mathrm{~F}$ ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device Vcc and the tester common, and device ground and tester common.
b. Ground and Vcc supply planes must be brought directly to the DUT socket or contactor fingers.
c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.
10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
11. Transition is measured $\pm 200 \mathrm{mV}$ from steady-state voltage with specified loading.

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{}} \& \& \& \& \\
\hline \& \& \& \multicolumn{4}{|l|}{68-pin} \\
\hline Speed \& \[
\begin{gathered}
\hline \text { Plastic DIP } \\
\text { (P4) } \\
\hline
\end{gathered}
\] \& \begin{tabular}{l}
Sidebraze \\
Hermetic DIP (D6)
\end{tabular} \& \& \& Pin Grid Array (G2) \& \\
\hline \& \multicolumn{6}{|l|}{\(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) - Commercial Scheening} \\
\hline 65 ns 55 ns 45 ns \&  \& \[
\begin{gathered}
\text { LMA 1010DC65 } \\
\cdots \quad . \\
\cdots \quad 45 \\
\cdots \quad 4
\end{gathered}
\] \& \& \& LMA1010GC65
\(\sim\) \(\begin{array}{r}55 \\ \cdots\end{array}\) \& \\
\hline \& \multicolumn{6}{|l|}{\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) - Commercial Screening} \\
\hline 75 ns 65 ns 55 ns \& \& LMA1010DM75

$\square$
$\square$ \& \& \& LMA1010GM75
$\cdots$
$\cdots$ \& <br>
\hline \& \multicolumn{6}{|l|}{$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}-$ Extended Scaiening} <br>
\hline 75 ns
65 ns
55 ns \& \&  \& \& \& LMA1010GME75
$\sim$
$\cdots$ \& <br>
\hline \& \multicolumn{6}{|l|}{$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$-MIL-STD-883 COMPLANT} <br>
\hline 75 ns
65 ns
55 ns \& \& LMA1010DMB75
$"$
$\cdots$

$\cdots$ $\begin{array}{r}65 \\ \\ \end{array}$ \& \& \& | LMA1010GMB75 |
| :---: |
|  |
| $\cdots$ |
| $\cdots$ | \& <br>

\hline
\end{tabular}



## 12-bit Cascadable Multiplier-Accumulator

## FEATURES

- $12 \times 12$-bit Multiplier with Pipelined 26-bit Output Summer

Summer has 26-bit Input Port Fully Independent from Multiplier Inputs
$\square$ Cascadable to Form Video Rate FIR Filter with 3-bit Headroom
$\square$ A, B, and C Input Registers Separately Enabled for Maximum Flexibility

- 25 MHz Data Rate for FIR Filtering Applications
$\square$ High Speed, Low Power CMOS Technology

Package Styles Available:

- 84-pin Plastic LCC J-Lead
- 84-pin Grid Array


## DESCRIPTION

The LMS12 is a high speed $12 \times 12$-bit combinatorial multiplier integrated with a 26-bit adder in a single 84 -pin package. It is an ideal building block for the implementation of very high speed FIR filters for video, RADAR, and other similar applications. The LMS12 implements the general form $(A \cdot B)+C$. As a result, it is also useful in implementing polynomial approximations to transcendental functions.

## Architecture

A block diagram of the LMS12 is shown below. Its major features are discussed individually in the following paragraphs.

## Multiplier

The $\mathrm{A}_{11}-\mathrm{A} 0$ and $\mathrm{B}_{11}-\mathrm{B}_{0}$ inputs to the LMS12 are captured at the rising edge


Floure 1. FLow diagham for 5-tap Fir miler.

$x(n)$


## Applications

The LMS12 is designed specifically for high speed FIR filtering applications requiring a throughput rate of one output sample per clock period. By cascading LMS12 units, the transpose form of the FIR transfer function is implemented directly, with each of the LMS12 units supplying one of the filter weights, and the cascaded summers accumulating the results. The signal flow graph for a 5-tap FIR filter and the equivalent implementation using LMS12's is shown in Fig. 1.

The operation of the 5-tap FIR filter implementation of Fig. 1 is depicted in Table 1. The filter weights h4-h0 are assumed to be latched in the $B$ input registers of the LMS12 units. The $x(n)$ data is applied in parallel to the $A$ input registers of all devices. For descriptive purposes in the table, the A-register contents and Sum output data of each device is labelled according to the index of the weight applied by that device; i.e., S 0 is produced by the rightmost device, which has h0 as
its filter weight and A0 as its input register contents. Each column represents one clock cycle, with the data passing a particular point in the system illustrated across each row.

Table 1. Timing example foo 5-tap nondecimating fir filter.

| CLK Cycle | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $X(\mathrm{n})$ | Xn | $x_{n+1}$ | $x_{n+2}$ | $X_{n+3}$ | $X_{n+4}$ | $X_{n+5}$ | $X_{n+6}$ | $\mathrm{Xn}_{+7}$ | $\mathrm{Xn}_{n+8}$ |
| A4 Register Sum 4 |  | Xn | $\begin{aligned} & X_{n+1} \\ & h 4 X_{n} \end{aligned}$ | $\begin{aligned} & X_{n+2} \\ & h 4 X_{n+1} \end{aligned}$ | $\begin{aligned} & X_{n+3} \\ & h 4 X_{n+2} \end{aligned}$ | $X_{n+4}$ $h 4 X_{n+3}$ | $X_{n+5}$ $h 4 X_{n+4}$ | $X_{n+6}$ <br> $h_{4} X_{n+5}$ | $\begin{aligned} & X_{n+7} \\ & h_{4} X_{n+6} \end{aligned}$ |
| A3 Register Sum 3 |  | Xn | $X_{n+1}$ $h_{3} \mathrm{Xn}_{n}$ $+h 4 X_{n-1}$ | $X_{n+2}$ $h_{3} X_{n+1}$ $+h 4 X_{n}$ | $X_{n+3}$ $h_{3} X_{n+2}$ $+h_{4} \mathrm{Xn}_{\mathrm{n}+1}$ | $X_{n+4}$ h3 $\mathrm{Xn}_{\mathrm{n}}$ + $+h 4 \mathrm{Xn}_{\mathrm{n}} \mathrm{C}$ | $\begin{aligned} & X_{n+5} \\ & h_{3} X_{n+4} \\ & +h_{4} X_{n+3} \end{aligned}$ | $X_{n+6}$ $h_{3} X_{n+5}$ $+h 4 X_{n+4}$ | $X_{n+7}$ $h_{3} X_{n+6}$ $+h_{4} X_{n+5}$ |
| A2 Register Sum 2 |  | $\mathrm{X}_{\mathrm{n}}$ | $\begin{aligned} & X_{n+1} \\ & h_{2} X_{n} \\ & +h_{3} X_{n-1} \\ & +h_{4} X_{n-2} \end{aligned}$ | $\begin{aligned} & X_{n+2} \\ & h_{2} X_{n+1} \\ & +h_{3} X_{n} \\ & +h_{4} X_{n-1} \end{aligned}$ | $\begin{aligned} & \text { Xn+3 } \\ & h 2 X_{n+2} \\ & +h 3 X_{n+1} \\ & +h 4 X_{n} \end{aligned}$ | $\begin{gathered} X_{n+4} \\ h_{2} X_{n+3} \\ +h_{3} X_{n+2} \\ +h_{4} X_{n+1} \end{gathered}$ | $\begin{gathered} X_{n+5} \\ h_{2} X_{n+4} \\ +h_{3} X_{n+3} \\ +h_{4} X_{n+2} \end{gathered}$ | $\begin{gathered} X_{n+6} \\ h_{2} X_{n+5} \\ +h_{3} X_{n+4} \\ +h_{4} X_{n+3} \end{gathered}$ | $\begin{aligned} & X_{n+7} \\ & h_{2} X_{n+6} \\ & +h_{3} X_{n+5} \\ & +h_{4} X_{n+4} \end{aligned}$ |
| A1 Register Sum 1 |  | Xn | $\begin{aligned} & X_{n+1} \\ & h_{1} X_{n} \\ & +h_{2} X_{n-1} \\ & +h_{3} X_{n-2} \\ & +h_{4} X_{n-3} \end{aligned}$ | $\begin{aligned} & X_{n+2} \\ & h_{1} X_{n+1} \\ & +h_{2} X_{n} \\ & +h_{3} X_{n-1} \\ & +h_{4} X_{n-2} \end{aligned}$ | $\begin{aligned} & X_{n+3} \\ & h_{1} X_{n+2} \\ & +h_{2} X_{n+1} \\ & +h_{3} X_{n} \\ & +h_{4} X_{n-1} \end{aligned}$ | $X_{n+4}$ <br> $h 1 X_{n+3}$ <br> $+\mathrm{h} 2 \mathrm{X}_{\mathrm{n}+2}$ <br> $+\mathrm{h} 3 \mathrm{X}_{\mathrm{n}+1}$ <br> $+h_{4} \mathrm{Xn}_{n}$ | $\begin{aligned} & X_{n+5} \\ & h_{1} X_{n+4} \\ & +h_{2} X_{n+3} \\ & +h_{3} X_{n+2} \\ & +h_{4} X_{n+1} \end{aligned}$ | $X_{n+6}$ <br> $h_{1} X_{n+5}$ <br> $+h_{2} X_{n+4}$ <br> $+h 3 X_{n+3}$ <br> $+h 4 X_{n+2}$ | $\mathrm{X}_{\mathrm{n}+7}$ <br> $h_{1} X_{n+6}$ <br> $+h_{2} X_{n+5}$ <br> $+h_{3} X_{n+4}$ <br> $+h 4 X_{n+3}$ |
| Ao Register Sum 0 |  | $X_{n}$ | $\begin{aligned} & X_{n+1} \\ & h_{0} X_{n} \\ & +h_{1} X_{n-1} \\ & +h_{2} X_{n-2} \\ & +h_{3} X_{n-3} \\ & +h_{4} X_{n-4} \end{aligned}$ | $\begin{aligned} & X_{n+2} \\ & \quad h 0 X_{n+1} \\ & +h 1 X_{n} \\ & +h_{2} X_{n-1} \\ & +h_{3} X_{n-2} \\ & +h_{4} X_{n-3} \end{aligned}$ | $\begin{aligned} & X_{n+3} \\ & h_{0} X_{n+2} \\ & +h_{1} X_{n+1} \\ & +h_{2} X_{n} \\ & +h_{3} X_{n-1} \\ & +h_{4} X_{n-2} \end{aligned}$ | $\begin{aligned} & X_{n+4} \\ & h o X_{n+3} \\ & +h_{1} X_{n+2} \\ & +h_{2} X_{n+1} \\ & +h_{3} X_{n} \\ & +h_{4} X_{n-1} \end{aligned}$ | $\begin{aligned} & X_{n+5} \\ & h o X_{n+4} \\ & +h_{1} X_{n+3} \\ & +h_{2} X_{n+2} \\ & +h_{3} X_{n+1} \\ & +h_{4} X_{n} \end{aligned}$ | $X_{n+6}$ <br> ho $X_{n+5}$ <br> $+h_{1} X_{n+4}$ <br> $+h 2 X_{n+3}$ <br> $+h_{3} X_{n+2}$ <br> $+h_{4} X_{n+1}$ | $\mathrm{X}_{\mathrm{n}+7}$ <br> hoXn+6 <br> $+h_{1} X_{n+5}$ <br> $+h 2 X_{n+4}$ <br> $+h_{3} X_{n+3}$ <br> $+h 4 X_{n+2}$ |

## Maximum Ratinas Above which usemilifemay be mpalled (Notes 1, $2,3,8$,

Storage temperature ..... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Operating ambient temperature ..... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Vcc supply voltage with respect to ground -0.5 V to +7.0 V
Input signal with respect to ground ..... -3.0 V to +7.0 V
Signal applied to high impedance output ..... -3.0 V to +7.0 V
Output current into low outputs ..... 25 mA
Latchup current ..... $>400 \mathrm{~mA}$

## Operatina Condmons. Io meet specified electical and swithing characteristics

| Mode | Temperature Range (Ambient) | Supply Voltage |
| :--- | :---: | ---: |
| Active Operation, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $4.75 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.25 \mathrm{~V}$ |
| Active Operation, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $4.50 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.50 \mathrm{~V}$ |

## ELECTHICAL CMAmATHRIStics OVer Operating Condifions

| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| VoH | Output High Voltage | IoH $=-2.0 \mathrm{~mA}$ | 3.5 |  |  | V |
| VoL | Output Low Voltage | IoL $=4.0 \mathrm{~mA}$ |  |  | 0.5 | V |
| VH | Input High Voltage |  | 2.0 |  | Vcc | V |
| VL | Input Low Voltage | (Note 3) | 0.0 |  | 0.8 | V |
| HX | Input Current | Ground $\leq$ VIN $\leq$ Vcc |  |  | $\pm 20$ | $\mu \mathrm{~A}$ |
| IOZ | Output Leakage Current | Ground $\leq$ Vout $\leq$ Vcc |  |  | $\pm 20$ | $\mu \mathrm{~A}$ |
| Ios | Output Short Current | Vout = Ground, Vcc = Max (Notes 4, 8) |  |  | -250 | mA |
| Icc1 | Vcc Current, Dynamic | (Notes 5, 6) |  | 15 | 25 | mA |
| Icc2 | Vcc Current, Quiescent | (Note 7) |  |  | 1.0 | mA |

## SWITCHING CHARACTERISTICS

Commercial Opemating Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ) Notes 9, 10 (ns)

| Symbol | Parameter | LMS12- |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 65 |  | 50 |  | 40 |  |
|  |  | Min | Max | Min | Max | Min | Max |
| tCP | Clock Period | 40 |  | 35 |  | 30 |  |
| tD | Clock to S-FT $=1$ |  | 50 |  | 40 |  | 35 |
|  | Clock to S-FT $=0$ |  | 25 |  | 25 |  | 25 |
| tsc | C Data Setup Time | 15 |  | 10 |  | 7 |  |
| tsAB | A, B Data Setup Time | 15 |  | 12 |  | 12 |  |
| tsen | ENA, ENB, ENC Setup Time | 15 |  | 12 |  | 12 |  |
| thC | C Data Hold Time | 5 |  | 5 |  | 5 |  |
| thab | A, B Data Hold Time | 5 |  | 5 |  | 5 |  |
| then | ENA, ENB, ENC Hold Time | 5 |  | 5 |  | 5 |  |
| tPW | Clock Pulse Width | 15 |  | 15 |  | 12 |  |
| tena | Output Enable Time (Note 11) |  | 25 |  | 25 |  | 25 |
| tols | Output Disable Time (Note 11) |  | 22 |  | 22 |  | 22 |

MilitabyOperating Range ( $-55^{\circ} \mathrm{C}$ to + $125^{\circ} \mathrm{C}$ ) Notes 9; 10 (ns)

| Symbol | Parameter | LMS12- |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 65 |  | 50 |  | Min | Max |
|  |  | Min | Max | Min | Max |  |  |
| tCP | Clock Period | 40 |  | 35 |  |  |  |
| tD | Clock to S-FT = 1 |  | 50 |  | 40 |  |  |
|  | Clock to S-FT $=0$ |  | 25 |  | 25 |  |  |
| tsc | C Data Setup Time | 15 |  | 12 |  |  |  |
| tsAB | A, B Data Setup Time | 15 |  | 12 |  |  |  |
| tsen | ENA, ENB, ENC Setup Time | 15 |  | 12 |  |  |  |
| thC | C Data Hold Time | 5 |  | 5 |  |  |  |
| thab | A, B Data Hold Time | 5 |  | 5 |  |  |  |
| thEN | ENA, ENB, ENC Hold Time | 5 |  | 5 |  |  |  |
| tPW | Clock Pulse Width | 15 |  | 15 |  |  |  |
| tENA | Output Enable Time (Note 11) |  | 25 |  | 25 |  |  |
| tols | Output Disable Time (Note 11) |  | 22 |  | 22 |  |  |

## Switching Waverorms



DEVICES INCORPORATED

## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.
2. The products described by this specification include internal circuitry designed to protect the chipfrom damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and $\mathrm{VCC}+0.6 \mathrm{~V}$. The device can withstand indefinite operation with inputs in the range of -3.0 V to +7.0 V . Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA .
4. Duration of the output short circuit should not exceed 30 seconds.
5. Supply current for a given application can beaccurately approximated by:

$$
\frac{N^{2} V^{2} F}{4}
$$

where
$\mathrm{N}=$ total number of device outputs
$C=$ capacitive load per output
V = suppy voltage
F = clock frequency
6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.
7. Tested with all inputs within 0.1 V of Vcc or Ground, no load.
8. These parameters are guaranteed but not $100 \%$ tested.
9. AC specifications tested with input transition times less than 3 ns , output reference levels of 1.5 V (except tEN/ tDIS test) and input levels of nominally 0 to 3.0 V . Output loading is a resistive divider which provides for specified IOL and IOH plus 30 pF capacitance.

This device has high speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:
a. A $0.1 \mu \mathrm{~F}$ ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should beinstalled between device VCC and the tester common, and device ground and tester common.
b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.
c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.
10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving thechip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
11. Transition is measured $\pm 200 \mathrm{mV}$ from steady-state voltage with specified loading.


## $4 \times 8$-bit Multilevel Pipeline Register

## FEATURES

- Four 8-bit Registers
- Implements Double 2-Stage Pipeline or Single 4-Stage Pipeline Register

Hold, Shift, Load Instructions
$\square$ Separate Data In and Data Out Pins
$\square$ High Speed, Low Power CMOS Technology

Three-State Outputs
Available 100\% Screened to MIL-STD-883, Class B

- Plug Compatible with AMD

AM29520 and AM29521

- Package Styles Available:
- 24 -pin Plastic DIP
- 24-pin CerDIP
- 24-pin Sidebraze, Hermetic DIP
- 24 -pin Ceramic Flatpack
- 28 -pin Plastic LCC, J-Lead
- 28-pin Ceramic LCC (Type C)


## DESCRIPTION

The Logic Devices L29C520 and L29C521 are pin-for-pin compatible with the Advanced Micro Devices AM29520 and AM29521, implemented in low power CMOS.

The L29C520 and L29C521 contain four registers which can be configured as two independent, 2-level pipelines or as one 4-level pipeline.
The Instruction pins, Io and I1, control the loading of the registers. For either device, the registers may be configured as a four-stage delay line, with data loaded into R1 and shifted sequentially through $\mathrm{R} 2, \mathrm{R} 3$, and R 4 . Also, for the L29C520, data may be loaded from the inputs into either R1 or R3 with only R2 or R4 shifting. The L29C521 devices differ from the L29C520 in that R2 and R4 remain unchanged during this type of data load, as shown in Tables 1 and 2. Finally, Io and I1 may be set to prevent any register from changing.

The S 0 and S 1 select lines control a 4 to 1 multiplexer which routes the contents of any of the registers to the Y output pins. The independence of
the I and $S$ controls allows simultaneous write and read operations on different registers.

| Table 1 |  |  |
| :---: | :---: | :---: |
| 11 | 10 | L29C520 Instruction |
| L | L | $D \rightarrow R 1$ R1 $\rightarrow$ R2 R2 $\rightarrow$ R3 R3 $\rightarrow$ R4 |
| L | H | HOLD HOLD $\mathrm{D} \rightarrow \mathrm{R} 3$ R3 $\rightarrow$ R4 |
| H | L | $\mathrm{D} \rightarrow \mathrm{R1}$ R1 $\rightarrow$ R2 HOLD HOLD |
| H | H | ALL REGISTERS ON HOLD |


| Table 2 |  |  |
| :---: | :---: | :---: |
| 11 | 10 | L29C521 Instruction |
| L | L | $\mathrm{D} \rightarrow \mathrm{R} 1 \mathrm{R} 1 \rightarrow$ R2 R2 $\rightarrow$ R3 $\mathrm{R} 3 \rightarrow$ R4 |
| L | H | HOLD HOLD D $\rightarrow$ R3 HOLD |
| H | L | D $\rightarrow$ R1 HOLD HOLD HOLD |
| H | H | ALL REGISTERS ON HOLD |


| S1 | So | Reg. Selected |
| :---: | :---: | :---: |
| L | L | Reg 4 |
| L | H | Reg 3 |
| H | L | Reg 2 |
| H | H | Reg 1 |

## L29C520/521 BL ock Diagram



## Maximum Ratings Above witch usotul Ile may bo Impalod (Notes $1,2,3$ e)

Storage temperature ..... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Operating ambient temperature ..... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Vcc supply voltage with respect to ground ..... -0.5 V to +7.0 V
Input signal with respect to ground ..... -3.0 V to +7.0 V
Signal applied to high impedance output ..... -3.0 V to +7.0 V
Output current into low outputs ..... 25 mA
Latchup current ..... $>400 \mathrm{~mA}$

| Mode | Temperature Range (Ambient) | Supply Voltage |
| :---: | :---: | :---: |
| Active Operation, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $4.75 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.25 \mathrm{~V}$ |
| Active Operation, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $4.50 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.50 \mathrm{~V}$ |

## ELEGTRICA. Characteristics OVel Opelating Condilons

| Symbol | Parameter | Test Conditlon | Min | Typ | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| VoH | Output High Voltage | IoH $=-6.5 \mathrm{~mA}$ | 3.5 |  |  | V |
| VoL | Output Low Voltage | IOL $=20.0 \mathrm{~mA}$ |  |  | 0.5 | V |
| VH | Input High Voltage |  | 2.0 |  | Vcc | V |
| VL | Input Low Voltage | (Note 3) | 0.0 |  | 0.8 | V |
| IIX | Input Current | Ground $\leq$ VIN $\leq$ Vcc |  |  | $\pm 20$ | $\mu \mathrm{~A}$ |
| Ioz | Output Leakage Current | Ground $\leq$ Vout $\leq$ Vcc |  | $\pm 20$ | $\mu \mathrm{~A}$ |  |
| Ios | Output Short Current | Vout = Ground, Vcc = Max (Notes 4, 8) |  |  | -250 | mA |
| Icc1 | Vcc Current, Dynamic | (Notes 5, 6) |  | 10 | 15 | mA |
| Icc2 | Vcc Current, Quiescent | (Note 7) |  |  | 1.0 | mA |

## SWITCHING CHARACTERISTICS

| Commercial Operating Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ) Notes 9.10 (ns) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L29C520/521- |  |  |  |
|  |  | 25 |  | 22 |  |
|  |  | Min | Max | Min | Max |
| tPD | CLK to $\mathrm{Y}_{7}-\mathrm{Y}_{0}$ |  | 25 |  | 22 |
| tsel | S1,So to Y7-Y0 |  | 25 |  | 20 |
| tSD | D7-Do to CLK Setup | 13 |  | 10 |  |
| thD | CLK to D7-Do Hold | 3 |  | 3 |  |
| tsi | 11,10 to CLK Setup | 13 |  | 10 |  |
| tHI | CLK to 14, lo Hold | 3 |  | 3 |  |
| tols | OE to Output Disable (Note 11) |  | 25 |  | 15 |
| tena | $\overline{\mathrm{OE}}$ to Output Enable (Note 11) |  | 25 |  | 21 |
| tPW | Clock Pulse Width | 10 |  | 10 |  |


| Symbol | Parameter | L29C520/521- |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 30 |  | 24 |  |
|  |  | Min | Max | Min | Max |
| tPD | CLK to Y7-Y0 |  | 30 |  | 24 |
| tsel | S1,So to Y7-Y0 |  | 30 |  | 22 |
| tSD | D7-Do to CLK Setup | 15 |  | 10 |  |
| tHD | CLK to D7-Do Hold | 5 |  | 3 |  |
| tsi | 11,10 to CLK Setup | 15 |  | 10 |  |
| tHI | CLK to 11,10 Hold | 5 |  | 3 |  |
| tDIS | $\overline{\mathrm{OE}}$ to Output Disable (Note 11) |  | 20 |  | 16 |
| tena | $\overline{\text { OE to Output Enable (Note 11) }}$ |  | 25 |  | 22 |
| tPW | Clock Pulse Width | 15 |  | 10 |  |



## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and $\mathrm{Vcc}+0.6 \mathrm{~V}$. The device can withstand indefinite operation with inputs in the range of -3.0 V to +7.0 V . Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA .
4. Duration of the output short circuit should not exceed 30 seconds.
5. Supply current for a given application can beaccurately approximated by:

$$
\frac{\mathrm{NCV}^{2} \mathrm{~F}}{4}
$$

where
$\mathrm{N}=$ total number of device outputs
$\mathbf{C}=$ capacitive load per output
$\mathrm{V}=$ suppy voltage
$\mathrm{F}=$ clock frequency
6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.
7. Tested with all inputs within 0.1 V of VCC or Ground, no load.
8. These parameters are guaranteed but not $100 \%$ tested.
9. AC specifications tested with input transition times less than 3 ns , output reference levels of 1.5 V (except teN/ tDIS test) and input levels of nominally 0 to 3.0 V . Output loading is a resistive divider which provides for specified IOL and IOH plus 30 pF capacitance.
This device has high speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:
a. A $0.1 \mu \mathrm{~F}$ ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.
b. Ground and Vcc supply planes must be brought directly to the DUT socket or contactor fingers.
c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.
10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving thechip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
11. Transition is measured $\pm 200 \mathrm{mV}$ from steady-state voltage with specified loading.

|  | ORDERING INFORMATION |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 24-pin <br> (0.3" wide) |  |  | 28-pin |  |
| Speed | $\begin{gathered} \text { Plastic DIP } \\ \text { (P2) } \\ \hline \end{gathered}$ | Sidebraze <br> Hermetic DIP (D2) | CerDIP (C1) | Plastic J-Lead Chip Carrier (J4) | Ceramic Leadless Chip Carrier (K1) |
|  | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ - Commercial Screeming |  |  |  |  |
| $\begin{array}{\|l\|} 25 \mathrm{~ns} \\ 22 \mathrm{~ns} \end{array}$ | $\begin{aligned} & \mathrm{L}_{2} 9 \mathrm{C} 520 \mathrm{OP}-\left[\begin{array}{l} 25 \\ \text { L29C521PG } \end{array}\right. \end{aligned}$ |  | $\begin{aligned} & \text { L29C520CC }_{\text {L2 }}^{-[25} \\ & \text { L29C521CC } \end{aligned}$ | $\begin{aligned} & \begin{array}{l} \text { L29C520JC } \\ \text { L29C521Jc } \end{array}-\left[\begin{array}{l} 25 \\ 22 \end{array}\right. \end{aligned}$ | $\begin{aligned} & \text { L29C520KC } \left.\left.\begin{array}{l} \text { or } \\ \text { L29C521KC } \end{array}\right\} \begin{array}{l} 25 \\ 22 \end{array}\right] \end{aligned}$ |
|  | -55 ${ }^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ - COMMERGIAL SCREEMING. |  |  |  |  |
| $\left.\begin{array}{\|c} 30 \mathrm{~ns} \\ 24 \mathrm{~ns} \end{array} \right\rvert\,$ |  | $\begin{aligned} & \text { L29C520DM } \\ & \text { L2or } \\ & \text { L29C521DM } \end{aligned}$ | $\begin{aligned} & \text { L29C520CM }-\left[\begin{array}{l} 30 \\ \text { L29C521CM } \end{array}\right] \\ & \text { L24 } \end{aligned}$ |  | $\begin{aligned} & \text { L29C520KM } \\ & \text { L29C521KM } \end{aligned} f_{24}^{30} \begin{aligned} & 30 \\ & \hline \end{aligned}$ |
|  | - $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ - Exiended Screening. |  |  |  |  |
| $\left\|\begin{array}{l} 30 \mathrm{~ns} \\ 24 \mathrm{~ns} \end{array}\right\|$ |  | $\left\lvert\, \begin{aligned} & \text { L29C520DME } \\ & \text { or } \\ & \text { L29C521DME } \end{aligned} \__{24}^{30}\right.$ | $\begin{aligned} & \text { L29C520CME }_{\text {or }}^{-} \text {- } 30 \\ & \text { L290 }_{221 \mathrm{CME}} \end{aligned}$ |  | $\begin{aligned} & \text { L29C520KME } \\ & \text { L29C521KME } \end{aligned} \__{24}^{30}$ |
|  | - $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ - MIL-STD-883 COMPLAANT |  |  |  |  |
| $\left\|\begin{array}{l} 30 \mathrm{~ns} \\ 24 \mathrm{~ns} \end{array}\right\|$ |  | $\left\lvert\, \begin{array}{\|l\|} \hline \text { L29C520DMB } \\ \text { or } \\ \text { L29C521DMB } \end{array}-\left[\begin{array}{c} 30 \\ 20 \end{array}\right.\right.$ | $\left[\begin{array}{l} \text { L29C520CMB } \begin{array}{l} \text { or } \\ \text { L29C521CMB } \end{array}-\left[\begin{array}{l} 30 \\ 24 \end{array}\right. \\ \hline \end{array}\right.$ |  | $\begin{aligned} & \text { L29C520KMB } \\ & \text { L29C521KMB } \end{aligned}-\left[_{24}^{30}\right.$ |



## $4 \times 16$-bit Multilevel Pipeline Register LPR520/521

## FEATURES

## DESCRIPTION

Four 16-bit Registers

- Implements Double 2-Stage Pipeline or Single 4-Stage Pipeline Register
- Hold, Shift, Load Instructions

Separate Data In and Data Out Pins
$\square$ High Speed, Low Power CMOS Technology

Three-State Outputs
Available 100\% Screened to MIL-STD-883, Class B

- Package Styles Available:
- 40-pin Plastic DIP
- 40-pin Sidebraze, Hermetic DIP
- 44-pin Plastic LCC, J-Lead
- 44-pin Ceramic LCC (Type C)

The Logic Devices LPR520 and LPR521 are functionally compatible with the Advanced Micro Devices AM29520 and AM29521 but are 16 bits wide. They are implemented in low power CMOS.

The LPR520 and LPR521 contain four registers which can be configured as two independent, 2-level pipelines or as one 4-level pipeline.

The Instruction pins, I0 and I1, control the loading of the registers. For either device, the registers may be configured as a four-stage delay line, with data loaded into R1 and shifted sequentially through R2, R3, and R4. Also, for the LPR520, data may be loaded from the inputs into either R1 or R3 with only R2 or R4 shifting. The LPR521 devices differ from the LPR520 in that R2 and R4 remain unchanged during this type of data load, as shown in Tables 1 and 2. Finally, I0 and I1 may be set to prevent any register from changing.
The S 0 and S 1 select lines control a 4 to 1 multiplexer which routes the contents of any of the registers to the

Y output pins. The independence of the I and S controls allows simultaneous write and read operations on different registers.

| Table 1 |  |  |
| :---: | :---: | :---: |
| 11 | 10 | L29C520 Instruction |
| L | L | $\mathrm{D} \rightarrow \mathrm{R} 1 \mathrm{R} 1 \rightarrow \mathrm{R} 2 \mathrm{R} 2 \rightarrow \mathrm{R} 3 \mathrm{R} 3 \rightarrow \mathrm{R} 4$ |
| L | H | HOLD HOLD $\quad \mathrm{D} \rightarrow \mathrm{R} 3 \mathrm{R} 3 \rightarrow \mathrm{R} 4$ |
| H | L | $\mathrm{D} \rightarrow \mathrm{R} 1 \mathrm{R} 1 \rightarrow \mathrm{R} 2 \mathrm{HOLD}$ HOLD |
| H | H | ALL REGISTERS ON HOLD |


| Tame 2 |  |  |
| :---: | :---: | :---: |
| If | 10 | L29C521 Instruction |
| L | L | $\mathrm{D} \rightarrow \mathrm{R} 1 \mathrm{R} 1 \rightarrow \mathrm{R} 2 \mathrm{R} 2 \rightarrow \mathrm{R} 3 \mathrm{R} 3 \rightarrow \mathrm{R} 4$ |
| L | H | HOLD HOLD D $\rightarrow$ R3 HOLD |
| H | L | D $\rightarrow$ R1 HOLD HOLD HOLD |
| H | H | ALL REGISTERS ON HOLD |


| S1 | So | Reg. Selected |
| :---: | :---: | :---: |
| L | L | Reg 4 |
| L | H | Reg 3 |
| H | L | Reg 2 |
| H | H | Reg 1 |

LPR520/521 BLock Diagram



## Operating Conoutions to moot spocifod electrical and swith hing characteristics

Mode
Active Operation, Commercial
Active Operation, Military

Temperature Range (Ambient)
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

Supply Voltage
$4.75 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.25 \mathrm{~V}$
$4.50 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.50 \mathrm{~V}$


| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VoH | Output High Voltage | $\mathrm{OH}=-2.0 \mathrm{~mA}$ | 3.5 |  |  | V |
| Vol | Output Low Voltage | $\mathrm{IOL}=8.0 \mathrm{~mA}$ |  |  | 0.5 | V |
| VH | Input High Voltage |  | 2.0 |  | Vcc | V |
| VIL | Input Low Voltage | (Note 3) | 0.0 |  | 0.8 | $\checkmark$ |
| Hx | Input Current | Ground $\leq$ VIN $\leq$ Vcc |  |  | $\pm 20$ | $\mu \mathrm{A}$ |
| loz | Output Leakage Current | Ground $\leq$ Vout $\leq$ Vcc |  |  | $\pm 20$ | $\mu \mathrm{A}$ |
| los | Output Short Current | Vout = Ground, Vcc $=$ Max (Notes 4, 8) |  |  | -250 | mA |
| IcC1 | Vcc Current, Dynamic | (Notes 5, 6) |  | 10 | 25 | mA |
| Icc2 | Vcc Current, Quiescent | (Note 7) |  |  | 1.0 | mA |

## SWITCHING CHARACTERISTICS

|  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | LPR520/521- |  |  |  |
|  |  | 25 |  | 22 |  |
|  |  | Min | Max | Min | Max |
| tPD | CLK to $\mathrm{Y}_{15} \mathrm{Y}^{\prime}$ |  | 25 |  | 22 |
| tSEL | S1,So to Y15-Y0 |  | 25 |  | 20 |
| tsD | D15-Do to CLK Setup | 13 |  | 10 |  |
| tHD | CLK to D15-Do Hold | 3 |  | 3 |  |
| tsi | 11,lo to CLK Setup | 13 |  | 10 |  |
| tHI | CLK to 11, lo Hold | 3 |  | 3 |  |
| tois | $\overline{\text { OE }}$ to Output Disable (Note 11) |  | 25 |  | 15 |
| tena | $\overline{\text { OE }}$ to Output Enable (Note 11) |  | 25 |  | 21 |
| tpw | Clock Pulse Width | 10 |  | 10 |  |

Milimaty Operating fance ( $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ notos s: 10 (is)

| Symbol | Parameter | LPR520/521- |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 30 |  | 24 |  |
|  |  | Min | Max | Min | Max |
| tPD | CLK to Y15-Y0 |  | 30 |  | 24 |
| tsEl | S1, So to $\mathrm{Y}_{15}$-Y0 |  | 30 |  | 22 |
| tsD | D15-Do to CLK Setup | 15 |  | 10 |  |
| tHD | CLK to D15-Do Hold | 5 |  | 3 |  |
| tsi | 11,10 to CLK Setup | 15 |  | 10 |  |
| tHI | CLK to li, lo Hold | 5 |  | 3 |  |
| tols | $\overline{\text { OE }}$ to Output Disable (Note 11) |  | 20 |  | 16 |
| tena | $\overline{\text { OE to Output Enable (Note 11) }}$ |  | 25 |  | 22 |
| tPW | Clock Pulse Width | 15 |  | 10 |  |



## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and $\mathrm{Vcc}+0.6 \mathrm{~V}$. The device can withstand indefinite operation with inputs in the range of -3.0 V to +7.0 V . Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA .
4. Duration of the output short circuit should not exceed 30 seconds.
5. Supply current for a given application can be accurately approximated by:

where
$\mathrm{N}=$ total number of device outputs
$C$ = capacitive load per output
$\mathrm{V}=$ suppy voltage
F = clock frequency
6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.
7. Tested with all inputs within 0.1 V of VCC or Ground, no load.
8. These parameters are guaranteed but not $100 \%$ tested.
9. AC specifications tested with input transition times less than 3 ns , output reference levels of 1.5 V (except tEN/ tDIS test) and input levels of nominally 0 to 3.0 V . Output loading is a resistive divider which provides for specified IOL and IOH plus 30 pF capacitance.
This device has high speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As aresult, caremust be exercised in the testing of this device. The following measures are recommended:
a. A $0.1 \mu$ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should beinstalled between device VCC and the tester common, and device ground and tester common.
b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.
c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.
10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
11. Transition is measured $\pm 200 \mathrm{mV}$ from steady-state voltage with specified loading.


DEVICES INCORPORATED

## Dual Pipeline Register

## L29C524/525

## FEATURES

$\square$ Pipeline Registers -
Dual 7-Deep (L29C524) or
Dual 8-Deep (L29C525)
$\square$ Configurable to Single 14-Deep and Single 16-Deep
$\square$ Hold, Shift, Load Instructions
$\square$ Separate Data In and Data Out Pins
$\square$ High Speed, Low Power CMOS
Technology
$\square$ Three-State Outputs
Available 100\% Screened to MIL-STD-883, Class B

- Plug Compatible with AMD

AM29524 and AM29525
Package Styles Available:

- 28-pin Plastic DIP
- 28-pin Sidebraze, Hermetic DIP
- 28-pin Plastic LCC


## DESCRIPTION

The Logic Devices L29C524 and L29C525 are high performance, low power CMOS pipeline registers. They are pin-for-pin compatible with the Advanced Micro Devices Am29524 and Am29525. The products can be configured as two independent, 7-level (or 8-level) pipelines or as single 14-level (or 16-level) pipelines. The configuration implemented is determined by the instruction code ( $\mathrm{I} 1, \mathrm{I} 0$ ) as shown in Table 2.

The $11, I 0$ instruction code controls the internal routing of data and loading each register. For instruction $\mathrm{I} 1, \mathrm{I} 0=0 \mathrm{O}$ (Push A \& B), data applied at the D7-D0 inputs is loaded into register A0 at the rising edge of the Chock. The contents of A0 simultareousiynposs to register A1, A1 moves to A2, and so on. The contents of thelast kegister on the "A" side (A6 fot the $\mathrm{B} 29 \mathrm{C} 524, \mathrm{~A} 7$ for the L29(525) are mapped back to register BO NAcregisters on the $B$ side are similarly ghtede, with the contents of the last register on the $B$ side ( B 6 for the L29C524, 87 for the L29C525) lost.

Instruction $\mathrm{I} 1, \mathrm{I} 0=01$ (Push B) acts similarly to the Push A \& B instruction, except that only the $B$ side registers are shifted. The input data is applied to register B 0 , and the contents of the last register on the $B$ side ( $B 6$ for the L29C524, B7 for the L29C525) are lost. The contents of the A side registers are unaffected. Instruction $\mathrm{I} 1, \mathrm{I} 0=10$ (Push A ) is identical to the Push B instruction, except that A side registers are shifted and B-side registers are unaffected.

Insteuction $\mathrm{I} 1, \mathrm{I} 0=11$ (Hold) causes no internal data movement. It is equivayent to preventing the application of a clock edge to any internal register.

The contents of any of the registers is selectable at the output through the use of the $\mathrm{S} 3-\mathrm{S} 0$ control inputs. On the L29C524, the input pins D7-D0 may also be selected to drive the output, and all output pins may be forced to zero. The independence of the I and S control lines allows simultaneous reading and writing. Encoding for the S3-S0 controls is given in Table 3.



* A7 and B7 registers apply only to L29C525

| Mnemonic | Inputs |  | Description | $\sqrt{s_{3}}$ |  | S1 | So | $\mathrm{Y}_{7}-\mathrm{Y}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 11 | 10 |  |  |  | 0 |  |  |
| Shift | 0 | 0 | Push A \& B | ${ }^{\circ}$ | 0 | 0 | 0 | Ao |
|  |  |  |  | ) 0 | 0 | 0 | 1 | A1 |
| LDB | 0 | 1 | Push B | 0 | 0 | 1 | 0 | A2 |
| LDA | 1 | 0 | Pashta | 0 | 0 | 1 | 1 | А 3 |
| HLD | 1 | 1 | No.0p | 0 | 1 | 0 | 0 | A4 |
|  |  |  | 0 | 0 | 1 | 0 | 1 | A5 |
|  |  |  | $\cdots$ | 0 | 1 | 1 | 0 | A6 |
|  |  |  |  | 0 | 1 | 1 | 1 | $\begin{aligned} & 0 \text { (L29C524) } \\ & \text { A7 (L29C525) } \end{aligned}$ |
|  |  |  |  | 1 | 0 | 0 | 0 | Bo |
|  |  |  |  | 1 | 0 | 0 | 1 | B1 |
|  |  |  |  | 1 | 0 | 1 | 0 | B2 |
|  |  |  |  | 1 | 0 | 1 | 1 | B3 |
|  |  |  |  | 1 | 1 | 0 | 0 | B4 |
|  |  |  |  | 1 | 1 | 0 | 1 | B5 |
|  |  |  |  | 1 | 1 | 1 | 0 | B6 |
|  |  |  |  | 1 | 1 | 1 | 1 | $\begin{aligned} & \hline \text { D7-Do (L29C524) } \\ & \text { B7 (L29C525) } \end{aligned}$ |

## Maximum Ratings above which useful life may be impaired (Notes 1, 2, 3, 8)

| Storage temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Operating ambient temperature | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Vcc supply voltage with respect to ground | -0.5 V to +7.0 V |
| Input signal with respect to ground | -3.0 V to +7.0 V |
| Signal applied to high impedance outpu | to +7.0 V |
| Output current into low outputs | 25 mA |
| L | 0 mA |


| Operating Conditons to meet specified electrical and switching charaeteristics |  |  |
| :---: | :---: | :---: |
| Mode | Temperature Range Ambienty | Supply Voltage |
| Active Operation, Commercial | $0^{\circ} \mathrm{C}+0 \cdot 70^{\circ} \mathrm{C}$ | $4.75 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.25 \mathrm{~V}$ |
| Active Operation, Military | $-55^{\circ} \mathrm{C}+1+125{ }^{\circ} \mathrm{C}$ | $4.50 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.50 \mathrm{~V}$ |


| Electrical Characteristics Over Operating Conditions |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Test Conditión | Min | Typ | Max | Unit |
| VoH | Output High Voltage | $104=-12 \mathrm{~mA}$ | 2.4 |  |  | V |
| VoL | Output Low Voltage | \%er $=24.0 \mathrm{~mA}$ |  |  | 0.5 | V |
| Vн | Input High Vohage |  | 2.0 |  | Vcc | V |
| VLL | Input Low Voltage | (Note 3) |  |  | 0.8 | V |
| $11 \times$ | Input Current | Ground $\leq$ VIN $\leq$ VcC |  |  | $\pm 20$ | $\mu \mathrm{A}$ |
| loz | Output Leakage Current | Ground $\leq$ Vout $\leq$ Vcc |  |  | $\pm 20$ | $\mu \mathrm{A}$ |
| los | Output Short Current | Vout $=$ Ground, VcC $=$ Max ( Notes 4, 8) |  |  | -250 | mA |
| Icc1 | Vcc Current, Dynamic | (Notes 5, 6) |  | 10 | 20 | mA |
| IcC2 | Vcc Current, Quiescent | (Note 7) |  |  | 1.0 | mA |

SWITCHING CHARACTERISTICS
Commercial Operating Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ) Notes 9,10 (ns)

| Symbol | Parameter | L29C524/525- |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 20 |  |  |  |
|  |  | Min | Max | Min | Max |
| tPD | CLK to $\mathrm{Y}_{7} \mathrm{Y}_{0}$ |  | 20 |  |  |
| tsel | S3-S0 to Y7-Y0 |  | 20 |  |  |
| tPDDO | D7-D0 to Y7-Y0 (L29C524) |  | 20 |  |  |
| tsD | D7-Do to CLK Setup | 7 |  |  |  |
| thD | CLK to D7-Do Hold | 0 |  |  |  |
| tsi | 11,10 to CLK Setup | 7 |  |  |  |
| tHI | CLK to l1, lo Hold | 2 |  |  |  |
| tols | $\overline{\mathrm{OE}}$ to Output Disable Times (Note 11) |  | 13 |  |  |
| tena | $\overline{\mathrm{OE}}$ to Output Enable Times (Note 11) |  | 15 |  |  |
| tPW | Clock Pulse Width | 12 |  |  |  |

Military Operating Range ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) Notes $9,10(\mathrm{~ns})$ )



## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Neverthees, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or VCC will be clamped beginning of -0.6 V and $\mathrm{VCC}+0.6 \mathrm{~V}$. The device Can withstand indefinite operation with inputs in the range of $-3.0 \times 10+7.0 \mathrm{~V}$. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA .
4. Duration of the output short circuit should not exceed 30 seconds.
5. Supply current for a given application can be accurately approximated by:

$$
\frac{N_{C V}{ }^{2} F}{4}
$$

where
$\mathrm{N}=$ total number of device outputs
C = capacitive load per output
V = supp voltage
$F=$ clock frequency
6. Tested with all outputs changing every cycle and tree load, at a 5 MHz clock rate.
7. Tested wit Patinputswithin 0.1 V of VCC or Ground ho load.
8. These parameters are guaranteed but not $100 \%$ rested.
9. AC specifications tested with input transition times less than 3 ns , output reference levels of 1.5 V (except tEN/ tDIS test) and input levels of nominally 0 to 3.0 V . Output loading is a resistive divider which provides for specified IOL and IOH plus 30 pF capacitance.

This device has high speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:
a. A $0.1 \mu$ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors shouldbeinstalled between device VCC and the tester common, and device ground and tester common.
b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.
c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.
10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
11. Transition is measured $\pm 200 \mathrm{mV}$ from steady-state voltage with specitied loading.


## Variable Length Shift Register

## FEATURES

- Variable Length 4 or 8 -bit Wide Shift Register
$\square$ Selectable Length from 3 to 18 Stages
- Hold, Shift, Load Instructions

Separate Data In and Data Out Pins

- High Speed, Low Power CMOS

TechnologyPlug Compatible with TRW TDC1011

Package Styles Available:

- 24-pin Plastic DIP
- 24-pin CerDIP
- 24-pin Sidebraze, Hermetic DIP


## DESCRIPTION

The L10C11 consists of two 4-bit wide, adjustable length shift registers. These registers share control signals and a common clock. Both shift registers can be programmed together to any length from 3 to 18 stages inclusive, or one register can be fixed at 18 stages of delay while the other is variable. The configuration implemented is determined by the Length code (L3-L0) and MODE line as shown in Table 1.

Each input is applied to a chain of registers which are clocked on the rising edge of the common CLK input. These registers are numbered R1 through R17 and R1' to R17', corresponding to the D3-D0 and D7-D4 data fields? respectively. A multiplexer serves ty route the contents of any or registers R2 through R17 to the qutput nesgister, denoted R18. A similar seiftiplexe operates on the contents of R2' through R17' to ldad R18 Note that the minimum-length ath from data inputs to gutrus is R1 to R2 to R18, consisting of three stages of delay.

The MODE control input is registered, and determines whether one or both of the internal shift registers have variable length. When MODE $=0$, both D3-D0 and D7-D4 are delayed by an amount which is controlled by the Length inputs. When MODE $=1$, the D7-D4 field is delayed by 18 stages independent of the Length setting.
The Length code controls the number of stages of delay applied to the D inputs, as shown in Table 1 on the following page. When the Length register contains 0 , the inputs are delayed by 3 clock periods. When the Bength register contains 1 , the delay is 4 clock periods, and so forth. The Length control field (L3-LO) and the MODE input are registered at the rising edge of the Clock. Both the length and MODE values may be changed at any time without affecting the contents of registers R17-R1.


DEVICES INCORPORATED

Thal: 1 Combol Encodima

| Input Code |  |  |  | Mode=0 |  | Mode=1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L3 L2 |  | L1 Lo |  |  | lay |  | lay |
|  |  | Y3-0 | Y7-4 | Y3-0 | Y7-4 |
| 0 | 0 |  |  | 0 | 0 | 3 | 3 | 3 | 18 |
| 0 | 0 | 0 | 1 | 4 | 4 | 4 | 18 |
| 0 | 0 | 1 | 0 | 5 | 5 | 5 | 18 |
| 0 | 0 | 1 | 1 | 6 | 6 | 6 | 18 |
| 0 | 1 | 0 | 0 | 7 | 7 | 7 | 18 |
| 0 | 1 | 0 | 1 | 8 | 8 | 8 | 18 |
| 0 | 1 | 1 | 0 | 9 | 9 | 9 | 18 |
| 0 | 1 | 1 | 1 | 10 | 10 | 10 | 18 |
| 1 | 0 | 0 | 0 | 11 | 11 | 11 | 18 |
| 1 | 0 | 0 | 1 | 12 | 12 | 12 | 18 |
| 1 | 0 | 1 | 0 | 13 | 13 | 13 | 18 |
| 1 | 0 | 1 | 1 | 14 | 14 | 14 | 18 |
| 1 | 1 | 0 | 0 | 15 | 15 | 15 | 18 |
| 1 | 1 | 0 | 1 | 16 | 16 | 16 | 18 |
| 1 | 1 | 1 | 0 | 17 | 17 | 17 | 18 |
| 1 | 1 | 1 | 1 | 18 | 18 | 18 | 18 |

Maximum Ratinas
Above which usetul ife may be mpaired (Notes 1, 2, 3, 8)
Storage temperature
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Operating ambient temperature .................................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Vcc supply voltage with respect to ground .................... -0.5 V to +7.0 V
Input signal with respect to ground ................................ 3.0 V to +7.0 V
Signal applied to high impedance output....................... -3.0 V to +7.0 V Output current into low outputs $\qquad$ $\checkmark$
$\qquad$
$\qquad$ 25 mA Latchup current $\qquad$ $>400 \mathrm{~mA}$

Operatina Condition
To meat specilied s(ecticalia)d swiching characteristics.

Mode Jemperature Range
Active Operation, com.
Active Qperation. Mii. $\quad-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

Supply Voltage
$4.75 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.25 \mathrm{~V}$ $4.50 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.50 \mathrm{~V}$

| Electricai Chamaterismics, OVeroporing Condifions |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Tesi Condition | Min | Typ | Max | Unit |
| VoH | Output High Votage | $1 \mathrm{OH}=-12.0 \mathrm{~mA}$ | 2.4 |  |  | V |
| Vol | Output Low Voltage | $\mathrm{IOL}=24.0 \mathrm{~mA}$ |  |  | 0.5 | V |
| VH | Input High Voltage |  | 2.0 |  | Vcc | v |
| ViL | Input Low Voltage | (Note 3) |  |  | 0.8 | $\checkmark$ |
| IIX | Input Current | Ground $\leq$ VIN $\leq$ Vcc |  |  | $\pm 20$ | $\mu \mathrm{A}$ |
| Ioz | Output Leakage Current | Ground $\leq$ Vout $\leq$ Vcc |  |  | $\pm 20$ | $\mu \mathrm{A}$ |
| los | Output Short Current | Vout = Ground, Vcc = Max (Notes 4, 8) |  |  | -250 | mA |
| Icc1 | Vcc Current, Dynamic | (Notes 5, 6) |  | 10 | 15 | mA |
| IcC2 | Vcc Current, Quiescent | (Note 7) |  |  | 1.0 | mA |

SWITCHING CHARACTERISTICS

| Commercial Operating Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ) Notes 9, 10 ins) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L10C11- |  |  |  |
|  |  | 25 |  |  |  |
|  |  | Min | Max | Min | Max |
| tPD | CLK to $\mathrm{Y}_{7-\mathrm{Y}_{0} 0}$ |  | 25 |  |  |
| tSD | D7-Do to CLK Setup | 20 |  |  |  |
| tHD | CLK to D7-Do Hold | 0 |  |  |  |
| tSL | L3-Lo, MODE to CLK Setup | 20 |  |  |  |
| thL | CLK to L3-Lo, MODE Hold |  |  |  |  |
| tPW | Clock Pulse Width |  |  |  |  |


| Symbol | Parameter | L10C11- |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 30 |  |  |  |
|  |  | Min | Max | Min | Max |
| tPD | CLK to $\mathrm{Y} 7-\mathrm{Yo}_{0}$ |  | 30 |  |  |
| tsD | D7-Do to CLK Setup | 25 |  |  |  |
| thD | CLK to D7-Do Hold | 2 |  |  |  |
| tSL | L3-Lo, MODE to CLK Setup | 25 |  |  |  |
| tHL | CLK to L3-Lo, MODE Hold | 2 |  |  |  |
| tPW | Clock Pulse Width | 15 |  |  |  |



## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This device provides hard clamping of transient undershoot and overshoot Input levels below ground or above Vcc will be clamped beginning at -0.6 V and $\mathrm{Vcc}+0.6 \mathrm{~V}$. The devicescen withstand indefinite opergtion wivth inputs in the range of -3.04 to -7.0 W . Device operation will not beaddversely affected, however, input currend levels will be well in excess of 100 mA .
4. Duration of the output short circuit should not exceed 30 seconds.
5. Supply current for a given application can beaccurately approximated by:

$$
\frac{N C V^{2} F}{4}
$$

where
$\mathrm{N}=$ total number of device outputs
C = capacitive load per output
$\mathrm{V}=$ suppy voltage
$\mathrm{F}=$ clock frequency
6. Tested with all outpets chanoing every cycle and no yoad, at a 5 MHz clock rate.
7. Tested wat inquisswithin 0.1 V of Vcc or Ground notod.
8. These paranheers are guaranteed bot not $100 \%$ 少刦ed.
9. Ac specifications tested with input transition times less than 3 ns , output reference levels of 1.5 V (except teN/ tDis test) and input levels of nominally 0 to 3.0 V . Output loading is a resistive divider which provides for specified IOL and IOH plus 30 pF capacitance.

This device has high speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:
a. A $0.1 \mu \mathrm{~F}$ ceramic capacitor should be installed between VCC and Ground leads ás close to the Device Under Test (DUT) as possible. Similar capacitors shoutakeinstalled between device VcC and the tester common, and device grownd and tester common.
Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.
c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.
10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
11. Transition is measured $\pm 200 \mathrm{mV}$ from steady-state voltage with specified loading.


## FEATURES

Octal Register with Additional 8-bit Shiftable Shadow Register

Serial Load/Verify of Writable Control Store RAM

Serial Stimulus/Observation of Sequential Logic
$\square$ High Speed, Low Power CMOS Technology
$\square$ Available $100 \%$ Screened to MIL-STD-883, Class B

- Plug Compatible with AMD Am 29818

Package Styles Available:

- 24-pin Plastic DIP
- 24-pin Sidebraze, Hermetic DIP
- 28-pin Ceramic LCC


## DESCRIPTION

The L29C818 is a high-speed octal register designed especially for applications using serial-scan diagnostics or writable control store. It is pin and functionally compatible with the AMD Am 29818 bipolar device.
The L29C818 consists of an octal register (the "P" register), internally connected to an 8-bit shift register (the " S " register). Each has its own corresponding clock pin, and the $P$ register has a three-state output control.

An input control signal MODE, in combination with the $S$ register seriat data input (SDI) pin controls data routing within the L29C818. When the MODE input is low, indicating normal operation, datapresent on the D7-Do pins is loadedinkethe $P$ register on the rising edge QRCLK P. The contents of the Pregister are visible on the output pins $Y 7-Y 0$ when the $\overline{\mathrm{OE}}$ contrd litets Jow.

Also, data present on the SDI pin is loaded into the least significant position of the $S$ register on the rising edge of CLK S. In this mode, the S register performs a right shift operation, with the contents of each bit position replaced by the value in the next least significant location. The value in S 7 is shifted out on the serial data output (SDO) pin. The SDI and SDO pins allow serial connection of multiple L29C818 devices into a diagnostic loop. When MODE is low, the operation of the $P$ and $S$ registers areampletely independent and no timing relationship is enforced detween CLK P and CLKS.
When MODE is high, the internal multiplexers route data between the $S$ and Pregisters, and the Y port. The contents of the $S$ register are loaded into the $P$ register on the rising edge of CLK P. In diagnostic applications,


DEVICES INCORPORATED
this allows a data value input via serial scan to be loaded into the active data path of the machine.

When the MODE pin is high, CLK S causes a parallel rather than serial load of the $S$ register. In this mode, the S register is loaded from the $\mathrm{Y} 7-\mathrm{Y}_{0}$ pins at the rising edge of CLK S. This is useful in writable control store applications for readback of the control store via the serial path.

When MODE is high, the SDI pin is used as a control input to enable or disable the loading of the $S$ register, and it also affects routing of the $S$ register contents onto the D7-D0 outputs. When SDI is low, the S register is enabled for loading as above. When SDI is high however, CLK $S$ is prevented from reaching the $S$ register, and no load occurs. In order to allow the SDI pin to serve as an enable signal for all L29C818 devices in a serial configuration, special handling of the SDI input is
required. When MODE is high, the SDI input drives the SDO output directly, bypassing the $S$ register. This means that the SDI value will apply simultaneously to all L29C818s in a serial loop. However, to ensure proper operation of a given device, the user must ensure that the SDI setup time to CLK $S$ is extended by the sum of the SDI to SDO delays of all previous devices in the serial path. The D7-D0 port is normally used as the input port to the $D$ register. For writable control store applications however, this port is connegted tothe I/O pins of the RAM used as a confrol store. In order to load this RAN through the serial path, it is necessary to drive the S register contents onto the D7-D0 pins. Thts is acoomplished when MODE and SII are high, and a CLK S rising edge oseurs. Note from aboye that with SDI high, no loading of the $\&$ register occurs. However, a mip-flopisget which synchronously
enables the $D$ port output buffer. The D output remains enabled until the first rising edge of CLK $S$ during which either SDI or MODE is low. Thus to load a control store RAM, data would be shifted in with MODE low. When an entire control store word was present in the serial $S$ registerrs, the SDI and MODE pins are brought high for one or more cycles, preventing further shifting of the $S$ registers and enabling the contents onto the $D$ port for writing into the RAM.

To verify the contents of a control store RAM, the RAM is read into the $D$ register in the normal fashion. Then, the D contents are transferred in parallel to the $S$ register by driving MODE high with SDI low. Then, the $S$ register contents are scanned out serially by returning MODE to low and applying CLK S pulses.


| Inpute |  |  |  | Outputs |  | Action |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MODE | SDI | CLK | LK P | P REG | S REG | Y7-Y0 | D7-D0 | SDO |
| 0 | X | $\uparrow$ | X | N/A | SHIFT | Normal | $\mathrm{Hi}-\mathrm{Z}$ | S7 |
| 0 | X | X | $\uparrow$ | LOAD D | N/A | Normal | Input | S7 |
| 1 | 0 | $\uparrow$ | X | N/A | LOADY | Input* | $\mathrm{Hi}-\mathrm{Z}$ | SDI |
| 1 | 1 | $\uparrow$ | X | N/A | HOLD | Normal | Output | SDI |
| 1 | X | X | $\uparrow$ | LOAD S | N/A | Normal | Hi-Z | SDI |

* If $\overline{O E}$ is 0 , the $P$ register value will be loaded into the $S$ register. If $\overline{O E}$ is 1 , a value may be applied externally to the $\mathrm{Y} 7-\mathrm{Yo}$ pins.

Maximum Ratings Above which usefulife may be impaired (Notes 1, 2, 3, 8)


| Operatina Conditions. 10 meet specifed electrical and sumthing cinaracteristics |  |  |
| :---: | :---: | :---: |
| Mode | Temperature Range (Antrientu) | Supply Voltage |
| Active Operation, Commercial | $0^{\circ} \mathrm{C}$ to + $\mathrm{x} \mathrm{p}^{2} \mathrm{C}$ | $4.75 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.25 \mathrm{~V}$ |
| Active Operation, Military | $-55^{\circ} \mathrm{C}+0$ + $22^{5}$ | $4.50 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.50 \mathrm{~V}$ |

## Electrical Characteristics Over Operating Cond ithobss

| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vor | Output High Voitage | $\langle\mathrm{OOH} \Rightarrow-12 \mathrm{~mA}$ | 2.4 |  |  | V |
| Vol | Output Low Voltage | R- -24.0 mA |  |  | 0.5 | V |
| VH | Input High Voltage |  | 2.0 |  | Vcc | V |
| VL | Input Low Voltage | (Note 3) |  |  | 0.8 | V |
| lix | Input Current | Ground $\leq \operatorname{ViN} \leq \operatorname{Vcc}$ |  |  | $\pm 20$ | $\mu \mathrm{A}$ |
| Ioz | Output Leakage Current | Ground $\leq$ Vout $\leq$ Vcc |  |  | $\pm 20$ | $\mu \mathrm{A}$ |
| Ios | Output Short Current | Vout $=$ Ground, Vcc $=$ Max (Notes 4, 8) |  |  | -250 | mA |
| IcC1 | Vcc Current, Dynamic | (Notes 5, 6) |  | 10 | 15 | mA |
| Icce2 | Vcc Current, Quiescent | (Note 7) |  |  | 1.0 | mA |

## SWITCHING CHARACTERISTICS - NORMAL REGISTER OPERATION

| Comm | hcial Operatima Ranget $0^{\circ}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
| Symbol | Parameter | Min | Max | Min | Max |
| tPDY | CLK P to Y7-Yo |  | 13 |  |  |
| tSDP | D7-Do to CLK P Setup | 8 |  |  |  |
| tHDP | CLK P to D7-Do Hold | 2 |  |  |  |
| tSMP | MODE to CLK P Setup | 15 |  |  |  |
| thmp | CLK P to MODE Hold | 0 |  |  |  |
| tPWP | CLK P Pulse Width | 15 |  |  |  |
| tenay | $\overline{\mathrm{OE}}$ to Y7-Y0 Enable (Note 11) | $\bigcirc$ | 25 |  |  |
| tDISY | $\overline{\mathrm{OE}}$ to Y7-Yo Disable (Note 11) | ) | $>15$ |  |  |



## Swithing Waverorlus. Nomua Reister Operation



## SWITCHING CHARACTERISTICS-SERIAL SHIFT OPERATION

| Symbol | Parameter | L29C818- |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 25 |  |  |  |
|  |  | Min | Max | Min | Max |
| tosso | CLK S to SDO |  | 25 |  |  |
| tssis | SDI to CLK S Setup | 10 |  |  |  |
| tHSsi | CLK S to SDI Hold | 0 |  |  |  |
| tsms | MODE to CLK S Setup | 12 |  |  |  |
| tHSM | CLK S to MODE Hold | 2 |  |  |  |
| tPWS | CLK S Pulse Width | 25 |  |  |  |
| tDMSO | MODE to SDO | 48 |  |  |  |
| tosiso | SDI to SDO | 16 |  |  |  |



Switching Waveroriks, Serishl, Shift Operation


## SWITCHING CHARACTERISTICS. PIPELINE LOAD FROM SHADOW




SWITCHING CHARACTERISTICS. SHADOW LOAD FROM Y PORT

| Symbol | Parameter | L29C818- |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 25 |  |  |  |
|  |  | Min | Max | Min | Max |
| tsYS | Y7-Yo to CLK S Setup | 5 |  |  |  |
| tHSY | CLK S to $\mathrm{Y}_{7}-\mathrm{Y} 0$ Hold | 5 |  |  |  |
| tSMS | MODE to CLK S Setup | 12 |  |  |  |
| thSM | CLK S to MODE Hold | 2 |  |  |  |
| tSSIS | SDI to CLK S Setup | 40 |  |  |  |
| tHSSI | CLK S to SDI Hold | $5$ |  |  |  |




## SWITCHING CHARACTERISTICS. SHADOW READ VIA D PORT

Commebcial Opermtino Rance ( $0^{\circ} \mathrm{C}$ to $770^{\circ} \mathrm{C}$ ) Notes s. io (as)

| Symbol | Parameter | L29C818- |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 25 |  |  | Max |
|  |  | Min | Max | Min |  |
| tSMS | MODE to CLK S Setup | 12 |  |  |  |
| tHSM | CLK S to MODE Hold | 2 |  |  |  |
| tssis | SDI to CLK S Setup | 10 |  |  |  |
| tHSSI | CLK S to SDI Hold |  |  |  |  |
| tENAD | CLK S TO D7-Do Enable (Note 11) | 85 |  |  |  |
| tDISD | CLK S TO D7-Do Disable (Note 11) | $30$ |  |  |  |



Swithing Waverorms $\propto$ Shabow Reab Via D' Pobt


## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.
2. The products described by this specification include internal circuitry designed to protect the chipfrom damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and $\mathrm{Vcc}+0.6 \mathrm{~V}$. The device can withstand indefinite operation with inputs in the range of $-3.05 \mathrm{tg}+7.0 \mathrm{~K}$ Device operation will noteadversely affected, however, input curxent levels will be well in excess of 100 mA .
4. Duration of the output short circuit should not exceed 30 seconds.
5. Supply current for a given application can beaccurately approximated by:

$$
\frac{N^{2} V^{2} F}{4}
$$

where
$\mathrm{N}=$ total number of device outputs
C = capacitive load per output
$\mathrm{V}=$ suppy voltage
$\mathrm{F}=$ clock frequency
6. Tested with all outputs changing every cycle and no loadiata- MHz clock rate.
7. Tested with all noputs wuhin 0.1 V of VCC or Groundel.
8. These parameters are guaranteed but int $100 \%$ tested.
3. AC sperifications tested with input transition fimes less than 3 ns , output referchce levels of 1.5 V (except ten/ tDis (est) and input levels of nominally 0 to 3.0 V . Output loading is a resistive divider which provides for specified IOL and IOH plus 30 pF capacitance.

This device has high speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:
a. A $0.1 \mu \mathrm{~F}$ ceramic capacitor should be installed between Vcc and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors shouldble installed between device Vcc and the tester common, and device ground and tester common.
6. Ground and Vcc supply planes ghust be brought directly to the DUT socket or contactor fingers.
c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.
10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
11. Transition is measured $\pm 200 \mathrm{mV}$ from steady-state voltage with specified loading.


## FEATURES

D 8-word $\times$ 8-bit Three Port Memory
$\square$ Independently Addressable Ports: 1 Input, 1 Output, 1 Bidirectional
$\square$ High Speed, Low Power CMOS Technology
$\square$ Internally Latched Control Bits

- High Speed Scratchpad Memory with Overlapped Data Fetch/Store
$\square$ Fully TTL Compatible
- 60 mW Typical Power Dissipation
$\square$ Package Styles Available:
- 40-pin Plastic DIP
- 40-pin Sidebraze, Hermetic DIP
- 44-pin Ceramic LCC (Type C)


## DESCRIPTION

The LRF07 is an 8 -word $\times 8$-bit expandable register file with three independently addressable ports, designated A, B, and C. Each port has eight data lines, three address lines, and a port enable control. All address and control lines are registered to facilitate instruction pipelining in microprogrammed systems. All ports may be used simultaneously in any clock cycle.
The $C$ port is a read only port. C port address lines (CA2-CA0) are latched at the rising edge of the clock. The data indicated by the respective port address will be presented on the output lines one tacc following the clock edge on which the address is latched. If the same register is
simultaneously addressed for writing from a different port, the data presented to the outputs is the contents of the register prior to the write operation.
The B port is a write port. B port address lines (BA2-BA0) are latched at the rising edge of the clock. The contents of the B address register are decoded to control data routing multiplexers. These supply data from the input pins to the desired register. Data meeting the setup time is latched into the addressed register on the clock edge following the one which latched the address.

The A port is a bidirectional port. The A Read/Write (AR/酸 control is latched along with the address lines

## LrF07 Block Diagram


(AA2-AA0) and determines whether the A port acts as an input or an output during any clock period. When AR/ $\bar{W}$ is a ' 1 ' at the clock edge, the $A$ port presents the addressed data on the A7-A0 data lines. A port read operations are thus performed identically to C port reads. When AR/W is a ' 0 ' at the clock edge, A port writes are executed in the same manner as B port writes, with the data latched on
the clock edge following application of the corresponding address.
All ports have associated port enable inputs. These inputs are internally registered and are applied simultaneously with the corresponding port address. In the case of the $C$ port, the COE input is a three state output control. A ' 1 ' at these inputs places the corresponding data lines in a high impedance state beginning one tDIS
following the clock edge. The B port enable BWE serves as a registered write enable input. A '1' latched on these inputs disables write operations from the port on the following clock edge. The A port enable APE, serves the dual function of write enable or three state enable depending on the direction of the A port.

## Maximum Patings above which usolul lifo may be impaired (Notes:1,2,3, B)



## Operatina Conplions. Io meet specifilalectical and suiching characteristics

| Mode | Temperature Range (Ambient) | Supply Voltage |
| :--- | :---: | :---: |
| Active Operation, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $4.75 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.25 \mathrm{~V}$ |
| Active Operation, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $4.50 \mathrm{~V} \leq \mathrm{VCC} \leq 5.50 \mathrm{~V}$ |

## 

| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| Voh | Output High Voltage | IoH $=-2.0 \mathrm{~mA}$ | 2.4 |  |  | V |
| VoL | Output Low Voltage | IoL $=8.0 \mathrm{~mA}$ |  |  | 0.5 | V |
| VH | Input High Voltage |  | 2.0 |  | Vcc | V |
| VL | Input Low Voltage | (Note 3) |  |  | 0.8 | V |
| IIX | Input Current | Ground $\leq$ VIN $\leq$ Vcc |  | $\pm 20$ | $\mu \mathrm{~A}$ |  |
| Ioz | Output Leakage Current | Ground $\leq$ Vout $\leq$ Vcc |  | $\pm 20$ | $\mu \mathrm{~A}$ |  |
| Ios | Output Short Current | Vout = Ground, Vcc = Max (Notes 4, 8) |  |  | -250 | mA |
| Icc1 | Vcc Current, Dynamic | (Notes 5, 6) |  | 10 | 30 | mA |
| Icc2 | Vcc Current, Quiescent | (Note 7) |  |  | 2.0 | mA |

DEVICES INCORPORATED

## SWITCHING CHARACTERISTICS

Commercial Operating Range $\left(0^{\circ} \mathrm{C}\right.$ to $+70^{\circ} \mathrm{C}$ ) notes 9 , 10 (ns)

| Symbol | Parameter | LRF07- |  |
| :---: | :---: | :---: | :---: |
|  |  | $35$ |  |
|  |  | Min | Max |
| tacc | CLK to Output |  | 35 |
| tDIS | $\overline{\text { OE }}$ to Output Disable (Note 11) |  | 25 |
| tENA | $\overline{\text { OE }}$ to Output Enable (Note 11) |  | 35 |
| tPW | Clock Pulse Width | 25 |  |
| ts | Input Setup Time | 15 |  |
| t H | Input Hold Time | 5 |  |


| MilitaryOperating Range ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) Notes 9; 10 (ns) |  |  |  |
| :---: | :---: | :---: | :---: |
| Symbol | Parameter | LRF07- |  |
|  |  | 40 |  |
|  |  | Min | Max |
| tacc | CLK to Output |  | 40 |
| tols | $\overline{\mathrm{OE}}$ to Output Disable (Note 11) |  | 30 |
| tena | $\overline{\text { OE }}$ to Output Enable (Note 11) |  | 35 |
| tPW | Clock Pulse Width | 25 |  |
| ts | Input Setup Time | 15 |  |
| th | Input Hold Time | 5 |  |

## Switching Waverorms



## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.
2. The products described by this specification include internal circuitry designed to protect the chipfrom damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and $\mathrm{Vcc}+0.6 \mathrm{~V}$. The device can withstand indefinite operation with inputs in the range of -3.0 V to +7.0 V . Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA .
4. Duration of the output short circuit should not exceed 30 seconds.
5. Supply current for a given application can beaccurately approximated by:

$$
\frac{\mathrm{NCV}^{2} \mathrm{~F}}{4}
$$

where
$\mathrm{N}=$ total number of device outputs
$C=$ capacitive load per output
V = suppy voltage
F = clock frequency
6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.
7. Tested with all inputs within 0.1 V of VCC or Ground, no load.
8. These parameters are guaranteed but not $100 \%$ tested.
9. AC specifications tested with input transition times less than 3 ns , output reference levels of 1.5 V (except tEN/ tDIS test) and input levels of nominally 0 to 3.0 V . Output loading is a resistive divider which provides for specified IOL and IOH plus 30 pF capacitance.

This device has high speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:
a. A $0.1 \mu \mathrm{~F}$ ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should beinstalled between device VCC and the tester common, and device ground and tester common.
b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.
c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.
10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving thechip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
11. Transition is measured $\pm 200 \mathrm{mV}$ from steady-state voltage with specified loading.

|  | ORDERING INFORMATION |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | 44-pin |  |
| Speed | Plastic DIP <br> (P3) | Sidebraze Hermetic DIP (D3) | Ceramic Leadiess Chip Carrier (K2) |  |
|  | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}-$ Commercial Screening |  |  |  |
| 35 ns | LRF07PC35 | LRF07DC35 | LRF07KC35 |  |
|  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ - Commercial Screening |  |  |  |
| 40 ns |  | LRF07DM40 | LRF07KM40 |  |
|  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ - Extended Screening |  |  |  |
| 40 ns |  | LRF07DME40 | LRF07KME40 |  |
|  | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ - MIL-STD-883 COMPLANT |  |  |  |
| 40 ns |  | LRF07DMB40 | LRF07KMB40 |  |

## FEATURES

- High Speed (26 ns), Low Power 16-bit Cascadable ALU
- Implements Add, Subtract, Accumulate, Two's Complement, Pass, and Logic Operations
all Registers Have a Bypass Path for Complete Flexibility
- Available 100\% Screened to MIL-STD-883, Class B
- Package Styles Available:
- 68-pin Plastic LCC, J-Lead
- 68-pin Pin Grid Array
- 68-pin Ceramic LCC (Type C)


## DESCRIPTION

The L4C381 is a flexible, high speed, cascadable 16-bit Arithmetic and Logic Unit implemented in CMOS technology. It combines four 381-type 4-bit ALUs, a look-ahead carry generator, and miscellaneous interface logic - all in a single 68-pin package. While containing new features to support high speed pipelined architectures and single 16-bit bus configurations, the LAC381 retains full performance and functional compatibility with the bipolar ' 381 designs.

## L4C381 Block Diagram



## Architecture

The L4C381 operates on two 16-bit operands (A and B) and produces a 16-bit result ( F ). Three select lines control the ALU and provide 3 arithmetic, 3 logical, and 2 initialization functions. Full ALU status is provided to support cascading to longer word lengths. Registers are provided on both the ALU inputs and the output, but these may be bypassed under user control. An internal feedback path allows the registered ALU output to be routed to one of the ALU inputs, accommodating chain operations and accumulation. Furthermore, the A or B input can be forced to Zero allowing unary functions on either operand.

## ALU Operations

The $\mathrm{S}_{0}-\mathrm{S}_{2}$ lines specify the operation to be performed. The ALU functions and their select codes are shown below.

| $\mathbf{S}_{2}$ | $\mathbf{S} \mathbf{1}$ | So | Function |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | CLEAR ( $F=00 \ldots 0$ ) |
| 0 | 0 | 1 | NOT (A) + B |
| 0 | 1 | 0 | A + NOT (B) |
| 0 | 1 | 1 | A + B |
| 1 | 0 | 0 | A XOR B |
| 1 | 0 | 1 | A OR B |
| 1 | 1 | 0 | A AND B |
| 1 | 1 | 1 | PRESET ( $F=11 \ldots 1$ ) |

The functions B minus A and A minus $B$ can be achieved by setting the carry input of the least significant slice and selecting codes 001 and 010 respectively.

## ALU Status

The ALU provides Overflow and Zero status bits. Carry, Propagate, and Generate outputs are also provided for cascading. These outputs are defined for the three arithmetic functions only. The ALU sets the Zero output when all 16 output bits are zero. The Generate, Propagate, C16, and OVF flags for the $\mathrm{A}+\mathrm{B}$ operation are defined in Table 1. The status flags produced for NOT(A) $+B$ and $\mathrm{A}+\mathrm{NOT}(\mathrm{B})$ can be found by complementing $\mathrm{Ai}_{\mathrm{i}}$ and Bi respectively in Table 1.

## Operand Registers

The L4C381 has two 16 -bit wide input registers for operands A and B. These registers are rising edge triggered by a common clock. Each register is independently enabled by control signals ENA and ENB.
This architecture allows the L4C381 to accept arguments from a single 16 -bit data bus. For those applications that do not require registered inputs, both the $A$ and $B$ operand registers can be bypassed with the FTAB control line. When the FTAB control is asserted, data is routed around the $A$ and $B$ input registers; however, they continue to function normally via the $\overline{\text { ENA }}$ and ENB controls. The contents of the input registers will again be available to the ALU if the FTAB control is released.

## Output Register

The output of the ALU drives the input of a 16-bit register. This rising-edge-triggered register is clocked by the same clock as the input registers. The output register is enabled by the ENF control signal. By disabling the output register, intermediate results can be held while loading new input operands. Three-state drivers controlled by the $\overline{\mathrm{OE}}$ input allow the L4C381 to be configured in a single bidirectional bus system.

## table 1 Alu Status Fhags

$$
\begin{array}{lr}
\text { Bit Carry Generate }=g i=A 1 B i, & \text { for } i=0 \ldots 15 \\
\text { Bit Carry Propagate }=p i=A i+B i, & \text { for } i=0 \ldots 15 \\
& \\
P 0=p 0 & \\
P_{i}=p l\left(P_{i-1}\right) & \text { for } i=1 \ldots 15
\end{array}
$$

and

$$
\begin{array}{ll}
G 0=g 0 & \text { for } i=1 \ldots 15 \\
G l=g i+p l\left(G_{i-1}\right) & \text { for } i=1 \ldots 15 \\
C l=G l-1+P_{i-1}\left(C_{0}\right) &
\end{array}
$$

then
$\bar{G}=\operatorname{NOT}(\mathrm{G} 15)$
$P=\operatorname{NOT}\left(\mathrm{P}_{15}\right)$
$\mathrm{C}_{16}=\mathrm{G}_{15}+\mathrm{P}_{15} \mathrm{C}_{0}$
$\mathrm{OVF}=\mathrm{C}_{15}$ XOR $\mathrm{C}_{16}$

The output register can be bypassed by asserting the FTF control signal. When the FTF control is asserted, output data is routed around the output register, however, it continues to function normally via the ENF control. The contents of the output register will again be available on the output pins if FTF is released. With both FTAB and FTF true (high) the LAC381 is functionally identical to four cascaded 545381-type devices.

## Operand Selection

The two operand select lines OSA and OSB control multiplexers that precede the ALU inputs. These multiplexers provide an operand force-to-zero function as well as $F$ register feedback to the B input. Table 2 shows the inputs to the ALU as a function of the operand select inputs. Either the A or $B$ operands may be forced to zero.
When both operand select lines are low, the L4C381 is configured as a chain calculation ALU. The registered ALU output is passed back to the B

| Table 2. Operand Selecion Control\| |  |  |  |
| :---: | :---: | :---: | :---: |
| OSB, OSA | Operand B | Operand A |  |
| 0 | 0 | F | A |
| 0 | 1 | 0 | A |
| 1 | 0 | B | 0 |
| 1 | 1 | B | A |

input to the ALU. This allows accumulation operations to be performed by providing new operands via the A input port. The accumulator can be preloaded from the A input by setting OSA true. By forcing the function select lines to the CLEAR state (000), the accumulator may be cleared. Note that this feedback operation is not affected by the state of the FTF control. That is, the F outputs of the L4C381 may be driven directly by the ALU (FTF = true). The output register continues to function, however, and provides the ALU B operand source.


## Opematina Conditions. To meet specifed elecirical and swithing characteristics

| Mode | Temperature Range (Ambient) | Supply Voltage |
| :--- | :---: | :---: |
| Active Operation, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $4.75 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.25 \mathrm{~V}$ |
| Active Operation, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $4.50 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.50 \mathrm{~V}$ |

## Electrical. Characteristics. Over Operating Conditions

| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| VoH | Output High Voltage | loH $=-2.0 \mathrm{~mA}$ | 2.4 |  |  | V |
| VoL | Output Low Voltage | IoL $=8.0 \mathrm{~mA}$ |  |  | 0.5 | V |
| VH | Input High Voltage |  | 2.0 |  | Vcc | V |
| VL | Input Low Voltage | (Note 3) |  |  | 0.8 | V |
| lix | Input Current | Ground $\leq$ VIN $\leq$ Vcc |  |  | $\pm 20$ | $\mu \mathrm{~A}$ |
| Ioz | Output Leakage Current | Ground $\leq$ Vout $\leq$ Vcc |  | $\pm 20$ | $\mu \mathrm{~A}$ |  |
| Ios | Output Short Current | Vout = Ground, Vcc $=$ Max (Notes 4, 8) |  |  | -250 | mA |
| Icc1 | Vcc Current, Dynamic | (Notes 5, 6) |  | 15 | 30 | mA |
| Icc2 | Vcc Current, Quiescent | (Note 7) |  |  | 1.0 | mA |

SWITCHING CHARACTERISTICS. Commercial Operatina Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ) (ns) Notes 9,10

| Guamateo Maximum Commina monat Delars. |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| To Output | L4C381-55 |  |  |  | L4C381-40 |  |  |  | L4C381-26 |  |  |  |
| From Input | F0-F15 | P,G | OVF,Z | C16 | F0-F15 | P,G | OVF,Z | C16 | F0-F15 | P,G | OVF,Z | C16 |
| FTAB $=0, \mathrm{FTF}=0$ |  |  |  |  |  |  |  |  |  |  |  |  |
| Clock | 32 | 38 | 53 | 36 | 26 | 30 | 44 | 32 | 22 | 22 | 26 | 22 |
| Co | - | - | 34 | 22 | - | - | 28 | 20 | - | - | 18 | 18 |
| So-S2, OSA, OSB | - | 42 | 42 | 42 | - | 32 | 34 | 35 | - | 22 | 22 | 22 |
| FTAB $=0$, FTF $=1$ |  |  |  |  |  |  |  |  |  |  |  |  |
| Clock | 56 | 38 | 53 | 36 | 46 | 30 | 44 | 32 | 28 | 22 | 26 | 22 |
| Co | 37 | - | 34 | 22 | 30 | - | 28 | 20 | 22 | - | 18 | 18 |
| So-S2, OSA, OSB | 55 | 42 | 42 | 42 | 40 | 32 | 34 | 35 | 26 | 22 | 22 | 22 |
| FTAB $=1, \mathrm{FTF}=0$ |  |  |  |  |  |  |  |  |  |  |  |  |
| A0-A15, B0-B15 | - | 36 | 46 | 37 | - | 30 | 40 | 32 | - | 22 | 22 | 22 |
| Clock | 32 | - | - | - | 26 | - | - | - | 22 | - | - | - |
| Co | - | - | 34 | 22 | - | - | 28 | 20 | - | - | 18 | 18 |
| So-S2, OSA, OSB | - | 42 | 42 | 42 | - | 32 | 34 | 35 | - | 22 | 22 | 22 |
| FTAB $=1, \mathrm{FTF}=1$ |  |  |  |  |  |  |  |  |  |  |  |  |
| A0-A15, B0-B15 | 55 | 36 | 46 | 37 | 40 | 30 | 40 | 32 | 26 | 22 | 22 | 22 |
| Clock ( $\mathrm{OSA}, \mathrm{B}=0$ ) | 56 | 38 | 53 | 36 | 46 | 30 | 44 | 32 | 28 | 22 | 26 | 22 |
| Co | 37 | - | 34 | 22 | 30 | - | 28 | 20 | 22 | - | 18 | 18 |
| So-S2, OSA, OSB | 55 | 42 | 42 | 42 | 40 | 32 | 34 | 35 | 26 | 22 | 22 | 22 |


| Input | L4C381-55 |  |  |  | L4C381-40 |  |  |  | L4C381-26 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | FTAB $=0$ |  | FTAB $=1$ |  | FTAB $=0$ |  | FTAB = 1 |  | FTAB $=0$ |  | FTAB = 1 |  |
|  | Setup Hold |  | Setup Hold |  | Setup Hold |  | Setup Hold |  | Setup Hold |  | Setup Hold |  |
| A0-A15, B0-B15 | 8 | 2 | 35 | 2 | 8 | 2 | 28 | 2 | 8 | 2 | 16 | 2 |
| Co | 21 | 0 | 21 | 0 | 16 | 0 | 16 | 0 | 8 | 0 | 8 | 0 |
| So-S2, OSA, OSB | 44 | 0 | 44 | 0 | 32 | 0 | 32 | 0 | 18 | 0 | 18 | 0 |
| ENA, ENB, ENF | 10 | 2 | 10 | 2 | 10 | 2 | 10 | 2 | 8 | 2 | 8 | 2 |

Thref StaTH ENABLEDISABLE IIMES NOTe 11

|  | L4C381-55 | L4C381-40 | L4C381-26 |
| :---: | :---: | :---: | :---: |
| tEN | 20 | 18 | 16 |
| tDIS | 20 | 18 | 16 |

Cione Cycle time and Pulse Wioth:

|  | L4C381-55 | L4C381-40 | L4C381-26 |
| :--- | :---: | :---: | :---: |
| Minimum Cycle Time | 43 | 34 | 20 |
| Highgoing Pulse | 15 | 10 | 10 |
| Lowgoing Pulse | 15 | 10 | 10 |

SWITCHing Characteristics - Militay Operatina Range ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) (ns) Notes 9,10

| Guaramteod Maximum Combina tonat Delais |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| To Output | L4C381-65 |  |  |  | L4C381-45 |  |  |  | L4C381-30 |  |  |  |
| From Input | F0-F15 | P,G | OVF,Z | C16 | F0-F15 | P,G | OVF,Z | $\mathrm{C}_{16}$ | Fo-F15 | P,G | OVF,Z | C16 |
| FTAB $=0, \mathrm{FTF}=0$ |  |  |  |  |  |  |  |  |  |  |  |  |
| Clock | 37 | 44 | 63 | 45 | 28 | 34 | 50 | 34 | 26 | 28 | 34 | 28 |
| Co | - | - | 42 | 25 | - | - | 32 | 23 | - | - | 22 | 22 |
| S0-S2, OSA, OSB | - | 48 | 48 | 48 | - | 38 | 38 | 38 | - | 28 | 28 | 28 |
| FTAB $=0, \mathrm{FTF}=1$ |  |  |  |  |  |  |  |  |  |  |  |  |
| Clock | 68 | 44 | 63 | 45 | 56 | 34 | 50 | 34 | 34 | 28 | 34 | 28 |
| Co | 42 | - | 42 | 25 | 32 | - | 32 | 23 | 26 | - | 22 | 22 |
| So-S2, OSA, OSB | 66 | 48 | 48 | 48 | 46 | 38 | 38 | 38 | 30 | 28 | 28 | 28 |
| FTAB $=1, \mathrm{FTF}=0$ |  |  |  |  |  |  |  |  |  |  |  |  |
| A0-A15, B0-B15 | - | 44 | 56 | 44 | - | 32 | 46 | 36 | - | 28 | 28 | 28 |
| Clock | 37 | - | - | - | 28 | - | - | - | 26 | - | - | - |
| Co | - | - | 42 | 25 | - | - | 32 | 23 | - | - | 22 | 22 |
| So-S2, OSA, OSB | - | 48 | 48 | 48 | - | 38 | 38 | 38 | - | 28 | 28 | 28 |
| FTAB $=1, \mathrm{FTF}=1$ |  |  |  |  |  |  |  |  |  |  |  |  |
| A0-A15, B0-B15 | 65 | 44 | 56 | 44 | 45 | 32 | 46 | 36 | 30 | 28 | 28 | 28 |
| Clock (OSA,B=0) | 68 | 44 | 63 | 45 | 56 | 34 | 50 | 34 | 34 | 28 | 34 | 28 |
| Co | 42 | - | 42 | 25 | 32 | - | 32 | 23 | 26 | - | 22 | 22 |
| S0-S2, OSA, OSB | 66 | 48 | 48 | 48 | 46 | 38 | 38 | 38 | 30 | 28 | 28 | 28 |


| Input | L4C381-65 |  |  |  | L4C381-45 |  |  |  | L4C381-30 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | FTAB $=0$ |  | FTAB $=1$ |  | FTAB $=0$ |  | FTAB $=1$ |  | FTAB $=0$ |  | FTAB $=1$ |  |
|  | Setup Hold |  | Setup Hold |  | Setup Hold |  | Setup Hold |  | Setup Hold |  | Setup Hold |  |
| A0-A15, B0-B15 | 10 | 3 | 43 | 3 | 8 | 3 | 33 | 3 | 8 | 3 | 20 | 3 |
| Co | 25 | 0 | 25 | 0 | 20 | 0 | 20 | 0 | 12 | 0 | 12 | 0 |
| So-S2, OSA, OSB | 50 | 0 | 50 | 0 | 36 | 0 | 36 | 0 | 20 | 0 | 20 | 0 |
| ENA, ENB, ENF | 12 | 2 |  | 2 | 10 | 2 | 10 | 2 | 10 | 2 | 10 | 2 |



| Clock Crile Thi Anv Pulsf Wioth |  |  |  |
| :---: | :---: | :---: | :---: |
|  | L4C381-65 | L4C381-45 | L4C381-30 |
| Minimum Cycle Time | 52 | 38 | 26 |
| Highgoing Pulse | 20 | 15 | 12 |
| Lowgoing Pulse | 20 | 15 | 12 |

## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and Vcc +0.6 V . The device can withstand indefinite operation with inputs in the range of -3.0 V to +7.0 V . Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA .
4. Duration of the output short circuit should not exceed 30 seconds.
5. Supply current for a given application can be accurately approximated by:

where
$\mathrm{N}=$ total number of device outputs
$C=$ capacitive load per output
$\mathrm{V}=$ suppy voltage
$\mathrm{F}=$ clock frequency
6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.
7. Tested with all inputs within 0.1 V of VCC or Ground, no load.
8. These parameters are guaranteed but not $100 \%$ tested.
9. AC specifications tested with input transition times less than 3 ns , output reference levels of 1.5 V (except tEN/ tDIS test) and input levels of nominally 0 to 3.0 V . Output loading is a resistive divider which provides for specified IOL and IOH plus 30 pF capacitance.

This device has high speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, caremust be exercised in the testing of this device. The following measures are recommended:
a. A $0.1 \mu$ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.
b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.
c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.
10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
11. Transition is measured $\pm 200 \mathrm{mV}$ from steady-state voltage with specified loading.

## CASCADING THE L4C381

Cascading the L4C381 to 32 bits is accomplished simply by connecting the C16 output of the least significant slice to the C 0 input of the most significant slice. The S0-S2, OSA, OSB, ENA, ENB, and ENF lines are common to both devices. The Zero output flags should be logically ANDed to produce the Zero flag for the 32-bit result. The OVF and C16 outputs of the most significant slice are valid for the 32 -bit result.

Propagation delay calculations for this configuration require two steps: First determine the propagation delay from the input of interest to the C 16 output of the lower slice. Add this number to the delay from the C 0 input of the upper slice to the output of interest
(of the Co setup time, if the F register is used). The sum gives the overall input-to-output delay (or setup time) for the 32 -bit configuration. This method gives a conservative result, since the C16 output is very lightly loaded. Formulas for calculation of all critical delays for a 32 -bit system are shown in Figures 1a through 1d.

Cascading to greater than 32 bits can be accomplished in two ways: The simplest (but slowest) method is to simply connect the C16 output of each slice to the C 0 input of the next more significant slice. Propagation delays are calculated as for the 32-bit case, except that the C 0 to C 16 delays for all intermediate slices must be added to the overall delay for each path. A
faster method is to use an external carry-lookahead generator. The $\overline{\mathrm{P}}$ and $\overline{\mathrm{G}}$ outputs of each slice are connected as inputs to the CLA generator, which in turn produces the C 0 inputs for each slice except the least significant. The C16 outputs are not used in this case, except for the most significant one, which is the carry out of the overall system. The carry in to the system is connected to the C 0 input of the least significant slice, and also to the carry lookahead generator. Propagation delays for this configuration are the sum of the time to $\overline{\mathrm{P}}, \overline{\mathrm{G}}$, for the least significant slice, the propagation delay of the carry lookahead generator, and the Co to output time of the most significant slice.

Figure 1A. FTAB = o; FTF = 0


FIGuRE 1B. FIAB = O,FTF=I,

| From | To | Calculated Specification Limit |
| :--- | :--- | :--- |
| Clock | $\rightarrow F$ | $=(C l o c k ~$ |$C_{16)}+(C 0 \rightarrow F)$



FIGURE 1C. FTAB $=1 ;$ FTF $=0$
$\left.\begin{array}{lll}\text { From } & \text { To } & \\ \text { Calculated Specification Limit } \\ \text { Clock } & \rightarrow F & = \\ \text { A, } & \rightarrow \text { Same as } 16 \text {-bit case }\end{array}\right)$ (F register accumulate loop)


DEVICES INCORPORATED

## FEATURES

Four-Wide 2910 ALU Plus Carry Look-ahead Logic and Full 16-bit Data PathsHigh Speed, Low Power CMOS Technology

- Fast Clock Period:

35 ns Commercial, 45 ns Military

- Available 100\% Screened to MIL-STD-883, Class B
- Functionally Equivalent to AMD AM29C101 and Cypress CY7C9101
- Package Styles Available:
- 64 -pin Plastic DIP
- 64-pin Sidebraze, Hermetic DIP
- 68-pin Pin Grid Array


## DESCRIPTION

The L29C101 is a high- performance, expandable, 16 -bit Arithmetic Logic Unit slice manufactured using CMOS technology. Completely code compatible with its 4 -bit predecessors, the part can be used to implement the arithmetic section of central processors or many types of programmable controllers.
The microinstruction set of the L29C101 is straightforward, yet versatile enough so that the part can be used to emulate the ALU operations of most digital computers.
The L 29 C 101 is comprised of functions equivalent to four 2901 bit-slice ALU's plus the 2902 carry look-ahead logic, all in a single 64 -pin device.

Included are a 16 -word by 16 -bit dualport register file, a 16 -bit 8 -function ALU, 16 -bit shifters, and all the necessary decoding and control logic.
All status, shift linkage, and carry functions are cascadable to allow construction of architectures wider than

L29C101 linstruction Decodina


## L29C101 Block Diagram



16-bits if desired. Expanded designs can take advantage of full carry-lookahead for improved performance.
The L 29 C 101 is fully pin and function compatible with the Am29C101. The L29C101 is available in High-Rel versions that are fully compliant with MIL-STD-883C, class B.

## L29C101 Architecture

A typical execution cycle for the L29C101 consists of reading two operands simultaneously from the twoport register file, performing an ALU operation on these operands, and returning the result to the file. This entire operation can be completed in a single clock cycle, providing high
performance and simple microcode. Optionally, the ALU operands may be sourced by the external data port, an auxiliary register denoted the Quotient or " $Q$ " register, or forced to zero under instruction control. Also, the data returned to the register file and the $Q$ register may be shifted one bit in either direction to aid multiplication and division operations.

## Register File

The two-port register file has a capacity of 16 words of 16 bits each. The A-port address (A0-A3) specifies the register to be read from the A-port, and the B-port address ( $\mathrm{B} 0-\mathrm{B} 3$ ) specifies the register to the read from the B-port. Both A and B addresses may
be the same, in which case identical data will appear at both $A$ and $B$ ports. In addition, the B-port address can specify a register location for writing. Data from the locations indicated by the A and B addresses are read from the register file during the low period of the clock. The data is applied to two latches which are transparent during the clock low period, and hold their state during the clock high period. The purpose of these latches is to hold the A and B ALU operands constant while a computation result is written back to the register file at the B address. This allows for a read-modify-write cycle, which is useful in applications such as accumulation. Under control of the

## Reaisten Fle



Result Destination Field (I6, I8), data to be written to the register file is stored into the register addressed by the B field on the rising edge of the clock.

## ALU Control

The ALU is capable of performing eight operations. These functions are described in Table 2. The control inputs I3-I5 select one of three arithmetic or five logical operations to be performed on the input operands.
The integral carry-lookahead circuitry across all 16 ALU bits is functionally equivalent to the 2902 carry-lookahead unit and provides significant speed advantages.
In the arithmetic mode, the ALU result is also a function of the Carry In input. When executing ALU Add or Subtract instructions, setting the C(n)
input to ' 1 ' causes the addition of ' 1 ' to the result. Thus for 2's complement operations, $C(n)$ of the least significant slice would be set to zero for addition, and to ' 1 ' for subtraction. This is because the L29C101 ALU naturally implements 1's complement subtraction, that is, a bitwise complement of one of the operands. In order to achieve a 2's complement result, a '1' must be added in the least significant position. This is accomplished using C(n). PASS and Negate operations are also available by combining arithmetic instructions (Add, Subtract) with any of the operand source options which set one operand to zero. Tables 5 and 6 show the detailed ALU logic and arithmetic functions and the operands selected. Table 5 includes ALU function selection.

## Operand Source Control

As shown in the figure below, each of the ALU operands is supplied by a multiplexer, which allows significant flexibility in the selection of the operand source. The two 16-bit ALU inputs are denoted $R$ and $S$. The $R$ operand may be sourced by the A read port of the register file, from the Dinput pins, or may be forced to zero. The S operand may be sourced by the B read port of the register file, the A read port, (when the R operand is D or zero), the $Q$ register, or forced to zero. Control of the operand selection multiplexers is encoded into control field I2-I0, as described in Table 1.

## Result Destination Control

The instruction field I6-I8 is encoded to control the routing of the ALU

result field, denoted $F$, and the Q register contents. The encoding is defined in Table 3. Under instruction control, the ALU result can be stored in the register file, the Q register, or both. A No Operation capability is also provided during which the result is not stored in either location. This field also controls the value presented at the $\mathrm{Y} 0-\mathrm{Y}_{15}$ outputs. These outputs generally reflect the ALU result F , but for one of the instruction decodes are driven by the A port value read from the register file. This provides the capability to read data from the register file while simultaneously performing an ALU operation. This is useful in applications such as postincrement address generation, for example.
In addition to destination control, up or down shifting of both the register file and $Q$ register load values are controlled by the I6-I8 field. Each can be up or down shifted one position
prior to storing in the destination register. The RAM0 or Q 0 pins output the least significant bit of the value being stored for downshifts, and accept the bit to be stored in the least signficant position for upshifts. Similarly, the RAM15 or Q15 pins output the most significant bit for upshifts, and accept the bit to be stored in the most significant position for downshifts. Table 3 gives the various shift actions and data destinations controlled by the I6-I8 inputs.

## Q-Register

The Q-register is intended primarily for use as a separate working register for multiplication and division routines but it also serves as an accumulator or for temporary storage. The $Q$ register is loaded via a multiplexer, which allows either up or downshift of the $Q$ register contents, or an unshifted load of the Q register with the ALU result.

## Status Outputs

The $\overline{\mathrm{G}}$ and $\overline{\mathrm{P}}$ outputs are low-true Carry Generate and Carry Propagate signals. They are used in conjunction with an external carry-lookahead generator when cascading L29C101 slices beyond 32 bits. The $\mathrm{C}(\mathrm{n}+16)$ is the Carry Out signal, which can be directly connected to the $\mathrm{C}(\mathrm{n})$ input of another L29C101 to implement a 32-bit system. The OVR output indicates 2's complement overflow for addition and subtraction. The logical definitions of the $\overline{\mathrm{G}}, \overline{\mathrm{P}}, \mathrm{C}(\mathrm{n}+16)$, and OVR signals are given in Table 7.

The MSB of the ALU result (F15) is provided so that the sign bit may be examined easily. The Z output is used for zero detection and is high when all of the F output bits are low. It is an open drain output which may be wire OR'ed across multiple slices.

## Q-Recister



DEVICES INCORPORATED

Table 1. Alu Source Operand Control

| Mnemonic | Micro Code |  |  |  |  | ALU Source <br> Operands |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | I2 | l1 | lo | Octal <br> Code | R |  |  |
| AQ | L | L | L | 0 | A | Q |  |
| AB | L | L | H | 1 | A | B |  |
| ZQ | L | H | L | 2 | O | Q |  |
| ZB | L | H | H | 3 | O | B |  |
| ZA | H | L | L | 4 | O | A |  |
| DA | H | L | H | 5 | D | A |  |
| DQ | H | H | L | 6 | D | Q |  |
| DZ | H | H | H | 7 | D | O |  |

table 2. Al U Function Control

| Mnemonic | Micro Code |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | I5 | I4 | I3 | Code | Code | ALU |
|  | Symbol |  |  |  |  |  |
| ADD | L | L | L | 0 | R Plus S | R + S |
| SUBR | L | L | H | 1 | S Minus R | S - R |
| SUBS | L | H | L | 2 | R Minus S | R - S |
| OR | L | H | H | 3 | R OR S |  |
| AND | H | L | L | 4 | R AND S |  |
| NOTRS | H | L | H | 5 | R AND S |  |
| EXOR | H | H | L | 6 | R EX-OR S |  |
| EXNOR | H | H | H | 7 | REX-NOR S |  |

table 3. Al U Destination Conthol

| Mnemonic | Micro Code |  |  |  | RAM Function |  | Q-Reg. Function |  | $\left\|\begin{array}{c} Y \\ \text { Output } \end{array}\right\|$ | RAM Shifter |  | Q Shifter |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 18 | 17 | 16 | Octal Code | Shift | Load | Shift | Load |  | RAMo | RAM15 | Q0 | Q15 |
| QREG | L | L | L | 0 | X | None | None | $\mathrm{F} \rightarrow \mathrm{Q}$ | F | X | X | X | X |
| NoP | L | L | H | 1 | X | None | X | None | F | X | X | X | X |
| RAMA | L | H | L | 2 | None | $F \rightarrow B$ | X | None | A | X | X | X | X |
| RAMF | L | H | H | 3 | None | $F \rightarrow B$ | X | None | F | X | X | X | X |
| RAMQD | H | L | L | 4 | DOWN | $F / 2 \rightarrow B$ | DOWN | $Q / 2 \rightarrow$ Q | F | Fo | IN15 | Qo | $\mathrm{IN}_{15}$ |
| RAMD | H | L | H | 5 | DOWN | $F / 2 \rightarrow B$ | X | None | F | Fo | IN15 | Qo | X |
| RAMQU | H | H | L | 6 | UP | $2 \mathrm{~F} \rightarrow \mathrm{~B}$ | UP | $2 \mathrm{Q} \rightarrow \mathrm{Q}$ | F | INo | F15 | INo | Q15 |
| RAMU | H | H | H | 7 | UP | $2 \mathrm{~F} \rightarrow \mathrm{~B}$ | X | None | F | INo | F15 | X | Q15 |

Table 4. Source Operand and alu function Matbix

| Octal 1543 | $\mathrm{l}_{210} \rightarrow$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ALUFunction | ALU Source |  |  |  |  |  |  |  |
|  |  | A, Q | A, B | O, Q | O, B | O, A | D, A | D, Q | D, 0 |
| 0 | $\begin{aligned} & C(n)=L \\ & R \text { plus } \\ & C(n)=H \end{aligned}$ | $\begin{gathered} A+Q \\ A+Q+1 \end{gathered}$ | $\begin{gathered} A+B \\ A+B+1 \end{gathered}$ | $Q+1$ | $\begin{gathered} \hline B \\ B+1 \end{gathered}$ | $\begin{gathered} \mathrm{A} \\ \mathrm{~A}+1 \end{gathered}$ | $\begin{gathered} D+A \\ D+A+1 \end{gathered}$ | $\begin{gathered} D+Q \\ D+Q+1 \end{gathered}$ | $\begin{gathered} \mathrm{D} \\ \mathrm{D}+1 \end{gathered}$ |
| 1 | $\begin{gathered} C(n)=L \\ S \text { minus } R \\ C(n)=H \end{gathered}$ | $\begin{gathered} Q-A-1 \\ Q-A \end{gathered}$ | $\begin{gathered} \mathrm{B}-\mathrm{A}-1 \\ \mathrm{~B}-\mathrm{A} \end{gathered}$ | $\begin{gathered} Q-1 \\ Q \end{gathered}$ | $\begin{gathered} B-1 \\ B \end{gathered}$ | $\begin{gathered} A-1 \\ A \end{gathered}$ | A-D-1 $A-D$ | Q-D-1 Q-D | $\begin{gathered} -D-1 \\ -D \end{gathered}$ |
| 2 | $\mathrm{C}(\mathrm{n})=\mathrm{L}$ <br> $R$ minus $S$ <br> $C(n)=H$ | $\begin{gathered} A-Q-1 \\ A-Q \end{gathered}$ | $\begin{gathered} A-B-1 \\ A-B \end{gathered}$ | $\begin{gathered} -Q-1 \\ -Q \end{gathered}$ | $\begin{gathered} -B-1 \\ -B \end{gathered}$ | $\begin{gathered} -A-1 \\ -A \end{gathered}$ | $\begin{gathered} D-A-1 \\ D-A \end{gathered}$ | $\begin{gathered} D-Q-1 \\ D-Q \end{gathered}$ | D-1 D |
| 3 | RORS | AvQ | AvB | Q | B | A | Dva | DvQ | D |
| 4 | Rands | $A_{\wedge} Q$ | $\overline{\mathrm{A}} \wedge \mathrm{Q}$ | 0 | 0 | 0 | $\overline{\mathrm{D}}$ A | D^Q | 0 |
| 5 | $\overline{\mathrm{R}}$ ANDS | $\bar{A} \wedge Q$ | A, ${ }^{\text {B }}$ | Q | B | A | D $\wedge$ A | D^Q | 0 |
| 6 | REX-ORS | $A \forall Q$ | AVB | Q | B | A | DVA | DVQ | D |
| 7 | REX-NORS | $\overline{A \forall Q}$ | $\overline{\text { AVB }}$ | $\bar{Q}$ | $\overline{\text { B }}$ | $\overline{\text { A }}$ | DVA | DVQ | $\overline{\bar{D}}$ |

DEVICES INCORPORATED

| Octal 1543, 1210 | Group | Function |
| :---: | :---: | :---: |
| 40 |  | $A \wedge Q$ |
| 41 |  | $A \wedge B$ |
| 45 | AND | $D \wedge A$ |
| 46 |  | $D \wedge Q$ |
| 30 |  | $A \vee Q$ |
| 31 |  | $A \vee B$ |
| 35 | OR | DVA |
| 36 |  | DVA |
| 60 |  | $A \forall Q$ |
| 61 |  | $A \forall B$ |
| 65 | EX-OR | $D \forall A$ |
| 66 |  | $D \forall Q$ |
| 70 |  | $\overline{\bar{A} \forall Q}$ |
| 71 |  | $\overline{A \forall B}$ |
| 75 | EX - NOR | $\overline{D \forall A}$ |
| 76 |  | $\overline{\mathrm{D} \forall Q}$ |
| 72 |  | $\overline{\mathrm{Q}}$ |
| 73 |  | $\overline{\mathrm{R}}$ |
| 74 | INVERT | $\bar{A}$ |
| 77 |  | $\overline{\text { D }}$ |
| 62 |  | Q |
| 63 |  | B |
| 64 | PASS | A |
| 67 |  | D |
| 32 |  | Q |
| 33 |  | B |
| 34 | PASS | A |
| 37 |  | D |
| 42 |  | 0 |
| 43 |  | 0 |
| 44 | ZERO | 0 |
| 47 |  | 0 |
| 50 |  | $\overline{\mathrm{A}} \wedge \mathrm{Q}$ |
| 51 |  | $\bar{A} \wedge B$ |
| 55 | MASK | $\overline{\mathrm{D}} \wedge \mathrm{A}$ |
| 56 |  | $\overline{\mathrm{D}} \wedge \mathrm{Q}$ |


| Octal <br> 1543, <br> 1210 | $\mathbf{C ( n ) ~}=0$ (Low) |  | $C(n)=1$ (High) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Group | Function | Group | Function |
| 00 | ADD | A + Q | ADD Plus one | $A+Q+1$ |
| 01 |  | A + B |  | $A+B+1$ |
| 05 |  | $D+A$ |  | $D+A+1$ |
| 06 |  | $D+Q$ |  | $D+Q+1$ |
| 02 | PASS | Q | Increment | Q + 1 |
| 03 |  | B |  | B + 1 |
| 04 |  | A |  | A + 1 |
| 07 |  | D |  | D + 1 |
| 12 | Decrement | Q-1 | PASS | Q |
| 13 |  | B-1 |  | B |
| 14 |  | A-1 |  | A |
| 27 |  | D-1 |  | D |
| 22 | 1's Comp. | -Q-1 | 2's Comp. (Negate) | -Q |
| 23 |  | -B-1 |  | -B |
| 24 |  | - A-1 |  | - A |
| 17 |  | -D-1 |  | -D |
| 10 | Subtract <br> (1's Comp.) | Q-A-1 | Subtract (2's Comp.) | Q-A |
| 11 |  | B-A-1 |  | B-A |
| 15 |  | A-D-1 |  | A-D |
| 16 |  | Q-D-1 |  | Q-D |
| 20 |  | A-Q-1 |  | A-Q |
| 21 |  | A-B-1 |  | A-B |
| 25 |  | D-A - 1 |  | D-A |
| 26 |  | D-Q-1 |  | D-Q |

Taile 7 Logic Functions for Carby and Overfiow Conditions

| 1543 | Function | P | G | C ( $\mathrm{n}+16$ ) | OVR |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $R+S$ | $\mathrm{P}_{0} \cdot \mathrm{P}_{1} \ldots \mathrm{P}_{15}$ | $\overline{G_{15}+\mathrm{P}_{15} \mathrm{G}_{14}+\mathrm{P}_{15} \mathrm{P}_{14} \mathrm{G}_{13}+\ldots}$ | C16 | $\mathrm{C}_{16} \forall \mathrm{C}_{15}$ |
| 1 | $S-R$ | $\leftarrow$ Same as R + S equations, but substitute $\overline{\mathrm{Ri}}$ for Ri in definitions $\rightarrow$ |  |  |  |
| 2 | R-S | $\leftarrow$ Same as R + S equations, but substitute Sil for Si in definitions $\rightarrow$ |  |  |  |
| 3 | $R \vee S$ | HIGH | HIGH | LOW | LOW |
| 4 | $R \wedge S$ |  |  |  |  |
| 5 | $R \wedge S$ |  |  |  |  |
| 6 | $\bar{R} \forall \mathrm{~S}$ |  |  |  |  |
| 7 | $\overline{R \forall S}$ |  |  |  |  |

## Maximum Ratings Above which usefulife may be impaired (Notes $1,2,3,8$ )

Storage temperature ..... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Operating ambient temperature ..... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Vcc supply voltage with respect to ground ..... -0.5 V to +7.0 V
Input signal with respect to ground -3.0 V to +7.0 V
Signal applied to high impedance output -3.0 V to +7.0 V
Output current into low outputs ..... 25 mA
Latchup current ..... $>400 \mathrm{~mA}$
Operating Conditions To meet specified electrical and swithing characteristics

| Mode | Temperature Range (Ambient) | Supply Voltage |
| :--- | :---: | :---: |
| Active Operation, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $4.75 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.25 \mathrm{~V}$ |
| Active Operation, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $4.50 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.50 \mathrm{~V}$ |

## Electrical Characteristics Over Operating Conditions

| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| VoH | Output High Voltage | loH $=-2.0 \mathrm{~mA}$ | 2.4 |  |  | V |
| VoL | Output Low Voltage | IoL $=8.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| VH | Input High Voltage |  | 2.0 |  | Vcc | V |
| VLL | Input Low Voltage | (Note 3) |  |  | 0.8 | V |
| IIX | Input Current | Ground $\leq$ VIN $\leq$ Vcc |  |  | $\pm 20$ | $\mu \mathrm{~A}$ |
| IOZ | Output Leakage Current | Ground $\leq$ Vout $\leq$ Vcc |  | $\pm 20$ | $\mu \mathrm{~A}$ |  |
| IOS | Output Short Current | Vout = Ground, Vcc = Max (Notes 4, 8) |  |  | -250 | mA |
| IcC1 | Vcc Current, Dynamic | (Notes 5, 6) |  | 15 | 30 | mA |
| Icc2 | Vcc Current, Quiescent | (Note 7) |  |  | 5.0 | mA |

## SWITCHING CHARACTERISTICS - Commercial Operating Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ) (is) Notes

| Outuu Enablel Disabie Times (Note 11) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Device | Input | Output | ten | toIs |
| L29C101-35 | $\overline{\mathrm{OE}}$ | $Y$ | 20 | 17 |

## cycle Time and Clock Chamatimistics

| Read - Modify - Write Cycle (from <br> selection of A, B registers to end of cycle) | 35 ns |
| :--- | :---: |
| Maximum Clock Frequency to shift Q <br> (50\% duty cycle, I = 432 or 632) | 30 MHz |
| Minimum Clock LOW Time | 15 ns |
| Minimum Clock HIGH Time | 20 ns |

Combina Honal Propacation Delars. (Note 12)

| To Output From Input | Y | F15 | C (n16) | $\overline{\mathbf{G}}, \overline{\mathbf{P}}$ | F = 0 | OVR | RAMo RAM15 | $\begin{aligned} & \mathbf{Q}_{0} \\ & \mathbf{Q}_{15} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A,B Address | 46 | 43 | 35 | 37 | 49 | 41 | 40 | - |
| D | 34 | 34 | 27 | 27 | 40 | 29 | 33 | - |
| C( n ) | 27 | 24 | 20 | - | 28 | 23 | 28 | - |
| $10,11,12$ | 40 | 40 | 33 | 30 | 42 | 32 | 35 | - |
| 13, 14, I5 | 41 | 38 | 32 | 28 | 40 | 36 | 38 | - |
| 16, 17, 18 | 20 | - | - | - | - | - | 26 | 26 |
| A bypass ALU $(1=2 X X)$ | 26 | - | - | - | - | - | - | - |
| Clock | 38 | 34 | 30 | 30 | 36 | 32 | 34 | 25 |

Serup ino houl Thes Relative to Cuock Infut (Note 12)

| Input | Setup Time Before H $\rightarrow$ L | Hold Time <br> After H $\rightarrow$ L | Setup Time <br> Before L $\rightarrow$ H | Hold Time <br> After L $\rightarrow$ H |
| :---: | :---: | :---: | :---: | :---: |
| A,B Source Address (Notes 14, 15) | 24 | 3 | 35 | - |
| B Destination Address (Note 13) | 24 | $\leftarrow$ Do Not Change $\rightarrow$ |  | 0 |
| D | - | - | 26 | 0 |
| C( n ) | - | - | 16 | 0 |
| lo, 11, 12 | - | - | 30 | 0 |
| 13, 14, 15 | - | - | 31 | 0 |
| I6, I7, I8 (Note 13) | 10 | $\leftarrow$ Do Not Change $\rightarrow$ |  | 0 |
| RAM0, RAM15, Q0, Q15 | - | - | 12 | 0 |

SWITCHING CHARACTERIStICS - MlitaryOpebating Range $\left(-5^{\circ} \mathrm{C} 10+125^{\circ} \mathrm{C}\right)$ (ns) Note9

| Output Enable/Disably Tmes (Noto 11) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Device | Input | Output | ten | tbis |
| L29C101-45 | $\overline{\mathrm{OE}}$ | Y | 23 | 20 |


| Crale Time ano Clock Charactimistics |  |
| :---: | :---: |
| Read - Modify - Write Cycle (from selection of A, B registers to end of cycle) | 45 ns |
| Maximum Clock Frequency to shift $Q$ ( $50 \%$ duty cycle, $\mathrm{I}=432$ or 632) | 25 MHz |
| Minimum Clock LOW Time | 20 ns |
| Minimum Clock HIGH Time | 20 ns |


| Combinatomai Propagation Delays (Noto 12) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| To Output <br> From Input | Y | F15 | C (n16) | $\overline{\mathbf{G}}, \overline{\mathbf{P}}$ | F=0 | OVR | RAMo RAM15 | $\begin{aligned} & \mathbf{Q}_{0} \\ & \mathbf{Q}_{15} \end{aligned}$ |
| A,B Address | 52 | 50 | 40 | 38 | 48 | 46 | 43 | - |
| D | 37 | 36 | 30 | 32 | 40 | 32 | 35 | - |
| C ( n ) | 30 | 28 | 24 | - | 29 | 27 | 30 | - |
| lo, $11, \mathrm{l}_{2}$ | 44 | 43 | 36 | 34 | 46 | 38 | 41 | - |
| I3, 14, I5 | 47 | 44 | 35 | 35 | 45 | 44 | 45 | - |
| I6, 17, 18 | 22 | - | - | - | - | - | 30 | 30 |
| A bypass ALU $(1=2 X X)$ | 27 | - | - | - | - | - | - | - |
| Clock | 44 | 39 | 32 | 32 | 40 | 36 | 34 | 28 |

Setup ano Hol times Relative to Clock infut (Note: 12 )

| Input | Setup Time Before H $\rightarrow$ L | Hold Time <br> After H $\rightarrow$ L | Setup Time Before L $\rightarrow$ H | Hold Time <br> After L $\rightarrow$ H |
| :---: | :---: | :---: | :---: | :---: |
| A,B Source Address (Notes 14, 15) | 22 | 3 | 40 | - |
| B Destination Address (Note 13) | 22 | $\leftarrow$ Do Not Change $\rightarrow$ |  | 0 |
| D | - | - | 30 | 0 |
| C(n) | - | - | 20 | 0 |
| 10, 11, 12 | - | - | 37 | 0 |
| 13, 14, 15 | - | - | 36 | 0 |
| 16, 17, 18 (Note 13) | 10 | $\leftarrow$ Do Not Change $\rightarrow$ |  | 0 |
| RAM0, RAM15, Q0, Q15 | - | - | 12 | 2 |

## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC +0.6 V . The device can withstand indefinite operation with inputs in the range of -3.0 V to +7.0 V . Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA .
4. Duration of the output short circuit should not exceed 30 seconds.
5. Supply current for a given application can be accurately approximated by:

$$
\frac{N C V^{2} F}{4}
$$

where

```
\(\mathrm{N}=\) total number of device outputs
C = capacitive load per output
\(\mathrm{V}=\) suppy voltage
F = clock frequency
```

6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.
7. Tested with all inputs within 0.1 V of VCC or GND, no load.
8. These parameters are guaranteed but not $100 \%$ tested.
9. AC specifications tested with input transition times less than 3 ns , output reference levels of 1.5 V (except tEN/ tDIS test) and input levels of nominally 0 to 3.0 V . Output loading is a resistive divider which provides for specified Iol and IOH plus 30 pF capacitance.

This device has high speed outputs capable of large instantaneous current pulses and fast turnon/turnoff times. As a result, care must be exercised in the testing of this device. The following measures are recommended:
a. A $0.1 \mu \mathrm{~F}$ ceramic capacitor should be installed between VCC and GND leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed be-tween device VCC and the tester common, and device ground and tester common.
b. GND and VcC supply planes must be brought directly to the DUTsocket or contactor fingers.
c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.
10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point
of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
11. Transition for tEN is measured $\pm 200 \mathrm{mV}$ from steady-state voltage with specified loading.
12. A dash indicates a propagation delay or setup time constraint that does not exist.
13. Certain signals must be stable during the entire clock LOW time to avoid erroneous operation. This is indicated by the phrase "do not change."
14. Source addresses must be stable prior to the clock $\mathrm{H} \rightarrow \mathrm{L}$ transition to allow time to access the source data before the latches close. The A address may then be changed. The B address could be changed if it is not a destination; i.e., if data is not being written back into the RAM. Normally A and $B$ are not changed during the clock LOW time.
15. The setup time prior to the clock $\mathrm{L} \rightarrow \mathrm{H}$ transition is to allow time for data to be accessed, passed through the ALU, and returned to the RAM. It includes all the time from stable $A$ and $B$ addresses to the clock $L \rightarrow H$ transition, regardless of when the clock $\mathrm{H} \rightarrow \mathrm{L}$ transition occurs.


## 32-bit Cascadable Barrel Shifter

## LSH32

## FEATURES

32-bit Input, 32-bit Output Multiplexed to 16 Lines

- Full 0-31 Position Barrel Shift CapabilityIntegral Priority Encoder for 32-bit Floating Point NormalizationSign-Magnitude or Two's Complement Mantissa Representation32-bit Linear Shifts with Sign or Zero FillIndependent Priority Encoder Outputs for Block Floating Point
- Package Styles Available:
- 68-pin Plastic LCC, J-Lead
- 68-pin Ceramic LCC (Type C)
- 68-pin Pin Grid Array


## DESCRIPTION

The LSH32 is a 32-bit high speed shifter designed for use in floating point normalization, word pack/ unpack, field extraction, and similar applications. It has 32 data inputs, and 16 output lines. Any shift configuration of the 32 inputs, including circular (barrel) shifting, left shifts with zero fill, and right shift with sign extend are possible. In addition, a built-in priority encoder is provided to aid floating point normalization.

The major features of the LSH32 architecture are discussed in the following paragraphs.


| Shift Code | Y31 | Y30 | - | - | Y 16 | Y15 | - | - | Y 1 | Yo |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00000 | 131 | 130 | - | - | 116 | 145 | - | - | 11 | 10 |
| 00001 | 130 | 129 | - | - | 115 | 114 | - | - | 10 | 131 |
| 00010 | 129 | 128 | - | - | 114 | 113 | - | - | 129 | 130 |
| 00011 | 128 | 127 | - | - | 113 | 112 | - | - | 130 | 129 |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | - | - | - | - | - | - |
| 01111 | 116 | 115 | 114 | - | 11 | 10 | - | - | 118 | 117 |
| 10000 | 115 | 114 | 113 | - | 10 | 131 | - | - | 117 | 116 |
| 10001 | 114 | 113 | 112 | - | 131 | 130 | - | - | 116 | H |
| 10010 | 113 | 112 | 111 | - | 130 | 129 | - | - | 115 | 114 |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | - | - | - | - | - | - |
| 11100 | 113 | 112 | 11 | - | 120 | 119 | - | - | 15 | 14 |
| 11101 | 12 | 11 | 10 | - | 119 | 118 | - | - | 14 | 13 |
| 11110 | 11 | 10 | 131 | - | 118 | 117 | - | - | 13 | 12 |
| 11111 | 10 | 131 | 130 | - | 117 | 116 | - | - | 12 | 14 |

Table 2. Fil Mode Shift Codf Demitions (Left Shit).

| Shift Code | Y31 | Y30 | - | - | Y16 | Y15 | - | - | Y1 | Yo |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00000 | 131 | 130 | - | - | 116 | 115 | - | - | 11 | 10 |
| 00001 | 130 | 129 | - | - | 115 | 114 | - | - | 10 | 0 |
| 00010 | 129 | 128 | - | - | 114 | 113 | - | - | 0 | 0 |
| 00011 | 128 | 127 | - | - | 113 | 112 | - | - | 0 | 0 |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | - | - | - | - | - | - |
| 01111 | 116 | 115 | 114 | - | 11 | 10 | - | - | 0 | 0 |
| 10000 | 115 | 114 | 113 | - | 10 | 0 | - | - | 0 | 0 |
| 10001 | 114 | 113 | H 2 | - | 0 | 0 | - | - | 0 | 0 |
| 10010 | 113 | 112 | 111 | - | 0 | 0 | - | - | 0 | 0 |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | - | - | - | - | - | - |
| 11100 | 13 | 12 | 11 | - | 0 | 0 | - | - | 0 | 0 |
| 11101 | 12 | 11 | 10 | - | 0 | 0 | - | - | 0 | 0 |
| 11110 | 11 | 10 | 0 | - | 0 | 0 | - | - | 0 | 0 |
| 11111 | 10 | 0 | 0 | - | 0 | 0 | - | - | 0 | 0 |

In fill mode, as in wrap mode, the shift code input represents the number of shift positions directly for left shifts, but the two's complement of the shift code results in the equivalent right shift. However, for fill mode the $\mathrm{R} / \overline{\mathrm{L}}$ input can be viewed as the most significant bit of a 6-bit two's complement shift code, comprised of R/L concatenated with the SI4-SIo lines. Thus a positive shift code ( $\mathrm{R} / \mathrm{L}=0$ ) results in a left shift of $0-31$ positions, and a negative code $(R / \bar{L}=1)$ a right shift of up to 32 positions. The LSH32 can thus effectively select any contiguous 32-bit field out of a (sign extended and zero filled) 96-bit "input."

## Output Multiplexer

The shift array outputs are applied to a 2:1 multiplexer controlled by the MS/ $\overline{\text { LS}}$ select line. This multiplexer makes available at the output pins either the most significant or least significant 16 outputs of the shift array.

## Priority Encoder

The 32-bit input bus drives a priority encoder which is used to determine the first significant position for purposes of normalization. The priority encoder produces a five-bit code representing the location of the first non-zero bit in the input word. Code assignment is such that the priority encoder output represents the number of shift positions required to left align the first non-zero bit of the input word. Prior to the priority encoder, the input bits are individually exclusive OR'ed with the SIGN input. This allows normalization in floating point systems using two's complement mantissa representation. A negative value in two's complement representation will cause the exclusive OR gates to invert the input data to the encoder. As a result the leading significant digit will always be "1." This affects only the encoder inputs;

| Shift Code | Y31 | Y30 | - | - | Y16 | Y 15 | - | - | Y1 | Yo |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00000 | S | S | - | - | S | S | - | - | S | S |
| 00001 | S | S | - | - | S | S | - | - | S | 131 |
| 00010 | S | S | - | - | S | S | - | - | 131 | 130 |
| 00011 | S | S | - | - | S | S | - | - | 130 | 129 |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | - | - | - | - | - | - |
| 01111 | S | S | S | - | S | S | - | - | 118 | 117 |
| 10000 | S | S | S | - | S | 131 | - | - | 117 | 116 |
| 10001 | S | S | S | - | 131 | 130 | - | - | 116 | 115 |
| 10010 | S | S | S | - | 130 | 129 | - | - | 115 | 114 |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | - | - | - | - | - | - |
| 11100 | S | $s$ | S | - | 120 | 119 | - | - | 15 | 14 |
| 11101 | S | S | S | - | 119 | 118 | - | - | 14 | 13 |
| 11110 | S | S | 131 | - | 118 | 117 | - | - | 13 | 12 |
| 11111 | S | 131 | 130 | - | 117 | 116 | - | - | 12 | 11 |

## Table 4. Priority Encoder Function Table.

| 131 | 130 | 129 | ... | 116 | 115 | 114 | -•• | 10 | Shift Code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | X | X | $\cdots$ | X | X | X | -.. | X | 00000 |
| 0 | 1 | X | $\cdots$ | X | X | X | - | X | 00001 |
| 0 | 0 | 1 | -.. | X | X | X | ... | X | 00010 |
| - | - | - | ... | - | - | - | -.. | - | . |
| - | - | - | ... | - | - | - | ..- | - | - |
| 0 | 0 | 0 | ... | 1 | X | X | ... | X | 01111 |
| 0 | 0 | 0 | -. | 0 | 1 | X | -.. | X | 10000 |
| 0 | 0 | 0 | -.. | 0 | 0 | 1 | -.. | X | 10001 |
| - | - | - | -.. | - | - | - | ... | - | - |
| - | - | - | -.. | - | - | - | ... | - | - |
| 0 | 0 | 0 | ... | 0 | 0 | 0 | -.. | 1 | 11111 |
| 0 | 0 | 0 | ... | 0 | 0 | 0 | ... | 0 | 11111 |

the shift array always operates on the raw input data. The priority encoder function table is shown in Table 4.

## Normalize Multiplexer

The NORM input, when asserted results in the priority encoder output driving the internal shift code inputs directly. It is exactly equivalent to routing the $\mathrm{SO} 4-\mathrm{SO} 0$ outputs back to the SI4-SIo inputs. The NORM input provides faster normalization of 32-bit data by avoiding the delay associated with routing the shift code off chip. When using the NORM function, the LSH32 should be placed in fill mode, with the R/Linput low.

## Applications Examples

Normalization of mantissas up to 32 bits can be accomplished directly by a single LSH32. The NORM input is asserted, and fill mode and left shift are selected. The normalized mantissa is then available at the device output in two 16-bit segments, under the control of the output data multiplexer select, the MS/LS.

If it is desirable to avoid the necessity of multiplexing output data in 16-bit segments, two LSH32 devices can be used in parallel. Both devices receive the same input word, with the MS/LS select line of one wired high, and the other low. Each device will then independently determine the shift distance required for normalization, and the full 32 bits of output data will be available simultaneously.

## Long-Word Normalization (Multiple Cycles)

Normalization of floating point mantissas longer than 32 bits can be accomplished by cascading LSH32 units. When cascading for normalization, the device inputs are overlapped such that each device lower in priority than the first shares 16 inputs with its more significant neighbor. Fill mode and left shift are selected, however, internal normalization (NORM) is not used. The most significant result half of each device is enabled to the output. The shift out ( $\mathrm{SO}_{4}-\mathrm{SO}_{0}$ ) lines of the most significant slice are connected to the shift in lines of all slices,
including the first. The exception is that all SI4 lines are grounded, limiting the shift distance to 16 positions. The shift distance required for normalization is produced by the priority encoder in the most significant slice. The priority encoder will produce the shift code necessary to normalize the input word if the leading non-zero digit is found in the upper 16 bits. If this is the case, the number of shift positions necessary to accomplish normalization is placed on the $\mathrm{SO}_{4}-\mathrm{SO}_{0}$ outputs for use by all slices, and the appropriate $0-15$ bit shift is accomplished. If the upper 16 bits are all zero, then the maximum shift of 15 places is executed. Single clock nor-
malization requiring shifts longer than 16 bits can be accomplished by a bank-select technique described below.

## Single Cycle Long-Word Normalization

An extension of the above concept is a single clock normalization of long words (potentially requiring shifts of more than 15 places). The arrangement of LSH32s required is shown in Figure 1. Cascading of LSH32 units is accomplished by connecting the SI3-SIo input lines of each unit to the $\mathrm{SO}_{3}-\mathrm{SO}_{0}$ outputs of the most significant device in the row as before. Essentially the LSH32s are arranged in

Figure 1 . Single Cyole Long Woro Normalization Using LSH32s.

multiple rows or banks such that the inputs to successive rows are leftshifted by 16 positions. The outputs of each row are multiplexed onto a three-state bus. The normalization problem then reduces to selecting from among the several banks that one which has the first non-zero bit of the input value among its 16 most significant positions. If the most significant one in the input file was within the upper 16 locations of a given bank, the SO 4 output of the most significant slice in that bank will be low. Single clock normalization can thus be accomplished simply by enabling onto the three-state output bus the highest priority bank in which this condition is met. In this way the input word will be normalized regardless of the number of shift positions required to accomplish this. The number of shift positions can be determined simply by concatenation of the $\mathrm{SO} 3-\mathrm{SO} 0$ outputs of the most
significant slice in the selected row with the encoded Output Enable-bits determining the row number. Note that lower rows need not be fully populated. This is because they represent left shifts in multiples of 16 positions, and the lower bits of the output word will be zero filled. In order to accomplish this zero fill, the least significant device in each row is always enabled, and the row select is instead connected to the SI4 input. This will force the shift length of the least significant device to a value greater than 15 whenever the row containing that device is not selected. This results in zero fill being accomplished by the equivalently positioned slice in a higher bank, as shown in the diagram.

## Block Floating Point

With a small amount of external logic, block floating point operations are easily accomplished by the LSH32.

Data resulting from a vector operation are applied to the LSH32 with the NORM-input deasserted. The $\mathrm{SO}_{4}-\mathrm{SO}_{0}$ outputs fill then represent the normalization shift distance for each vector element in turn. By use of an external latch and comparator, the maximum shift distance encountered across all elements in the vector is saved for use in the next block operation (or block normalization). During this subsequent pass through the data, the shift code saved from the previous pass is applied uniformly across all elements of the vector. Since the LSH32 is not used in the internal normalize mode, this operation can be pipelined, thereby obtaining the desired shift distance for the next pass while simultaneously applying the normalization required from the previous pass.


## Operatinc Condmons Io meat specified electincal and swiching characteristics

| Mode | Temperature Range (Ambient) | Supply Voltage |
| :--- | :---: | :---: |
| Active Operation, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $4.75 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.25 \mathrm{~V}$ |
| Active Operation, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $4.50 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.50 \mathrm{~V}$ |

## ELECTRICML Charmateristics Quer Qperatig Conditions

| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| VoH | Output High Voltage | IOH $=-2.0 \mathrm{~mA}$ | 2.4 |  |  | V |
| VoL | Output Low Voltage | IoL $=8.0 \mathrm{~mA}$ |  |  | 0.5 | V |
| VH | Input High Voltage |  | 2.0 |  | Vcc | V |
| VL | Input Low Voltage | (Note 3) |  |  | 0.8 | V |
| IIX | Input Current | Ground $\leq$ VIN $\leq$ Vcc |  |  | $\pm 20$ | $\mu \mathrm{~A}$ |
| Ioz | Output Leakage Current | Ground $\leq$ Vout $\leq$ Vcc |  | $\pm 20$ | $\mu \mathrm{~A}$ |  |
| Ios | Output Short Current | Vout = Ground, Vcc = Max (Notes 4, 8) |  | -250 | mA |  |
| Icc1 | Vcc Current, Dynamic | (Notes 5, 6) |  | 10 | 30 | mA |
| Icc2 | Vcc Current, Quiescent | (Note 7) |  |  | 1.0 | mA |

## SWITCHING CHARACTERISTICS

| Commericial Operatina Range (0\%C $10+70^{\circ} \mathrm{C}$ ) Notes 9, 10 (ns) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | LSH32-- |  |  |  |
|  |  | 42 |  | 32 |  |
|  |  | Min | Max | Min | Max |
| tiy | I, SIGN Inputs to Y Outputs |  | 42 |  | 32 |
| tIso | I, SIGN Inputs to SO Outputs |  | 55 |  | 42 |
| tiyn | I, SIGN Inputs to Y Outputs, Normalize Mode |  | 75 |  | 60 |
| tSIY | SI, RIGHT/LEFT to Y Outputs |  | 52 |  | 40 |
| tmsy | MS/LS Select to Y Outputs |  | 28 |  | 24 |
| tils | $\overline{\mathrm{OE}}$ to Output Disable (Note 11) |  | 20 |  | 20 |
| tena | $\overline{\text { OE }}$ to Output Enable (Note 11) |  | 20 |  | 20 |


| Military Operating Range ( $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) Notes 9, 10 (ins) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | LSH32-- |  |  |  |
|  |  | 50 |  | 40 |  |
|  |  | Min | Max | Min | Max |
| tiy | I, SIGN Inputs to Y Outputs |  | 50 |  | 40 |
| tiso | I, SIGN Inputs to SO Outputs |  | 65 |  | 52 |
| tIYN | I, SIGN Inputs to Y Outputs, Normalize Mode |  | 85 |  | 75 |
| tSIY | SI, RIGHT/LEFT to Y Outputs |  | 62 |  | 52 |
| tMSY | MS/L̄डS Select to Y Outputs |  | 32 |  | 26 |
| tDIs | $\overline{\text { OE }}$ to Output Disable (Note 11) |  | 22 |  | 20 |
| tENA | $\overline{\text { OE }}$ to Output Enable (Note 11) |  | 22 |  | 20 |

## Switching Waverorms



## Notes

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.
2. The products described by this specification include internal circuitry designed to protect the chipfrom damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and $\mathrm{Vcc}+0.6 \mathrm{~V}$. The device can withstand indefinite operation with inputs in the range of -3.0 V to +7.0 V . Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA .
4. Duration of the output short circuit should not exceed 30 seconds.
5. Supply current for a given application can beaccurately approximated by:

$$
\frac{N^{2} C V^{2} F}{4}
$$

where
$\mathrm{N}=$ total number of device outputs
$C=$ capacitive load per output
$\mathrm{V}=$ suppy voltage
F = clock frequency
6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.
7. Tested with all inputs within 0.1 V of VCC or Ground, no load.
8. These parameters are guaranteed but not $100 \%$ tested.
9. AC specifications tested with input transition times less than 3 ns , output reference levels of 1.5 V (except tEN/ tDIS test) and input levels of nominally 0 to 3.0 V . Output loading is a resistive divider which provides for specified IOL and IOH plus 30 pF capacitance.

This device has high speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:
a. A $0.1 \mu$ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device Vcc and the tester common, and device ground and tester common.
b. Ground and Vcc supply planes must be brought directly to the DUT socket or contactor fingers.
c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.
10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
11. Transition is measured $\pm 200 \mathrm{mV}$ from steady-state voltage with specified loading.


## FEATURES

- 32-bit Input, 32 -bit Output Multiplexed to 16 Lines
- Full 0-31 Position Barrel Shift Capability
- Integral Priority Encoder for 32-bit Floating Point Normalization
Sign-Magnitude or Two's Complement Mantissa Representation
- 32-bit Linear Shifts with Sign or Zero Fill
- Fully Registered Input/Output with Independent Bypass Paths
- Package Styles Available:
- 68-pin Plastic LCC, J-Lead
- 68-pin Ceramic LCC (Type C)
- 68-pin Pin Grid Array


## DESCRIPTION

The LSH33 is a 32 -bit high speed shifter designed for use in floating point normalization, word pack/ unpack, field extraction, and similar applications. It has 32 data inputs, and 16 output lines. Any shift configuration of the 32 inputs, including circular (barrel) shifting, left shifts with zero fill, and right shift with sign extend are possible. In addition, a built-in priority encoder is provided to aid floating point normalization.

Input/Output registers provide complete pipelined operation. Both have independent bypass paths $0 \gg$ complete flexibility.

## Shift Array

The 32 registered inputs to the LSH33 are applied to a 32 -bit shift array. The 32 outputs of this array can be registered, then are multiplexed down to 16 lines for presentation at the device outputs. The array may be configured such that any contiguous 16 -bit field (including wraparound of the 32 inputs may be presented to the output pirssunder control of the shift code field (Urap mode). Alternatively, the wipp feature may be disabled, resulting in zero or sign bit fill, as appropriate (fill mode). The shift code control assignments and the resulting input to output mapping for the wrap mode are shown in Table 1.

Essentially the LSH33 is configured as a left shift device. That is, a shift code of 000002 results in no shift of the input field. A code of 000012 provides an effective left shift of 1 position, etc. When viewed as a right shift, the shift code corresponds to the two's complement of the shift distance, i.e., a shift code of $111112(-110)$ results in a right shift of one position, etc.

When not in the wrap mode, the LSH33 fills bit positions for which there is no corresponding input bit. The fill value and the positions filled depend on the Right/Left (R/E) direction pin. This pin is a don't care input when in wrap mode. For left shifts in fill mode, lower bits are filled with zero as shown in Table 2. For right shifts, however, the SIGN input is used as the fill value. Table 3 depicts the bits to be filled as a function of shift code for the right shift case. Note that the $R / \bar{L}$ input changes only the fill convention, and does not affect the definition of the shift code.

TABLI: WAA MOD Shift Com, Definlions,

| Shift Code | $Y_{31}$ | Y30 | - | - | Y16 | Y15 | - | 。 | Y1 | Yo |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00000 | 131 | 130 | - | - | 116 | 115 | - | - | 11 | 10 |
| 00001 | 130 | 129 | - | - | 115 | 114 | - | - | 10 | 131 |
| 00010 | 129 | 128 | - | - | 114 | 113 | - | - | 129 | 130 |
| 00011 | 128 | 127 | - | - | 113 | 112 | - | - | 130 | 129 |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | - | - | - | - | - | - |
| - | - | - | - | - | - | - | - | - | - | - |
| 01111 | 116 | 115 | 114 | - | 11 | 10 | - | - | 118 | 117 |
| 10000 | 115 | 114 | 113 | - | 10 | 131 | - | , | 117 | 116 |
| 10001 | 114 | 113 | 112 | - | 131 | 130 | - | - | 116 | 115 |
| 10010 | 113 | 112 | 111 | - | 130 | 129 | - | - | 115 | 114 |
| - | - | - | - | - | - | - | - |  |  | - |
| - | - | - |  | - |  |  | - | - |  | $\cdot<$ |
| 11100 | $\stackrel{-}{13}$ | 112 | $\stackrel{\square}{19}$ | - | $120$ | $\stackrel{\cdot}{19}$ | , |  |  |  |
| 11101 | 12 | 11 | 10 | - | 119 | 118 | - |  | (4) |  |
| 11110 | 11 | 10 | 131 | - | 118 | 117 | - |  | 13 | 16) |
| 11111 | 10 | 131 | 130 | - | 117 | 116 |  |  | , |  |



| Shift Code | Y31 | Y30 |  |  | Y1 |  |  |  | Y1 | Yo |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00000 | 131 | 130 |  |  |  |  |  |  | 11 | 10 |
| 00001 | 130 | 129 | - |  |  | H2 | - | - | 10 | 0 |
| 00010 | 129 | 128 |  | ค | 114 | $1{ }^{13}$ | - |  | 0 | 0 |
| 00011 | 128 | 127 |  |  |  | 112 | - |  | 0 | 0 |
| - | - |  | ค |  |  | - | - |  | - | - |
| - | - |  |  |  | - | - | - |  | - | - |
| - | - |  |  | - | - | - | - |  | - | - |
| 01111 | 116 | 115 | 114 | - | If | 10 | - |  | 0 | 0 |
| 10000 | 115 | 114 | I13 | - | 10 | 0 | - | - | 0 | 0 |
| 10001 | 114 | 113 | 112 | - | 0 | 0 | - | - | 0 | 0 |
| 10010 | 113 | 112 | 111 | - | 0 | 0 | - |  | 0 | 0 |
| - | - | - | - | - | - | - | - |  | - | - |
| - | - | - | - | - | - | - | - |  | - | - |
| - | - | - | - | - | - | - | - |  | - | - |
| 11100 | 13 | 12 | 11 | - | 0 | 0 | - | - | 0 | 0 |
| 11101 | 12 | 11 | 10 | - | 0 | 0 | - | - | 0 | 0 |
| 11110 | 11 | 10 | 0 | - | 0 | 0 | - | - | 0 | 0 |
| 11111 | 10 | 0 | 0 | - | 0 | 0 | - | - | 0 | 0 |

In fill mode, as in wrap mode, the shift code input represents the number of shift positions directly for left shifts, but the two's complement of the shift code results in the equivalent right shift. However, for fill mode the R/ $\bar{L}$ input can be viewed as the most significant bit of a 6-bit two's complement shift code, comprised of R/L concatenated with the SI4-SIo lines. Thus a positive shift code ( $\mathrm{R} / \mathrm{L}=0$ ) results in a left shift of $0-31$ positions, and a negative code $(R / \bar{L}=1)$ a right shift of up to 32 positions. The LSH33 can thus effectively select any contiguous 32 bit field out of a (sign extended 2nd zerof flled) 96-bit "input."

## Qutput Multiplexer

The shift array outputs can be registered and then applied to a $2: 1$ multiplexer controlled by the MS/LS select line. This multiplexer makes available at the output pins either the most significant or least significant 16 outputs of the shift array.

## Priority Encoder

The 32-bit input bus drives a priority encoder which is used to determine the first significant position for purposes of normalization. The priority encoder produces a five-bit code representing the location of the first non-zero bit in the input word. Code assignment is such that the priority encoder output represents the number of shift positions required to left align the first non-zero bit of the input word. Prior to the priority encoder, the input bits are individually exclusive OR'ed with the SIGN input. This allows normalization in floating point systems using two's complement mantissa representation. A negative value in two's complement representation will cause the exclusive OR gates to invert the input data to the encoder. As a result the leading significant digit will always be "1." This affects only the encoder inputs;

| Shift Code |  | $\mathrm{Y}_{31}$ | Y30 | - | - | Y16 | Y15 | - | - | Y1 | Yo |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00000 |  | S | S | - | - | S | S | - | - | S | S |
| 00001 |  | S | S | - | - | S | S | - | - | S | 131 |
| 00010 |  | S | S | - | - | S | S | - | - | 131 | 130 |
| 00011 |  | S | S | - | - | S | S | - | - | 130 | 129 |
| - |  | - | - | - | - | - | - | - | - | - | - |
| - |  | - | - | - | - | - | - | - | - | - |  |
| - |  | - | - | - | - | - | - | - | - | - |  |
| 01111 |  | S | S | S | - | S | S | - | - | 118 | 117 |
| 10000 |  | S | S | S | - | S | 131 | - | - | 117 | 116 |
| 10001 |  | S | S | S | - | 131 | 130 | - | - | 116 | 115 |
| 10010 |  | S | S | S | - | 130 | 129 | - | - | 115 | 114 |
| - |  | - | - | - | - | - | - | - | - | - |  |
| - |  | - | - | - | - | - | - |  | - |  |  |
|  |  | - | - | - | - | - | - |  |  |  |  |
| 11100 |  | S | S | S | - | 120 | 119 |  |  |  |  |
| 11101 |  | S | S | S | - | 119 | 118 |  |  | , | 13 |
| 11110 |  | S | S | 131 | - | 118 | 117 |  |  | 13 | 18 |
| 11111 |  | S | 131 | 130 | - | 117 | 116 |  |  | 12 |  |
| Table 4. Priomity Encoder Function Table, |  |  |  |  |  |  |  |  |  |  |  |
| 131 | 130 | 129 |  | 11 |  |  |  | 10 |  | Shift Cod |  |
| 1 <br> 0 <br> 0 <br> . <br> . <br> 0 <br> 0 <br> 0 <br> - | X | X |  |  |  | $x$ | - |  |  | 00000 |  |
|  | 1 | X | - |  |  | $x<1$ | - | X |  | 00001 |  |
|  | 0 | 1 | - |  |  | $x$ | ... | X |  | 00010 |  |
|  | - | - |  |  |  |  | $\cdots$ | - |  | - |  |
|  | - |  |  |  |  | - | ... | - |  | 01111 |  |
|  | 0 | 0 |  |  |  | $x$ X | ... | X |  | 01111 |  |
|  | 0 | 0 |  | 0 |  | X | ... | X |  | 10000 |  |
|  | 0 | 0 | -. | 0 | 0 | 01 | -.. | X |  | 10001 |  |
|  | - | - | $\cdots$ | - | - | - | ... | - |  | - |  |
|  | - | - | - | - |  | - • | ... | - |  | - |  |
|  | 0 | 0 | - | 0 | 0 | 0 | ... | 1 |  | 11111 |  |
|  | 0 | 0 | -• | 0 | 0 | 0 | ... | 0 |  | 11111 |  |

the shift array always operates on the raw input data. The priority encoder function table is shown in Table 4.

## Normalize Multiplexer

The NORM input, when asserted, results in the priority encoder output driving the internal shift code inputs directly. When using the NORM function, the LSH33 should be placed in fill mode, with the $\mathrm{R} / \overline{\mathrm{L}}$ input low.

When NORM is high (not asserted), the SI/O4-SI/O0 port acts as the shift code input to the shifter.

## Applications Examples

Formalization of mantissas up to 32 bits can be accomplished directly by a ringle LSH33. The $\overline{\text { NORM }}$ input is asserted, and fill mode and left shift are selected. The normalized mantissa is then available at the device output in two 16-bit segments, under the control of the output data multiplexer select, the MS $/ \overline{\mathrm{LS}}$.

If it is desirable to avoid the necessity of multiplexing output data in 16-bit segments, two LSH33 devices can be used in parallel. Both devices receive the same input word, with the MS/LS select line of one wired high, and the other low. Each device will then independently determine the shift distance required for normalization, and the full 32 bits of output data will be available simultaneously.




SWITCHING CHARACTERISTICS - Commercial Operatina Range ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ) Notes 910

| To Output <br> From Input | LSH33-40 |  | LSH33-30 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Y15-Y0 | SO4-SO0 | Y15-Y0 | SO4-SO0 |  |
| $\begin{aligned} & \mathrm{FTI}=0, \mathrm{FTO}=0 \\ & \mathrm{CLK} \\ & \mathrm{MS} / \overline{\mathrm{LS}} \end{aligned}$ |  | - |  | - |  |
| $\begin{aligned} & \mathrm{FTI}=0, \mathrm{FTO}=1 \\ & \mathrm{CLK} \\ & \mathrm{SI} 14-\mathrm{SIO} \\ & \mathrm{R} / \bar{L}, \overline{\mathrm{~F}} \overline{\mathrm{~W}} \\ & \mathrm{MS} / \overline{\mathrm{LS}} \end{aligned}$ |  | - |  | - - - | $\sqrt{s}$ |
| $\begin{aligned} & \mathrm{FTI}=1, \mathrm{FTO}=0 \\ & \mathrm{CLK} \\ & \mathrm{MS} / \mathrm{LS} \end{aligned}$ |  | - |  |  | $\gamma$ |
| $\begin{aligned} & \mathrm{FTI}=1, \mathrm{FTO}=1 \\ & \mathrm{I} 31-\mathrm{IO}, \mathrm{SIGN} \\ & \mathrm{~S} 14-\mathrm{SIO} \\ & \mathrm{R} \overline{\mathrm{~L}}, \mathrm{~F} \overline{\mathrm{~N}} \\ & \mathrm{MS} / \overline{\mathrm{LS}} \end{aligned}$ |  | $\begin{aligned} & - \\ & - \end{aligned}$ |  |  |  |



|  |  |  |  |
| :---: | :---: | :---: | :---: |
|  | LSH33-40 | LSH33-30 |  |
| ten |  |  |  |
| toIs |  |  |  |



SWITCHING CHARACTERISTICS:MMIARYPERATNG RANGE ( $55^{\circ} \mathrm{C}$ to $+120^{\circ} \mathrm{C}$ ) Notes 9 : 10



|  | LSH33-50 | LSH33-40 |  |
| :---: | :---: | :---: | :---: |
| ten |  |  |  |
| toIs |  |  |  |


| Clock Criaf Tme ano Puisf Wibrh (ns) |  |  |  |
| :---: | :---: | :---: | :---: |
|  | LSH33-50 | LSH33-40 |  |
| Minimum Cycle Time |  |  |  |
| Highgoing Pulse |  |  |  |
| Lowgoing Pulse |  |  |  |

## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This device provides hard clamping of transient undershoot and overshoot Input levels below ground or above VCC will be clamped beginning at -0.6 V and $\mathrm{Vcc}+0.6 \mathrm{~V}$. The devicecen withstand indefinite operatign with inputs in the range of -3 . y to -7.0 W . Device operation will not be adversely affected, however, input curren levels will be well in excess of 100 mA .
4. Duration of the output short circuit should not exceed 30 seconds.
5. Supply current for a given application can beaccurately a pproximated by:

$$
\frac{N_{C V}{ }^{2} F}{4}
$$

where
$\mathrm{N}=$ total number of device outputs
C = capacitive load per output
$\mathrm{V}=$ suppy voltage
$\mathrm{F}=$ clock frequency
6. Tested with all outpets changing every cycle and no load, at a 5 MHz clock rate.
7. Tested wit all inputs within 0.1 V of VCC or Grounct no
8. These parangeters are guaranteed byt not $100 \%$ tested.
9. AC specifications tested with input tansity on times less than 3 ns , output reference levels of 1.5 V (except tEN/ tyis test) and input levels of nominally 0 to 3.0 V . Output loading is a resistive divider which provides for specified IOL and IOH plus 30 pF capacitance.

This device has high speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must beexercised in the testing of this device. The following measures are recommended:
a. $\mathrm{A} 0.1 \mu \mathrm{~F}$ ceramic capacitor should be installed between Vcc and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device Vcc and the tester common, and device grownd and tester common.
Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.
c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.
10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving thechip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
11. Transition is measured $\pm 200 \mathrm{mV}$ from steady-state voltage with specified loading.


## 64-bit Digital Correlator

## L10C23

## FEATURES

- High Speed ( 50 MHz ), Low Power ( 125 mW ), CMOS 64-bit Digital Correlator
- Functionally and Pin Compatible with TRW TDC1023J
- Bits Can be Selectively Masked

Three-State Outputs
Available 100\% Screended to MIL-STD-883, Class B

- Package Styles Available:
- 24-pin Plastic DIP
- 24-pin Sidebraze, Hermetic DIP
- 28-pin Ceramic LCC (Type C)


## DESCRIPTION

The L10C23 is a high speed CMOS 64-bit digital correlator. It is pin-forpin equivalent to the TDC1023 bipolar correlator. The L10C23 operates over the full military ambient temperature range using advanced CMOS technology.

The L10C23 produces the 7 -bit correlation score of two input words of up to 64 bits, denoted A and B. The A and $B$ inputs are serially shifted into two independently clocked 64-bit regis-

## L10C23 Block Diagram


score therefore requires three clock cycies, but a new result can be obtained on each cycle once the pipeline is filled.

Because a portion of the summer logic is located between the input registers and the first pipeline register, some timing restrictions exist between CLK S and CLK A, CLK B, or CLK M. CLK $S$ may be tied to an input clock (usually CLK A) to obtain a continuously updated correlation score, delayed by three cycles from the data. Under this condition, CLK $S$ may be skewed later than CLK A by no more than tsK to assure that the A register outputs have not changed before the S clock occurs.

Alternatively, CLK $S$ may be asyncronous to the input clocks, as long as data is stable at the pipeline register inputs prior to the CLK $S$ rising edge. This condition can be met by assuring that CLKS occurs at least tPS after the input clock.

The summer output represents a count of the number of matching positions in the input data streams. This 7-bit result can be inverted (one's-complemented) by loading a '1' into the INV register.

Correlation values which exceed a predetermined threshold can be detected via the Threshold register
and Comparator. The Threshold register is loaded with a 7 -bit value via the R6-R0 pins at the rising edge of CLK C and while OE is logic high. To achieve synchronization with the digital summer, the Threshold register contents are fed into pipeline registers clocked by CLK S. The compare flag output (CFL) goes high when the summer output is equal to or greater than the contents of the Threshold register.

Cascading the L10C23 devices for longer correlation lengths and more bits of reference or data precision is easily accomplished. The A, B, and M registers have serial outputs to directly drive the corresponding inputs of succeeding devices. The correlation scores of multiple devices in such a system should be added together to obtain the overall correlation score.

Correlation on data exceeding one bit of precision can be accomplished by first calculating single-bit correlation scores at each bit position, then adding the results after weighting them appropriately. Thus, one L10C23 would be used for each bit of precision in the data.

Logic Devices' L4C381 16-bit ALU can be used to assist in adding the outputs of several L10C23 correlators. When adding several 7-bit correlation scores,
advantage can be taken of the fact that the sum of two 7 -bit numbers will not exceed 8 bits. Thus the L4C381 can simultaneously perform two 7-bit additions. The first two operands are applied to $\mathrm{A} 6-\mathrm{A} 0$ and $\mathrm{B} 6-\mathrm{B} 0$, with the result appearing on $\mathrm{F} 7-\mathrm{F} 0$. The second pair of operands are applied to $\mathrm{A} 14-\mathrm{A} 8$ and $\mathrm{B} 14-\mathrm{B} 8$, with the result appearing in F15-F8. The unused inputs are tied to ground. If it can be guaranteed that at least one of the input scores will not reach its maximum value of 64 , then this technique can also be applied in the second tier of adders. In this case, while the inputs have 8 bits of precision, the maximum value their sum can assume is 255 , which is expressable in 8 bits.
Alternatively, when performing long correlations on relatively slow datastreams, one L4C381 can be configured using its feedback mode to accumulate the correlation scores of a number of L10C23s. To accomplish this, the outputs of all the correlators are tied together on a three-state bus. Each one is sequentially enabled and clocked into the L4C381, which accumulates the total resulting score.

## 64-bit Digital Correlator

Maximum Ratinas Above wich usetul lie may be impaired (Notes 1, 2, 3, 8)
Storage temperature ..... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Operating ambient temperature $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Vcc supply voltage with respect to ground ..... -0.5 V to +7.0 V
Input signal with respect to ground ..... -3.0 V to +7.0 V
Signal applied to high impedance output ..... -3.0 V to +7.0 V
Output current into low outputs ..... 25 mA
Latchup current $>400 \mathrm{~mA}$

| Operating Condmions, to meet specified electrical and swithing characteristics |  |  |
| :---: | :---: | :---: |
| Mode | Temperature Range (Ambient) | Supply Voltage |
| Active Operation, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $4.75 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.25 \mathrm{~V}$ |
| Active Operation, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $4.50 \mathrm{~V} \leq \mathrm{VCC} \leq 5.50 \mathrm{~V}$ |

## Electrical. Characteristics, Over Operating Condifons

| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| VoH | Output High Voltage | IoH $=-2.0 \mathrm{~mA}$ | 3.5 |  |  | V |
| VoL | Output Low Voltage | IoL $=4.0 \mathrm{~mA}$ |  |  | 0.5 | V |
| VH | Input High Voltage |  | 2.0 |  | Vcc | V |
| VL | Input Low Voltage | (Note 3) |  |  | 0.8 | V |
| IIX | Input Current | Ground $\leq$ ViN $\leq$ Vcc |  |  | $\pm 20$ | $\mu \mathrm{~A}$ |
| Ioz | Output Leakage Current | Ground $\leq$ Vout $\leq$ Vcc |  | $\pm 20$ | $\mu \mathrm{~A}$ |  |
| Ios | Output Short Current | Vout = Ground, Vcc = Max (Notes 4, 8) |  |  | -250 | mA |
| Icc1 | Vcc Current, Dynamic | (Notes 5, 6) |  | 25 | 100 | mA |
| Icc2 | Vcc Current, Quiescent | (Note 7) |  |  | 0.5 | mA |

## SWITCHING CHARACTERISTICS

| Symbol | Parameter | L10C23- |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 50 |  | 30 |  | 20 |  |
|  |  | Min | Max | Min | Max | Min | Max |
| tPABM | A, B, M Clock Period | 50 |  | 28 |  | 20 |  |
| ts | Input Data Setup Time | 20 |  | 10 |  | 10 |  |
| th | Input Data Hold Time | 0 |  | 0 |  | 0 |  |
| tPW | A, B, M, S, C Clock Pulse Width | 20 |  | 12 |  | 8 |  |
| tDABM | A, B, M Clock to A, B, M Out |  | 25 |  | 20 |  | 18 |
| tPS | S Clock Period, A, B, M Clock to S Clock Delay | 50 |  | 28 |  | 20 |  |
| tSK | A, B, M Clock to S Clock Skew (Note 8) |  | 3 |  | 3 |  | 3 |
| tor | S Clock to R6-Ro |  | 35 |  | 30 |  | 22 |
| tDC | S Clock to CFL |  | 25 |  | 20 |  | 18 |
| tols | Output Disable Time (Note 11) |  | 35 |  | 16 |  | 14 |
| tena | Output Enable Time (Note 11) |  | 30 |  | 18 |  | 16 |
| tcs | Clock C to Clock S | 50 |  | 28 |  | 20 |  |
| tBLCL | Clock B to LCL Hold | 20 |  | 12 |  | 8 |  |


| MILTARY OPERMING RANGF ( $55^{\circ} \mathrm{C}$ to + $125^{\circ} \mathrm{C}$ ) Notis 9 , 10 (ns) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L10C23- |  |  |  |  |  |
|  |  | 60 |  | 35 |  | 20 |  |
|  |  | Min | Max | Min | Max | Min | Max |
| tPABM | A, B, M Clock Period | 58 |  | 33 |  | 20 |  |
| ts | Input Data Setup Time | 22 |  | 12 |  | 12 |  |
| th | Input Data Hold Time | 0 |  | 0 |  | 0 |  |
| tPW | A, B, M, S, C Clock Pulse Width | 20 |  | 14 |  | 8 |  |
| tDABM | A, B, M Clock to A, B, M Out |  | 30 |  | 23 |  | 18 |
| tPS | S Clock Period, A, B, M Clock to S Clock Delay | 58 |  | 33 |  | 20 |  |
| tSK | A, B, M Clock to S Clock Skew (Note 8) |  | 3 |  | 3 |  | 3 |
| tDR | S Clock to R6-Ro |  | 40 |  | 35 |  | 25 |
| toc | S Clock to CFL |  | 30 |  | 23 |  | 18 |
| tDIS | Output Disable Time (Note 11) |  | 40 |  | 18 |  | 16 |
| tena | Output Enable Time (Note 11) |  | 35 |  | 20 |  | 18 |
| tcs | Clock C to Clock S | 58 |  | 33 |  | 20 |  |
| tBLCL | Clock B to LCL Hold | 20 |  | 14 |  | 8 |  |

## Swithing Waveforms



## Notes

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.
2. The products described by this specification include internal circuitry designed to protect the chipfrom damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and $\mathrm{Vcc}+0.6 \mathrm{~V}$. The device can withstand indefinite operation with inputs in the range of -3.0 V to +7.0 V . Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA .
4. Duration of the output short circuit should not exceed 30 seconds.
5. Supply current for a given application can beaccurately approximated by:

$$
\frac{N C V^{2} F}{4}
$$

where
$\mathrm{N}=$ total number of device outputs
C = capacitive load per output
V = suppy voltage
$\mathrm{F}=$ clock frequency
6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.
7. Tested with all inputs within 0.1 V of VCC or Ground, no load.
8. These parameters are guaranteed but not $100 \%$ tested.
9. AC specifications tested with input transition times less than 3 ns , output reference levels of 1.5 V (except tEN/ tDIS test) and input levels of nominally 0 to 3.0 V . Output loading is a resistive divider which provides for specified IOL and IOH plus 30 pF capacitance.

This device has high speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:
a. A $0.1 \mu \mathrm{~F}$ ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.
b. Ground and VcC supply planes must be brought directly to the DUT socket or contactor fingers.
c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.
10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
11. Transition is measured $\pm 200 \mathrm{mV}$ from steady-state voltage with specified loading.


## Ordering Information

Memory Products
FIFO Memory Products
Memory Modules
Logic Products

## Quality and Reliability

Technology and Design Features
Packaging
Application Notes
Technical Articles

## Sales Offices

DEVICES INCORPORATED

## Contents

Product Selection Guide／Competitive Cross Reference Guide ..... 6－2
L5380 SCSI Controller ..... 6－3
L53C80 SCSI Controller ..... 6－3

## Product Selection /Cross Reference Guide

| PRODUCTSELECTON |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Speed (ns) |  | Power (mW) | Pins | Packages Available |
| Part No. | Description | Com. | Mil. |  |  |  |
| L5380 | SCSI Controller | 4 Mbytes/s | 2 Mbytes/s | 50 | 40/44 | DIP, PLCC |
| L53C80 | SCSI Controller | 4 Mbytes/s | 2 Mbytes/s | 50 | 48/44 | DIP, PLCC |


| Probucticnossinerenence |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| LOGIC DEVICES |  | AMD | NCR | National |
| L5380 | SCSI | AM5380 | NCR5380 NCR5380-40 | DP5380 |
| L53C80 | SCSI | AM53C80 | NCR53C80 |  |

## CMOS SCSI Bus Controller

## L5380/L53C80

## FEATURES

Asyncronous Transfer Rrate Up to 4 Mbytes/sec

- Pin and Functionally Compatible with NCR5380, but $2.5 \times$ Faster
Low Power CMOS Technology
On-Chip SCSI Bus Drivers
- Supports Arbitration, Selection/ Reselection, Initiator or Target Roles
- Programmed or DMA I/O, Hand-
shake or Wait State DMA Interlock
- Package Styles Available:
- 40/48-pin Plastic DIP
- 40/48-pin Sidebraze, Hermetic DIP
- 44-pin Plastic LCC, J-Lead
-44-pin Ceramic LCC


## DESCRIPTION

The L5380/ L53C80 are very high performance CMOS controllers which support the physical layer of the SCSI (Small Computer System Interface) bus as defined by the ANSI X3T9.2 committee. It is pin and functionally compatible with the NMOS NCR5380, while offering up to a $2.5 \times$ performance improvement, $10 \times$ power reduction, and lower cost. Replacement of the NMOS 5380 by the LOGIC Devices L5380/L53C80 will result in an immediate transfer rate improvement due to $\overline{\mathrm{REQ}} / \overline{\mathrm{ACK}}$ and DRQ/ $\overline{\mathrm{DACK}}$ handshake response times up to 5 times faster than previous devices.

While remaining firmware compatible with the NCR5380, the L5380/L53C80 provides bug fixes and state machine enhancements allowing even larger throughput gains for new designs.

The L5380/L53C80 supports asyncronous data transfer between initiator and target at up to $4 \mathrm{Mbytes} / \mathrm{sec}$. It operates in either initiator or target roles, and offers a choice of programmed I/O (direct microprocessor manipulation of handshake) or any of several DMA modes (autonomous handshake and data transfer operations). The L5380/L53C80 has

## $15380 / \mathrm{L} 53 \mathrm{C} 80$ Block Diagram


internal hardware to support arbitration, and can monitor and generate interrupts for a variety of error conditions. It provides extensive bus status monitoring features, and includes buffers capable of directly driving a terminated SCSI bus for a compact implementation.

## PIN DEFINITION

## A. SCSI Bus

$\overline{\mathrm{SDB}} 7-0$ - SCSI DATA BUS 7-0: Bidirectional/Active low. The 8-bit SCSI data bus is defined by these pins. $\overline{\mathrm{SDB}} 7$ is the most significant bit. During arbitration phase, these lines contain the SCSI ID numbers of all initiators arbitrating for the SCSI bus; $\overline{\mathrm{SDB}} 7$ represents the initiator with the highest priority. During the selection/reselection phase, these lines contain the ID number of the device that won the arbitration along with the ID number of the device to be selected/reselected.
$\overline{\text { SDBP }}$ - SCSI DATA BUS PARITY: Bidirectional/Active low. $\overline{\mathrm{SDBP}}$ is the parity bit of the SCSI data bus. Odd parity is used, meaning that the total number of ones on the bus, including the parity bit, is odd. Parity is always generated when sending information, however checking for parity errors when receiving information is a user option. Parity is not valid during arbitration phase.

## $\overline{\text { SEL }}$ - SELECT:

Bidirectional/Active low. $\overline{\text { SEL }}$ is asserted by the initiator to select a target. It is also asserted by the target when reselecting it as an initiator.
$\overline{B S Y}-B U S Y:$
Bidirectional/Active low. $\overline{\mathrm{BSY}}$ is asserted to indicate that the SCSI bus is active.

## $\overline{\text { ACK }}$ - ACKNOWLEDGE:

Bidirectional/Active low. $\overline{\mathrm{ACK}}$ is asserted by the initiator, during any information transfer phase, in response

## PinAssicnments

| L5380 - 40-pin Plastic DIP (P)40-pin Hermetic DIP (D) |  |
| :---: | :---: |
| Do 1 | $\mathrm{O}_{1}$ |
| SDB7 ${ }_{2}$ | ${ }^{9} \mathrm{P}$ D2 |
| $\overline{\mathrm{SDB6}}{ }^{3}$ | ${ }^{6} \mathrm{D} \mathrm{D}$ |
| SDEs ${ }_{4}$ | ${ }^{3} \mathrm{D}$ D4 |
| SDB4 ${ }_{5}$ | ${ }^{6} \mathrm{~F}$ Ds |
| SDB3 ${ }^{6}$ | ${ }^{5}$ D6 |
| SDB2 ${ }^{7}$ | ${ }^{4} \mathrm{D} \mathrm{D7}$ |
| SDB1 ${ }^{\text {d }}$ | ${ }_{3}{ }^{\text {A } 2}$ |
| SDB0 ${ }^{\text {a }}$ | 32 A 1 |
| SDBP 10 | $31 . \mathrm{vcc}$ |
| GND ${ }_{11}$ | ${ }^{2} \mathrm{~F}$ A 0 |
| SEL 12 | 29 Iow |
| BSY ${ }^{13}$ | 28 RESET |
| ACK 14 | ${ }^{7} \mathrm{E}$ EOP |
| ATN 15 | 26 DACK |
| AST ${ }^{16}$ | 55 ready |
| 110 | 24.10 OR |
| $\overline{C D}{ }^{18}$ | ${ }^{23} \mathrm{IRO}$ |
| MSG 19 | 220 DRO |
| REQ $\mathrm{L}_{20}$ | 21] $\overline{\text { cs }}$ |

## L5380 - 44-pin J-Lead (J) 44-pin Ceramic LCC (K)



L53C80 - 48-pin Plastic DIP (P) 48-pin Hermetic DIP (D)

| $\overline{\mathrm{SDB}} 7$ | 48 | SDB6 |
| :---: | :---: | :---: |
| $\overline{\text { RST }}$ C2 | 47 | $7 \overline{S D B E}^{5}$ |
| GND [3 | 46 | 7 GND |
| BSY ${ }^{\text {a }}$ | 45 | $\overline{\mathrm{SDB}} 4$ |
| SEL 5 | 44 | $\overline{\text { SDB }}$ |
| ATN 0 | 43 | $1 \overline{\mathrm{SDB}} 2^{2}$ |
| NC 7 | 42 | NC |
| RESET ${ }^{\text {d }}$ | 41 | $7 \overline{S D B 1}_{1}$ |
| IRQ ${ }^{\text {a }}$ | 40 | 7 SDB0 |
| DRQ 10 | 39 | $\square$ GND |
| EOP 11 | 38 | 7 SDBP |
| DACK 12 | 37 | 7 REQ |
| GND 13 | 36 | $\overline{\text { ACK }}$ |
| READY 14 | 35 | /10 |
| A0 15 | 34 | 7 GND |
| A1 16 | 33 | C/D |
| A2 $\mathrm{Cl}_{17}$ | 32 | $]$ MSG |
| NC 18 | 31 | NC |
| CS 19 | 30 | $]$ Do |
| IOW 20 | 29 | $1 \mathrm{D}_{1}$ |
| IOR [21 | 28 | D2 |
| D7 $\mathrm{C}_{22}$ | 27 | 1 D |
| D6 23 | 26 | D4 |
| Ds ${ }^{24}$ | 25 | Vcc |

L53C80 - 44-pin J-Lead (J)
44-pin Ceramic LCC (K)

to assertion of REQ by the target. Similarly, $\overline{\mathrm{ACK}}$ is deasserted after $\overline{R E Q}$ becomes inactive. These two signals form the data transfer handshake between the initiator and target. Data is latched by the target on the lowgoing edge of $\overline{A C K}$ for target receive operations.

## $\overline{\text { ATN }}$ - ATTENTION:

Bidirectional/Active low. $\overline{\text { ATN }}$ is asserted by the initiator after successful selection of a target, to indicate an intention to send a message to the target. The target responds to $\overline{\text { ATN }}$ by entering the MESSAGE OUT phase.
$\overline{\mathbf{R S T}}$ - SCSI BUS RESET:
Bidirectional/Active low. $\overline{\mathrm{RST}}$ when active indicates a SCSI bus reset condition.
$\overline{\overline{\mathbf{L O}}}$ - INPUT/OUTPUT:
Bidirectional/Active low. $\overline{\mathrm{I} / \mathrm{O}}$ is controlled by the target and specifies the direction of information transfer. When $\overline{\mathrm{I}} \mathrm{O}$ is asserted, the direction of transfer is to the initiator. $\overline{\mathrm{I}} \mathrm{O}$ is also asserted by the target during RESELECTION phase to distinguish it from SELECTION phase.
$\overline{C D}$ - CONTROL/DATA:
Bidirectional/Active low. C/D is controlled by the target and when asserted, indicates CONTROL (command or status) information is on the SCSI data bus. DATA is specified when $\overline{\mathrm{C}} / \mathrm{D}$ is deasserted.
$\overline{\text { MSG }}$ - MESSAGE:
Bidirectional/Active low. MSG is controlled by the target, and when asserted indicates MESSAGE phase.
$\overline{\text { REQ }}$ - REQUEST:
Bidirectional/Active low. $\overline{\mathrm{REQ}}$ is asserted by the target to begin the handshake associated with transfer of a byte over the SCSI data bus. $\overline{\mathrm{REQ}}$ is deasserted upon receipt of $\overline{\text { ACK }}$ from the initiator. Data is latched by the initiator on the lowgoing edge of $\overline{\mathrm{REQ}}$ for initiator receive operations.

## B. Microprocessor Bus

$\overline{\mathbf{C S}}$ - CHIP SELECT:
Input/Active low. This signal enables reading or writing of the internal registers by the microprocessor, using memory mapped I/O. An alternate method for reading selected registers is available for DMA.

DRQ - DMA REQUEST:
Output/Active high. This signal is used to indicate that the L5380/

L53C80 is ready to execute the next cycle of a DMA transfer on the microprocessor bus. For send operations, it indicates that the output data register is ready to receive the next byte from the DMA controller or CPU. For receive operations, it indicates that the input data register contains the next byte to be read by the DMA controller or CPU.

IRQ - INTERRUPT REQUEST: Output/Active high. The L5380/ L53C80 asserts this signal to indicate to the microprocessor that one of the several interrupt conditions have been met. These include SCSI bus fault conditions as well as other events requiring microprocessor intervention. Most interrupt types are individually maskable.
$\overline{\text { IOR }}$ - I/O READ:
Input/Active low. $\overline{\mathrm{IOR}}$ is used in conjunction with $\overline{\mathrm{CS}}$ and A2-0 to execute a memory mapped read of a L5380/ L53C80 internal register. It is also used in conjunction with $\overline{\text { DACK }}$ to execute a DMA read of the SCSI input data register.
READY - READY:
Output/Active high. Ready is used rather than $D R Q$ as an alternate method for controlling DMA data transfer. This DMA type is termed blockmode DMA, and must be specifically enabled by the CPU. In blockmode DMA, data is throttled by treating the L5380/L53C80 as wait state memory. I/O (DMA) cycles are initiated at the maximum rate sustainable by the DMA controller/memory subsystem, but all cycles are extended (wait-states inserted) until READY is asserted by the L5380/L53C80. This is generally the fastest DMA method since memory subsystem addressing can be overlapped with SCSI operations (flyby mode).
$\overline{\text { DACK }}$ - DMA ACKNOWLEDGE: Input/Active low. $\overline{\mathrm{DACK}}$ is used in conjunction with $\overline{\mathrm{IOR}}$ or $\overline{\mathrm{IOW}}$ to enable reading or writing the SCSI Input and Output Data Registers when in DMA mode. $\overline{\text { DACK }}$ resets DRQ and must not occur simultaneously with $\overline{\mathrm{CS}}$.
$\overline{\mathbf{E O P}}$ - END OF PROCESS:
Input/Active low. This input is used to indicate to the L5380/L53C80 that a DMA transfer is to be concluded. The L5380/L53C80 can automatically generate an interrupt in response to receiving $\overline{\text { EOP }}$ from the DMA controller.
$\overline{\text { RESET }}$ - CPU BUS RESET:
Input/Active low. This input clears all internal registers and state machines. It does not result in assertion of the $\overline{\text { RST signal on the SCSI bus and }}$ therefore affects only the local L5380/ L53C80 and not other devices on the bus.

## IOW - I/O WRITE:

Input/Active low. $\overline{\text { IOW }}$ is used in conjunction with $\overline{\mathrm{CS}}$ and $\mathrm{A} 2-0$ to execute a memory mapped write of a L5380/L53C80 internal register. It is also used in conjunction with $\overline{\text { DACK }}$ to execute a DMA write of the SCSI output data register.
A2, A1, A0 - ADDRESS 2,1,0:
Inputs/Active high. These signals, in conjunction with CS, IOR, and IOW, address the L5380/L53C80 internal registers for CPU read/write operations.

D7-0 - DATA 7-0:
Bidirectional/Active high. These signals are the microprocessor data bus. D7 is the most significant bit.

## L5380/L53C80 <br> INTERNAL REGISTERS

## Overview

The L5380/L53C80 contains registers that are directly addressed by the microprocessor. These registers allow for monitoring of SCSI bus activity, controlling the operation of the L5380/L53C80, and determining the cause of interrupts. In many cases, a read-only and a write-only register are mapped to the same address. Some addresses are dummy registers which are used to implement a control operation but do not correspond to a physical register. The state of the CPU data bus when writing or reading these dummy registers is 'don't care.' Tables 1 and 3 show the address and name of each register as well as bit definitions.

## Register Descriptions

## A. WRITE OPERATIONS

The following paragraphs give detailed descriptions of the function of each bit in the L5380/L53C80 internal registers for write operations as shown in Table 1.

## WRITE ADDRESS 0 Output Data Register

The Output Data Register is a writeonly register used for sending information to the SCSI data bus. During arbitration, the arbitrating SCSI device asserts its ID via this register. The device which wins arbitration also asserts the "OR" of its ID and the ID of the target/initiator to be selected/ reselected. In programmed I/O, this register is written using $\overline{\mathrm{CS}}$ and $\overline{\mathrm{IOW}}$ with A2-0 $=000$. In DMA mode, it is written when IOW and DACK are simultaneously active, irrespective of the state of the address lines. Note that a " 1 " written to the Output Data Register becomes a low state when asserted on the active-low SCSI bus.

## WRITE ADDRESS 1 - <br> Initiator Command Register

The Initiator Command Register is a read/write register which allows CPU control of the SCSI signals asserted by the initiator. Some bits in this register are not readable, and these positions are mapped to status bits useful in monitoring the progress of arbitration. These, along with the initiation of systemwide reset and test functions may also be of use to the target.

## R1 Bit 7-Assert $\overline{R S T}$

When this bit is set, the L5380/L53C80 asserts the RST line on the SCSI bus, initializing all devices on the bus to the reset condition. All logic and internal registers of the L5380/L53C80 are reset, except for the Assert RST bit itself, the Testmode bit (R1 bit 6) and the IRQ (interrupt request) latch. The IRQ pin becomes active indicating a SCSI bus reset interrupt. This interrupt is not maskable.

## R1 Bit 6-Testmode

When this bit is set, the L5380/L53C80 places all outputs including both SCSI and CPU signals, in a high impedance state. This effectively removes the device from the system as an aid to system diagnostics. Note that internal registers may still be written while in testmode. The L5380/L53C80 returns to normal operation when Testmode is reset. The Testmode bit is reset by writing a 0 to R1 bit 6 , or via the
RESET (CPU reset) pin. Testmode is not affected by the RST (SCSI bus reset) signal, or by the Assert RST bit in the Initiator Command Register (R1 bit 7).

## R1 Bit 5-Not Used

## R1 Bit 4 -Assert $\overline{\text { ACK }}$

When this bit is set, $\overline{\mathrm{ACK}}$ is asserted on the SCSI bus. Resetting this bit deasserts $\overline{\mathrm{ACK}}$. Note that $\overline{\mathrm{ACK}}$ will be asserted only if the TARGETMODE bit ( R 2 bit 6 ) is reset, indicating that
the L5380/L53C80 is acting as an initiator.

## R1 Bit 3 - Assert $\overline{\mathrm{BSY}}$

When this bit is set, $\overline{\mathrm{BSY}}$ is asserted on the SCSI bus. Resetting this bit deasserts $\overline{\mathrm{BSY}} . \overline{\mathrm{BSY}}$ is asserted to indicate that the device has been selected or reselected, and deasserting $\overline{\text { BSY }}$ causes a bus free condition.

## R1 Bit 2 - Assert $\overline{\text { SEL }}$

When this bit is set, $\overline{\mathrm{SEL}}$ is asserted on the SCSI bus. Resetting this bit deasserts SEL. SEL is normally asserted after a successful arbitration.

## R1 Bit 1 - Assert $\overline{\text { ATN }}$

When this bit is set, $\overline{\mathrm{ATN}}$ is asserted on the SCSI bus. Resetting this bit deasserts ATN. ATN is asserted by the initiator to request message out phase. Note that ATN will be asserted only if the TARGETMODE bit (R2 bit 6) is reset, indicating that the L5380/ L53C80 is acting as an initiator.

## R1 Bit 0-Assert Data Bus

When this bit is set, the open drain SCSI data bus and parity drivers are enabled and the contents of the Output Data Register are driven onto the SCSI data lines. In addition to the Assert Data Bus bit, enabling of the SCSI bus drivers requires one of the following two sets of conditions:

When the L5380/L53C80 is operating as an initiator, the Targetmode bit (R2 bit 6) must be reset, the I/O pin must be negated (initiator to target transfer) and no phase mismatch condition exist. A phase mismatch occurs when the $\overline{M S G}$, C/D, and $\overline{I / O}$ bits of the Target Command Register (R3) do not match the corresponding SCSI control lines.

When the L5380/L53C80 is operating as a target, the Targetmode bit will be set, and in this case Assert Data Bus will enable the outputs unconditionally.

DEVICES INCORPORATED

The Assert Data Bus bit need not be set for arbitration to occur; when the Arbitrate bit ( R 2 bit 0 ) is set, and a bus free condition is detected, the data bus will be enabled for arbitration independent of the state of the Assert Data Bus bit.

Finally, note that the Testmode bit (R1 bit 6) overrides all other controls including Assert Data Bus and Arbitrate, and disables all outputs.

## WRITE ADDRESS 2 -

## Mode Register

The Mode register is a read/write register which provides control over several aspects of L5380/L53C80 operation. Programmed I/O or two different types of DMA transfer may be selected, initiator or target device operation is accommodated, and parity checking and interrupts may be enabled via this register. The function of each individual bit is described as follows:

## R2 Bit 7-Blockmode

This bit must be used in conjunction with DMA Mode (R2 bit 1). It is used to select the type of handshake desired between the L5380/L53C80 and the external DMA controller. See "L5380/L53C80 Data Transfers" for a complete discussion of the transfer types supported.

## R2 Bit 6 - Targetmode

When this bit is set, the L5380/L53C80 will operate as a SCSI target device. This enables the SCSI signals I/O, $\overline{C / D}$, MSG, and $\overline{R E Q}$ to be asserted. When Targetmode is reset, the device will operate as an initiator. This enables the SCSI signals ATN and $\overline{A C K}$ to be asserted. Targetmode also affects state machine operation for DMA transfers, and the conditions necessary for enabling the SCSI Data bus drivers. (See Assert Databus, R1 bit 0 ).

## table 1. Write Register Chart.

Address 0 - Output Data Register

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{SDB}}$ | $\overline{\mathrm{SDB}}$ | $\overline{\mathrm{SDB5}}$ | $\overline{\mathrm{SDB}} 4$ | $\overline{\mathrm{SDB}}$ | $\overline{\mathrm{SDB2}}$ | $\overline{\mathrm{SDB}} 1$ | $\overline{\mathrm{SDB}}$ |

Address 1 - Initiator Command Register

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ASSERT <br> RST | TEST <br> MODE |  | ASSERT <br> ACR | ASSERT <br> BSY | ASSERT <br> SEL | ASSERT <br> ATN | ASSERT <br> DATA <br> BUS |

Address 2 - Mode Register

| $\mathbf{7}$ | $\mathbf{6}$ |  | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{c}$ | $\mathbf{1}$ | $\mathbf{0}$ |  |  |  |  |  |
| BLOCK | TARGET | ENABLE | ENABLE | ENABLE | MONI- | DMA | ARBI- |
| MODE | MODE | PARITY | PARITY | EODMA | TOR | MODE | TRATE |
|  |  | CHECK | INT'RPT | INT'RPT | BUSY |  |  |

## Address 3 - Target Command Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LAST <br> SENT |  |  |  | $\begin{gathered} \text { ASSERT } \\ \text { REQ } \end{gathered}$ | $\begin{gathered} \text { ASSERT } \\ \text { MSG } \end{gathered}$ | $\begin{gathered} \text { ASSERT } \\ \hline \mathrm{C/D} \end{gathered}$ | $\underset{\text { I/O }}{\text { ASSERT }}$ |

Address 4 - ID Select Register

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{SDB7}}$ | $\overline{\mathrm{SDB6}}$ | $\overline{\mathrm{SDB5}}$ | $\overline{\mathrm{SDB4}}$ | $\overline{\mathrm{SDB3}}$ | $\overline{\mathrm{SDB2}}$ | $\overline{\mathrm{SDB}} 1$ | $\overline{\mathrm{SDB}}$ |

Address 5 - Start DMA Send

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |

Address 6 - Start DMA Target Recelve

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |

Address 7 - Start DMA Initiator Receive

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |  |

## R2 Bit 5-Enable Parity Check

When this bit is set, information received on the SCSI data bus is checked for odd parity. When Enable Parity Check is set, the Parity Error latch will be set whenever data is received under DMA control or the Current SCSI Data Register (Read Register 0 ) is read by the CPU. The state of the parity error latch can be determined by reading R5 bit 5 , and it can be reset by a read to Address 7 . Note that enable parity check must be set if parity error interrupts are to be generated. This interrupt can be separately masked by the Enable Parity Interrupt bit (R2 bit 4) while retaining the state of the parity error latch for later examination by the CPU.

## R2 Bit 4 -Enable Parity Interrupt

When this bit is set, the L5380/L53C80 will set the interrupt request latch, and assert IRQ (interrupt request) if it detects a parity error. Enable Parity Check (R2 bit 5) must also be set if parity error interrupts are desired.

## R2 Bit 3 -Enable End Of DMA Interrupt

When this bit is set, the L5380/L53C80 will set the interrupt request latch, and assert IRQ (interrupt request) if it detects a valid EOP (End of Process) signal. $\overline{\mathrm{EOP}}$ is normally generated by a DMA controller to indicate the end of a DMA transfer. $\overline{\text { EOP }}$ is valid only when coincident with $\overline{\mathrm{IOR}}$ or $\overline{\mathrm{IOW}}$ and $\overline{\mathrm{DACK}}$.

## R2 Bit 2-Monitor Busy

When this bit is set, the L5380/L53C80 continuously monitors the state of the $\overline{\mathrm{BSY}}$ signal. Absence of $\overline{\mathrm{BSY}}$ for a period longer than 400 ns (but less than 1200 ns ) will cause the L5380/ L53C80 to set the BSYERR and IRQ (interrupt request) latches. In addition, the 6 least significant bits of the Initiator Command Register are reset, and all SCSI data and control outputs are disabled until the BSYERR latch is
reset. This effectively disconnects the L5380/L53C80 from the SCSI bus in response to an unexpected disconnect by another device. It also allows the CPU to be interrupted when the SCSI bus becomes free in systems where arbitration is not used and an EOP signal is not available.

## R2 Bit 1-DMA Mode

When this bit is set, the L5380/
L53C80's internal state machines automatically control the SCSI signals $\overline{\mathrm{REQ}}$ and $\overline{\mathrm{ACK}}$ (as appropriate for initiator or target operation) and the CPU signals' DRQ and READY. DMA Mode must be set prior to starting a DMA transfer in either direction. The DMA Mode bit is reset whenever a bus free condition is detected ( $\overline{\mathrm{BSY}}$ is not active). This aborts DMA operations when a loss of $\overline{\text { BSY }}$ occurs, regardless of the state of the Monitor Busy bit (R2 bit 2.) The DMA Mode bit is not reset when EOP is received, but must be specifically reset by the CPU. $\overline{E O P}$ does however inhibit additional DMA cycles from occurring.

## R2 Bit 0 - Arbitrate

This bit is set to indicate a desire to arbitrate for use of the SCSI bus. Before setting the Arbitrate bit, the SCSI Output Data Register (Write Register 0 ) must be written with the SCSI ID assigned to the arbitrating SCSI device. The bit position of
register R0 which is set represents the priority number of the SCSI device, with bit 7 the highest priority. See the section on "Arbitration" for a full discussion of the L5380/L53C80 arbitration procedure.

## WRITE ADDRESS 3 -

## Target Command Register

The Target Command Register is a read/write register which allows CPU control of the SCSI signals asserted by the target. In addition, this register contains a read-only status flag useful in unambiguously determining when the last byte of a DMA transfer has actually been sent over the SCSI bus.
When operating as an initiator with DMA mode set, the ASSERT MSG, ASSERT C/D, and ASSERT I/O bits are used as a template to compare against the corresponding SCSI control signals provided by the target. A phase mismatch interrupt will be generated on the falling edge of the REQ input if the template does not match the state of the signals. Therefore the CPU should initialize these bits to the phase of the expected data transfer. An interrupt then will signal an intent by the target to change to a new phase. The SCSI information transfer phases and their associated direction of data transfer are given in Table 2.

| MSG C/D |  | $\frac{1 / 0}{0}$ | $\begin{aligned} & \text { Phase } \\ & \hline \text { Data Out } \end{aligned}$ | Direction |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 |  |  | Initiator | $\rightarrow$ | Target |
| 0 | 0 | 1 | Data In | Target | $\rightarrow$ | Initiator |
| 0 | 1 | 0 | Command | Initiator | $\rightarrow$ | Target |
| 0 | 1 | 1 | Status | Target | $\rightarrow$ | Initiator |
| 1 | 0 | 0 | Unused |  |  |  |
| 1 | 0 | 1 | Unused |  |  |  |
| 1 | 1 | 0 | Message Out | Initiator | $\rightarrow$ | Target |
| 1 | 1 | 1 | Message In | Target | $\rightarrow$ | Initiator |

## R3 Bits 7-4-Not Used

R3 Bit 3 - Assert $\overline{R E Q}$
When this bit is set, $\overline{R E Q}$ is asserted on the SCSI bus. Resetting this bit deasserts $\overline{\mathrm{REQ}}$. Note that $\overline{\mathrm{REQ}}$ will be asserted only if the TARGETMODE bit ( $R 2$ bit 6) is set, indicating that the L5380/L53C80 is acting as a target.

## R3 Bit 2 - Assert $\overline{M S G}$

When this bit is set, $\overline{M S G}$ is asserted on the SCSI bus. Resetting this bit deasserts $\overline{\text { MSG }}$. Note that MSG will be asserted only if the TARGETMODE bit (R2 bit 6) is set, indicating that the L5380/L53C80 is acting as a target. When operating as an initiator, this bit is compared against the MSG input, and an interrupt is generated if they differ at the falling edge of $\overline{\mathrm{REQ}}$.
R3 Bit 1 - Assert $\overline{C / D}$
When this bit is set, $\overline{\mathrm{C}} / \mathrm{D}$ is asserted on the SCSI bus. Resetting this bit deasserts $\overline{C / D}$. Note that $\overline{C / D}$ will be asserted only if the TARGETMODE bit ( R 2 bit 6) is set, indicating that the L5380/L53C80 is acting as a target. When operating as an initiator, this bit is compared against the $\bar{C} / \bar{D}$ input, and an interrupt is generated if they differ at the falling edge of $\overline{\mathrm{REQ}}$.

## R3 Bit 0-Assert I/O

When this bit is set, $\overline{\mathrm{I}} \mathrm{O}$ is asserted on the SCSI bus. Resetting this bit deasserts I/O. Note that I/O will be asserted only if the TARGETMODE bit ( R 2 bit 6) is set, indicating that the L5380/L53C80 is acting as a target. When operating as an initiator, this bit is compared against the $\overline{\mathrm{I}} \overline{\mathrm{O}}$ input, and an interrupt is generated if they differ at the falling edge of $\overline{\mathrm{REQ}}$.

## WRITE ADDRESS 4 ID Select Register

The ID Select Register is a write-only register which is used to monitor for selection or reselection attempts to the L5380/L53C80. In arbitrating systems, an ID number is assigned to each SCSI device by setting a single bit position of the ID select register. Each SCSI data pin is inverted and compared with the corresponding bit in the ID Select Register. If any matches are found while a bus free condition exists and SEL is active, the L5380/L53C80 will generate an interrupt to indicate a selection or reselection. During selection or reselection, parity checking may be enabled by setting the Enable Parity Check bit (R2 bit 5). This interrupt may be masked by resetting all bits in this register.

## WRITE ADDRESS 5 Start DMA Send

This is a dummy register. Writes to this location are detected and cause the L5380/L53C80 internal state machine to execute a DMA send operation. This location is used for either initiator or target DMA send. The DMAMODE bit (R2 bit 1) must be set prior to writing this location.

## WRITE ADDRESS 6 Start DMA Target Receive

This is a dummy register. Writes to this location are detected and cause the L538/L53C80 internal state machine to execute a target DMA receive operation. The DMAMODE bit (R2 bit 1) and the TARGETMODE bit (R2 bit 6) must be set prior to writing this location.

## WRITE ADDRESS 7 Start DMA Initiator Receive

This is a dummy register. Writes to this location are detected and cause the L5380/L53C80 internal state machine to execute an initiator DMA receive operation. The DMAMODE bit (R2 bit 1) must be set and the TARGETMODE bit (R2 bit 6) must be reset prior to writing this location.

## B. READ OPERATIONS

The following paragraphs give detailed descriptions of the function of each bit in the L5380/L53C80 internal registers for read operations as shown in Table 3.

## READ ADDRESS 0 - <br> Current SCSI Data Bus

The Current SCSI Data Bus Register allows the microprocessor to monitor the SCSI data bus at any time, by asserting CS and IOR with address lines A2-0 $=000$. The SCSI data lines are not actually registered, but gated directly onto the CPU bus whenever address 000 is read by the CPU. Therefore, reads of this location should only be done when the SCSI data lines are guaranteed to be stable by the SCSI protocol. For systems which implement SCSI bus arbitration, this location is read to determine whether devices having higher priorities are also arbitrating. Programmed I/O data transfer uses this location for reading data transferred on the SCSI data bus. With parity checking enabled, SCSI data bus parity checking is done at the beginning of the read cycle for fast error detection. Note that the SCSI data bus is inverted to become active high when presented to the CPU.

## READ ADDRESS 1 -

Initiator Command Register
Reading bit 7 or bits 4-0 of the Initiator Command Register simply reflects the status of the corresponding bit in the register. Bits 6 and 5 are mapped to other signals as discussed below:

R1 Bit 6 - Arbitration In Progress
For this bit to be active, the ARBITRATE bit (R2 bit 0 ) must be set. When ARBITRATION IN PROGRESS is set, it indicates that the L5380/ L53C80 has detected a bus free condition and is currently arbitrating
for control of the bus. See the section on "Arbitration" for a complete discussion of the L5380/L53C80 arbitration mechanism. Resetting the ARBITRATE bit will reset ARBITRATION IN PROGRESS.

## R1 Bit 5-Lost Arbitration

For this bit to be active, the ARBITRATE bit (R2 bit 0 ) must be set. When LOST ARBITRATION is set, it indicates that the L5380/L53C80 has arbitrated for the SCSI bus (see R1 bit 6 above) and has detected the assertion of SEL by another (higher priority) device. The L5380/L53C80 responds to loss of arbitration by immediately discontinuing the arbitration attempt. Resetting the ARBITRATE bit will reset LOST ARBITRATION.

## READ ADDRESS 2 - <br> Mode Register

Reading the Mode Register simply reflects the status of the bits in that register.

## READ ADDRESS 3 Target Command Register

Reading the Target Command Register simply reflects the status of the bits in that register, except for bit 7, LAST BYTE SENT.

## R3 bit 7 -Last Byte Sent

This read only bit indicates that the last byte of data loaded into the L5380/L53C80 during a DMA send operation has actually been transferred over the SCSI bus. Note that the end of process flag and the corresponding interrupt occur when this byte is loaded into the L5380/ L53C80, but do not reflect whether it has actually been sent. This bit is not present in the NCR5380, but is present in the NCR53C80. Last Byte Sent is reset when the DMAMODE bit (R2 bit 1 ) is reset.

## READ ADDRESS 4 Current SCSI Control Register

 The Current SCSI Control Register provides a means for the CPU to directly monitor the state of the SCSI bus control signals. The SCSI control lines are not actually registered, but gated directly onto the CPU bus whenever Address 100 is read by the CPU. The value of each bit position represents the complement of the corresponding (low true) SCSI Signal Pin.
## READ ADDRESS 5DMA Status Register

The DMA Status Register provides a means for the CPU to determine the status of a DMA transfer and to determine the cause of an interrupt. It also makes available the final two SCSI bus signals which are not included in the Current SCSI Control Register. The function of each individual bit is defined as follows:

## R5 Bit 7-End of DMA

When this bit is set, it indicates that a valid EOP has been received during a DMA transfer. A valid EOP occurs when EOP, $\overline{\mathrm{DACK}}$, and either $\overline{\mathrm{IOR}}$ or $\overline{\text { IOW }}$ are simultaneously active for the minimum specified time. End of DMA is reset when the DMAMODE bit ( R 2 bit 1 ) is reset.

Note that for DMA send operations, an END OF DMA status indicates only that the last byte of the transfer is loaded into the Output Data Register of the sending device, not that it has actually been transferred over the SCSI bus. For this reason, the L5380/ L53C80 provides an additional status bit; LAST BYTE SENT (R3 bit 7) which indicates that this final byte has been transferred to the receiving end. This bit is not present in the NCR5380.

Also, note that the DMAMODE bit is reset automatically whenever a loss of busy condition is detected, which in turn resets END OF DMA. Therefore
the DMA Status Register should be read prior to resetting the ASSERT $\overline{\mathrm{BSY}}$ bit (R1 bit 3) at the conclusion of a DMA transfer.

## R5 Bit 6 - DMA Request

This bit reflects the state of the DRQ (DMA Request) signal. In programmed I/O, this bit can be polled by the CPU to determine whether there is a pending request for byte transfer. For DMA send operations, DMA REQUEST is reset when $\overline{\mathrm{DACK}}$ and $\overline{I O W}$ are simultaneously asserted. For DMA receive operations, simultaneous $\overline{\mathrm{DACK}}$ and $\overline{\mathrm{IOR}}$ will reset DMA REQUEST. DMA REQUEST is reset unconditionally when the DMAMODE bit ( R 2 bit 1 ) is reset.

## R5 Bit 5-Parity Error

This bit can only be set if ENABLE PARITY CHECK ( R 2 bit 5 ) is set. When enabled, the PARITY ERROR bit is set if incoming SCSI data in either initiator or target mode, or during selection phase, does not correctly reflect odd parity. PARITY ERROR can be reset by a read to the Reset Error/Interrupt Register (Register 7).

## R5 Bit 4 - Interrupt Request

This bit reflects the state of the IRQ signal. The L5380/L53C80 asserts IRQ to generate an interrupt to the CPU. See the section on "Interrupts" for further information on the possible sources of interrupts in the L5380/ L53C80. INTERRUPT REQUEST can be reset by a read to the Reset Error/ Interrupt Register (Register 7).

## R5 Bit 3 - Phase Match

When this bit is set, it indicates that the $\overline{M S G}, \overline{C / D}$, and $\overline{/ O}$ lines match the state of the ASSERT $\overline{\text { MSG, AS- }}$ SERT C/D, and ASSERT I/O bits in the Target Command Register. PHASEMATCH is not actually registered, but represents a continuous comparison of these three phase bits to the corresponding internal register

## Table 3. BEAD Begister Chart.

Address 0 - Current SCSI Data Bus

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{SDB}}$ | $\overline{\mathrm{SDB6}}$ | $\overline{\mathrm{SDB5}}$ | $\overline{\mathrm{SDB}}$ | $\overline{\mathrm{SDB} 3}$ | $\overline{\mathrm{SDB} 2}$ | $\overline{\mathrm{SDB}} 1$ | $\overline{\mathrm{SDB}}$ |

Address 1 - Initiator Command Register

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ASSERT <br> RST | ARB. IN <br> PRO- <br> GRESS | LOST <br> ARB. | ASSERT <br> ACR | ASSERT <br> BSY | ASSERT <br> SEL | ASSERT <br> ATN | ASSERT <br> DATA <br> BUS |

## Address 2 - Mode Register

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BLOCK <br> MODE | TARGET | ENABLE | ENABLE | ENABLE | MONI- | DMA | ARBI- |
| MODE | ENARITY <br> PARE <br> CHECK | PARITY <br> PAT'RPT | EODMA <br> INT'RPT | TOR <br> BUSY | MODE | TRATE |  |

Address 3 - Target Command Register

| $\mathbf{y}$ | $\mathbf{6}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LAST <br> BYTE <br> SENT |  |  |  | ASSERT <br> REQ | ASSERT <br> MSG | ASSERT <br> C/D | ASSERT <br> I/O |  |

Address 4 - Current SCSI Control Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{R S T}$ | $\overline{B S Y}$ | $\overline{R E Q}$ | $\overline{M S G}$ | $\overline{\mathrm{C} / D}$ | $\overline{/ / O}$ | $\overline{\text { SEL }}$ | $\overline{\text { PARITY }}$ |

Address 5 - DMA Status Register

| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| END <br> OF <br> DMA | DMA <br> REQ. | PARITY <br> ERROR | INTER- <br> RUPT <br> REQ. | PHASE <br> MATCH | BUSY <br> ERROR | ATN | ACK |

Address 6 - Input Data Register

| 7 | 6 | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{SDB7}}$ | $\overline{\mathrm{SDB6}}$ | $\overline{\mathrm{SDB5}}$ | $\overline{\mathrm{SDB4}}$ | $\overline{\mathrm{SDB}} 3$ | $\overline{\mathrm{SDB2}}$ | $\overline{\mathrm{SDB}} 1$ | $\overline{\mathrm{SDB}}$ |

Address 7 - Reset Error/Interrupt Register

locations. This bit is intended for use by the initiator to detect that the target device has changed to a different information transfer phase. When the L5380/L53C80 detects a phase mismatch, PHASEMATCH is reset, and information transfer to or from the SCSI bus is inhibited.

## R5 Bit 2 -Busy Error

This bit can only be set if the MONITOR BUSY bit (R2 bit 2) is set. When set, BUSY ERROR indicates that the BSY pin has been false for a period at least equal to a bus settle delay ( 400 ns ) When the BUSY ERROR condition is detected, all SCSI signal pins are disabled, and the DMAMODE bit (R2 bit 1) and bits $0-5$ of the Initiator Command Register are reset. BUSY ERROR can be reset by a read to the Reset Error/Interrupt Register (Register 7).

## R5 Bits 1, 0- $\overline{\operatorname{ATN}}, \overline{A C K}$

Like the Current SCSI Control Register, these bits provide a means for the CPU to directly monitor the state of the SCSI bus control signals. The SCSI control lines are not actually registered, but gated directly onto the CPU bus whenever Address 5 is read by the CPU. The value of each bit position represents the complement of the corresponding (low true) SCSI Signal Pin.

## READ ADDRESS 6 - <br> Input Data Register

This register acts as a temporary holding register for information received from the SCSI data bus during DMA transfers (DMAMODE bit, R2 bit 1 is set). In the initiator mode, the L5380/L53C80 latches the SCSI data when REQ goes active, while in the target mode data is latched when $\overline{\mathrm{ACK}}$ goes active. The contents of this register represent the negation of the low-true SCSI data. The contents of the SCSI Input Data Register are gated
onto the CPU data bus when $\overline{\text { DACK }}$ and $\overline{\mathrm{IOR}}$ are simultaneously true, or by a CPU read of location 6 . Note that $\overline{\mathrm{DACK}}$ and $\overline{\mathrm{CS}}$ must never be active simultaneously, to prevent conflicting read operations. Parity may optionally be checked on the data as it is loaded into this register.

## READ ADDRESS 7 -

## Reset Error/Interrupt Register

This is a dummy register. Reads to this location are detected and used to reset the Interrupt Request Latch (IRQ signal) and the PARITY ERROR, INTERRUPT REQUEST, and BUSY ERROR latches (visible as bits 5,4, and 2 of Register 5).

## INTERRUPTS

The L5380/L53C80 generates interrupts to the CPU by setting the Interrupt Request Latch, which directly drives the IRQ (Interrupt Request) line. The IRQ output will reflect the state of the Interrupt Request Latch under all conditions except when TESTMODE (R1 bit 6) is active, when it is in a high impedance state. The Interrupt Request Latch may be reset by reading Address 7, the Reset Error/Interrupt Register. A read of this location also resets several error condition latches as discussed in the section on "Internal Registers."
Interrupts may be caused by any of six conditions, most of which may be masked by resetting enable bits in the appropriate registers. The following sections describe each interrupt type, its cause, and how it may be reset. Upon receiving an interrupt, the CPU may read the Current SCSI Control Register (R4) and the DMA Status Register (R5) to determine the cause of the interrupt. While the following discussions indicate the expected
values of these registers following an interrupt, it is recommended that bits in these registers which are not germane to determining the cause of an interrupt be masked off in firmware prior to implementing a comparison. A typical operational sequence for an interrupt service routine is given at the end of this section.

## SCSI Bus Reset Interrupt

A SCSI Bus Reset Interrupt occurs when the SCSI $\overline{\text { RST }}$ signal becomes active. This may be due to another SCSI device driving the RST line, or because the ASSERT RST bit (R1 bit 7) has been set, causing the L5380/ L53C80 to drive the SCSI $\overline{\text { RST line. }}$ The value of the SCSI RST line is visible as R4 bit 7; however, this line is not latched and therefore may have changed state by the time the CPU responds to the interrupt and polls this location. For this reason a SCSI Bus Reset Interrupt should be assumed if no other interrupt condition is active when reading Registers 4 and 5.
The SCSI Bus Reset Interrupt is nonmaskable. The expected read values for the Current SCSI Control Register and the DMA Status Register upon encountering this interrupt are given in Table 4.

## Selection/Reselection Interrupt

A Selection/Reselection Interrupt occurs when the SCSI $\overline{\text { SEL }}$ signal becomes active, the SCSI bus matches the bit set in the ID Select Register, and $\overline{B S Y}$ has been false for at least a bus settle delay. When the $\overline{\mathrm{I}} / \mathrm{O}$ pin is as-serted, the interrupt should be interpreted as a reselection. The Selection/Reselection Interrupt may be masked by resetting all bits in the ID Select Register. The expected read values for the Current SCSI Control Register and the DMA Status Register upon encountering this interrupt are given in Table 4.

## Loss of Busy Interrupt

A Loss of Busy Interrupt occurs when the SCSI $\overline{B S Y}$ signal has been inactive for at least a bus settle delay ( 400 ns ). The Loss of Busy Interrupt may be masked by resetting the MONITOR BUSY bit (R2 bit 2). Resetting MONITOR BUSY also prevents the BUSY ERROR latch (Read R5 bit 2) from being set. The expected read values for the Current SCSI Control Register and the DMA Status Register upon encountering this interrupt are given in Table 4.

## Phase Mismatch Interrupt

A Phase Mismatch Interrupt occurs when the DMAMODE bit (R2 bit 1) is set, $\overline{\mathrm{REQ}}$ is active on the SCSI bus, and the SCSI phase signals MSG, $\overline{\mathrm{C} / \mathrm{D}}$, and I/O do not match the corresponding bits in the Target Command Register. This interrupt is intended for use by the initiator to detect a change of phase by the target during a DMA transfer. When operating as a target, the SCSI phase lines will normally be asserted via the Target Command Register, so no phase mismatch will be generated unless another SCSI device is erroneously driving the phase lines to an unintended state.

The result of the continuous comparison of the SCSI phase lines to the Target Command Register contents is visible as the PHASE MATCH bit (Read R5 bit 3). This flag operates irrespective of the state of DMAMODE and $\overline{\text { REQ. As long as a }}$ phase mismatch condition persists, the L5380/L53C80 is prevented from recognizing active $\overline{\mathrm{REQ}}$ inputs, and SCSI output data drivers are disabled.
The Phase Mismatch interrupt is nonmaskable, however it will only occur when operating in DMAMODE. The expected read values for the Current SCSI Control Register and the DMA Status Register
upon encountering this interrupt are given in Table 4.

## Parity Error Interrupt

A Parity Error Interrupt occurs when incorrect parity is detected during a
read of the SCSI bus. Parity checking occurs under the following conditions: Parity is checked during a programmed I/O read of the Current SCSI Data Register (Read R0), when $\overline{\mathrm{CS}}$ and $\overline{\mathrm{IOR}}$ are active and the A2-0

## Table 4. Intermupt Read Values

Read Address 4 - Current SCSI Control Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { RST }}$ | $\overline{\text { BSY }}$ | $\overline{\text { REQ }}$ | $\overline{\text { MSG }}$ | $\overline{C / D}$ | I/O | $\overline{\text { SEL }}$ | $\overline{\text { PARITY }}$ |
| SCSI Bus Interrupt |  |  |  |  |  |  |  |
| X | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Selection/Reselection Interrupt |  |  |  |  |  |  |  |
| 0 | 0 | 0 | X | X | 1=RESEL | 1 | X |
| Loss of Busy Interrupt |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Phase Mismatch Interrupt |  |  |  |  |  |  |  |
| 0 | 1 | 1 | X | X | X | 0 | X |
| Parity Error Interrupt |  |  |  |  |  |  |  |
| 0 | X | X | X | X | X | X | X |
| End of DMA Interrupt |  |  |  |  |  |  |  |
| 0 | 1 | X | X | X | X | 0 | X |

Read Address 5 - DMA Status Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { END } \\ & \text { OF } \\ & \text { DMA } \end{aligned}$ | $\begin{aligned} & \hline \text { DMA } \\ & \text { REQ. } \end{aligned}$ | PARITY ERROR | INTERRUPT REQ. | PHASE MATCH | $\begin{aligned} & \text { BUSY } \\ & \text { ERROR } \end{aligned}$ | $\overline{\text { ATN }}$ | $\overline{\text { ACK }}$ |
| SCSI Bus Interrupt |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| Selection/Reselection Interrupt |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 1 | X | 0 | X | 0 |
| Loss of Busy Interrupt |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 1 | X | 1 | 0 | 0 |
| Phase Mismatch Interrupt |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 1 | 0 | X | X | 0 |
| Parity Error Interrupt |  |  |  |  |  |  |  |
| X | X | 1 | 1 | X | X | X | X |
| End of DMA Interrupt |  |  |  |  |  |  |  |
| 1 | 0 | 0 | 1 | X | 0 | 0 | X |

lines are 000. Parity is also checked during DMA read operations (DMAMODE bit, R2 bit 1 is set) when $\overline{\mathrm{ACK}}$ is active for target receive, or $\overline{R E Q}$ is active for initiator receive.

The PARITY ERROR latch is set when parity error checking is enabled and one of the above parity error conditions is encountered. This latch is visible as bit 5 of the DMA Status Register (Read R5). The Parity Error Interrupt may be masked and setting of the PARITY ERROR latch prevented by resetting the ENABLE PARITY CHECK bit (Write R2 bit 5). The PARITY ERROR latch can be reset by reading the Reset Error/Interrupt Register (Read R7). The expected read values for the Current SCSI Control Register and the DMA Status Register upon encountering this interrupt are given in Table 4.

## End of DMA Interrupt

An End of DMA Interrupt occurs when a valid EOP (End of Process) signal is detected during a DMA transfer. EOP is valid when EOP, $\overline{\text { DACK, }}$, and either $\overline{\overline{O R}}$ or $\overline{\mathrm{OWW}}$ are simultaneously asserted for the minimum specified time. $\overline{\text { EOP }}$ inputs not occurring during I/O read or write operations are ignored.

The End of DMA latch is set whenever the DMAMODE bit ( R 2 bit 1 ) is set and a valid $\overline{E O P}$ is received. This latch is visible as bit 7 of the DMA Status Register (Read R5). The End of DMA Interrupt may be masked by resetting the ENABLE EODMA INTERRUPT bit (Write R2 bit 3). This bit does not affect the END OF DMA latch, however. The End of DMA latch can be reset by resetting the DMAMODE bit in the Mode Register. The expected read values for the Current SCSI Control Register and the DMA Status Register upon encountering this interrupt are given in Table 4.

## DATA TRANSFERS

The L5380/L53C80 supports programmed I/O under CPU control or DMA transfer via a DMA controller when transferring information to and from the SCSI data bus. Programmed I/O can be implemented entirely in firmware or using minimum external logic for accessing the appropriate registers. Under DMA control, the L5380/L53C80's DMA interface logic and internal state machines provide the necessary control of the REQ- $\overline{\mathrm{ACK}}$ handshake. Each type of transfer is fully described in the following sections.

## Programmed 1/0

Two forms of programmed I/O are supported by the L5380/L53C80. For normal programmed I/O, the SCSI handshake is accomplished by setting bits in the Initiator or Target Command registers to assert SCSI control lines, and polling the Current SCSI Control and DMA Control registers for the appropriate responses. Since for this method the control is contained in firmware, the cycle times are relatively slow. It is most appropriate for transferring small blocks of data such as SCSI command blocks or messages, where the overhead of

## 

| Read Address $5>$ TEMP | $:$ Read DMA Status Reg to variable TEMP |
| :--- | :--- |
| IF TEMP "AND" HEX (10) $=0$ <br> THEN GO TO NEXT DEVICE | $:$ IRQ not active, so L5380/L53C80 <br> was not the source of this interrupt  |
| TEMP "AND" HEX (AC) $\rightarrow$ TEMP | $:$ Mask off irrevelant bits |
| IF TEMP > HEX (7F) THEN <br> GO TO EODMA | : End of DMA Interrupt |
| IF TEMP > HEX (1F) THEN <br> GO TO PARERR | : Parity Error Interrupt |
| IF TEMP > HEX (03) THEN <br> GO TO BYSERR | : Loss of Busy Interrupt |
| IF TEMP $=$ HEX (00) THEN <br> GO TO PHASERR | : Phase Mismatch Interrupt |
| Read Address 4 $\rightarrow$ TEMP | : Read Current SCSI Control Reg |
| to variable TEMP |  |

setting up a DMA controller could be significant.

## Pseudo DMA

An alternate method of programmed I/O allows the state machines of the L5380/L53C80 to handle the SCSI handshake, thereby improving performance in systems which do not employ a hardware DMA controller. To implement Pseudo DMA, the DMAMODE bit is set. The CPU polls the DRQ bit in the DMA Control Register to determine when a byte should be written to or read from the L5380/L53C80. When reading or writing, external logic must be used to decode the L5380/L53C80 location and produce $\overline{\mathrm{DACK}}$, since it is used by the internal state machines. Also, $\overline{\mathrm{CS}}$ must be suppressed since it may not be asserted simultaneously with DACK.

## Normal DMA Mode

Normal DMA mode is obtained when the DMAMODE bit is set but the BLOCKMODE bit is reset. The DMA process is started by writing to the Start DMA Send, Start DMA Initiator Receive, or Start DMA Target Receive locations as appropriate. Once started, the internal state machines of the L5380/L53C80 manage the REQ ACK handshake protocol, as well as the DRQ-DACK handshake with the DMA controller.
The L5380/L53C80 will assert DRQ whenever it is ready to transfer a byte to or from the DMA controller. In response to DRQ the controller asserts $\overline{\mathrm{DACK}}$ and $\overline{\mathrm{IOR}}$ to read the byte, or $\overline{\mathrm{DACK}}$ and $\overline{\mathrm{IOW}}$ to write a byte to the L5380/L53C80. For write operations, the byte is latched at the rising edge of the logical AND of $\overline{D A C K}$ and $\overline{O W W}$. The transfer can be terminated by asserting EOP during a read or write operation, or by resetting the DMAMODE bit.

## Block DMA Mode

When the BLOCKMODE bit is set, the DMA handshake is no longer dependent on interlocked DRQ-DACK cycles. Instead, the DMA controller may be allowed to free-run, with data flow throttled by inserting "wait-states" in the DMA transfer to or from the L5380/L53C80. Wait-states, which are idle clock cycles inserted during the I/O read or write operation, are inserted by the DMA controller until the READY output of the L5380/L53C80 goes true, allowing the bus cycle to conclude.

The READY output will be deasserted under the following conditions: For send operations, READY will be false whenever the Output Data Register contains a byte which has not been transferred over the SCSI bus. This allows the DMA controller to access RAM to fetch the next byte, but postpones the end of the CPU bus cycle until the previous byte has been transferred, freeing the Output Data Register to receive it.

For receive operations, READY will be false whenever the Input Data Register is empty. This allows the DMA controller to address the RAM for a write operation, but postpones the end of the CPU bus cycle until the incoming byte is stored in the Input Data Register and is available on the CPU bus.

Note that when blockmode is employed, DACK may optionally remain asserted throughout the DMA transfer, since it is not used in an interlocked DMA handshake. (Its interlock function is replaced by $\overline{\mathrm{IOR}}$ or $\overline{\mathrm{IOW}}$.) Also, DRQ will be asserted in the normal way when operating in blockmode. To gain the abovementioned performance benefits, it should be used only to initiate the first byte transfer, with READY used to throttle succeeding transfers. This methodol-
ogy is compatible with DMA controllers such as the Intel 8237 and AMD Am9516/9517.

In summary, blockmode operation offers the potential for improved transfer rates by overlapping the DMA memory access with the SCSI transfer. This is of particular value when used with DMA controllers capable of "flyby" operation, where the data is transferred directly from memory to the peripheral, and does not pass through the DMA controller itself. This transfer rate gain is achieved at the expense of locking up the CPU bus for a time equal to the SCSI transit time of the entire block. This may be strongly preferable in some systems where net disk access time is a crucial performance factor. Also, the time required to arbitrate for the CPU bus on a byte-by-byte basis may well be longer than the cycles wasted waiting for SCSI transfers to take place, especially with fast peripherals which operate from a high speed sector buffer.

## Terminating DMA Transfers

DMA transfers, either normal or blockmode, may be terminated in a number of ways. The following sections describe these methods, along with providing information about correct sequencing of various signals to effect a clean exit from a DMA process.

## $\overline{\text { EOP }}$ Signal

The EOP signal is usually generated by a DMA controller to indicate that its transfer counter has decremented to zero. In order to be recognized by the L5380/L53C80, it should be asserted simultaneously with the DACK and $\overline{\mathrm{IOR}}$ or $\overline{\mathrm{IOW}}$ signals corresponding to the last byte in the transfer. Note that in the case of send operations, asserting $\overline{\text { EOP }}$ indicates to the L5380/L53C80 that SCSI transfers should cease after transmission of the
byte loaded while $\overline{\mathrm{EOP}}$ is asserted. In order to determine when this last byte has actually been sent, the LAST BYTE SENT flag in the Target Command Register may be examined. This flag is not present in the NCR implementation of the 5380, but is available in the 53C80, a non-pin-compatible variant. The EOP input does not reset the DMAMODE bit, but after transmission of the last byte causes the internal state machine to return to an idle condition, so that no further SCSI handshaking will occur until another transmission is explicitly initiated. Note that the NCR version of the 5380 , upon receiving an $\overline{\mathrm{EOP}}$, will stop asserting DRQ, but will continue to issue $\overline{\mathrm{ACK}}$ in response to additional $\overline{\mathrm{REQ}}$ inputs, potentially causing data loss if the target initiates another data transmission without an intervening phase change. The L5380/L53C80 prevents this spurious DMA handshake from occurring.

## DMAMode Bit

Resetting the DMAMODE bit in the Mode Register causes a hard reset of the internal DMA state machines, and thus an effective termination of a DMA transfer. Since unlike the EOP case the state machine is not allowed to exit gracefully, care must be taken in the timing of DMAMODE reset.

For receive operations, the DMAMODE bit should be reset after the last DRQ is received, but prior to asserting DACK to prevent an additional $\overline{\mathrm{REQ}}$ or $\overline{\mathrm{ACK}}$ from occurring. For normal DMA mode, resetting this bit will cause DRQ to go inactive. However the last byte received remains in the SCSI Input Data Register and may be read either by the normal $\overline{\text { DACK }}$ and $\overline{\text { IOR }}$ DMA read or using a CPU read of Address 6. For blockmode DMA, READY will remain asserted when DMAMODE is reset, allowing the DMA controller to
retrieve the last byte in the normal fashion. The NCR version of the 5380 fails to keep ready asserted when DMAMODE is reset, potentially causing deadlock on the CPU bus.

## Bus Phase Mismatch

When operating in DMAMODE as an initiator, a bus phase mismatch can be used to terminate a data transfer. If the $\overline{\mathrm{C} / \mathrm{D}}, \overline{\mathrm{I} / \mathrm{O}}$, and $\overline{\mathrm{MSG}}$ lines fail to match the corresponding bits in the Target Command Register, it will prevent recognition of $\overline{R E Q}$ and will disable the SCSI data and parity output drivers. Also, when $\overline{\text { REQ }}$ becomes active, an interrupt will be generated. Because $\overline{\mathrm{REQ}}$ is not recognized, the effect is to stop the DMA transfer, although the state machine does not return to idle until either DMAMODE is reset or a valid EOP is received.

One caution should be observed when using phase changes to end DMA transfers: While this method obviates the need for the initiator to keep a transfer counter, it depends on the target causing a phase change between any two consecutive information transfer phases. Since this is not required by the protocol, it must be guaranteed by the target software. Otherwise the target may begin a new information transfer without the initiator recognizing the boundary between the two.

## ARBITRATION

The L5380/L53C80 contains on-chip hardware to assist in arbitrating for the SCSI bus. This arbitration logic cooperates with the host firmware to effect SCSI arbitration, as described in the following paragraphs:

The SCSI arbitration timeline begins with detection of a bus free condition at time $t$. Bus free is defined as BSY
and $\overline{\text { SEL }}$ inactive for at least a bus settle delay ( 400 ns ). Following the bus settle delay, the SCSI device must wait an additional bus free delay of 800 ns , for a total of 1200 ns after to, prior to driving any signal. Thus a minimum of 1200 ns must elapse from initial deassertion of $\overline{\mathrm{BSY}}$ to the beginning of an arbitration attempt. A final constraint is that arbitration may not begin if more than a bus set delay ( 1800 ns ) has elapsed since $\overline{\text { BSY }}$ became active (arbitration began), corresponding to 2200 ns after $\mathbf{t}$.

The CPU indicates a desire to arbitrate by setting the ARBITRATE bit (R2 bit 0 .) When ARBITRATE is set, the L5380/L53C80 will monitor the state of $\overline{\mathrm{BSY}}$ and $\overline{\mathrm{SEL}}$ to detect a bus free condition. The actual implementation uses an internal delay line to provide a time reference for detection of a bus free condition. This delay is nominally 800 ns during which $\overline{\mathrm{BSY}}$ and $\overline{\text { SEL }}$ must be inactive. This time represents the center of the window between the Bus Settle Delay ( 400 ns ) and the Bus Free Delay $(400+800=$ $1200 \mathrm{~ns})$. When Bus Free is detected, the L5380/L53C80 waits for an additional time of nominally 900 ns ( 1700 ns nominal since $\mathbf{t} 0$ ) and asserts $\overline{\mathrm{BSY}}$ and the contents of the Output Data Register. This time represents the center of the $1200 \mathrm{~ns}-2200 \mathrm{~ns}$ window between the earliest and latest legal arbitration attempt. Since the actual delays are process and temperature dependent, they will vary in practice, but will always remain well within the specified limits.
Once arbitration has begun ( $\overline{\mathrm{BSY}}$ and the Output Data Register asserted, the ARBITRATION IN PROGRESS bit (R1 bit 6) will be set, allowing the CPU to detect the fact that arbitration has begun. The CPU should then wait one arbitration delay ( $2.2 \mu \mathrm{~s}$ ) before reading the bus to determine whether
arbitration has been won or lost. The LOST ARBITRATION bit (R2 bit 7) will be active if the L5380/L53C80 has detected $\overline{\text { SEL }}$ active on the SCSI bus, indicating that another SCSI device has declared itself the winner of the arbitration. $\overline{\text { SEL }}$ active also disables the SCSI output drivers, allowing the winning arbitrator to proceed with its transfer.

## BUG FIXES/ENHANCMENTS

The NCR5380 and the Am5380 have some architectural bugs, both published and unpublished. The Logic Devices L5380/L53C80 was designed to eliminate these bugs while maintaining pin and architectural compatibility. A list of these errors along with solutions implemented in the L5380/ L53C80 is itemized below.

1. When executing blockmode DMA send operations, the READY signal is intended to insert memory wait states as a mechanism to throttle data transfer, with the DMA controller in a free-running loop. The NCR/Am5380 erroneously allows the contents of the Output Data Register to be overwritten by subsequent bytes prior to acknowledgment of the current byte by the SCSI receiver. This causes loss of data when operating in blockmode if the sender's DMA cycle is faster than the receiver's.
2. Assertion of $\overline{\mathrm{EOP}}$ during blockmode DMA transfers fails to cause assertion of READY in the NCR/Am5380. This may prevent the CPU from becoming bus master and can result in lockup of the CPU bus in a not-ready state. In block DMA send
mode when $\overline{\text { EOP }}$ is received, the L5380/L53C80 reasserts READY immediately after transmitting the final byte. For receive mode, READY is asserted immediately.
3. When a valid EOP is detected, the NCR/Am 5380 prevents assertion of additional DRQ's, but continues to respond to SCSI handshakes. This means that additional data transmitted without phase change may be lost. The L5380/L53C80, like the NCR/ Am5380 remains in DMAMODE after an EOP. However, the internal state machine returns to an idle condition and does not respond to additional SCSI handshake attenpts until another data transfer is explicitly initiated.
4. When operating as an initiator in DMAMODE, the NCR/Am5380 leaves $\overline{\mathrm{ACK}}$ asserted after receipt of a valid EOP, requiring the CPU to deassert it. When a valid EOP is detected, the L5380/L53C80 deasserts $\overline{\mathrm{ACK}}$ properly.
5. If the NCR/Am5380 is not terminated on the SCSI side, the floating RST pin will cause spurious interrupts. The L5380/L53C80 contains internal high value pullups to set unterminated SCSI pins to the inactive state.
6. During DMA send operations, when a valid EOP signal is received by the NCR/Am5380, no convenient indication exists to indicate that the last byte of data (loaded simultaneously with EOP) has in fact been successfully transmitted. The L5380/ L53C80 provides LAST BYTE status bit mapped to bit 7 of the Target Command Register. This bit will be
set after a valid $\overline{\mathrm{EOP}}$ has occurred, and the final byte has been transmitted successfully.
7. During the reselection phase, the NCR/AM5380 may reset the reselection interrupt if the contents of the Target Command Register do not match the current SCSI bus phase. The L5380/L53C80 does not spuriously reset this interrupt.
8. In the NCR/Am5380, the phase mismatch interrupt is captured in an edge triggered fashion on the active edge of REQ. During reselection, this interrupt might not be generated even though a phase change has occurred. The reason for this is as follows:

- The initiator DMAMODE bit must be set in order to receive a phasematch interrupt.
- However, the DMAMODE bit cannot be set unless $\overline{\mathrm{BSY}}$ is active.
- $\overline{\mathrm{BSY}}$ will be driven active by the target only after the relesection has occurred.
- Once $\overline{B S Y}$ has been asserted by the target, it may then assert $\overline{R E Q}$ before the initiator has set the DMAMODE bit, and the initiator will then fail to generate an interrupt.
The L5380/L53C80 interrupt latch will be set if a phase mismatch condition exists when the later of $\overline{\mathrm{REQ}}$ or DMAMODE become active. In this way, the mismatch will always be detected, even if the target asserts request before the initiator sets DMAMODE.

DMA Interface with 8237 A.


## SWITCHING CHARACTERISTICS

Arbithation TMING (Unis measured in ns. except where noted)

| Symbol | Parameter | Commercial |  | Military |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |
| T1 |  | $0.4 \mu \mathrm{~s}$ | $1.1 \mu \mathrm{~s}$ | $0.4 \mu \mathrm{~s}$ | $1.1 \mu \mathrm{~s}$ |
| T2 | SCSI Bus Clear (High Z) from $\overline{\text { BSY }}$ False |  | $1.1 \mu \mathrm{~s}$ |  | $1.1 \mu \mathrm{~s}$ |
| T3 | Arbitrate ( $\overline{B S Y}$ and SCSI ID Asserted) from BSY False (Bus Free Detected) | $1.2 \mu \mathrm{~s}$ | $2.2 \mu \mathrm{~s}$ | $0.8 \mu \mathrm{~s}$ | $2.4 \mu \mathrm{~s}$ |
| T4 | SCSI Bus Clear (High Z) from SEL True (Lost Arbitration) |  | 60 |  | 60 |

## Ambitratione Wayerobms



DEVICES INCORPORATED

## SWITCHING CHARACTERISTICS

| A. CPU Write Crcle Timing (Units measuredin ns) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Commercial |  |  |  | Military |  |
|  |  | 2 Mbytes/sec |  | 4/Mbytes/sec |  | 2 Mbytes/sec |  |
|  |  | Min | Max | Min | Max | Min | Max |
| T1 | Address Setup to Write Enable | 10 |  | 5 |  | 10 |  |
| T2 | Address Hold from End of Write Enable | 0 |  | 0 |  | 0 |  |
| T3 | Width of Write Enable | 40 |  | 20 |  | 40 |  |
| T4 | Data Setup to End of Write Enable | 20 |  | 5 |  | 20 |  |
| T5 | Data Hold from End of Write Enable | 10 |  | 5 |  | 10 |  |

## A. CPU White Cycle Waverorms



## B. CPU REaD Cycle Timina (Units measured in ns)

| Symbol | Parameter | Commercial |  |  |  | Military |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 2 Mbytes/sec |  | $4 / \mathrm{Mbytes} / \mathrm{sec}$ |  | 2 Mbytes/sec |  |
|  |  | Min | Max | Min | Max | Min | Max |
| T1 | Address Setup to Read Enable | 10 |  | 5 |  | 10 |  |
| T2 | Address Hold from End of Read Enable | 0 |  | 0 |  | 0 |  |
| T3 | Data Access Time from Read Enable |  | 50 |  | 20 |  | 50 |

## B. CPU Read Cycle Waverorms



| Symbol | Parameter | Commercial |  |  |  | Military |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $2 \mathrm{Mbytes} / \mathrm{sec}$ |  | $4 / \mathrm{Mbytes} / \mathrm{sec}$ |  |  |  |
|  |  | Min | Max | Min | Max | Min | Max |
| The following apply for all DMA Modes |  |  |  |  |  |  |  |
| T1 | DRQ False from Write Enable (concurrence of $\overline{\overline{O W}}$ and $\overline{\text { DACK }}$ ) |  | 60 |  | 30 |  | 60 |
| T2 | Width of Write Enable (concurrence of $\overline{\mathrm{IOW}}$ and $\overline{\mathrm{DACK}}$ ) | 60 |  | 20 |  | 60 |  |
| T4 | Data Setup to End of Write Enable | 20 |  | 5 |  | 20 |  |
| T5 | Data Hold from End of Write Enable | 15 |  | 5 |  | 15 |  |
| T6 | Concurrent Width of EOP, $\overline{\mathrm{IOW}}$, and $\overline{\text { DACK }}$ | 50 |  | 20 |  | 50 |  |
| T9 | $\overline{\mathrm{REQ}}$ False to $\overline{\mathrm{ACK}}$ False |  | 90 |  | 45 |  | 90 |
| T13 | End of Write Enable to Valid SCSI Data |  | 65 |  | 45 |  | 65 |
| T14 | SCSI Data Setup Time to $\overline{\text { ACK }}$ True | 60 |  | 65 |  | 60 |  |
| The following apply for Normal DMA Mode only |  |  |  |  |  |  |  |
| T7 | REQ False to DRQ True |  | 60 |  | 30 |  | 60 |
| T8 | $\overline{\text { DACK False to } \overline{\text { ACK }} \text { True ( } \overline{\mathrm{REQ}} \text { True) }}$ |  | 140 |  | 140 |  | 140 |
| T10 | $\overline{\mathrm{REQ}}$ True to $\overline{\mathrm{ACK}}$ True ( $\overline{\mathrm{DACK}}$ False) |  | 70 |  | 35 |  | 70 |
| The following apply for BLOCKMODE DMA only |  |  |  |  |  |  |  |
| T3 | IOW Recovery Time | 40 |  | 20 |  | 40 |  |
| T8 | $\overline{\text { IOW False to } \overline{\text { ACK }} \text { True (REQ True) }}$ |  | 140 |  | 140 |  | 140 |
| T10 | $\overline{\mathrm{REQ}}$ True to ĀCK True (İOW False) |  | 70 |  | 35 |  | 70 |
| T11 | REQ False to READY True |  | 60 |  | 30 |  | 60 |
| T12 |  |  | 70 |  | 35 |  | 70 |


D. DMA Read Intiator Receive Timina (Unis moasured in ns)

| Symbol | Parameter | Commercial |  |  |  | Military |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 2 Mbytes/sec |  | 4/Mbytes/sec |  | 2 Mbytes/sec |  |
|  |  | Min | Max | Min | Max | Min | Max |
| The following apply for all DMA Modes |  |  |  |  |  |  |  |
| T1 | DRQ False from Concurrence of $\overline{\mathrm{IOR}}$ and D/ $\overline{\text { ACK }}$ |  | 60 |  | 30 |  | 60 |
| T3 | Data Access Time from Concurrence of $\overline{\mathrm{IOR}}$ and $\overline{\mathrm{DACK}}$ |  | 60 |  | 20 |  | 60 |
| T4 |  | 50 |  | 20 |  | 50 |  |
| T7 | $\overline{\text { REQ }}$ True to ACK True |  | 70 |  | 35 |  | 70 |
| T12 | SCSI Data Setup Time to $\overline{\mathrm{REQ}}$ True | 20 |  | 5 |  | 20 |  |
| T13 | SCSI Data Hold Time from REQ True | 15 |  | 5 |  | 15 |  |


| T5 | $\overline{\text { REQ True to DRQ True }}$ | 60 | 30 | 60 |
| :---: | :---: | :---: | :---: | :---: |
| T6 | $\overline{\text { DACK }}$ False to $\overline{\text { ACK }}$ False (REQ False) | 90 | 45 | 90 |
| T8 | $\overline{\mathrm{REQ}}$ False to $\overline{\text { ACK }}$ False ( $\overline{\mathrm{DACK}}$ False) | 80 | 45 | 80 |

The following apply for BLOCKMODE DMA only

| T2 | $\overline{\text { OR Recovery Time }}$ | 40 |  | 20 |  | 40 |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| T6 | $\overline{\overline{O R}}$ False to $\overline{\text { ACK }}$ False ( $\overline{\mathrm{REQ}}$ False) |  | 90 |  | 45 |  | 90 |
| T8 | $\overline{\mathrm{REQ}}$ False to $\overline{\text { ACK }}$ False (IOR False) |  | 80 |  | 45 |  | 80 |
| T9 | $\overline{\text { REQ True to READY True }}$ |  | 60 |  | 30 |  | 60 |
| T10 | READY True to CPU Data Valid |  | 15 |  | 15 |  | 15 |
| T11 | $\overline{\text { IOR False to Ready False }}$ |  | 70 |  | 35 |  | 70 |

D. DMA Read lithator Receive Waverorms


| Symbol | Parameter | Commercial |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 2 Mbytes/sec |  | 4/Mbytes/sec |  | 2 Mbytes/sec |  |
|  |  | Min | Max | Min | Max | Min | Max |
| The following apply for all DMA Modes |  |  |  |  |  |  |  |
| T1 | DRQ False from Write Enable (concurrence of $\overline{\text { OW }}$ and DACK) |  | 60 |  | 30 |  | 60 |
| T2 | Width of Write Enable (concurrence of $\overline{\mathrm{IOW}}$ and $\overline{\mathrm{DACK}}$ ) | 60 |  | 20 |  | 60 |  |
| T4 | Data Setup to End of Write Enable | 20 |  | 5 |  | 20 |  |
| T5 | Data Hold from End of Write Enable | 15 |  | 5 |  | 15 |  |
| T6 | Concurrent Width of $\overline{\text { EOP, }} \overline{\overline{I O W}}$, and $\overline{\text { DACK }}$ | 50 |  | 20 |  | 50 |  |
| T9 | $\overline{\text { ACK }}$ True to $\overline{\text { REQ False }}$ |  | 90 |  | 45 |  | 90 |
| T13 | End of Write Enable to Valid SCSI Data |  | 60 |  | 45 |  | 60 |
| T14 | SCSI Data Setup Time to $\overline{\text { REQ }}$ True | 60 |  | 65 |  | 60 |  |
| The following apply for Normal DMA Mode only |  |  |  |  |  |  |  |
| T7 | $\overline{\text { ACK True to DRQ True }}$ |  | 60 |  | 30 |  | 60 |
| T8 |  |  | 130 |  | 130 |  | 140 |
| T10 | $\overline{\text { ACK }}$ False to $\overline{\mathrm{REQ}}$ True ( $\overline{\text { DACK }}$ False) |  | 70 |  | 35 |  | 70 |
| The following apply for BLOCKMODE DMA only |  |  |  |  |  |  |  |
| T3 | IOW Recovery Time | 40 |  | 20 |  | 40 |  |
| T8 | $\overline{\text { IOW }}$ False to $\overline{\text { REQ }}$ True ( $\overline{\text { ACK False) }}$ |  | 130 |  | 130 |  | 140 |
| T10 | $\overline{\text { ACK False to } \overline{\mathrm{REQ}} \text { True ( } \overline{\mathrm{OWW}} \text { False) }}$ |  | 70 |  | 35 |  | 70 |
| T11 | $\overline{\text { ACK }}$ True to READY True |  | 60 |  | 30 |  | 60 |
| T12 | IOW False to Ready False |  | 70 |  | 35 |  | 70 |

## E. DMA Write target Send Waverorms



| F. DMA Read Target Receive Timing (Unis measuredin ns) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Commercial |  |  |  | Military |  |
|  |  | 2 Mbytes/sec |  | 4/Mbytes/sec |  | $2 \mathrm{Mbytes} / \mathrm{sec}$ |  |
|  |  | Min | Max | Min | Max | Min | Max |
| The following apply for all DMA Modes |  |  |  |  |  |  |  |
| T1 | DRQ False from Concurrence of $\overline{\text { IOR }}$ and $\overline{\text { DACK }}$ |  | 60 |  | 30 |  | 60 |
| T3 | Data Access Time from Concurrence of $\overline{\text { IOR }}$ and DACK |  | 60 |  | 20 |  | 60 |
| T4 | Concurrent Width of EOP, $\overline{\overline{O R}}$, and $\overline{\mathrm{DACK}}$ | 50 |  | 20 |  | 50 |  |
| T7 | $\overline{\text { ACK }}$ True to REQ False |  | 70 |  | 35 |  | 70 |
| T12 | SCSI Data Setup Time to ACK True | 20 |  | 5 |  | 20 |  |
| T13 | SCSI Data Hold Time from $\overline{\text { ACK }}$ True | 15 |  | 5 |  | 15 |  |
| The following apply for Normal DMA Mode only |  |  |  |  |  |  |  |
| T5 | $\overline{\text { ACK }}$ True to DRQ True |  | 60 |  | 30 |  | 60 |
| T6 | $\overline{\text { DACK False to REQ True (ACK False) }}$ |  | 90 |  | 45 |  | 90 |
| T8 | $\overline{\text { ACK False to REQ True (DACK False) }}$ |  | 80 |  | 45 |  | 80 |
| The following apply for BLOCKMODE DMA only |  |  |  |  |  |  |  |
| T2 | $\overline{\text { IOR }}$ Recovery Time | 40 |  | 20 |  | 40 |  |
| T6 | $\overline{\text { IOR False to } \overline{\mathrm{REQ}} \text { True ( } \overline{\mathrm{ACK}} \text { False) }}$ |  | 90 |  | 45 |  | 90 |
| T8 | $\overline{\mathrm{ACK}}$ False to $\overline{\mathrm{REQ}}$ True ( $\overline{\mathrm{OPR}}$ False) |  | 80 |  | 45 |  | 80 |
| T9 | $\overline{A C K}$ True to READY True |  | 60 |  | 30 |  | 60 |
| T10 | READY True to CPU Data Valid |  | 15 |  | 15 |  | 15 |
| T11 | $\overline{\text { IOR False to Ready False }}$ |  | 70 |  | 35 |  | 70 |

## F. Dma Read target Recelve Waverorms



## MAximum Ratinas Above which useful lie may be mpaired (Notes 1, 2, 3, 8)

Storage temperature ..... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Vcc supply voltage with respect to ground ..... -0.5 V to +7.0 V
Output voltage ..... 0.0 to Vcc
Input voltage 0.0 to 5.5 V
IoL Low Level Output Current (SCSI Bus) ..... 48 mA
IoL Low Level Output Current (other pins) ..... 8 mA
ІОН High Level Output Current (other pins) ..... $-4 \mathrm{~mA}$

## Operating Condifons To meet specifed electrical and swithing characteristics

| Mode | Temperature Range (Ambient) | Supply Voltage |
| :--- | :---: | :---: |
| Active Operation, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $4.75 \mathrm{~V} \leq \mathrm{V} c \mathrm{C} \leq 5.25 \mathrm{~V}$ |
| Active Operation, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $4.50 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.50 \mathrm{~V}$ |

## EUECTMICA, ChARACTERISTICS OVEI Operating COMditions

| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ViL | Low Level Input Voltage |  | 0.0 |  | 0.8 | V |
| VH | High Level Input Voltage |  | 2.0 |  | Vcc | V |
| VoL | Low Level Output Voltage (SCSI bus) | $\mathrm{VCC}=\mathrm{Min}, \mathrm{loL}=48 \mathrm{~mA}$ |  |  | 0.5 | V |
| Vol | Low Level Output Voltage (other pins) | $\mathrm{VCC}=\mathrm{Min}, \mathrm{IOL}=8 \mathrm{~mA}$ |  |  | 0.5 | V |
| VOH | High Level Output Voltage (other pins) | $\mathrm{VCC}=\mathrm{Min}, \mathrm{IOH}=-4 \mathrm{~mA}$ | 3.5 |  |  | V |
| IIN | Input Current* | $\mathrm{VcC}=$ Max, VIN $=0-\mathrm{Vcc}$ (SCSI bus) |  |  | 65 | $\mu \mathrm{A}$ |
| lin | Input Current* | $\mathrm{Vcc}=$ Max, VIN $=0-\mathrm{Vcc}$ (other pins) |  |  | 20 | $\mu \mathrm{A}$ |
| Icc | Supply Current | $\mathbf{V c c}=\operatorname{Max}, V_{I H}=2.4,$ <br> VIL $=0.4,4 \mathrm{MHz}$ cycle, <br> No Load, No Termination |  | 10 | 20 | mA |
| Icc | Supply Current Quiescent | As above, inputs stable |  |  | 1.0 | mA |

[^1]


夆金金童

## Ordering Information

Memory Products
FIFO Memory Products
Memory Modules
Logic Products
Peripheral Products

## Quality and Reliability

## Technology and Design Features

Packaging

Application Notes
Technical Articles
Sales Offices

## Contents

Overview ..... 7-3
Samples ..... 7-4
Reliability Manual ..... 7-5
Introduction ..... 7-6
Reliability Methods
Definition of Reliability ..... 7-6
Reliability Indicators ..... 7-6
Acceleration Factors ..... 7-6
FIT Calculation ..... 7-6
Failure Mechanisms ..... 7-6
Logic Devices Reliability Program
Objective ..... 7-7
Reliability Program Components ..... 7-7
Qualification Categories ..... 7-7
Qualification Test Flows ..... 7-8
Military Test Groups ..... 7-8
Environmental Test Descriptions ..... 7-9
3.0 Reliability Monitor Program
3.1 Objective ..... 7-9
3.2 Monitor Tests ..... 7-9
Assembly Flows ..... 7-11
Commercial Plastic ..... 7-12
Commercial Hermetic. ..... 7-14
High Reliability ..... 7-16
MIL-STD-883 ..... 7-18
MIL-STD-883 Test Flows ..... 7-23

# Overview - Commitment to Quality 

## Management Commitment Statement

A successful quality program requires that every employee act as a member of the quality organization. This applies particularly to the management team who establish acceptable behavior by their actions. Bill Volz, President/CEO of Logic Devices Incorporated encourages active participation of all departments in a quality oriented operation.
At Logic Devices, the quality department strives to maintain a proactive relationship with Manufacturing, Design, Marketing, and Sales emphasizing training and procedural controls. Training and good communication allow employees to understand which practices lead to good quality and reliability and make them willing participants in the quality program. This attitude has allowed Logic Devices to continually improve the quality of its product line.

## Organization

The Quality/Reliability Department reports directly to the President/CEO. The quality operation is divided into two functions:

1. Quality Administration
2. Reliability Engineering

Quality Administration performs all inspections/Q.A. monitors in
assembly/test operations including incoming inspection of all direct materials. Q.A. Administration also includes the document control function.
The Reliability Engineering function is responsible for assuring that all products manufactured by Logic Devices meet our rigid standards for reliability. Activities that support this function include qualifications of new products, reliability monitor testing, failure analysis, and corrective action.

## Documentation

All manufacturing and Q.A. procedures are controlled in the document control area and are available in controlled binders located in the appropriate manufacturing areas. In addition, the program plans for the quality and reliability functions are described in individual manuals:
Quality Manual. The quality function is described in the quality program plan as outlined in the Quality Manual. The program plan has been designed to the requirements of Appendix A of Mil-M-38510.
Reliability Manual. The reliability of Logic Devices' products is among the best in the industry and will continue to be. The Reliability Manual has been created to insure that we maintain high visibility of reliability data. This
manual also describes the reliability function and goals at Logic Devices.
Mil-Std-883C. All products to be sold as 883 C compliant are manufactured to this specification. As new revisions are released, they are evaluated and changes implemented as required.
Mil-M-38510. This document is referenced continuously by Mil-Std883C and specifically defines program requirements for compliance to 883 C programs.

## Available Processing Flows

Logic Devices offers many processing flows to provide the best combination of reliability assurance and cost.
Available flows are:

1. Commercial Plastic Flow.
2. Commercial Plastic Flow with 48 hr burn-in.
3. Commercial Hermetic Flow $0^{\circ}$ to $+70^{\circ} \mathrm{C}$.
4. Commercial Hermetic Flow -$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
5. Hi Rel Hermetic Flow - $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ with 48 hr burn-in.
6. Hi Rel Extended Flow Per Logic Devices Flow.
7. Hi Rel 883C. Flow - Per Mil-Std883C, Methods 5004 and 5005.

## Samples

Logic Devices on occasion provides samples of its products to customers for the purpose of assessing their suitability for the end application. Samples fall into two categories, depending on the maturity of the device in question. For devices already in production, the devices provided as samples will be pulled from inventory, and will have undergone the assembly flows and qualifications detailed elsewhere in this section.

In the case of new products however, it is often desirable to provide samples to a customer before a complete assessment of the performance and reliability of the new product has been made. Logic Devices' procedure is to label such devices with the words "ENGINEERING SAMPLE" or a contraction thereof. It is important for the customer who accepts engineering samples for evaluation to understand the limitations of the screening which these devices undergo.

In general, devices marked with "Engineering Sample" will not have undergone a reliability assessment. In addition, the characterization of the device, and therefore the electrical specifications to which it will ultimately be guaranteed, may still be evolving. The testing of engineering samples is at the sole discretion of Logic Devices product engineering, but generally will include elevated temperature ACtesting with a limited class of patterns. A data sheet prominently marked "PRELIMINARY" will be provided with the samples as a means for the customer to understand the electrical limits to which the samples have been tested. However, the data sheet and test

## Reliability Manual

## Introduction

Logic Devices Incorporated is committed to a reliability program plan that insures the highest reliability possible on it's CMOS technology. At Logic we realize that reliability is the product of designs carefully matched to well characterized and controlled processes with all manufacturing materials tightly controlled. Logic is committed to long term relationships with our customers and believe that reliability is one of their highest priorities.

This manual contains the reliability program plan for Logic Devices and data that is gathered through new product qualifications and ongoing reliability monitors. Device qualifications reference MIL-STD-883C, Method 5005, and JEDEC-STD-22B. These standards establish the criteria for qualifying product in military and commercial applications. This publication is updated quarterly.

## Reliability Methods

## Definition of Reliability

Reliability of an integrated circuit is the probability that it will perform it's defined functions in the operating environment for a reasonable period of time. This definition becomes more useful when broken into its component parts:

## Defined Functions

Typically established by the manufacturer's data sheet or customer specification.

## Operating Environment

Consisting of temperature, humidity, voltage, pressure, etc.

## Reasonable Period of Time

Devices are expected to provide long term operation without failure. Evaluation of time to failure is an indication of reliability.

## Probability

Statistical evaluation of time to failure data allow prediction of a device's long term reliability to a certain confidence level.

## Reliability Indicators

Semiconductor reliability is typically expressed in terms of failure rate. Common methods of expressing failure rates in this industry are:

1. Mean Time to Failure (MTTF).
2. Mean Time Between Failures (MTBF).
3. Percent failures $/ 1000$ hours.
4. FIT rate - Failures in $10^{9}$ hours.

Failure rate is the ratio of device failures to the total number of device hours. The reciprocal of failure rate is MTBF. The probability that a device will operate beyond the MTBF is expressed as:
$R=\mathrm{e}^{-\mathrm{t} / \mathrm{M}}$ or $1 / \mathrm{e}^{\mathrm{t} / \mathrm{M}}$;
where

$$
\begin{aligned}
& \mathrm{R}=\text { reliability, } \\
& \mathrm{t}=\text { operating time }, \\
& \mathrm{M}=\mathrm{MTBF} .
\end{aligned}
$$

## Acceleration Factors

Under normal operating conditions an integrated circuit may operate well beyond our lifetime without failure, making data collection impractical. Placing devices in environments of increased temperature along with other stress conditions is known to accelerate failure mechanisms allowing for collection of data that will approximate the longer term failure time. Extended temperature exposure accelerates the physiochemical reactions associated with device failure. A mathematical expression known as the Arrhenius Equation makes it possible to calculate a reaction rate and therefore an acceleration factor.
R (reaction rate) $=\mathrm{R}_{0} \exp (\mathrm{Ea} / \mathrm{KT})$, (2) where

$$
\begin{aligned}
\mathrm{R}_{0}= & \text { a constant }, \\
\mathrm{Ea}= & \text { the activation energy }, \\
\mathrm{K}= & \text { Boltzmans Constant, } \\
\mathrm{T}= & \text { temperature in degrees } \\
& \text { Kelvin }\left({ }^{\circ} \mathrm{C}+273^{\circ} \mathrm{C}\right) .
\end{aligned}
$$

Assuming a linear reaction in time, the product of reaction rate and fail time at one temperature will equal the product of reaction rate and fail time at a second temperature:
$\mathrm{R}_{1} \mathrm{t}_{1}$ for $\mathrm{T}_{1}=\mathrm{R}_{2} \mathrm{t}_{2}$ for $\mathrm{T}_{2}$
This allows the calculation of an acceleration factor:
$\mathrm{AF}=\mathrm{t}_{2} / \mathrm{t}_{1}=\mathrm{e}^{\mathrm{Ea} / \mathrm{K})(1 / \mathrm{t} 2-1 / \mathrm{t} 1)}$
By knowing the time to failure for the accelerated temperature it is now possible to calculate the time to failure under normal operating conditions.

## FIT Calculation

Once the Acceleration Factor is known it is relatively simple to calculate the FIT rate (failures in ten-to-the-ninth hours).
The total device hours at normal conditions equal total accelerated hours times the acceleration factor. The failure rate is then calculated from the Chi Squared distribution where the degrees of freedom is $2(c+1)$ and $c$ equals total failures. Dividing the Chi Squared value by the total device hours at normal conditions gives the FIT rate at a given confidence level.

## Failure Mechanisms

Semiconductor Failure Patterns:
Characterization of semiconductors show that failure rates change during a device's lifetime. During early life, failure rates are higher and failures are classified as infant mortalities. After approximately 100 hours of
operation the failure rate remains fairly constant until the device enters the wearout phase of its operating life. Wearout is rarely observed. Infant mortality is attributed to manufacturing defects. Random defects account for failures during normal life.

## Common Failure Mechanisms:

Table 1-1 shows typical fail modes for CMOS semiconductors and associated activation energies. Also listed are typical methods of detection and prevention.

## Logic Devices Reliability Program

## Objective

The objective of Logic Device's Reliability program is to insure the highest possible reliability of all our products. This is accomplished through strict control of all direct materials used in manufacturing and comprehensive characterization and qualification of all Logic Devices products. All changes to designs, processes or materials are evaluated and approved prior to release to the manufacturing area and hence to the customer. Establishing requirements and performing qualification testing are the responsibility of the reliability department. Existing products are monitored by the reliability department to insure detection of any reliability problem at the earliest point possible.

## Reliability Program Components Qualification Policy:

All new products, packages, and processes receive an initial qualification according to internal specification QAP-1035. All changes in design, mask layers, process, and package are evaluated for qualification requirements and requalified according to the requirements found in MIL-M-38510 paragraph 3.4.2. Changes classified as major are requalified according this document and notification is sent to existing customers prior to final

Table 1-1. Common failure modes and association energies along with detection tests and preventative actions.

| Fail Mode | Activation Energy | Detection | Prevention |
| :---: | :---: | :---: | :---: |
| Oxide defects | 0.3 eV | High voltage operation | Ultra clean process |
| Contamination | 1.0 eV | High temperature bias | Ultra clean process |
| Silicon defects | 0.5 eV | High voltage stress | Quality Control/ Clean process |
| Metal electromigration | 0.5 eV | High temperature operating life | Optimum design rules and process control |
| Mask/Assembly defects | 0.5 eV | High temperature life | Quality Control/ Inspection |
| Microcracks | NA | Temperature cycling | Process control |
| Soft error | NA | Low voltage operation and accelerated alpha source | Process control, Optimum design, and Material quality |

production approval.

## Reliability Monitor Program:

Production products are monitored on a regular basis as specified in Section 3. Failure Analysis/Corrective Action: Any failure in qualification or monitor testing receives a failure analysis by the reliability department. Evaluation of the fail mode will determine the appropriate corrective action.
Records of all failure analyses and corrective actions will be kept on record for a minimum of 5 years. Data Preparation/Reporting: Preliminary qualification data, customer qualification data (883C), and monitor data is prepared by the reliability department. This data is continuously being generated and is added to the reliability manual on a quarterly basis.

## Qualification Program

Criteria for performing a qualification is divided into three major areas:

1. Process Qualifications,
2. Product Qualifications,
3. Package/Assembly Qualifications.

## Qualification Procedure:

New products requiring qualification will typically follow the flow shown in Fig. 2-1. The Quality Assurance department is responsible for performing all qualifications.
Preliminary Qualification - An internal procedure designed to give timely reliability information on new products or processes. Preliminary qualification consists of Operating Life, Temperature Humidity Bias, Temperature Cycling, ESD, and Latchup testing. This testing is intended to provide early data on reliability for new products.
Military Qualification - All products intended to be marked as 883 C compliant will be qualified according to the Military Qualification Flow. This flow is derived from Mil-Std883C, method 5005.
Commercial Qualification - Commercial qualifications are done on products offered in non-hermetic packages. The qualification is based on JEDEC STD-22B. Differences between this qualification and the military qualification are primarily associated with

Figure 2-1. New product qualification flow.

environmental package tests designed for plastic packages.
Qualification Data - Qualification data is prepared by the Quality/Reliability Department and is added to this report on a quarterly basis.
Qualification Requirements:
Table 2-1 indicates minimum qualification requirements of all Logic products. The extent of the qualification is based on the category of change ranging from a new product or process, to minor changes to existing products, processes, or packages.

## Package/Assembly Qualification:

The following criteria will invoke a package/assembly qualification.

1. New package
2. Package material of process change
3. New assembly plant

## Qualification Test Flows

Military Qualification Flow:
Products offered as compliant to MIL-STD-883C are qualified per Method 5005 as a minimum requirement. At the discretion of the reliability department, more stringent testing may be completed for evaluation purposes.
Commercial/Industrial Qualification Flow:
Qualifications for commercial/ Industrial products are done on devices in non-hermetic packages. This data is supplemented by the data
generated from military qualifications. Test methods used for testing nonhermetic packages are found in JEDEC-STD-22B. Differences in military and commercial/industrial qualifications are related to package related tests although some conditions on other tests may vary slightly. Refer to JEDEC-STD-22B and test methods in MIL-STD-883C.

Military Test Groups, MIL-STD883C

Group A:
The purpose of Group A testing is verification that all electrical param-
eters meet the specification limits over the specified temperature range. Typically the sample size is 116 , accepting on no failures. This test is performed on each military lot.
Group B :
As shown in the Military Test Flows, tests done in this subgroup are designed to insure the integrity of the assembly process. This group is also required for each military lot.

## Group C :

Better known as life test, devices are subjected to a minimum $125^{\circ} \mathrm{C}$ temperature for 1000 hours. Accelerated life testing may be performed at the manufacturers discretion as long as the chip temperature does not exceed it's absolute maximum rating. The minimum requirement for performing this test on a device family is within 4 quarters of the device date code.
Group D :
As shown in the Military Test Flows, these tests are designed to accelerate stresses on the device package. Devices are subjected to variations of temperature, humidity, mechanical pressure and corrosive environments.

Table 2-1. Minimum qualification requirements for all Logic Device' products.

## Process

1. New Fab Process
2. New Fab Location
3. Process Modification
4. New Fab Equipment

Product

1. New product in qualified Fab.
2. Mask (Layer) Change
3. Design Change

Package/Assembly

1. New Package - Non-hermetic
2. New Package - Hermetic

## Qualification Requirement

Full Military/Commercial Qual
Full Military/Commercial Qual
Per 38510 para. 3.4.2
Per Logic Q.A. determination

Full Military/Commercial Qual
Group A, C, Temp. Cycling
Full Military/Commercial Qual

Temp. Cycle, Thermal Shock, THB, Autoclave, Phys. Dim., Lead Integ., X-ray
Temp. Cycle, Thermal Shock, Phys. Dim., Lead Integ., Lid Torque, X-ray

The minimum requirement for Group D qualification is within 52 weeks of the device date code.

## Environmental Test Descriptions

Temperature Cycling. Devices are subjected to alternating ambient temperatures of $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$. Cycle time is 30 minutes.
Thermal Shock. Devices are subjected to rapid temperatures controlled by liquid environments for a specified number of cycles.
Biased Humidity Life. This test is performed on non-hermetic packages only. Devices are subjected to $85 \%$ humidity and $85^{\circ} \mathrm{C}$ temperatures for 1000 hours minimum while under bias.

Autoclave (Pressure Cooker). As the name indicates, devices are subjected to pressure and elevated temperature in $100 \%$ humidity with no bias. This test is designed for non-hermetic packages only.
Salt Atmosphere. Devices are placed in a corrosive environment for a minimum of 24 hours and evaluated for corrosion.
Resistance to Solvents. Device marking are exposed to solvents and must remain legible.
Mechanical Shock. Devices are subjected to 5 shock pulses of 1500 G's for $0.5 \mu \mathrm{~S}$ each pulse and then evaluated for visual and electrical damage.
Moisture Resistance. Devices are subjected to temperature cycling in $90-100 \%$ humidity to simulate a corrosive environment.

## Reliability Monitor Program

## Objective

Logic Devices reliability monitor program is designed to minimize any potential impact of a reliability problem on our customers by continuous evaluation of key products within each generic process family and package technology. This program is also intended to gather ongoing data for evaluation of reliability improvements. Additional tests may be added for evaluation purposes at the discretion of the reliability department. Rejected devices receive failure analysis leading to appropriate corrective action. Each process/package family is tested a minimum frequency of 6 months and each process family quarterly.

## Monitor tests

See Table 3-2 for monitor test conditions.

Table 3-1. Monitor Test conditions.

| Test Name | Conditions | Sample Size |
| :--- | :--- | :---: |
| Early Failure Rate | 80 hours, $125^{\circ} \mathrm{C}$ | 77 |
| Latent Failure Rate | 2000 hours, $125^{\circ} \mathrm{C}$ | 77 |
| Pressure Cooker | 96 hours, A102* | 100 |
| Biased Humidity Life | 100 hours, A101* | 77 |
| Temperature Cycle | 15 Cycles, Note 1 | 77 |

*JEDEC STD-22B Test Methods. Done on plastic packages only.
Note 1: Plastic packages tested to A104, condition B. Hermetic packages tested to Method 1010, condition C of MIL-STD-883C.

## Assembly Flows

## KEY:

## © MANUFACTURING

$\nabla \quad$ QUALITY ASSURANCE LOT INSPECTION
(O) QUALITY ASSURANCE PERIODIC PROCESS MONITOR

The following diagrams represent nominal process flows as of the date of issue. Specific details are available in Logic Devices Manufacturing Instructions.


(Continued from
previous page)


（Continued
from
previous page）

(Continued from previous page)

| QA 3RD OPTICAL - QAP 1022 |
| :---: |
| SEAL - IOP 1004 |
| MARK - IOP 1011 |
| TRIM - IOP 1008 (IF APPLICABLE) |
| TEST + $70^{\circ} \mathrm{C}$ - IOP 1015 |
| BURN-IN 48 HOURS - IOP 1013 |
| TEST $+70^{\circ} \mathrm{C}-$ IOP 1015 |
| QA PDA - 7\% MAX |
| QA TEST + $70^{\circ} \mathrm{C}$ - QAP 1037 |
| EXTERNAL VISUAL - IOP 1005 |
| PACK - IOP 1021 |
| QA FINAL VISUAL - QAP 1029 |
| RELEASE TO INVENTORY |

HERMETIC
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
MIL-STD-883 Class B
Compliant ("B" Suffix) INERMETIC

(Continued
from
previous page)
(Continued from previous page)


FINE AND GROSS LEAK TEST
PER MIL-STD-883, METHOD 1014
FINE LEAK: CONDITION A OR B GROSS LEAK: CONDITION C
$100 \%$ ELECTRICAL TEST T $=+125^{\circ} \mathrm{C}$ PER LOGIC SPECIFICATION
$100 \%$ ELECTRICAL TEST T $=-55^{\circ} \mathrm{C}$ PER LOGIC SPECIFICATION

QA GROUP A, ELECTRICAL TEST $T=+25^{\circ} \mathrm{C}$
PER MIL-STD-883, METHOD 5005 SUBGROUPS 1, 7, 9. LTPD = 2

QA GROUP A, ELECTRICAL TEST T $=\boldsymbol{+ 1 2 5}{ }^{\circ} \mathrm{C}$
PER MIL-STD-883, METHOD 5005
SUBGROUPS 2, 8A, 10. LTPD = 2


DEVICES INCORPORATED


## MIL-STD-883 Test Flows

## 883C Test Flows

The following tables define the testing performed on Logic Devices 883C compliant products. Table 1 defines test subgroups 1 through 11 (per MIL-STD-883 method 5005, Table 1) in terms of the specific electrical parametrictests which make up the subgroup. The specificelectrical limits for the tests within each subgroup are given in the device data sheet. Data sheet specifications bearing a note stating that the parameter is guaranteed but not $100 \%$ tested are excluded from subgroup testing. Table 2 defines which of these subgroups of tests are performed at various stages in the production and qualification processes.

| TABLE 1. |  |  |
| :---: | :---: | :---: |
| SUBGROUP | DEFINITION | COMMENTS |
| $\begin{aligned} & 1 . \\ & 2 . \\ & 3 . \end{aligned}$ | Static tests ${ }^{(1)} 25^{\circ} \mathrm{C}$ <br> Static tests @ max temp <br> Static tests © min temp | Static tests are defined as those given under the heading "Electrical Characteristics" in the device data sheet, with the exception of CIN (Input Capacitance) and Cout (Output Capacitance). |
| $\begin{aligned} & 4 . \\ & 5 . \\ & 6 . \end{aligned}$ | Dynamic tests ${ }^{(3)} 25^{\circ} \mathrm{C}$ <br> Dynamic tests @ max temp <br> Dynamic tests @ min temp | The only dynamic test defined for Logic Devices products are CIN (Input Capacitance) and Cout (Output Capacitance). |
| $\begin{gathered} 7 . \\ 8 \mathrm{~A} . \\ 8 \mathrm{~B} . \end{gathered}$ | Functional tests © $25^{\circ} \mathrm{C}$ <br> Functional tests @ max temp <br> Functional tests © min temp | Functional tests are not explicitly given in the data sheets, but consist of stimulation of the device inputs and monitoring of the device outputs with a pattern judged to give a good probability of detecting any internal functional defect. The specific patterns used for any Logic Devices' product are available on request. |
| $\begin{aligned} & 9 . \\ & 10 . \\ & 11 . \end{aligned}$ | Switching Tests © $25^{\circ} \mathrm{C}$ <br> Switching tests @ max temp <br> Switching tests © min temp | Switching tests are essentially the same patterns used in subgroups $7,8 \mathrm{~A}$, and 8 B , with the exception that the device is required to successfully execute these patterns within the timing constraints given under the heading "Switching Characteristics" in the device data sheet. |


| TABLE 2. |  |  |  |
| :---: | :---: | :---: | :---: |
| TEST REQUIREMENTS | $\begin{aligned} & \text { MIL-STD-883 } \\ & \text { METHOD } \end{aligned}$ | SUBGROUPS TESTED | COMMENTS |
| Final Electrical Test | 5004 | $\begin{gathered} 1,2,3,7,8 \\ 9,10,11 \end{gathered}$ | PDA applies to 1, 7 only |
| GROUP A | 5005 | $\begin{gathered} 1,2,3,4,7,8 \\ 9,10,11 \end{gathered}$ | Subgroup 4 tested only at initial qualification and after major process or design changes |
| GROUP C \& D <br> Endpoint Electrical | 5005 | 1,2,3, 7, 8 |  |

DEVICES INCORPORATED

## Ordering Information

Memory Products
FIFO Memory Products
Memory Modules
Logic Products
Peripheral Products
Quality and Reliability
Technology and Design Features
Packaging
Application Notes
Technical Articles

## Sales Offices

DEVICES INCORPORATED

DEVICES INCORPORATED

## Contents

Latchup and ESD Protection ..... 8-3
Power Dissipation in Logic Devices Products ..... 8-7

DEVICES INCORPORATED

## Technology and Design Features

## Latchup and ESD Protection

Latchup is a destructive phenomenon which was once common in CMOS circuits but has now been largely eliminated by improved circuit design techniques. Latchup takes place because of the existence in CMOS of an inherent $\mathrm{p} / \mathrm{n} / \mathrm{p} / \mathrm{n}$ or $\mathrm{n} / \mathrm{p} / \mathrm{n} / \mathrm{p}$ structure between Vcc and ground. Either of these two can form a pair of transistors connected so as to form a positive feedback loop, with the collector of one transistor driving the base of the other. The result is a lowimpedance path from Vcc to ground, which cannot be interrupted except by the removal of power. This condition can be destructive if the area involved is sufficiently large to dissipate excessive power. One example of the formation of such a structure is shown in Fig. 1. The equivalent circuit is shown in Fig. 2.
As shown in Fig. 1, the n+ regions which form the source and drain of an n-channel MOS transistor, also act as the emitters of a parasitic npn transistor. The p -well forms the base region, and the n -substrate is the collector. The current gain of this transistor is relatively high because it is formed vertically and therefore the base width is quite small. This is especially true of fine-geometry CMOS processes which tend to have very shallow wells to reduce sidewall capacitance. The p+ region in the well is called a well tap, and is present to form a lowresistance connection between the well and ground. The source region cannot serve this function because it
forms a diode between the $\mathrm{n}+$ source and the p-well.

Also shown in Fig. 1 is an additional parasitic pnp transistor. The source and drain regions of the $p$-channel MOS device form the emitters, the n -substrate is the base, and the p-well is the collector. This transistor is a pnp, and generally has a beta much less than 1 since it is formed laterally and the gate region is relatively large. Like the vertical npn, it can have multiple emitters. The $\mathrm{n}+\mathrm{region}$ tied to Vcc in the substrate functions similarly to the well tap discussed above.
Note that the base of the npn and the collector of the pnp are a common region (the p-well), and similarly the base of the pnp and the collector of the npn are common (the $n$-substrate). Thus, the pnpn structure necessary for latchup is formed. Also, due to the the physical distance between the well and substrate taps and the base regions which they attempt to contact, a small resistance exists between the base regions and their respective well taps, denoted Rs (substrate) and RW (well).
Latchup begins when a perturbation causes one of the bipolar transistors to turn on. An example would be excursion of the output pad below ground or above Vcc due to transmission-line ringing. If the pad goes more than 0.7 V below ground, the npn will turn on since its base is at approximately ground potential. The npn's collector current will cause a voltage drop
across Rs, the bulk substrate resistance. This voltage drop turns on the pnp.

The pnp transistors' collector current forces a similar voltage drop across RW, the well resistance. This raises the base voltage of the npn above ground, and can cause the npn to continue to conduct even after the output pad returns to a normal voltage range. In this case, the current path shifts to the grounded emitter.
Note that any effect which can cause a transient turn-on of either transistor can cause the latchup process. Common causes include:

1. Ringing of unprotected $I / O$ pins outside the ground to VCC region.
2. Radiation-induced carriers generated in the base of the bipolar transistors.
3. Hot-powerup of the device, with inputs driven high before VCC is applied.
4. Electrostatic discharge.

## Protecting Against Latchup

Latchup, while once a severe problem for CMOS, is now a relatively wellunderstood phenomenon. In order for latchup to occur, the product of the current gains of the two parasitic transistors must exceed 1. Thus, the primary means for avoiding latchup is the insertion of structures known as "guard rings" around all MOS

Fiqume 1. Parasitic transistor stmuctures in parallel CMOS.


Figure 2. Equivalent circuit mor Latchup path:

transistors (and other structures) likely to be subjected to latchupcausing transients. This includes output buffer transistors and any devices which form a part of the ESD protection network. These guard rings absorb current which would otherwise drive the base of the lateral device, and thus dramatically reduce its gain.
Since external electrical perturbations are the dominant cause of latchup in non-radiation environments, protecting the "periphery" of the chip is most important. Therefore, since guard rings require a lot of area, they are generally used only in critical areas such as those mentioned above.

As an additional protective measure, strict rules are enforced in the layout regarding the positioning of the substrate and well taps. They are spaced closely together throughout the die, reducing the values of Rs and RW. This makes it more difficult to develop the base drive necessary to regenerate the latchup condition.
Measurement of susceptibility to latchup is done by connecting a current source to an input or output of the device under test. By increasing the current forced to flow into the pin
and noting the point at which latchup occurs, a measure of the device's ability to resist latchup-inducing carrier injection is obtained. Note that depending on the device, the current source may require a rather large voltage compliance in order to provide an adequate test.
While early CMOS devices had a latchup trigger current of a few tens of milliamps, most current Logic Devices products typically can withstand more than 1 amp without latching. As a result, latchup is no longer a practical concern, except for extreme conditions such as driving multiple inputs high with a lowimpedance source during powerup of the device.

## Electrostatic Discharge

Input protection structures on CMOS devices are used to protect against damage to the gate oxides of input transistors when accumulated static charge is discharged through a device. This charge can often reach potentials of several thousand volts. The input protection network is designed to shunt this charge safely to ground or Vcc, bypassing the delicate MOS transistors.

Several features are required of a good input protection network. Since static discharge pulses exhibit very fast risetimes, it must have a very fast turnon time. It must be capable of carrying large instantaneous currents without damage. It must prevent the voltage at the circuit input from rising above about 10 V during the time when the several-thousandvolt discharge is shunted to ground. It must not create appreciable delay for fast edges which are within the $0-5 \mathrm{~V}$ input range. And finally, it must be well protected against latchup caused by inputs which are driven beyond the supply rails, injecting current into the substrate. Much research and experimentation has been devoted to optimizing the tradeoffs between these conflicting goals.
All Logic Devices products employ one of three input protection structures shown in Fig. 3. Most devices currently use the Type 1 input protection. This structure is designed to absorb very high static discharge energies and will draw substantial current from the input pin if driven beyond either supply rail. Hence, it
provides a "hard" clamp. Besides its advantages for static protection, this clamp can effectively reduce undershoot energy, preventing oscillation of an unterminated input back above the 0.8 V Vil MAX level. This makes the circuit ideal for noisy environments and ill-behaved signals. This input structure may not be driven to a high level without power applied to the device, however. To do so would result in current flowing through the diode connected to the devices' Vcc rail, and supplying power to the entire board or system backward through the device Vcc pin. This may overstress the bond wire or device metallization, resulting in failure.
The Type 2 structure employs a series resistor prior to the two clamp diodes. This results in a "soft" clamping effect. This structure will withstand the transient application of voltages outside the supply rails for brief periods without drawing excessive current. In contrast to the Type 1 structure, this circuit will provide only a modest reduction of the energy in an undershoot pulse. It is somewhat more tolerant of power-up sequences which cause the inputs to be driven before

Vcc is applied, however. In the course of routine product upgrades, devices employing this structure are being redesigned to use a Type 1 input protection.
The Type 3 structure uses a large area N-channel transistor (part of an opendrain output buffer) to protect the input. The drain-well junction of this device serves the function of a diode connected between the input and ground, protecting against negative excursions of the input. The avalanche breakdown of the output device serves to protect against positive pulses, giving the effect of a zener diode between the input and ground. This circuit is used only for inputs which are designed to have their inputs driven without power applied. The lack of a diode to Vcc prevents sourcing of power from the inputs to the Vcc supply.
Table 1 gives Latchup figures for the three input protection structures used in Logic Devices products. Table 2 indicates the input structure used for each part type.

FIGURE 3 . INPUT PROTECTION DEVICES.


Type 1-A/B


Type 2


Type 3

| Structure | Latchup Current Immunity |  |
| :---: | :---: | :---: |
|  | Min | Typ |
| Type 1A/B | 400 mA | 1000 mA |
| Type 2 | 150 mA | 250 mA |
| Type 3 | 400 mA | 1000 mA |


| Device | Input Structure | Device | Input Structure |
| :---: | :---: | :---: | :---: |
| Multipliers/Multiplier Accumulators |  | Register |  |
| LMU08/8U | Type 1A | LRF07 | Type 2 |
| LMU557/558 | Type 1A | Peripheral |  |
| LMU12/112 | Type 1A | L5380 | Type 1A,3 |
| LMU16/216 | Type 1A | L53C80 | Type 1A,3 |
| LMU17/217 | Type 1A | 16K Stati |  |
| LMU18 | Type 1A | ALL | Type 1B |
| LMA1009/2009 | Type 1A | 64K Stati |  |
| LMA1010/2010 | Type 1A | ALL | Type 1B |
| LMS12 | Type 1A | 256K Sta |  |
| Arithmetic/Logic Units |  | ALL | Type 1B |
| L4C381 | Type 1A | Special | re RAMs |
| L29C101 | Type 1A | ALL | Type 1B |
| Special Functions |  | FIFOs |  |
| LSH32 | Type 2 | ALL | Type 1B |
| LSH33 | Type 1A |  |  |
| L10C23 | Type 1A |  |  |
| Pipeline Registers |  |  |  |
| L29C520/521 | Type 1A |  |  |
| LPR520/521 | Type 1A |  |  |
| L29C524/525 | Type 1A |  |  |
| L10C11 | Type 1A |  |  |
| L29C818 | Type 1A |  |  |

## Technology and Design Features

## Power Dissipation in Logic Devices Products

In calculating the power dissipation of Logic Devices products, attention must be given to a number of formerly second-order effects which were generally ignored when dealing with bipolar and NMOS technologies. By far the dominant contributor to power dissipation in most CMOS devices is the effective current path from the supply to ground, created by the repetitive charging and discharging of the load capacitance. This is distinct from DC loading effects, which may also consume power. The power dissipated in the load capacitance is proportional to $C V^{2} \mathrm{~F}$, where C is the load capacitance, V is the voltage swing, and $F$ is the switching frequency. This mechanism can frequently contribute $80 \%$ or more of the total device dissipation of a truly complementary device operating at a high clock rate.
The second contributor to the power dissipation of a CMOS device is the DC current path between VCC and ground present in the input level translators. These circuits are voltage amplifiers which are designed to convert worst case $0.8-2.0 \mathrm{~V}$ TTL compatible input levels to 0 and 5 V internal levels. With 2.0 V applied to the input of most level translator circuits, about 1 mA will flow from the power supply to ground. A floating input will at best have similar results, and may result in oscillations which can dissipate orders of magnitude more power and cause malfunctioning of the device.

The power dissipation of input level translators exhibits a strong peak at about 1.4 V , but is reduced substantially when the input voltage exceeds 3.0 V (see Fig. 1). Fortunately, this voltage is easy to achieve in practice, even for bipolar devices with TTL I/O structures. These generally will pro-
duce a VOH of at least 3.5 V if not fully loaded. As a result, dissipation in the input structures is usually negligible compared to other sources.
Two further sources of power dissipation in CMOS come from the core logic. The sources of internal power dissipation are the same as those

Ficune 1.

discussed for external nodes, namely repetitive charging of the parasitic load capacitances on each gate output, and the power drawn due to a direct current path to ground when gate input voltage levels transition through the linear region. In practice, the internal voltage waveforms are characterized by high edge rates and rail-to-rail swings. For this reason, the latter source of dissipation is usually negligible, unless NMOS or other noncomplementary logic design techniques have been used.

The capacitance of typical internal nodes in CMOS logic circuits are a few femtofarads. However, there can be thousands, or tens of thousands of such nodes. As a result, the core power dissipation is strongly dependent on the average rate at which these nodes switch (the " $F$ " in $C^{2}$ F). Fortunately, for most complex logic circuits, with non-pathological external stimulus only a small fraction of the logic nodes switch on any given cycle. For this reason, internal power is generally quite small for these device types. Exceptions include devices containing long shift registers or other structures which can exhibit high duty cycles on most internal nodes. These devices
can dissipate significant power in the core logic if stimulated with alternating data patterns and clocked at a high rate.
To summarize, of the several contributors to power dissipation, the $\mathrm{CV}^{2} \mathrm{~F}$ power of the outputs is usually dominant. Because output loading is system-dependent, it is not possible for the manufacturer to accurately predict total power dissipation in actual use. As a result, Logic Devices extrapolates measured power dissipation values to a zero-load environment, and publishes the resulting value. This value includes the effects of worst-case input and power-supply voltages, temperature, and stimulus pattern, but not $C V^{2} F$. This value is weakly frequency dependent, and the frequency at which it is measured is published in the device data sheet. The maximum value is for worst-case pattern, and the typical is for a more random pattern and is therefore more representative of what would be experienced in actual practice.

A good estimate of total power dissipation in a particular system under worst-case conditions can be obtained by adding the calculated output
power to the typical published figure. The output power is given by:

$$
\frac{N}{2}\left(C V^{2} \frac{F}{2}\right)
$$

where:
$N=$ the number of device outputs (divided by 2 to account for the assumption that on average half of the outputs switch on any given cycle)
$C=$ the output load capacitance, per pin, given in Farads
$\mathrm{V}=$ the power supply voltage
$F=$ the clock frequency (divided by 2 to account for the fact that a registered output can at most switch at only half the clock rate).

A less pessimistic estimate, appropriate for complex devices when reasonable input voltage levels and nonpathological patterns can be expected, would neglect the published value and use only the calculated value as given above.

8

Ordering Information
Memory Products
FIFO Memory Products
Memory Modules
Logic Products
Peripheral Products
Quality and Reliability
Technology and Design Features
Packaging
Application Notes
Technical Articles
Sales Offices


DEVICES INCORPORATED

## Contents

Products Listing 38510 Package Code Cross Reference ..... 9-3
Product Marking Guide ..... 9-5
Mechanical Drawings
CerDIP - (Type C, I)
C1 - 24 -pin, $0.3^{\prime \prime}$ wide ..... 9-9
C2 - 20-pin, $0.3^{\prime \prime}$ wide ..... 9-9
C3 -22 -pin, $0.3^{\prime \prime}$ wide ..... 9-9
C4 - 24 -pin, $0.6^{\prime \prime}$ wide ..... 9-10
C5 - 28 -pin, $0.3^{\prime \prime}$ wide ..... 9-10
C6 - 28 -pin, 0.6 " wide ..... 9-10
C7 - 16 -pin, $0.3^{\prime \prime}$ wide ..... 9-11
C8 - 18 -pin, $0.3^{\prime \prime}$ wide ..... 9-11
C9 - 32 -pin, 0.6 " wide ..... 9-11
Hermetic DIP, Sidebraze - (Type D, H)
D1 - 24 -pin, 0.6 " wide ..... 9-12
D2 - 24 -pin, $0.3^{\prime \prime}$ wide ..... 9-12
D3 - 40 -pin, 0.6 " wide ..... 9-12
D4 - 64 -pin, 0.9 " wide ..... 9-13
D5 - 48-pin, 0.6 " wide ..... 9-13
D6 - 64 -pin, 0.9 " wide, cavity down ..... 9-13
D7 - 20 -pin, $0.3^{\prime \prime}$ wide ..... 9-14
D8 - 22-pin, $0.3^{\prime \prime}$ wide ..... 9-14
D9 - 28 -pin, 0.6 " wide ..... 9-14
D10 - 28 -pin, $0.3^{\prime \prime}$ wide ..... 9-15
D11-28-pin, 0.4 " wide ..... 9-15
Ceramic Flat Pack - (Type F)
F1 - 24 -pin ..... 9-16
F2 - 28-pin ..... 9-16
Ceramic Pin Grid Array - (Type G)
G1 -68-pin ..... 9-17
G2 - 68-pin, cavity down ..... 9-17
G3 - 84-pin ..... 9-17
Plastic Leaded Chip Carrier (J-Lead - PLCC) - (Type J)
J1 —44-pin, $0.690^{\prime \prime} \times 0.690^{\prime \prime}$ ..... 9-18
J2 -68 -pin, $0.990^{\prime \prime} \times 0.990^{\prime \prime}$ ..... 9-18
J3 -84 -pin, $1.190^{\prime \prime} \times 1.190^{\prime \prime}$ ..... 9-18
J4 - 28-pin, $0.490^{\prime \prime} \times 0.490^{\prime \prime}$ ..... 9-19
J5 - 52 -pin, $0.790^{\prime \prime} \times 0.790^{\prime \prime}$ ..... 9-19
J6 - 32-pin, $0.490^{\prime \prime} \times 0.590^{\prime \prime}$ ..... 9-19
J7 - 20-pin, $0.390^{\prime \prime} \times 0.390^{\prime \prime}$ ..... 9-19
Ceramic Leadless Chip Carrier (LCC) - (Type K)
K1 - 28-pin, $0.450^{\prime \prime} \times 0.450^{\prime \prime}$ ..... 9-20
K2 - 44-pin, $0.650^{\prime \prime} \times 0.650^{\prime \prime}$ ..... 9-20
K3 -68-pin, $0.950^{\prime \prime} \times 0.950^{\prime \prime}$ ..... 9-20
K4 - 22-pin, $0.290^{\prime \prime} \times 0.490^{\prime \prime}$ ..... 9-21
K5 — 28 -pin, $0.350 " \times 0.550^{\prime \prime}$ ..... 9-21
Ceramic Leadless Chip Carrier (LCC) - (Type K) (continued)
K6 - 20-pin, $0.290^{\prime \prime} \times 0.425^{\prime \prime}$ ..... 9-21
K7 - 32-pin, $0.450^{\prime \prime} \times 0.550^{\prime \prime}$ ..... 9-22
K8 - 20-pin, $0.350^{\prime \prime} \times 0.350^{\prime \prime}$ ..... 9-22
K9 - 48-pin, $0.550^{\prime \prime} \times 0.550^{\prime \prime}$ ..... 9-22
Ceramic Leaded Chip Carrier - (Type L)
L1 - 68-pin ..... 9-23
Plastic DIP - (Type P, N)
P1 - 24-pin, 0.6 " wide ..... 9-23
P2 - 24 -pin, $0.3^{\prime \prime}$ wide ..... 9-23
P3 - 40-pin, $0.6^{\prime \prime}$ wide ..... 9-24
P4 - 64 -pin, $0.9^{\prime \prime}$ wide ..... 9-24
P5 - 48 -pin, 0.6 " wide ..... 9-24
P6 - 20-pin, $0.3^{\prime \prime}$ wide ..... 9-25
P7 —32-pin, $0.3^{\prime \prime}$ wide ..... 9-25
P8 - 22-pin, 0.3" wide ..... 9-25
P9 - 28 -pin, $0.6^{\prime \prime}$ wide ..... 9-26
P10 - 28-pin, $0.3^{\prime \prime}$ wide ..... 9-26
P11 - 28-pin, 0.4 " wide ..... 9-26
P12 - 16-pin, $0.3^{\prime \prime}$ wide ..... 9-27
P13 - 18-pin, $0.3^{\prime \prime}$ wide ..... 9-27
P14-32-pin, 0.6 " wide ..... 9-27
P15 - 32-pin, 0.6 " wide, Module ..... 9-28
P16 - 40-pin, 0.9" wide, Module ..... 9-28
P17 - 48-pin, 0.9 " wide, Module ..... 9-28
SIP Substrate - (Type S)
S1 - 28-pin, SIP Module ..... 9-29
Plastic SOIC, Gull-Wing - (Type U)
U1 - 24 -pin, 0.300 " wide ..... 9-29
U2 - 28-pin, $0.300^{\prime \prime}$ wide ..... 9-29
U3 - 20-pin, 0.300 " wide ..... 9-30
U4 - 16 -pin, 0.300 " wide ..... 9-30
U5 - 18 -pin, 0.300 " wide ..... 9-30
Plastic SOIC, Gull-Wing - (Type V)
V1 - 24 -pin, $0.340^{\prime \prime}$ wide ..... 9-31
V2 - 28 -pin, $0.340^{\prime \prime}$ wide ..... 9-31
Plastic J, J-Lead - (Type W)
W1 - 24-pin, 0.300 " wide ..... 9-32
W2 - 28 -pin, 0.300 " wide ..... 9-32
W3 - 20 -pin, 0.300 " wide ..... 9-32
W4 - 16 -pin, 0.300 " wide ..... 9-33
W5 - 18 -pin, 0.300 " wide ..... 9-33
Thermal Considerations ..... 9-35

## Products Listing 38510 Package Codes

| Logic Devices Pkg. Code | 38510 <br> Pkg. Code |
| :---: | :---: |
| CerDIP - (Type C, I) |  |
| C1 - 24 -pin, 0.3" wide ................................ | ... D9-1 |
| C2 - 20-pin, 0.3 " wide | ... D8-1 |
| C3 - 22 -pin, 0.3 " wide | NA |
| C4 - 24 -pin, 0.6 " wide ..... | ... D3-1 |
| C5 - 28 -pin, 0.3 " wide .. | ... NA |
| C6 - 28 -pin, 0.6 " wide .. | ... D10-1 |
| C7 - 16 -pin, 0.3 " wide .... | ... D2-1 |
| C8 - 18-pin, 0.3" wide ............................. | .. D6-1 |
| C9 - 32-pin, 0.6 " wide . | ... NA |
| Hermetic DIP, Sidebraze - (Type D, H) |  |
| D1 - 24 -pin, 0.6" wide ................................ | .. D3-3 |
| D2 - 24-pin, 0.3" wide .............................. | .. D9-3 |
| D3 - 40 -pin, 0.6 " wide ... | ... D5-3 |
| D4 - 64-pin, 0.9 " wide .... | ... D13-3 |
| D5 - 48-pin, 0.6" wide ................................ | ... D14-3 |
| D6 - 64 -pin, 0.9 " wide, cavity down ............. | ... D13-3 |
| D7 - 20-pin, 0.3" wide ................................ | ... D8-3 |
| D8 - 22-pin, 0.3" wide ............................. | ... NA |
| D9 - 28 -pin, $0.6{ }^{\prime \prime}$ wide ... | D10-3 |
| D10-28-pin, 0.3 " wide ... | ... NA |
| D11 - 28-pin, 0.4" wide ... |  |
| Ceramic Flat Pack - (Type F) |  |
| F1 - 24-pin ................................................. | ... F6-2 |
| F2 - 28-pin ............................................ | F12-2 |
| Ceramic Pin Grid Array - (Type G) |  |
| G1 -68-pin.......................................... | ... NA |
| G2 - 68-pin, cavity down ............................ | ... NA |
| G3 - 84-pin............................................. | .. NA |
| Ceramic Leadess Chip Carrier (LCC) - (Type K) |  |
| K1 - 28 -pin, $0.450^{\prime \prime} \times 0.450^{\prime \prime} . . . . . . . . . . . . . . . . . . . . . . . ~$ | ... C-4 |
| K2 - 44 - pin, $0.650^{\prime \prime} \times 0.650^{\prime \prime}$. | ... C-5 |
| K3 -68-pin, $0.950^{\prime \prime} \times 0.950^{\prime \prime} . . . . . . . . . . . . . . . . . . . . . . . . . . ~$ | ... C-7 |
| K4 - 22-pin, $0.290^{\prime \prime} \times 0.490^{\prime \prime} . . . . . . . . . . . . . . . . . . . . ~$ | .. NA |
| K5 - 28-pin, $0.350 " \times 0.550^{\prime \prime} . . . . . . . . . . . . . . . . . . . . . . . . . ~$ | .. C-11 |
| K6 - 20-pin, $0.290^{\prime \prime} \times 0.425^{\prime \prime}$. | .. C-13 |
|  | .. C-12 |
|  | .. C-2 |
|  | .. NA |

## Product Marking Guide



Manufacturers Logo (designator)
Pin 1 mark (optional if there is a notch, tab, etc.)
MIL-STD-883 compliant indicator (optional)

Logic Devices, Inc. part number prefix


Device number
Package code
Temperature Range

Speed
Screening


Fab code
Die stepping (rev)

ESD class
Lead finish ( $\mathrm{A}=$ solder dip; $\mathrm{B}=$ tin; $\mathrm{C}=$ gold)
Fabrication date code (year, quarter)
USA 1234A 8903
Assembly date code (year, week)

Sublot
Quality Assurance job number
Country of origin

## Product Marking Guide



NOTE: Package marking may vary due to space limitations.


NOTE: Package marking may vary due to space limitations.

## Mechanical Drawings



## C2 - 20-pin CerDIP (0.3" Wide)




C3 - 22-pin CerDIP (0.3" Wide)





Sidebraze, Hermetic DIP - Type D
D4 - 64-pin Hermetic DIP (0.9" Wide)


D5 - 48-pin Hermetic DIP (0.6" Wide)


D6 - 64-pin Hermetic DIP (Cavity Down) (0.9" Wide)


## Siberraze, Hermetic DIP/.,TyPED

D7 - 20-pin Hermetic DIP
(0.3" Wide)


D8 - 22-pin Hermetic DIP
(0.3" Wide)


D9 - 28-pin Hermetic DIP (0.6" Wide)


## Sidebraze, Hermetic DIP / / Typ: D

D10 - 28-pin Hermetic DIP
(0.3" Wide)


D11-28-pin Hermetic DIP (0.4" Wide)


## Cemanic Flat Pack /. Type F

F1 - 24-pin Ceramic Flat Pack


F2 - 28-pin Ceramic Flat Pack


## Ceramic Pin Grid Array - Type G

G1 - 68-pin Grid Array


G2 - 68-pin Grid Array
(Cavity Down)


G3 - 84-pin Grid Array



## Plastic J-lead Chip Carbier - Type J

J4 - 28-pin Plastic J-Lead ( $0.490^{\prime \prime} \times 0.490^{\prime \prime}$ )


J5 - 52-pin Plastic J-Lead (0.790" x 0.790")


J6 - 32-pin Plastic J-Lead
(0.490" x 0.590")


## J7 - 20-pin Plastic J-Lead

(0.390" x 0.390")



K2 - 44-pin Ceramic LCC
(0.650" x 0.650')


K3 - 68-pin Ceramic LCC
(0.950" x 0.950")



K6 - 20-pin Ceramic LCC (0.290" x 0.425")




## PLastic DIP - Type P

P1 - 24-pin Plastic DIP (0.6" Wide)


P2 - 24-pin Plastic DIP
(0.3" Wide)




## PLASTIC DIP.., TYPEP

P9 - 28-pin Plastic DIP (0.6" Wide)


P10 - 28-pin Plastic DIP
(0.3" Wide)


P11 - 28-pin Plastic DIP
(0.4" Wide)


## PLastic DIP - Type P

P12 - 16-pin Plastic DIP
(0.3" Wide)


P13 - 18-pin Plastic DIP
(0.3" Wide)


P14-32-pin Plastic DIP (0.6" Wide)



## P16 - 40-pin DIP Module



## P17 - 48-pin DIP Module



## SIP Substrate - Type S

## S1 - 28-pin SIP Module



U2 - 28-pin Plastic SOIC (0.300" Wide)




## V2 - 28-pin Plastic SOIC

 (0.340" Wide)



DEVICES INCORPORATED

## Thermal Considerations

The temperature at which a semiconductor device operates is one of the primary determinants of its reliability. This temperature is often referred to as the "junction temperature", although this term is more appropriate for bipolar than MOS technologies. Heat dissipated in the device during operation escapes through a path consisting of one or more series thermal impedances terminating in the surrounding air (see Fig. 1).
The presence of this nonzero thermal impedance causes the temperature of the device to rise above that of the air. Each of the components of the overall thermal impedance causes a rise in temperature which is linearly dependent on the power dissipated in the device. The coefficient is called $\theta$, and has the units ${ }^{\circ} \mathrm{C} / \mathrm{W}$. The $\theta$ value for each thermal impedance represents the amount of temperature rise across the impedance as a function of the power dissipation. Usually, $\theta$ is given a subscript indicating the two points between which the impedance
is measured. Thus the junction temperature of an operating device is given by:

$$
\mathrm{T}_{\mathrm{j}}=\mathrm{T}_{\mathrm{AMB}}+\left(\mathrm{Pd} \bullet \theta_{\mathrm{JA}}\right)
$$

where:
$\mathrm{T}_{\mathrm{j}}=\begin{aligned} & \text { junction temperature of the } \\ & \text { device, }{ }^{\circ} \mathrm{C} \text {, }\end{aligned}$
$\mathrm{T}_{\mathrm{AMB}}=$ ambient air temperature, $\mathrm{in}^{\circ} \mathrm{C}$
$\mathrm{Pd}=$ power dissipation of the device, in $W$,
$\theta_{\mathrm{JA}}=$ sum of all thermal impedances between the die and the ambient air, in ${ }^{\circ} \mathrm{C} / \mathrm{W}$.

The thermal impedance of a given device is dependent on several factors. The package type is the predominant effect; ceramic packages have much lower thermal impedances than plastic, and packages with large surface areas tend to dissipate heat faster. Another factor which is beyond the control of the device manufacturer but which is nonetheless important is the temperature and flow
rate of the cooling air. Secondary effects include the size of the die, the method of attaching the die to the package, and the organization of high power dissipation elements on the die.
Because all Logic Devices products are built with low-power CMOS technology, thermal impedance is less of a concern than it would be for higher power technologies. As an example, consider a typical NMOS multiplier similar to the LMU16, packaged in a 64 -pin plastic DIP. Assuming 1 W power dissipation and $\theta_{\mathrm{JA}}$ of $50^{\circ} \mathrm{C} / \mathrm{W}$, the actual die temperature would be $50^{\circ} \mathrm{C}$ above the surrounding air. By contrast, the Logic Devices LMU16 has a typical power dissipation of only 60 mW . This device in the same package would operate at only $3^{\circ}$ above the ambient air temperature. Since operating temperature has an exponential relationship to device failure rate (see Quality \& Reliability, Section 5), the reduction of die temperature available with Logic Devices low-power CMOS translates to a marked increase in expectedreliability.

## Figune 1.



To assist the user in calculating cooling requirements and in making reliability predictions based on MIL-HDBK-217, the following table of estimated $\theta_{\text {JA }}$ values for Logic Devices products is provided below:

| No. <br> Leads |  |  | Width <br> (in) |
| :---: | :---: | :---: | :---: |
| Package <br> Clastic |  |  | Approx. <br> $\theta_{\text {JA }}$ (Still air) |
| 20 |  | P6 | $65-80$ |
| 22 |  | P8 | $65-80$ |
| 24 | 0.3 | P2 | $60-75$ |
| 24 | 0.6 | P1 | $50-70$ |
| 28 | 0.3 | P10 | $60-80$ |
| 28 | 0.6 | P9 | $50-80$ |
| 40 |  | P3 | $50-60$ |
| 48 |  | P5 | $40-60$ |
| 64 |  | P4 | $40-60$ |
| Sidebraze, Dual-Inline |  |  |  |
| 20 |  | D7 | $35-45$ |
| 22 |  | D8 | $35-45$ |
| 24 | 0.3 | D2 | $30-40$ |
| 24 | 0.6 | D1 | $25-40$ |
| 28 | 0.3 | D10 | $30-40$ |
| 28 | 0.6 | D9 | $25-40$ |
| 40 |  | D3 | $25-35$ |
| 48 |  | D5 | $20-40$ |
| 64 |  | D4 | $20-30$ |
| 64 | Cav. dn | D6 | $20-30$ |


| No. Width Leads (in) | Package Code | Approx. $\theta_{J A}$ (Still air) |
| :---: | :---: | :---: |
| CerDIP, Dual-Inline |  |  |
| 20 | C2 | 60-75 |
| 22 | C3 | 60-75 |
| $24 \quad 0.3$ | C1 | 55-70 |
| $24 \quad 0.6$ | C4 | 40-55 |
| $28 \quad 0.3$ | C5 | 55-70 |
| 280.6 | C6 | 40-55 |
| Pin Grid Array |  |  |
| 68 | G1 | 40-60 |
| 68 Cav Dn | G2 | 30-50 |
| 84 | G3 | 20-40 |
| Plastic J-Lead Chip Carrier |  |  |
| 28 | J4 | 50-70 |
| 44 | J1 | 40-60 |
| 68 | J2 | 35-55 |
| 84 | J3 | 35-55 |
| Ceramic Leadless Chip Carrier |  |  |
| 28 | K1 | 40-60 |
| 44 | K2 | 35-60 |
| 68 | K3 | 25-50 |
| 84 | K4 | 20-40 |


| No. <br> Leads | Width <br> (in) | Package <br> Code | Approx. <br> $\theta_{\text {JA }}$ (Still air) |
| :--- | :---: | :---: | :---: |
| Plastic SOIC (Gull-Wing) |  |  |  |
| 24 | U1 | $65-80$ |  |
| 28 | U2 | $60-75$ |  |
| Plastic SOJ (J-Lead) |  |  |  |
| 24 | W1 | $65-80$ |  |
| 28 | W2 | $60-75$ |  |

EVICES INCORPORATED

## Ordering Information

Memory Products
FIFO Memory Products
Memory Modules
Logic Products
Peripheral Products
Quality and Reliability
Technology and Design Features
Packaging
Application Notes
Technical Articles
Sales Offices
"Real-Time Digital Image Transformation" ..... 10-3
"Ultra-High Performance FFT Using DSP Designer Chips" ..... 10-13

DEVICES INCORPORATED

# Real-Time Digital Image Transformation 

## $b y$

Joel H. Dedrick


#### Abstract

This application brief describes the design of a special effects generator for commercial broadcast television application. It demonstrates efficient realization of real-time pixel filtering, two dimensional interpolation, first order coordinate transformation, and display memory address generation. These operations are used in a variety of applications including mechanical and electrical CAD/CAM, image recognition, machine vision, RADAR/SONAR display processing, and other similar problems in which two or three dimensional data must be reformatted or manipulated for display.


## Introduction

The television special effects generator is commonly used to provide a range of effects for broadcast use. These include the inclusion of reduced size, live or frozen inset pictures (e.g., "scene of the accident" shots in news programs) contained anywhere in the main video shot. Also, causing images or text (the network logo, a photograph and statistics of an athlete, etc.) to overlay the main video, and to be moved around the screen, rotated, and sized as appropriate.
The design described here can accomplish any first order translation (displacement in 2D space), rotation, and scaling (enlargement or reduction) on the input image in real time. By first order we mean that the translation, rotation, and scaling of the image is constant throughout the image for a given direction ( X or Y ), and thus no curvature of the image may be produced. Introducing second or higher order warping is a straightforward extension of the concepts presented. By real time, we mean that the system is capable of altering the effect generated throughout its range on a frame-by-frame basis, effectively providing for smooth progressions in the
translation, rotation, and scaling operations giving the appearance of motion of the processed image around the screen.

## Image Transformation A System Overview

The image transformation system works essentially in two steps: First, the incoming image is lowpass filtered in both the vertical and horizontal directions. This is done because the effect required may include shrinking the picture. This essentially amounts to subsampling, or extracting every " $n$ th" pixel sample from the input image to form the output image. Subsampling the input image without filtering would result in aliasing, since the new spatial sample rate may be insufficient to meet the Nyquist criterion. (The Nyquist criterion for calculating the required sample rate in a sampled data system states that the sampling frequency must be at least twice that of the highest frequency component in the signal. Aliasing is the term for the type of distortion which occurs if this condition is not met.)
It is important to note that the cutoff frequency for the lowpass filters
should be selected so that the above criterion is met, but a lower cutoff frequency than necessary results in loss of information (a "smearing" of the output image). For this reason, the cutoff frequency, and therefore the coefficients, of this filter must be adjusted according to the amount of scaling desired. This is done independently in the horizontal $(X)$ and vertical ( Y ) directions.

The second step in the transformation process is to extract the individual pixels in the input image in the specific sequence required to form the output image.

## Simple Transformation Examples

Some examples of the transformation process will illustrate the steps required:
For a simple shrink of an image by a factor of two in each direction, (Figs. 1 and 2) every other pixel (PIcture ELement) of the image would be extracted to form a scan line in the output image. Since this results in only half the number of pixels required on the scanline for television, the remaining pixels are blanked. Similarly, in the

DEVICES INCORPORATED
vertical direction every other scanline is skipped, effecting a similar shrink along the Y axis.

The capability of moving the input image around the output image plane, called translation, is accomplished during the creation of the output image. By controlling on a line-by-line basis, when the sampling of the input image begins, and by blanking all pixels which map to coordinates out-
side the input image, translation can be accomplished. In addition to scaling, Fig. 2 shows translation of the (reduced size) input image to the center of the output image.

A more complex example arises when the image must be reduced in size as above, and also rotated $45^{\circ}$ (Fig. 3). In this case, the scan direction (order in which pixels are displayed to produce an image) has changed between
the input and output image, as shown by the arrows in Fig. 3. Because the in-put image is now being scanned at an angle rather than in the normal horizontal direction, the desired sample points will generally fall in between the actual locations of available pixels (Fig. 4). Note that this will also occur with simple scaling when the scale factor is not an integer. Because of this phenomenon, some type of interpolation will be required

Figure 1. Normal TV image.


Figure 3. Addition of $45^{\circ}$ rotation to the scaled image. The arrows show the scan directions in the input (small arrow) and output coordinate frames.


Figure 2. Same Image after 2:1 shrink in both axes, and translation to center of output frame.


Figure 4. Sample points on one scanline through the input to form the result in Fig. 3. The black dots are the input (normal) image samples, the white dots are the desired sample points for the scaled and rotated output. The sample rate is reduced (spacing increased) to shrink the image, and the scan angle causes rotation.

to calculate the value of a point which does not fall exactly on a pixel location. For the system under discussion, bilinear interpolation is used for this calculation.

## Image Transformation System Implementation

The video effects generator block diagram is shown in Fig. 5. Television signals are expressed digitally as three channels of data. One channel, containing luminance or brightness information, is sampled at 14.3 MHz . The other two channels together express the chrominance or color of the image, and the aggregate of these also represents a 14.3 MHz data stream. It is common practice to split the datapath into two halves, one operating on the
luminance channel, and the other operating in an interleaved fashion on the chrominance channel, with control information common between the two. The diagram represents a single such channel easily capable of sustaining a 14.3 MHz datarate.

## Display Memory, Display Address Counter

The system is composed of several major blocks as shown in Fig. 5. The Display Memory contains the output video image. The address sequence for this memory is provided by a Display Address Counter, which counts in a fixed sequence, scanning the pixels within a line from left to right, and sequential lines from the top to the bottom of the image. The address
provided to this memory uniquely selects an individual pixel in the output image, and is denoted by $(\mathrm{X}, \mathrm{Y})$, respectively the horizontal and vertical displacement from the upper left corner.

## Coordinate Transformer

The Coordinate Transformer calculates the address of the pixel location in the input image, denoted by ( $\mathrm{X}^{\prime}, \mathrm{Y}^{\prime}$ ), corresponding to the location currently addressed by the Display Address Counter. A general first order transformation from one 2D coordinate space to another can be implemented as:

$$
\begin{align*}
& X^{\prime}=a X+b Y+c \\
& Y^{\prime}=d X+e Y+f \tag{1}
\end{align*}
$$

Figure 5. Video special effects generator block diagram.


Application Note

By appropriate choice of the six coefficients $a-f$, this set of equations can map any point in the $X, Y$ (output) image plane to the corresponding point in the $\mathrm{X}^{\prime}, \mathrm{Y}^{\prime}$ plane if the two images are related by any combination of translation, rotation, and scaling.
However, since the Display Memory $(\mathrm{X}, \mathrm{Y})$ is always scanned in a fixed order, a generalized transformation as given above is not required. Significant hardware savings can be realized by taking advantage of the fact that once the input image point corresponding to the first pixel on an output image scan line is known, the locations of successive input points are related to the first by fixed offsets in $X^{\prime}$ and $Y^{\prime}$. This is true because while the input image may be scanned at any angle, the path through the input image corresponding to an output scan line is always a straight line (for first order transformations). Thus, generating addresses in the $\mathrm{X}^{\prime}, \mathrm{Y}^{\prime}$ space is reduced to a simple recursion formula requiring only two additions and no multiplications. This formula takes the form:

$$
\begin{align*}
& X_{i+1}^{\prime}=X_{i}^{\prime}+d X^{\prime} / d X \\
& Y_{i+1}^{\prime}=Y_{i}^{\prime}+d Y^{\prime} / d X \tag{2}
\end{align*}
$$

Note here that dX '/dX and $\mathrm{dY}^{\prime} / \mathrm{dX}$ are constants, so a simple programmable accumulator suffices to calculate input image addresses once the starting point for a given scanline is known.

Figure 6 shows the coordinate transformer implemented with two Logic Devices L4C381 ALU's. The operand select function of the L4C381 is used to feed back the contents of the output register to the $B$ input, implementing a programmable-rate increment function. By allocating one ALU for $X^{\prime}$ and one for $Y^{\prime}$, the recursions in Eq. (2) are implemented in only two devices. The $B$ operand register of the ALUs holds the starting value for the
next scanline, which is passed to the $F$ register to initialize it. The A operand register holds the increment value $d X^{\prime} / d X$ or $d Y^{\prime} / d X$ which is added to the accumulator ( F register) contents on each cycle.

As discussed above, the desired pixel location in general does not correspond to the actual location of a pixel in the Frame Store. As a result, the $\mathrm{X}^{\prime}, \mathrm{Y}^{\prime}$ address must provide much finer resolution than the actual pixel grid used in the image. This is accomplished by providing both an integer and a fraction part of the $\mathrm{X}^{\prime}$ and $\mathrm{Y}^{\prime}$ displacements. For example, if 10 bits of integer and 4 bits of fraction ( 14 bits each for $X^{\prime}$ and $Y^{\prime}$ ) then a $1024 \times 1024$ image could be addressed to a spatial resolution of one sixteenth of a pixel. This fine resolution is required to produce adequate interpolation of the pixel value which is stored in the Display Memory. The L4C381 implementation of the coordinate
transformer easily meets this requirement: In implementing a 16-bit accumulator for both $X$ ' and $Y$, the L4C381 provides two additional bits of resolution so that the address increments in $\mathrm{X}^{\prime}$ and $\mathrm{Y}^{\prime}$ directions can be specified to a full 16 bits of precision, even though only 14 bits are actually used. This is important because in a recursion formula, small errors in the desired increment accumulate with each cycle. The net effect is quantization error in the desired angle of rotation. The additional bits provide finer control over the desired angle.

## Video Frame Store

The Video Frame Store is a RAM bank which stores the filtered input image. It is designed to execute four simultaneous read operations per clock cycle. For each address ( $\mathrm{X}^{\prime}, \mathrm{Y}^{\prime}$ ) of the desired location provided by the Coordinate Transformer, the

Figure 6. Coordinate Transformer. The L4C381 ALU is used as an address counter with programmable step size.


DEVICES INCORPORATED

Frame Store outputs the values of the four stored pixel values closest to the addressed point. In order to accomplish this, only the integer part of the $X^{\prime}, Y^{\prime}$ address need be considered. If $I\left(X^{\prime}\right)$ is taken to mean the integer part of $X$ ', and similarly with $Y^{\prime}$, then for an input address $X^{\prime}, Y^{\prime}$ the desired four pixel locations are:

$$
\begin{array}{ll}
I\left(X^{\prime}\right), I\left(Y^{\prime}\right) & I\left(X^{\prime}\right)+1, I\left(Y^{\prime}\right) \\
I\left(X^{\prime}\right), I\left(Y^{\prime}\right)+1 & I\left(X^{\prime}\right)+1, I\left(Y^{\prime}\right)+1
\end{array}
$$

The organization of a memory capable of executing these simultaneous read operations is shown in Fig. 7. Pixel data is assigned to four internal RAM banks in such a way that adjacent pixels are never stored in the same bank, i.e., one bank is assigned to even
row numbers and even column numbers only, etc.
The $X^{\prime}$ and $Y^{\prime}$ addresses are processed by a set of L4C381 ALU devices in order to generate internal addresses used to access the four RAM banks. The input $X^{\prime}$ and $Y^{\prime}$ addresses are each applied to a pair of ALU's configured so as to selectively increment the address depending on whether it is even or odd. For example, if the $Y^{\prime}$ address (row number) is even, then the RAM banks containing data for even row numbers should be supplied with this address directly, and those containing odd row numbers should be supplied with $Y^{\prime}+1$. Conversely, if $Y^{\prime}$ is odd, it will be incremented for presentation to the even row RAM,
and passed directly to the odd RAM. As an aside, note that since the data for any row is distributed between two RAM banks, the least significant bit of the address generated above will be discarded. This is so that data elements are stored in contiguous locations in the RAM banks, fully utilizing the available storage. As a result, the actual address supplied to the even and odd row data may be the same, or may differ by one.

The $\mathrm{X}^{\prime}$ address is similarly modified to produce internal addresses for even and odd column numbers, and the resulting four addresses are combined to access the four RAM banks. The assumption here is that a row and column address can be concatenated

Figure 7. Video Frame Store. This special purpose memory accepts a desired sample location (X and $Y$ Address) and reads the four pixel values closest to the desired point.

to address a RAM bank, i.e., the internal plane sizes are integral powers of 2 . Once these addresses are formed, four memory accesses are executed in parallel. Finally, multiplexers route the appropriate data to the four output ports, with selection of these muxes again determined by whether $\mathrm{X}^{\prime}$ and $Y^{\prime}$ are even or odd.

## Bilinear Interpolation

The four pixel values read from the Frame Store on each clock cycle are processed by the Bilinear Interpolator to produce the actual value written to the Display Memory. Bilinear interpolation is a means for interpolating a value between sample points in a two dimensional grid. It operates as shown in Fig. 8.
The four shaded points P1-P4 in the figure represent actual pixel values in the Frame Store. These are the four closest pixels to the desired point, denoted by P. P represents location of the point addressed by ( $X^{\prime}, Y^{\prime}$ ). As discussed above, $X^{\prime}$ and $Y^{\prime}$ have both an integer and fractional part, with the fractional part of each representing offsets in the horizontal and vertical direction between pixels in the Frame Store. The interpolator is presented with the four pixel values P1-P4, and the fractional parts of $X^{\prime}$ and $Y^{\prime}$, denoted dX ' and dY . The interpolation process can then be derived as follows:
First, the value of an imaginary pixel located between P1 and P2 is determined. This point, labeled $P^{\prime}$ in Fig. 8, is offset from P1 by dX ', the same horizontal offset as the output point $P$. Unlike P, however, $P^{\prime}$ has the same vertical value as P 1 and P 2 , so it represents interpolation in the $X$ direction only. P' can be seen in Eq. 3 to be a weighted sum of P1 and P2, with the weights inversely proportional to the distance of $P^{\prime}$ from P1 and P2.

$$
\begin{equation*}
\mathrm{P}^{\prime}=\mathrm{P}_{1}\left(1-\mathrm{d} \mathrm{X}^{\prime}\right)+\mathrm{P} 2\left(\mathrm{~d}^{\prime}\right) \tag{3}
\end{equation*}
$$

Note that the weights applied to P1 and P2, namely ( $1-d X^{\prime}$ ) and ( $d X^{\prime}$ ) sum to one, resulting in no net amplitude gain through this process.
In a similar way, a point $P^{\prime \prime}$ can be determined which is a horizontal axis interpolation between P3 and P4 (Eq. 4).

$$
\begin{equation*}
\mathrm{P}^{\prime \prime}=\mathrm{P} 3\left(1-\mathrm{dX} \mathrm{X}^{\prime}\right)+\mathrm{P} 4\left(\mathrm{dX}^{\prime}\right) \tag{4}
\end{equation*}
$$

Having determined $\mathrm{P}^{\prime}$ and $\mathrm{P}^{\prime \prime}$, the final step is to interpolate between these two to determine the desired point $P$, with the fractional part of the Y axis address dY' used as the weighting factor (Eq. 5).

$$
\begin{equation*}
P=P^{\prime}\left(1-d Y^{\prime}\right)+P^{\prime \prime}\left(d Y^{\prime}\right) \tag{5}
\end{equation*}
$$

By substituting Eqs. (1) and (2) into (3), the following is obtained:

$$
\begin{align*}
P= & P 1\left(1-d X^{\prime}\right)\left(1-d Y^{\prime}\right)+ \\
& P 2\left(d X^{\prime}\right)\left(1-d Y^{2}+\right. \\
& P 3\left(1-d X^{\prime}\right)\left(d Y^{\prime}\right)+ \\
& P 4\left(d X^{\prime}\right)\left(d Y^{\prime}\right) \tag{6}
\end{align*}
$$

Figure 9 shows the implementation of the bilinear interpolator. The inputs are dX ' and $\mathrm{d} Y^{\prime}$; the fractional parts of the coordinate transform address. Each of these fractions is 4 bits, for a total of 8 bits. A 256 word lookup table PROM is used to derive the four weights required for the interpolation in parallel. Four LMU112 multipliers apply these weights to the four pixel values P1-P4 in parallel. The LMU112 is a $12 \times 12$ multiplier which is available in a 48 -pin package, due to the fact that only the 16 most significant outputs are brought out. Since 16 bits of information is more than sufficient for video, it is an appropriate choice to save space over the more typical 64 pin implementations of $12 \times 12$ multipliers. The four weighted pixel values are then summed using a network of three L4C381 ALU devices. These provide the 16 -bit add function required, as well as integrating the

Figure 8. Bilinear Interpolation. Blilinear interpolation involves first executing linear interpolations between two pairs of adjacent points on successive scanlines, resulting in $\mathrm{P}^{\prime}$ and P". Then, a final linear interpolation is performed between these two intermediate results to form an approximation of the Image value at the desired location $\mathbf{P}$.

pipeline registers necessary to maintain the desired clock rate.

One final function is performed by the interpolator: The transformations available on the input image may result in portions of the output display which contain no video data. A simple instance occurs when the input image is reduced in size, in which case the remaining portions of the display must be blanked. Also, since the amount of size reduction can be changed in real time, the pixels to be blanked must also be set on a scanline-by-scanline basis. This requirement is conveniently met by the L4C381, since its instruction set contains a force-to-zero function. By

Figure 9. Bilinear Interpolator. LMU112 $12 \times 12$ multipliers and L4C381 ALUs form a compact implementation of the equations in Fig. 8. The coefficlents are precomputed and stored in PROM.

setting the function control lines of the last ALU stage to 000 (force-to-zero instruction) when writing the nonimage areas of the display memory, the pixel data stored in these locations is blanked. This instruction control is provided by the system controller.

## Horizontal/Vertical Anti-aliasing Filters

Prior to any operation on the data which involves resampling, a lowpass
filtering pass must be applied to the data to avoid aliasing distortion. The filter chosen here is a Finite Impulse Response (FIR) type.
Figure 10 shows the conventional flow diagram for an FIR filter. The data is applied to a delay network, the length of which corresponds to the desired filter length. Each delay element output is weighted (multiplied) by the appropriate coefficient, and the results are summed to form the filter output.

Figure 11 shows an alternate, but equivalent implementation of the same flow diagram. In this implementation (known as the transpose form,) the delay elements are distributed through the summation or output path, with the input data distributed simultaneously to all of the weighting operators. This form of the flow graph is more convenient for implementation in LSI form, since it results in a series of identical functional blocks, each of which performs
a multiply, add, and delay function. The dotted line in Fig. 11 illustrates the repeated function, and Fig. 12 shows an implementation of the flow diagram for the horizontal filter using the LOGIC Devices LMS12.

The LMS12 is a filter building block especially suited to the transpose form FIR structure. It provides a $12 \times 12$ bit multiplication, and addition of a third input of 26 bits to the result. Thus the

FIR structure under consideration can be implemented with no external logic using this device, saving considerable real estate over more conventional implementations using multipliers and discrete external adders and delay elements.
The vertical ( Y dimension) filter is formed in a similar way (Fig. 13) except that a delay equal to the length of each horizontal scanline is inserted

Figure 10. F.I.R. Filter (Canonical Form).


Figure 11. F.I.R. Filter (Transpose Form).
An alternate formulation of the equation in Fig. 10 allowing Implementation by cascading identical functional blocks. The summation is now distributed across the filter delay and is therefore inherently pipelined.


Figure 12. Horizontal Anti-aliasing Filter.
This realization of the transfer function in Fig. 11 uses the LMS12 filter building block. it is capable of exceeding 25 MHz data rates for any filter length, while allowing instantaneous coefficient changes.


Figure 13. Vertical Anti-aliasing Filter.
A modification of Fig. 12 allows filtering in the vertical direction by inserting a delay equal to the length of a scanline between each pair of filter taps.


# Ultra-High Performance FFT Using DSP 'Designer Chips' 

by
Edgar R. Macachor and Joel H. Dedrick


#### Abstract

New high-speed CMOS building blocks provide a clean implementation of the FFT for applications where single-chip DSP microprocessors cannot provide the necessary throughput.


## Introduction

As single-chip microprocessors for DSP mature, digital spectrum analysis for low to medium bandwidth application has become widely available at reasonably low cost. For many realtime applications however, the singlechip units do not have the throughput to do the job. This article shows how to determine when you've outgrown a single-chip solution, and gives implementation details for an FFT engine which is 10 to 100 times faster than the single-chip units studied.

## The FFT and Current SingleChip DSP Microprocessors

In digital signal processing (DSP), the Fast Fourier Transform (FFT) is used to evaluate the Discrete Fourier Transform (DFT) of a signal. Typically, the signal is continuous and periodic in the time domain. To obtain the DFT of a continuous signal, the FFT is necessary to reduce the computation time. For example, if the original signal is represented as having real and imaginary components and sampled N times during its full period it takes $4 \mathrm{~N}^{2}$ multiplications and $\mathrm{N}(4 \mathrm{~N}-2)$ additions to com-
pute the DSP directly. In contrast, the FFT, in particular the decimation-in-time algorithm, only requires ( $\mathrm{N} / 2$ ) $\log _{2} \mathrm{~N}$ stages of multiplications and additions. Each stage is defined by the basic cell of the FFT, the butterfly flow graph, and shown in Fig. 1(a) using the notation of Ref. 1. By taking advantage of the symmetric property of the $W_{N}^{\text {r }}$ term, Fig. 1 (b) allows for better computational efficiency. Figure 1(c) is further obtained to serve as the working model and shows that four multiplications, three additions and three subtractions are required per butterfly. The additions and subtractions are combined with the multiplications via a multiplier/ accumulator (subtractor) unit.

The FFT butterfly computation can be accomplished using presently available single-chip DSP units. These current third-generation products can be categorized into two groups. The first group contains some on-chip memory to hold the executable instructions and the data to be processed. The TI TMS32010/20 and the NEC $\mu$ PD77230 belong to this group. The architecture of these devices allows the process to be "optimized" if both program and data are in the
on-chip memory at all times throughout the whole process. However, the computational throughput is still slow since only two data elements can be operated on at any given cycle. Another drawback is that, if the number of sample data points to be processed exceeds the on-chip memory capacity, then data need to be stored externally. As a result, additional cycles to fetch data from external memory further degrade the computational throughput. Still another factor is the increase in software overhead. Since data is now fetched from external memory, instructions that would have enabled parallel processing cannot be taken advantage of anymore. Therefore, one has to resort to straight-line coding to get maximum performance at the expense of increasing the code size.
The second group of "single-chip" DSP units require external memory for program and data storage. The National LM32900 and the Analog Devices ADSP2100 belong in this category. Their architecture allows for efficient access to both program and data memory via independent busses. However, these DSP units still can only process one set of operands at

Figure 1. Butterfly Cell working models

any given cycle. For FFTs involving 32-bit complex data, external memory fetch cycles degrade the computational throughput. One method of improving the performance is by operating two devices in parallel to handle two sets of operands at a time. In this case, however, the user is faced with issues regarding synchronization and control of the two devices.

## Building Block Approach

The "functional building block" architecture overcomes the limitations of the "single-chip" DSP units. This method allows the user flexibility in achieving the high-throughput requirement by minimizing the number of machine cycles per butterfly computation. The only penalty is the typical increase in the number of components used. However, this penalty is more than offset by the increased performance. An efficient functional building block architecture for high-speed DSP is shown in the block diagram of Fig. 2. The architecture achieves 2 machine cycles per butterfly, pipelined for 32-bit complex data FFT. The detailed implementation of the butterfly cell is shown in Fig. 3. The architecture is described as follows.

In the block diagram of Fig. 2, the butterfly cell is embedded in the system, under microprogram control, to handle the FFT computation. The overall architecture utilizes both a general purpose CPU, i.e., a Motorola 68000 or equivalent and functional building blocks to serve as the FFT coprocessor. The architecture allows for the execution of four phases to obtain the DFP. The four phases are: sampling, data formatting, computation, and outputting the DFP via the DAC.
The analog input signal is first fed into a pre-processor where it is bandlimited via an anti-aliasing filter. The input signal can also be split into its

Figure 2. A representative system block diagram DSP

quadrature components at this stage or this may occur as a result of other operations such as heterodyning implemented digitally. The SAMPLER converts the analog signal into its equivalent digital data representation. The sampling process can be controlled either by the CPU or the DMA controller. Reference 2 shows that the controlling element also determines the maximum throughput rate of the sampling process; hence, the maximum input signal bandwidth. After sampling, or at the conclusion of other DSP processes, each of the real and imaginary data samples is assumed to be stored in contiguous memory locations in main memory. Therefore, real data can be stored in even address and imaginary data in odd addresses.

## Data Formatting

Assume that in the 16 -bit system of Fig. 1 the analog input signal is sampled 1024 times to represent one sample period. Furthermore, if all the samples are real numbers and storage is to begin at address 0000 H , then the normal data storage sequence is such that the consecutive samples are stored in contiguous memory locations in main memory. This is particularly true in the case where the sampling process is treated as a data block transfer under CPU or DMA control. However, to be able to execute an in-place computation of the decimation-in-time FFT algorithm, the original data sequence obtained during the sampling phase must be restructured. This process involves
address-bit reversal and is illustrated in Fig. 4.
An algorithm for generating the addresses in the bit-reverse order is discussed in Ref. 3. As pointed out, a highly flexible FFT Address Sequencer is sometimes required if the data buffer is not located at address 0000 H , or if the FFT size is variable, due to the different sizes and fields of the address bits that need to undergo bit-reversal. Further complications are encountered when $\mathrm{X}(\mathrm{N})$ data is complex. As shown in Fig. 2, the 16 -bit real and 16 -bit imaginary data in main memory is to be mapped into a 32 -bit field in the COMPLEX DATA RAM. A general purpose FFT Address Sequencer can be efficiently implemented with the combination of Logic

Figure 3. Detalled Butterfly Cell Implementation with the control field.


Devices' LRF08 multiport register file and LAC381 16-bit ALU. Because of their ability to be controlled by microcode, these two high-speed CMOS LSI devices provide the flexibility required of the FFT Address Sequencer. Also, the overhead time required to pre-sort the complex data sequence prior to the computation phase is reduced.

## Handling the Computation

In Figure 1, the butterfly operands $X_{m}(p), X_{m}(q)$, and $W_{N}^{r}$ are all complex variables. The results of the computations $X_{m+1}(p)$ and $X_{m+1}(q)$ are also complex variables. $\mathrm{W}_{\mathrm{N}}^{\mathrm{r}}$ are known coefficients and stored in a read-only memory device as part of the COM-

PLEX DATA FILE in Fig. 2. The other part of the COMPLEX DATA FILE consist of the input data samples stored in COMPLEX DATA RAM in sorted order as defined by the bitreversal process. The elements of the COMPLEX DATA FILE are 32 bits wide to accommodate the 16 -bit real and 16-bit imaginary components.
The computation phase starts with the CPU generating a code for the MICROSEQUENCER. The MICROSEQUENCER interprets this code to access the first microinstruction in the MICROPROGRAM MEMORY and stores it in the MICROINSTRUCTION REGISTER. The microinstruction is horizontally organized so that different processing blocks can be con-

Figure 4. Normal data sequence during sampling phase and result of re-structuring via address bit reversal. The new data sequence is stored In the complex data RAM.

trolled simultaneously; thus executing one microinstruction in one cycle of CLOCK2. The microinstruction field for controlling the butterfly cell is shown in Fig. 3 along with the detailed hardware implementation of the butterfly which consist of Logic Devices' LRF08 multiport register file (2), LPR520 pipeline register (2), LMA1010 16-bit multiplier/accumulator (2) and LAC381 16-bit ALU (2). The operands $\mathrm{X}_{\mathrm{m}}(\mathrm{q})$ and $\mathrm{W}_{\mathrm{N}}^{\mathrm{r}}$ are to be held in the register file temporarily while the $\mathrm{Xm}(\mathrm{p})$ is passed down the pipeline register. The computations are done in a pipelined fashion and facilitated by the internal pipeline registers of the LMA1010s and LAC381s. The results of the computations can then be stored back into the COMPLEX DATA RAM to be used in the next iteration. This is really the essence of the in-place computation of the decimation-in-time FFT algorithm. The status of the components comprising the butterfly cell is outlined in the state matrix of Fig. 5.

## Digging into the Microcode

During state SO, the Address for storing one of the first set of operands, $X_{m}(q)$ is loaded into the B and C Address Port register of the LRF08s. Since $\mathrm{Xm}_{\mathrm{m}}(\mathrm{q})$ is composed of 16 -bit real, $\operatorname{Re}\left[\mathrm{Xm}_{\mathrm{m}}(\mathrm{q})\right]$, and 16-bit imaginary data, $\operatorname{Im}\left[X_{m}(q)\right]$, the LRF08s' registers are set up such that $\operatorname{Re}\left[X_{m}(q)\right]$ will be stored in register R 0 and $\operatorname{Im}\left[\mathrm{X}_{\mathrm{m}}(\mathrm{q})\right]$ in R1. This is easily done by setting up the microcode to take advantage of the simultaneous register access capability of the LRF08. In this case, the address bits are $\mathrm{B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}=000$ and $\mathrm{C}_{2} \mathrm{C}_{1} \mathrm{CO}_{0}=001$ respectively. During S1, $\mathrm{X}_{\mathrm{m}}(\mathrm{q})$ is written into the LRF08s via the $B$ and $C$ input ports and at the same time the address for storing the real and imaginary part of $W_{N}^{r}$, $\operatorname{Re}\left[\mathrm{W}_{\mathrm{N}}^{\mathrm{r}}\right]$ and $\operatorname{Im}\left[\mathrm{W}_{\mathrm{N}}^{\mathrm{T}}\right]$ respectively, are also written into the $B$ and $C$ Address Port registers. This time the address bits are $\mathrm{B}_{2} \mathrm{~B}_{1} \mathrm{B0}=010$ and $\mathrm{C}_{2} \mathrm{C}_{1} \mathrm{C}_{0}=$ 011 . This will allow storage of $\operatorname{Re}\left[W_{N}^{r}\right]$

Figure 5. Butterfly computation state matrix.

| DEVCE | SO | S1 | S2 | S3 | S4 | S5 | S6 | S7 | 58 | 59 | S10 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LRF08 <br> REGISTER <br> FLE | LOAD <br> $X_{m}(q 0)$. WRITE ADR. | WRITE <br> $X_{m}(q 0)$. <br> LOAD <br> $\left[W_{N}^{\prime}\right]_{0}$ <br> WRITE ADR. | WRITE $\begin{aligned} & {\left[W_{N}^{\prime} / 0 .\right.} \\ & \text { READ } \end{aligned}$ $\operatorname{Im}\left[X_{m}(q)\right]$ $\&\left[W_{N}^{\prime}\right] 0$ LOAD $X_{m}(q 1)$ <br> WRITE ADR. | WRITE $X_{m}(q 1)$ LOAD $\left[W_{N}^{\prime}\right]$ WRITE ADR. READ $\left[W_{N}^{\prime}\right]$ | WRITE $\left[W_{\mu}^{i}\right] 1$. READ $\operatorname{Im}\left[X_{m}\left(q^{1}\right)\right]$ $\&\left[W_{N}^{\prime}\right]^{1}$ LOAD Xm(q2) WRITE ADR. | S3 | S4 | S3 | S4 | S3 | S4 |
| LRP520 <br> PIPELNE REGISTER |  |  | $X_{m}(\mathrm{P}) \rightarrow \mathrm{R} \mathbf{1}$ | $\begin{aligned} & X_{m}(p 0) \rightarrow R 2 \\ & X_{m}(p 1) \rightarrow R 1 \end{aligned}$ | $\begin{aligned} & X_{m}(p 0) \rightarrow R 3 \\ & X_{m}(p 1) \rightarrow R 2 \\ & X_{m}(p 2) \rightarrow R 1 \end{aligned}$ | $\begin{aligned} & \left.X_{\mathrm{m}(\mathrm{p})}\right) \rightarrow \mathrm{R4} \\ & \mathrm{X}_{\mathrm{m}(\mathrm{p1})} \rightarrow \mathrm{R} 3 \\ & \left.\mathrm{X}_{\mathrm{m}(\mathrm{p})}\right) \rightarrow \mathrm{R} 2 \end{aligned}$ | HOLD | $\begin{aligned} & X_{m}(p 1) \rightarrow R 4 \\ & X_{m}(p 2) \rightarrow R 3 \end{aligned}$ | HOLD | $\underset{\rightarrow R 4}{X_{m}(p 2)}$ | HOLD |
| LMA1010 MAC1 |  |  | $\operatorname{Im}\left[W_{N}^{\prime}\right] 08$ | $\begin{gathered} \text { LOAD } \\ \operatorname{Im}\left[W_{N}^{\mathrm{N}}\right]=\mathrm{D} \\ \operatorname{Im}\left[X_{\mathrm{m}(90)}\right] \end{gathered}$ | $\begin{gathered} \operatorname{Im}\left[X_{m}(00)\right] \times \\ \operatorname{Re}\left[W_{N}^{Q}(0]-\right. \\ L O A D \\ \left.\operatorname{Re}\left[W_{N}^{C}\right]\right) \& \\ \operatorname{Re}\left[X_{m}(q 0)\right] \end{gathered}$ | $\begin{aligned} & \left\{\operatorname{Re}\left[X_{m}(q 0)\right] \times\right. \\ & \operatorname{Re}\left[X^{\prime}\right] . \\ & D=\operatorname{Re}\left[X^{\prime}\right] . \\ & S 3 \text { LOAD. } \end{aligned}$ | OUTPUT <br> EVALUATE "NEW" D. | S5 | S6 | S5 | S6 |
| LMA1010 MAC2 |  |  | $\mathrm{Re}\left[\mathrm{W}_{\mathrm{N}}\right]^{1}$ \& | $\begin{gathered} \text { LOAD } \\ \operatorname{Re}\left[W_{N}^{C}\right]=B \\ \operatorname{lm}\left[X_{m}(q)\right] \end{gathered}$ | $\begin{gathered} \operatorname{Im}\left[X_{m}(q 0)\right] \times \\ \operatorname{Im}\left[W_{N}^{\prime}(0)\right]_{+} \\ L O A D \\ \operatorname{Im}\left[W_{N}^{P}\right] 0 \& \\ \operatorname{Re}\left[X_{m}\left(q_{0}\right)\right] \end{gathered}$ | $\begin{gathered} \left\{\operatorname{Re}\left[X_{m}(q)\right] \times\right. \\ \operatorname{Im}\left[X^{\prime}\right] . \\ B=\operatorname{Im}\left[X^{\prime}\right] . \\ S 3 \operatorname{LOAD} . \end{gathered}$ | OUTPUT <br> EVALUATE "NEW" B. | S5 | S6 | \$5 | S6 |
| $\begin{aligned} & \text { L4C381 } \\ & \text { ALU } 1 \end{aligned}$ |  |  |  |  |  |  | $\operatorname{Re}\left[X_{m}(\mathrm{p} 0)\right]$ <br> $-\operatorname{Re}\left[X^{\prime}\right]=$ <br> $\operatorname{Re}\left[X_{m+1}(q 0)\right]$ | $\mathrm{Re}\left[\mathrm{Xm}_{\mathrm{m}}(\mathrm{p} 0)\right]$ <br> $-\operatorname{Re}\left[X^{\prime}\right]=$ <br> $\mathrm{Re}\left[\mathrm{X}_{\mathrm{m}+1}(\mathrm{P})\right]$ | S6 | S7 | S6 |
| L4C381 ALU 2 |  |  |  |  |  |  | $\begin{gathered} \left.\hline \operatorname{lm}\left[X_{m}(p)\right)\right] \\ -\operatorname{lm}\left[X^{\prime}\right]= \\ \left.\operatorname{lm}\left[X_{m+1}(\varphi)\right)\right] \end{gathered}$ | $\begin{aligned} & \operatorname{Im}\left[X_{m}(\mathrm{P})\right] \\ & -\operatorname{lm}\left[X^{\prime}\right]= \\ & \operatorname{Im}\left[X_{m+1}(\mathrm{P})\right] \end{aligned}$ | S6 | S7 | S6 |
|  |  |  |  |  |  |  |  |  |  |  |  |

into register $\mathrm{R}_{2}$ and $\operatorname{Im}\left[\mathrm{W}_{\mathrm{N}}^{\mathrm{r}}\right]$ into R3 of the LRF08s. During S2, $\mathrm{W}_{\mathrm{N}}$ is written via the B and C input ports and simultaneously read out via the D and E output ports. The imaginary part of $\mathrm{Xm}(\mathrm{q})$ is also read out of the bidirectional A-port. In addition, the address for storing a "new" $\mathrm{Xm}(\mathrm{q})$ is written into the $B$ and $C$ Address Port registers. $\mathrm{Xm}(\mathrm{p})$ is also loaded into the LPR520 pipeline register. Note that during this state two sets of complex operands, $\mathrm{W}_{\mathrm{N}}^{\mathrm{r}}$ and $\mathrm{Xm}(\mathrm{p})$, are simultaneously accessed from the COMPLEX DATA FILE. During this state all the complex data operands for the first FFT butterfly computation are available in the working registers. For a

1024-point FFT, the first set of operands correspond to
$X_{m}(p)=X(0)$, the first sample
$X_{m}(q)=X(512)$, the 513th sample
$W_{N}^{r}=W_{N}^{o}=1$
The operands $\operatorname{Im}\left[W_{N}^{r}\right], \operatorname{Re}\left[W_{N}^{r}\right]$ and $\operatorname{Im}\left[W_{N}^{r}\right]$ are latched into the LMA1010s input registers during S3. From Fig. 1(c), note that the $\operatorname{Im}\left[X_{m}(q)\right]$ term is common to the expressions for $B$ and $D$. Therefore, $B$ and $D$ can be simultaneously evaluated during S4 and the result stored in the corresponding LMA1010's accumulator. During S6, ALU1 and ALU2 control bits are set so that both L4C381s will
act as subtractors. The contents of the MAC1 and MAC2 output registers are shifted into the input registers of the L4C381s. The other operands are the real and imaginary components of $X_{m}(p), \operatorname{Re}\left[X_{m}(p)\right]$ and $\operatorname{Im}\left[X_{m}(p)\right]$ respectively, which has been shifted down the LPR520 pipeline registers during states S2, S3, S4 and S5.
Referring to Figs. 1(c), 4, and 5, the real component of $\mathrm{X}_{\mathrm{m}+1}(\mathrm{q})$ is evaluated by ALU1 while the imaginary component is evaluated in ALU2. A new set of $D$ and $B$ values are also evaluated. The new $D$ and $B$ values correspond to the new set of $\mathrm{Xm}(\mathrm{q})$ and $W_{N}^{r}$ operands loaded into the MAC1 and MAC2 input registers
during 55 . The real and imaginary components of $X_{m+1}(p)$ are evaluated in ALU1 and ALU2 respectively during S7. By holding the contents of the LPR520s, all the operands needed to obtain $\mathrm{X}_{\mathrm{m}+1}(\mathrm{q})$ during S 6 are also available to obtain $\mathrm{X}_{\mathrm{m}+1}(\mathrm{p})$ during 57 . The in-place computation is realized by storing $X_{m+1}(\mathrm{q})$, during 57 , into the location in COMPLEX DATA FILE occupied by $\mathrm{Xm}_{\mathrm{m}}(\mathrm{q})$. In the same manner, $\mathrm{X}_{\mathrm{m}+1}(\mathrm{p})$ is loaded into $\mathrm{X}_{\mathrm{m}}(\mathrm{p})$ during 58.
From the state matrix of Fig. 5, note that a steady state condition occurs after, the state 56 such that a butterfly computation is completed every two cycles after an initial overhead of only 6 cycles. The efficient handling of the computation is largely aided by the flexibility of the LRF08 multiport register file. A good example is illustrated during state S 3 when the real and imaginary components of a new $\mathrm{X}_{\mathrm{m}}(\mathrm{q})$ are written into register R4 and $\mathrm{R}_{5}$ via the B and C data input ports and at the same time "previous" $\operatorname{Re}[\operatorname{Xm}(q)], \operatorname{RE}\left[\mathrm{W}_{\mathrm{N}}^{\mathrm{r}}\right]$ and $\operatorname{Im}\left[\mathrm{W}_{\mathrm{N}}^{\mathrm{r}}\right]$ are read out of register $\mathrm{R} 0, \mathrm{R} 1$ and R3 via the output ports A, D and E respectively.

## Dealing with Overflow, Underflow and Precision

Overflow can occur at the front end when the input signal exceeds the fullscale range of the ADC. Depending upon the application, this can be prevented by using an automatic gain control (AGC) stage within the INPUT SIGNAL PROCESSOR or a hard limiting circuit to limit the maximum excursion of ADC. Another overflow condition involves exceeding the dynamic range of the fractional number representation. If the operands $\mathrm{Xm}(\mathrm{p}), \mathrm{Xm}_{\mathrm{m}}(\mathrm{q})$ and $\mathrm{W}_{\mathrm{N}}^{\mathrm{r}}$ are fractions in fractional 2 's-complement form, then the product of any of two operands is always a fraction. However, the FFT also involves accumula-
tion of the product terms and the addition of two large positive fractions could result in an integer and a fraction. In this case the highest fractional number represented is exceeded and an overflow condition occurs.

From Fig. 3, the output of the LMA1010s are rounded to a 16 -bit, single precision value and applied to the ALUs. However, the internal accumulation/subtraction process uses the full 35 -bit double precision value. Overflow occurs when the MAC1/MAC2 operands are both -1.0 , i.e., 8000 H , and the product is added to an accumulator containing +1.0 . One way of handling this is to provide a fixed divide-by-two scale factor by using the R31-R16 output bits of the MACs. Since the bits have the significance of $2^{1}$ to $2^{-14}$, the dynamic range is reduced by 1 bit, which might be unacceptable in certain applications. Another method is to limit the most negative number representation of the coefficient, $\mathrm{W}_{\mathrm{N}}^{\mathrm{r}}$, to be $-1.0+1 \mathrm{LSB}$ (8001H). This guarantees the result of the multiplication/accumulation to be less than 2.0. In this case, the MACs R30-R15 output bits having the significance $2^{0}$ to $2^{-15}$ are used and the dy-namic range is improved by 1 bit. Another potential source of overflow is at the ALU1 and ALU2 when the MACs outputs are added with the operands at the output of the LPR520s.
The modified butterfly cell, shown in Fig. 6, implements block-floatingpoint arithmetic to handle the potential overflows by means of the LSH32 32-bit Barrel Shifter/Normalizer. In this configuration, for a given stage of the FFT the ALU's outputs are fed into the SHIFT ENCODER LOGIC block. If either one or both the ALU's output is greater than 0.5 , a shift code corresponding to the maximum output of either ALU is generated and latched. This is done because if either ALU's outputs is equal to or greater than 0.5 for the current FFT stage, then an
overflow could occur during the next stage. To avoid this possibility, the shift code that is latched during the current stage is fed into the $\mathrm{S}_{14}-\mathrm{S}_{0}$ inputs of the LSH32s. Then during the next stage all the input operands are uniformly scaled down by shifting right.

Underflow can occur when two large negative fractions produce a result less than the most negative fractional number that can be represented by the system. The hardware that handles the overflow condition at the $X_{m+1}(p)$ output can be replicated and used to handle the underflow condition at the $\mathrm{X}_{\mathrm{m}+1}(\mathrm{q})$ output.
The addition of the LSH32 for input scaling certainly adds flexibility to the system at the expense of additional hardware. However, it may not be needed in applications where it is known that overflow or underflow cannot possibly occur. In this situation, only the sign bit (R31) and the 15 most significant fractional parts (R30-R16) at the LMA1010s outputs are applied to the input of the L4C381s. Regardless of the presence or absence of the LSH32s, the conversion to single precision result is obtained by rounding up the accumulator contents of the LMA1010s. Rounding up is done automatically by asserting the RND control bit of the LMA1010s. The performance rating of the Logic Devices' "functional building block" architecture is shown in Fig. 7 along with the single-chip DSP units. Note that although the instruction cycle time is approximately the same, the Logic Devices' architecture is close to an order of magnitude faster. It is also important to note that the 100 ns cycle time of the Logic Devices' architecture using high-speed CMOS components is comparable to architectures implemented with bipolar components with an added advantage of much lower power dissipation.

Figure 6. Modified Butterfly Cell Implements block-floating-point arithmetic to handle potential


Figure 7. Performance ratings for different DSP units based on execution time of 1024-point, complex FFT.

| DSP UNTT | MEMORY (1) | INSTRUCTION <br> CYCLE TIME | 1024-POINT <br> COMPLEX FFT | SAMPLING <br> RATE (MAX) |
| :--- | :---: | :---: | :---: | :---: |
| TMS32010 (TI) | $144 \times 16-\mathrm{D}-$ RAM <br> $1536 \times 16-$-ROM | 200 ns | $75.9 \mathrm{~ms}(2)$ | 13.1 kHz |
| $\mu$ PD77230 (NEC) | $2-512 \times 32-\mathrm{D}-\mathrm{RAM}$ <br> $1 \mathrm{~K} \times 32-\mathrm{D}-\mathrm{ROM}$ <br> $1 \mathrm{~K} \times 32-\mathrm{P}-\mathrm{ROM}$ | 150 ns | $10.75 \mathrm{~ms}(3)$ | 100 kHz |
| LM32900 (NNational) | EXTERNAL | 100 ns | $13.42 \mathrm{~ms}(3)$ | 78 kHz |
| ADSP2100 (Analog Dev.) | EXTERNAL | 125 ns | $7.2 \mathrm{~ms}(3)$ | 142 kHz |
| LOGIC DEVICES (Fig. 3) <br> BUILDING BLOCKS | EXTERNAL | 50 ns | 0.5 ms | 2 MHz |

## References:

1. A. V. Oppenheim and R. W.

Schafer, Digital Signal Processing,
Prentice-Hall, Englewood Cliffs, NJ, 1975.
2. E. Macachor and G. McGlinchey, Logic and Interfacing Aspects of HighSpeed A/D Converters, Wescon/81 Technical Paper.
3. J. H. Dedrick, Multiport Register File Streamlines Signal Processing, EDN, November 15, 1984.

## Contents

[^2]
## Technical Article

Reprinted from EDN, March 29, 1990
© 1990 CAHNERS PUBLISHING COMPANY
a Division of Reed Publishing USA

# Minimize parasitic problems in high-speed digital systems 


#### Abstract

Parasitics are usually small enough to bave little effect on performance. However, the organizational, access-time, and coordi-nated-switching requirements of today's high-speed digital systems make ideal breeding grounds for these undesirable signals. Therefore, you must now account for those parasitics you could previously ignore.


## James K Murashige, Logic Devices Inc

Parasitic problems, which are rarely overtly obvious, musn't be neglected in your system's design process. If they are, your system may be plagued with bugs, glitches, gremlins, and intermittent failures.

When digital designers encounter system problems, they frequently place the blame on the circuit ICs. However, IC manufacturers go to great lengths to characterize and test their devices. In most cases, it is not the ICs that are the main cause of parasitic problems. Rather, it is the pc-board interconnects between circuit components that prove problematic. Compounding the problem further is the fact that today's faster ICs are very susceptible to noise.

Parasitic problems due to pc-board-interconnect wiring are difficult to diagnose and cure because the para-
sitics are speed, layout, and material sensitive. It's possible to have thousands of interactions on a typical circuit board, and under certain conditions these interactions can combine to exceed digital noise margins and cause false triggering. Unchecked parasitics can also increase your circuit's power consumption, cause data loss, and cause devices to fail. By modeling the mechanics of parasitic operation early in the systemdesign phase, you can effectively anticipate and suppress problems.

In essence, electronic design involves the use of components to control, convert, and manipulate voltage and current to develop a useful function. Designers must therefore characterize electronic components in terms of how they interact with and relate to voltage and current. The defining relationships are resistance, capacitance, and inductance.

In the real world, no component is a pure resistance, capacitance, or inductance-all devices exhibit a mixture of R, C, and L. One of these components usually predominates; the others are considered parasitics. Wiring, whether discrete or printed, also contains R, C , and L components.

Resistance is the least troublesome parasitic because it has no dependence on speed. Even if the C and L quantities are quite small, parasitic capacitance and inductance cause a great many problems because they define a differential relationship between voltage and current.

The parasitic values of $\mathrm{R}, \mathrm{L}$, and C in circuit-board

> In the real world, no component is a pure resistance, capacitance, or inductance-all devices exbibit a mixture of $R, C$, and $L$.

wiring are interrelated. A study of the makeup of resistive, capacitive, and inductive parasitics (Fig 1) makes it much easier to minimize their effects.

Copper-clad, glass-epoxy boards are typically used to achieve the desired high conductivity/low resistance qualities so important to wiring. Copper-foil thickness is customarily specified as the number of ounces of pure copper per square foot of board area. Each ounce contributes 0.00135 in . of thickness to the cladding. Parasitic resistance has a low value-a 10 -mil-wide trace on a $2-\mathrm{oz}$ copper-clad board has a resistivity of only $2.27 \mathrm{~m} \Omega /$ linear in. Also, because resistivity is inversely proportional to the cross-sectional trace area, increasing cladding thickness or widening the trace proportionally lowers resistivity.

Parasitic capacitance arises because a circuit trace is one plate of a pc-board capacitor. Adjacent circuit traces, or inner layers of a multilayer board, are the other plates. The dielectric material for this parasitic capacitor is air and/or the board material itself. Dielectric constants vary for different board materials (it's about 5 for commonly used G10 epoxy boards). You can calculate board capacitance using the expression

$$
\mathrm{C}=\mathrm{KA} / \mathrm{d},
$$

where K equals dielectric constant, A equals the plate's surface area, and d equals the distance between the plates. Obviously, capacitance will be greatest over a large plate area with minimal plate separation. For example, a 10 -mil-wide trace has a parasitic capacitance of 1.2 pF /inear in. of trace; the capacitance will double for a 20 -mil-wide trace.

The self-induced magnetic field generated around a circuit trace carrying a current produces the parasitic
inductance. Parasitic inductance is dependent on the length, width, and thickness of the trace as given by the expression
l = length/(width + thickness).

A 10 -mil-wide trace will have an inductance of approximately $17.5 \mathrm{nH} / \mathrm{in}$. Note that the above expression indicates that inductance will decrease as you increase either trace width or cladding thickness.
The simplified case of using a 10 -mil-wide trace gives you some working values for $\mathrm{R}, \mathrm{C}$, and L , and also determines the qualitative effects of varying trace geometry. Though these parasitics have low values, they can become significant when you're working with highspeed signals. Digital-system designers should pay particular attention to the areas of power distribution and signal transmission.

## Proper power distribution is critical

To operate at high speeds, ICs must, when switching, supply high levels of drive current on their outputs. Internal IC circuitry will draw more power when activated for full-speed operation. It is relatively simple to design a board's power-distribution system so that it satisfies steady-state conditions. However, parasitics in the system can cause momentary current limitations and supply-voltage drops. These transient conditions can show up in the signal outputs or couple through the power-distribution system to adjacent devices in the circuit.

To illustrate parasitic problems, consider the task of supplying power to an L7C185 $8 \mathrm{k} \times 8$-bit static RAM (Fig 2a). Here, the L7C185 sits 6 in. away from an ideal 5 V supply. $\mathrm{V}_{\mathrm{CC}}$ is routed to the RAM along a

Fig 1-You can minimize parasitic problems by thinking of the pc board as a component. As the electrical-equivalent circuit illustrates, traces are really comprised of a combination of resistance, capacitance, and inductance.


6 -in.-long, 10 -mil-wide trace, while a second $10-\mathrm{mil}-$ wide, 6 -in.-long trace provides the ground return. Each trace will have a parasitic resistance of $6 \times 27 \mathrm{~m} \Omega=162$ $\mathrm{m} \Omega$ and an inductance of $6 \times 17.5 \mathrm{nH}=105 \mathrm{nH}$. The L7C185 draws a quiescent current of 20 mA ; for fullspeed operation, it requires 160 mA .

Because a $160-\mathrm{mA}$ current will introduce only a 26 mV drop in both the $\mathrm{V}_{\mathrm{CC}}$ line and the ground return, the RAM's parasitic resistance will be negligible. The RAM's $\mathrm{V}_{\mathrm{CC}}$ value will be 4.948 V . However, parasitic trace inductance can cause problems because, as its defining equation $\mathrm{V}=\mathrm{Ldi} / \mathrm{dt}$ illustrates, rapidly changing current through an inductor produces significant voltage drops. For example, a 20 -nsec read operation from the L7C185 will generate an inductive voltage drop of $105 \mathrm{nH} \times 140 \mathrm{~mA} / 20 \mathrm{nsec}=0.735 \mathrm{~V}$ across both traces, leaving only $5-1.47=3.53 \mathrm{~V}$ at the RAM's supply pin. Such a low value can lead to signal transients or cause data loss until $\mathrm{V}_{\mathrm{CC}}$ can stabilize.

A more serious condition exists when the RAM powers back down and tries to stop the current flow. The sudden decrease in current generates a large negative voltage spike across the trace-inductive reactances relative to the power supply. For a 20 -nsec off time, the chip's instantaneous voltage will be $5+1.47$ $=6.47 \mathrm{~V}$. The result is the creation of signal transients that may overstress and damage the IC.

## Good layout can make a difference

There are several solutions to the problem of parasitic inductance in power distribution, the most obvious being to widen the power traces. Widening power traces from 10 to 100 mils decreases inductance to 13.1 $\mathrm{nH} / \mathrm{in}$. In fact, the most effective board layouts employ multilayer boards, which have separate power and ground planes. In addition to providing the lowest possible inductance, this separate plane approach also simplifies the design of the power-distribution system.

The best solution to trace-inductance problems uses bypass capacitors to provide localized power sources for each IC. By physically locating decoupling capacitors next to each IC, you shorten the $\mathrm{I}_{\mathrm{CC}}$ current loop to the physical length of the traces between capacitor and IC (Fig 2b). You can reduce trace length even more by using modern under-the-chip capacitors, which attach directly to the IC power pins-virtually reducing the trace length to zero (Fig 2c).

Before you can calculate minimum capacitor values, you must first establish an acceptable variation in the chip's supply voltage and then apply the defining equa-


Fig 2-Proper decoupling techniques can significantly reduce parasitic problems. The design goal here is to minimize the effects of parasitic inductance by keeping the $I_{C C}$ current loop as short as possible.
tions for capacitance. Most modern ICs are specified to operate with a $5 \mathrm{~V} \pm 10 \% \mathrm{~V}_{\mathrm{cc}}$. While a 0.5 V variation may be acceptable if you're considering only one IC, it may be too high when you consider the contributive effects of neighboring ICs switching at the same time. In memory systems, for example, simultaneous access to banks of eight or 16 devices is quite common. In this case, it is wise to hold the supply variation to 0.05 V . Using the previous full-speed-operation figures of 140 mA and 20 nsec for current and switching time, respectively, the calculations yield a capacitance value of $0.056 \mu \mathrm{~F}$.

By shortening the inductive trace length, decoupling

## Digital-system designers should pay particular attention to power distribution and signal transmission.

capacitors also minimize overstress voltage by absorbing any inductive voltage spikes. In essence, you can think of decoupling capacitors as temporary current storage devices that help to smooth peak IC current demands.

Designers typically employ standard-value $0.1-\mu \mathrm{F}$ capacitors for decoupling service. So why not use larger capacitors to reduce supply-voltage variations even further? There are a number of reasons, all of which are related to capacitor characteristics. The first has to do with size considerations-it's simply more difficult to physically place large capacitors close to ICs. Second, construction limitations increase the parasitic inductance in large capacitors. Large-value capacitors can have the equivalent inductance of several inches of circuit-board trace and negate the advantage gained by using larger capacitance values.

Finally, there's the problem of EMI. For maximum EMI suppression the decoupling capacitor must reach resonance in the frequency range of interest-typically 30 to 50 MHz . Again, larger-valued capacitors have intrinsically larger inductance values. Viewed from the standpoint of resonance, this larger inductance value lowers both the capacitor's resonant frequency and its EMI suppression effectiveness. Thus, smaller-valued capacitors with higher resonant frequencies suppress EMI much better. (Ceramic-type capacitors generally exhibit the best high-frequency characteristics for EMI suppression.)

The same interconnect parasitics that cause problems in power distribution also plague signal transmission, which is not surprising because power distribution and signal transmission are functional complements of each other. In power distribution, the signal source (power supply) remains constant while the load changes; in signal transmission, the signal source changes while the load stays the same.

The previous analysis of power-distribution parasitics used an empirical approach (a lumped parasitic circuit model) to solve the problem. The approach yielded good results and also simplified the explanation of the underlying principles involved. In signal transmission, however, the principal parasitic effects stem from the even distribution of parasities along a line. Therefore, you must use a different approach to analyze the problem. Though this new approach involves a more involved circuit model, the analysis is applicable to power-distribution problems.

Because parasitic resistance is constant over frequency, it is generally not problematic. Parasitic ca-


Fig 3-You must match a line's characteristic impedance at all interfaces if you want to minimize ringing, undershooting, or overshooting problems.
pacitance and inductance, on the other hand, greatly affect signal transmission because of the time-derivative relationships they define between voltage and current.
One bad effect is delay. As a signal propagates down a trace it has to charge the distributed capacitors and inductors along the way, thereby introducing delay. System designers often neglect circuit-trace propagation delay when calculating worst-case delay paths. Instead, they focus on the source and driver specifications of the circuit's ICs. Unfortunately, trace-propagation delay can become a significant factor in high-speed systems that require large loads or critical timing requirements.
Assuming you have an ideal signal source, the propagation delay $\mathrm{T}_{\mathrm{PD}}$ through a line will be equal to $\sqrt{\mathrm{LC}}$. Returning to the 10 -mil-wide trace example in Fig 2A, the delay per unit length calculates out to $\mathrm{T}_{\mathrm{PD}}=$ $\sqrt{17.5 \mathrm{nH} \times 1.2 \mathrm{pF}}=0.145 \mathrm{nsec} / \mathrm{in}$. The trace delay itself is small, but when it's combined with even moderate loading values it can create large signal delays.
When you're working with MOS circuitry, for example, loading is principally capacitive. You can evaluate the effect of this loading by applying the formula for $\mathrm{T}_{\mathrm{PD}}$ to a calculated bulk value of C and L. Doing so, you obtain $\mathrm{T}_{\mathrm{PD}}=\sqrt{\mathrm{L}\left(\mathrm{C}_{\mathrm{T}}+\mathrm{C}_{1}\right)}=\sqrt{\left(\mathrm{LC}_{\mathrm{T}}\right)+\left(\mathrm{LC}_{1}\right)}$, where $\mathrm{C}_{\mathrm{T}}$ equals total trace capacitance and $\mathrm{C}_{1}$ is the total capacitive load value. $\mathrm{C}_{\mathrm{T}}$ is usually much smaller than $\mathrm{C}_{1}$, so $\mathrm{T}_{\mathrm{PD}}$ will be predominantly caused by the parasitic trace inductance combined with load capacitance-the $\mathrm{LC}_{1}$ factor.

To illustrate delay problems, consider the design of a memory array utilizing a single source to drive eight L7C185 SRAMs (static RAMs) and in which similar signals (such as addresses) are daisy chained from one chip to the next. Each L7C185 presents a $5-\mathrm{pF}$ load
on each input. With eight SRAMs in parallel, the total load capacitance equals 40 pF . If the circuit board is laid out well, the SRAMs will be located close to each other to keep trace lengths to a minimum.

Assuming that you can use a $6-\mathrm{in}$. length of $10-\mathrm{mil}$ trace to connect all the RAMs, the trace contributes a capacitance value of 7.2 pF and an inductance of 105 nH to the delay calculation. Total $\mathrm{T}_{\mathrm{PD}}$ then becomes $\sqrt{105 \times 7.2+40}=2.23 \mathrm{nsec}$. The example illustrates that trace inductance and IC load capacitance are indeed the major contributors to signal delay, with trace capacitance making only a minor contribution. It's obvious that, as with power distribution, propagation delay occurs because trace inductance retards the instantaneous flow of current. Therefore, the best way to minimize propagation delay is to minimize trace inductance by maximizing trace crosssectional area-by widening trace widths or paralleling trace runs.

## Bring characteristic impedance into play

Because of the time-derivative properties of the distributed capacitance and inductance along the trace, voltage and current propagating down the trace maintain a fixed-phase relationship to each other. Given this fixed-phase relationship, you can use characteristic impedance, expressed by the relation $\sqrt{\mathrm{L} / \mathrm{C}}$, to model traces for signal-transmission analysis.

A second, more serious consequence of parasitic capacitance and inductance is the introduction of signal transients. These transients arise because of the reluctance of the distributed capacitance and inductance to allow instantaneous changes in voltage and current along the trace.

Signal transients-in the form of undershoot, overshoot, and ringing-can occur unless you match the characteristic impedance of a trace at its interfaces. Reflected voltage and current wavefronts generated to satisfy boundary conditions generate these transients, which can cause false switching, increase power dissipation, and generate EMI.
To illustrate the problem, consider the case of a 5 V signal propagating down a $100 \Omega$ line terminated with a $300 \Omega$ load (Fig 3). Initially, a $50-\mathrm{mA}$ current front ( $5 \mathrm{~V} / 100 \Omega$ ) follows the voltage front as it propagates down the line. When the fronts reach the $300 \Omega$ load, a discontinuity develops-a $50-\mathrm{mA}$ current is flowing through the line, but 5 V into $300 \Omega$ equals only 16.7 mA . To satisfy this boundary condition, fronts of 2.5 V and -25 mA reflect back down the line toward the signal source. The load voltage is now $5+2.5=7.5 \mathrm{~V}$


Fig 4-There are many impedance-matching techniques available to solve transient problems. Though load-matching schemes (a), (b), (c), (d) are usually the preferred choice, you must turn to a sourcematching scheme (e) when you're dealing with multiple loads.
and current is $50-25 \mathrm{~mA}$-values which satisfy the boundary conditions.
Back at the source, the reflected voltage and current fronts must again satisfy boundary conditions. Doing so may lead to more reflected waves. In time, the oscillations decay, and the line will achieve a steadystate condition of 5 V throughout its entire length with a current flow of 16.6666 mA . A matching load of $100 \Omega$ would have satisfied boundary conditions and created no reflected waves.
Line reflections occur anytime signals are transmitted along unmatched lines. However, they only cause problems when they fail to coincide with the edge of the driven signal, a condition which arises when the signal rise time is faster than the period over which the reflections dampen out. To simplify reflection-mag-

> The most effective solution to trace-inductance problems uses bypass capacitors to provide localized power sources for each IC.

nitude calculations, it's useful to define a reflection coefficient $p$ where $V_{\text {rreflected) }}=p V_{i(\text { inident) }}$. In general, you can derive $p$ by satisfying boundary conditions as follows.
The voltage and current initially flowing through the line are $V_{i}$ and $V_{i} / R_{0}$. At the boundary, the termination impedance, $R_{t}$, equals $V_{t} / I_{t}$. After reflection occurs, $\mathrm{V}_{\mathrm{t}} / \mathrm{I}_{\mathrm{t}}=\mathrm{R}_{\mathrm{t}}$. Given this relationship, you can calculate the reflection coefficient as

$$
\left(R_{t}-R_{0}\right) /\left(R_{o}+R_{t}\right) .
$$

An examination of $p$ yields several bits of information. If $R_{t}$ is greater than $R_{0}$, positive voltage reflections will occur. Negative voltage relections occur when the opposite is true. For an open-circuited line, $R_{t}$ dominates and $p=+1$. In this case, $V_{r}=V_{i}$ and the termination interface will generate a reflection of $2 \mathrm{~V}_{\mathrm{i}}$. High-impedance terminations such as this can possibly create overvoltage conditions and increase power consumption because of the higher voltage levels they generate. Sufficient overvoltage levels can damage the input of ICs or induce latchup in a CMOS device. With a short-circuited line, $R_{o}$ dominates and $p=-1$. Therefore, $\mathrm{V}_{\mathrm{r}}=-\mathrm{V}_{\mathrm{i}}$, which negates $\mathrm{V}_{\mathrm{i}}$. Negative voltage reflections can cause false switching action when you're dealing with multiple signal edges.
When line and load impedances are matched, there are no transmission problems. Voltage reflections pingpong along the line, attenuating themselves by $p$ each time they reach the source or load. The reflections eventually decay to zero and the line achieves steadystate conditions. The decay time of the voltage reflections depends entirely on the reflection coefficients $p$ at either end of the line and the amount of propagation delay down the line.

## Choosing a suppression technique

You can suppress transmission-line transients by matching impedances at either the source or the load. Load matching is the best option because it allows you to minimize source impedance, which enhances drive capability and improves signal rise time and dc drive capability. Typically, the load will be the high-impedance input of a MOS IC, which means you'll have to lower load impedance to match the line impedance.
There are several ways to lower load impedance. One utilizes an active termination employing a pull-up/ pull-down resistor network ( $\mathbf{F i g} 4 \mathbf{4}$ ). The effective load impedance equals the parallel combination of $R_{P}, R_{D}$,


Fig 5-Transient problems in power-distribution systems are significantly reduced when you use decoupling capacitors to minimize load-impedance variations.
and the output impedance of the IC. In addition to matching impedances, this technique also establishes an active termination voltage, which can be used to help a weak source driver with rise-time and fall-time performance. The matching technique does have one drawback, however: there's a dc current constantly being dissipated through the termination resistors.
A second load-matching approach uses just a pull-up (Fig 4b), or pull-down resistor (Fig 4c). Either of these schemes solves the dissipation problem, but weaker source drivers will have problems with the additional load imposition, especially if multiple load paths are involved.
You can avoid all dc loading problems by using an ac-coupled load-termination scheme (Fig 4d). During the switching phase, the capacitor is virtually transparent, and the pull-down-resistor impedance combines in parallel with the load impedance to match the line impedance. Under steady-state conditions, the capacitor blocks any current flow and removes the resistive load from the circuit. You choose the capacitor value to achieve a minimum impedance at the voltage-reflection frequency $\mathrm{V}_{\mathrm{VR}}=1 / 2 \mathrm{~T}_{\mathrm{PD}}$.
To this point we've considered only a single impedance discontinuity at the load. In a typical system, however, discontinuities may occur anywhere there is a physical change in the transmission path. Such changes occur when you split a trace to drive multiple IC inputs, widen or narrow a trace, or pass through a connector.

With several discontinuities in each line or with multiple load locations, it may become impractical to match all load impedances. If so, you must opt for sourceimpedance matching. Typically, the signal source employs a low-impedance driver, so you must raise the network's source impedance to match that of the line. To raise the source-output impedance you simply add
a series resistor at the driver output (Fig 4e).
Again, power distribution and signal transmission are complements of each other. You can see the relationship by applying the impedance-analysis techniques to power distribution (Fig 5). As the figure shows, the power-supply voltage remains constant while the impedance of the load varies. Voltage reflections and fluctuations occur during the transition between steadystate conditions. In order to minimize transients, therefore, you must minimize the factors that cause fluctuations from a steady-state condition.

Load impedance is the variable factor in power distribution, so your goal is to minimize load variations. Adding decoupling capacitors minimizes impedance variations because the capacitors become the dominant factor in the load-impedance equation. For example, assume that an IC being powered by the 5 V power supply varies its current consumption from 50 to 100 mA . Correspondingly, the IC's output impedance varies from 100 to $50 \Omega-\mathrm{a} 100 \%$ variation. At 1 MHz , a $0.01-\mu \mathrm{F}$ decoupling capacitor has an impedance of $15.9 \Omega$. When you consider the parallel combination of capacitive and IC impedances, the load will now vary from 12.06 to $13.72 \Omega$-a $13.8 \%$ variation-which will lead to significant reductions in voltage transients.

## Author's biography

James K Murashige is responsible for new product planning and application at Logic Devices Inc (Sunnyvale, CA). As such, he is involved in the development of high-speed DSP logic circuits, static RAMs, and SCSI controllers. James holds a BSEE degree from Johns Hopkins University (Baltimore, MD). In his off hours, he enjoys bicycling, hiking, gardening, and woodworkina.


Article Interest Quotient (Circle One)
High 491 Medium 492 Low 493

## Ordering Information

Memory Products
FIFO Memory Products
Memory Modules
Logic Products
Peripheral Products
Quality and Reliability
Technology and Design Features
Packaging
Application Notes
Technical Articles
Sales Offices
12

## Corporate Headquarters

## Logic Devices Incorporated

628 East Evelyn Avenue
Sunnyvale, CA 94086
Telephone:
(408) 720-8630
(800) 851-0767 (Toll free inside U.S. - except California)
(800) 233-2518 (Toll free inside California)

FAX: (408) 733-7690
TLX: 172387
FSCM: 65896

## Regional Sales Offices

Northwest Region<br>Logic Devices Incorporated<br>Sunnyvale, California (408) 720-8630

Northeast Region
Logic Devices Incorporated
Andover, Massachusetts
(508) 475-2121

## Central Region

Logic Devices Incorporated
Dallas, Texas
(214) 250-2631

## Southeast Region

Logic Devices Incorporated
St. Petersburg, Florida
(813) 579-9992

## Southwest Region

Logic Devices Incorporated
Agoura Hills, California
(818) 597-8256

# North American Sales Representatives 

| Company | City/State | Telephone | Company | City/State | Telephone |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ALABAMA |  |  | INDIANA |  |  |
| Electramark | Huntsville, AL | (205) 830-4400 | Applied Data Management |  |  |
|  |  | FAX: (205) 830-4406 |  | Batesville, $\mathbb{N}$ | (513) 579-8108 |
| ARIZONA |  |  |  |  | FAX: (513) 579-8510 |
| Luscombe Eng. | Scottsdale, AZ | (602) 949-9333 | IOWA |  |  |
|  |  | FAX: (602) 949-9095 | Cahill, Schmitz \& Howe |  |  |
| ARKANSAS |  |  |  | Cedar Rapids, 10 | (319) 377-8219 |
| Comptech | Irving, TX | (214) 751-1181 | KENTUCKY |  | FAX: (319) 377-0958 |
|  |  | FAX: (214) 550-8113 |  |  |  |
| CALIFORNIA (Northern) |  |  | Applied Data Management |  |  |
| Straube Associates | Mt. View, CA | (415) 969-6060 | Cincinnati, OH |  | (513) 579-8108 |
|  |  | FAX: (415) 964-6526 |  |  | FAX: (513) 579-8510 |
|  | Roseville, CA | (916) 346-6313 | LOUISIANNA |  |  |
|  |  | FAX: (916) 346-6326 | Comptech | Irving, TX | (214) 751-1181 |
| CALIFORNIA (Los Angeles) |  |  |  |  | FAX: (214) 550-8113 |
| Select Electronics | La Mirada | (714) 739-8891 | MAINE |  |  |
|  |  | FAX: (714) 739-1604 | AD Nova Sales | Burlington, MA | (617) 270-9600 |
| CALIFORNIA (San Diego) |  |  |  |  | FAX: (617) 272-2467 |
| Earle Associates | San Diego, CA | (619) 278-5441 | MARYLAND |  |  |
|  |  | FAX: (619) 278-5443 | Advanced Technol | gy Sales |  |
| COLORADO |  |  |  | Towson, MD | (301) 296-9360 |
| Western Region Marketing |  |  |  |  | FAX: (301) 296-9373 |
|  | Broomfield, CO | (303) 469-8088 | MASSACHUSET |  |  |
|  |  | FAX: (303) 469-8585 | A/D Nova Sales | Burlington, MA | (617) 270-9600 |
| CONNECTICUT |  |  |  |  | FAX: (617) 272-2467 |
| NRG Limited | Fairfield, CT | (203) 384-1112 | MICHIGAN |  |  |
|  |  | FAX: (203) 335-2127 | C. B. Jensen | Troy, MI | (313) 643-0506 |
| DELAWAREDeltatronics |  |  |  |  | FAX: (313) 643-4735 |
|  | Blue Bell, PA | (215) 641-9930 | MINNESOTA |  |  |
|  |  | FAX: (215) 641-9934 | Aldridge Assoc. Inc | Eden Prairie, MN | (612) 944-8433 |
| FLORIDA |  |  |  |  | FAX: (612) 944-8378 |
| Dyne-A-Mark | Clearwater, FL | (813) 441-4702 | MISSISSIPPI |  |  |
|  |  | FAX: (813) 447-4120 | Electramark | Norcross, GA | (404) 446-7915 |
|  | Ft. Lauderdale, FL | (305) 771-6501 |  |  | FAX: (404) 263-6389 |
|  |  | FAX: (305) 772-0114 | NEVADA |  |  |
|  | Casselberry, FL | (407) 831-2822 | Straube Associates | Roseville, CA | (916) 346-6313 |
|  |  | FAX: (407) 834-4524 |  |  | FAX: (916) 346-6326 |
|  | Palm Bay, FL | (407) 725-7470 | NEW HAMPSHIR |  |  |
|  |  | FAX: (407) 984-2719 | A/D Nova Sales | Burlington, MA | (617) 270-9600 |
| GEORGIA |  |  |  |  | FAX: (617) 272-2467 |
| Electramark | Norcross, GA | (404) 446-7915 | NEW JERSEY (N | orth) |  |
|  |  | FAX: (404) 263-6389 | Parallax | Mellville, NY | (516) 351-1000 |
| IDAHO |  |  |  |  | FAX: (516) 351-1606 |
| Western Technical Sales |  |  | NEW JERSEY (S | uth) |  |
|  | Spokane, WA | (509) 922-7600 | Deltatronics | Blue Bell, PA | (215) 641-9930 |
|  |  | FAX: (509) 922-7603 |  |  | FAX: (215) 641-9934 |
| ILLINOIS | Schaumburg, IL |  | NEW MEXICO |  |  |
| Sieger \& Assoc. |  | (312) $310-9530$ | Q. A. Electronics | Albuquerque, NM | (505) 888-1121 |
|  |  | FAX: (312) 310-8844 |  |  | FAX: (505) 883-9044 |
|  |  |  |  |  |  |

## North American Sales Representatives



## International Distributors

## EUROPEAN

DIRECTOR OF SALES
EMS
(European Marketing \& Sales, Ltd.)
Cardinal Point
Newhall Road
Heathrow, England TW6 2EX
Tel: (1) 44-1-759-4192
FAX: (1) 44-1-564-7625

## CANADA

Cantec Representative Inc.
8 Strathearn Avenue, \#18
Brampton, Ontario L6T 4L9
Tel: (416) 791-5922
FAX: (416) 791-7940
Cantec Representative Inc.
1573 Laperriere Avenue
Ottawa, Ontario K1Z 7T3
Tel: (613) 725-3704
FAX: (613) 725-0490
Cantec Representative Inc.
4947 Legault Street
Pierrefonds, Quebec H9J 1 T6
Tel: (514) 696-6750
FAX: (514) 696-6753

## DENMARK

Distributoren Interelko A/S
SiloveG 38
P.O. 2690 Karslrunde

Denmark
Tel: 45-5314-0700
FAX: 45-5314-6805
FINLAND
OY Comdax AB
Itälahdenkatu 23 A
SF 00210 Helsinki
Findland
Tel: 35-8067-0277
FAX: 35-8069-22326

FRANCE
A2M
6, Avenue Charles-de-Gaulle
Hall B - BP89
Le Chesnay, Paris 78150
France
Tel: 33-1-3954-9113
FAX: 33-1-3954-3061

## ITALY

ITT Distribution (Intesi)
Viale Milanofiorie, E/5
1-20090 Assago (Milano)
Italy
Tel: 39-2-824701

## JAPAN

MCM Japan Ltd.
2-11-1 Komazawa Setagaya-ku
Tokyo 154, Japan
Syuukaen Bldg 2F
Tel: 81-3487-8477
FAX: 81-3487-8825
NETHERLANDS
T.M.E.
(Techmation Manudax Electronics)
Savannahweg 60
3542 AW Utrecht
The Netherlands
Tel: 31-30-420340
FAX: 31-30-422440
SWEDEN
Traco AB
Vinthundsv 157
P.O. Box 103

S 12322 Farsta
Sweden
Tel: 46-8-930000
FAX: 46-8-947732

TAIWAN
Marubun Taiwan, Inc.
7F, 675, Min Sheng E. Rd.
Taipei, Taiwan, R.O.C.
Tel: 02-719-0211
FAX: 02-718-7971
Kaltec International Co., Ltd.
Seikiko Co., Ltd.
No. 18, Lane 46, Sec. 2
Shuang Shi Road
Panchiao, Taipei
Taiwan, R.O.C.
Tel: 02-255-5711
FAX: 02-253-7636
UNITED KINGDOM
Abacus Electronics
Abacus House
Bone Lane, Newbury
Berkshire RG14 5SF
England
Tel: 44-0635-36222
FAX: 44-0635-38670

## WEST GERMANY

Neumüller
Eschenstraße 2
8028 Taufkirchen, Münich
West Germany
Tel: 49-89-6120-80
FAX: 49-89-6120-8248

Milgray Electronics
Industriegebiet Ost
Heilbronner Straße 33
Postfach 848
Göeppingens 7320
West Germany
Tel: 49-7161-67200
FAX: 49-7161-672055

DEVICES INCORPORATED

628 East Evelyn Avenue<br>Sunnyvale, California 94086<br>408-720-8630 • FAX: 408-733-7690

Printed in U.S.A.


[^0]:    Switchina Waverorms
    

[^1]:    * Not tested at low temperature extreme.

[^2]:    "Minimize Parasitic Problems in High-Speed Dgital Systems"

