

MAC Interface Design Guide

Interfacing Level One Ethernet Transceivers to Intel Controllers

General Description

This application note describes operation of the Intel 82596 LAN coprocessor with Level One Ethernet transceivers for IEEE 802.3 10BASE-T and AUI connections. The 82596 can be used with a variety of Level One devices including the LXT901, LXT904, LXT905, LXT907 and LXT944. The 82596 performs the Medium Access Control (MAC) functions, while the Level One transceivers perform the Physical (PHY) layer functions of Manchester encoding/decoding, receiver squelch and transmit pulse shaping, jabber, link integrity testing, reversed polarity detection and correction, and AUI driving and receiving. This note details the transceiver-to-controller interface. It also describes the Carrier Sense mode settings required for compatibility between Level One LXT905 and LXT944 transceivers and the Intel 82596 LAN controller.

Features

- Integrated filters - No external filters required
- Integrated Manchester encoders/decoders
- 10BASE-T compliant transceivers
- AUI transceivers
- Automatic /Manual AUI/RJ45 Selection
- Automatic polarity correction
- SQE enable/disable
- Integrated LED drivers
- Full duplex capability

Consult individual product data sheets for specific product feature sets.

Application Overview

CSMA/CD or Full-Duplex Ethernet

The above listed Level One transceivers are capable of full duplex operation. This makes them an excellent choice for use with the Intel 82596. The 82596 has two link management algorithms. One of these is Carrier Sense Multiple Access with Collision Detection (CSMA/CD) for compliance with the IEEE 802.3 standard. In CSMA/CD operation, the presence of activity on the serial link delays any data transmission until the link is clear. Collisions can be detected internally or externally to the 82596. With external collision detection, the 82596 is notified of collisions by the COL output of the Level One transceiver.

In addition to CSMA/CD, the 82596 is capable of full-duplex communication. In full-duplex operation, the 82596

uses the \overline{RTS} output to enable data transmission through the TEN input of a Level One transceiver. In order for Level One transceivers to operate in full duplex mode, the transceiver collision detect circuits must be disabled. Collision detection disable is performed through the LEDC pin on the transceiver. In half-duplex operation (for CSMA/CD), the LEDC pin is an output for driving a collision indicator LED. Externally tying the LEDC pin low disables internal twisted-pair loopback and collision detect, enabling full-duplex communication.

Full-duplex operation effectively doubles the bandwidth of an Ethernet connection, without any change in the physical media.

TRANSCEIVER TO CONTROLLER INTERFACE

Level One transceivers use an 8-pin interface to connect with LAN controllers. Table 1 describes the connections between Level One transceivers and the 82596. Note that the CD output from the transceiver is not used with the 82596 controller.

Table 1: Transceiver Pin Description and 82596 Connections

Transceiver Pin Name	I/O	Signal Name	Signal Description	82596 Pin Name
TXD	I	Transmit Data	Input signal containing NRZ data to be transmitted on the network. TXD is connected directly to the transmit data output of the controller.	TXD
TEN	I	Transmit Enable	Enables data transmission and starts the watchdog timer. Synchronous to TCLK.	\overline{RTS}
TCLK	O	Transmit Clock	10 MHz clock output. This clock signal should be directly connected to the transmit clock input of the controller.	TXC
RCLK	O	Receive Clock	Recovered 10 MHz clock which is synchronous to the received data and connected directly to the receive clock input of the controller.	RXC
RXD	O	Receive Data	Output signal connected directly to the receive data input of the controller.	RXD
CD	O	Carrier Detect	Output to notify the controller of activity on the network. Do not connect when using an Intel 82596 with either an LXT905 or LXT944.	\overline{CRS}
COL	O	Collision Detect	Output which drives the collision detect input of the controller.	\overline{CDT}
LBK	I	Loopback	Enables internal loopback mode. ¹	\overline{LPBK}

1. Loopback is an optional connection. Both devices recognize Loopback, but it is not necessary for normal operation.

Carrier Sense Mode Settings

The Intel 82596 LAN controller offers two modes for the carrier sense function: Internal and External. Mode compatibility is listed in Table 2. The LXT901, LXT904 and LXT907 can be used with either mode. The LXT905 and LXT944 can be used with the Internal Mode only.

In the Internal Carrier Sense mode the external carrier sense on the 82596 \overline{CRS} pin is ignored. Instead, the presence of the receive clock is interpreted as Carrier Sense active. Therefore, the Carrier Detect output from the transceiver is not required and should not be connected to the controller. To set the 82596 controller to the Internal Carrier Sense mode, use the configure command to set the 82596 configuration parameter CARRIER SENSE SOURCE (Byte 9, Bit 3) to 1.

In the External Carrier Sense mode the controller looks at the Carrier Detect signal from the transceiver. In the LXT905 and LXT944, the delay between the end of frame and the de-assertion of Carrier Detect can cause the 82596 to mis-read several bits. Selecting the Internal Carrier Sense mode eliminates this condition.

Table 2: Carrier Sense Mode Compatibility

Transceiver	Internal	External
LXT901	Yes	Yes
LXT904	Yes	Yes
LXT905	Yes	No
LXT907	Yes	Yes
LXT944	Yes	No

NOTES:

Corporate Headquarters

9750 Goethe Road
Sacramento California 95827
Telephone (916) 855-5000
Fax: (916) 854-1101



The Americas

EAST

Eastern Area Headquarters

115 Route 46, Suite F1000
Mountain Lakes, NJ 07846
Tel: (201) 316-6088
Fax: (201) 316-8173

North Central Regional Office

One Pierce Place,
Suite 500E
Itasca, IL 60143
Tel: (708) 250-6044
Fax: (708) 250-6045

North Eastern Regional Office

486 Totten Pond Rd.
Waltham, MA 02154
Tel: (617) 487-7070
Fax: (617) 487-7474

South Eastern Regional Office

3191 Coral Way,
Suite 601
Miami, FL 33145
Tel: (305) 444-2966
Fax: (305) 444-4650

WEST

Western Area Headquarters

3375 Scott Blvd., #338
Santa Clara, CA 95054
Tel: (408) 496-1950
Fax: (408) 496-1955

South Central Regional Office

2340 E. Trinity Mills Road
Suite 306
Carrollton, TX 75006
Tel: (214) 418-2956
Fax: (214) 418-2985

South Western Regional Office

28203 Cabot Rd.
Suite 300
Laguna Niguel, CA 92677
Tel: (714) 365-5655
Fax: (714) 365-5653

Latin / South America

9750 Goethe Road
Sacramento, CA 95827
USA
Tel: (916) 855-5000
Fax: (916) 854-1102

International

ASIA / PACIFIC

Asia / Pacific Headquarters

101 Thomson Road
United Square #08-01
Singapore 307591
Tel: +65 353-6722
Fax: +65 353-6711

Central Asia Regional Office

6F, No. 126 Min-Chu
W. Road
Taipei, Taiwan
Tel: +886 2 586 8727
Fax: +886 2 586 0746

EUROPE

Northern Europe

Torshamnsgatan 35
164 40 Kista/Stockholm,
Sweden
Tel: +46 8 750 3980
Fax: +46 8 750 1882

Central and Southern Europe

Forum House, Stirling Rd.
Chichester, West Sussex
PO19 2EN United Kingdom
Tel: +44 1243 538822
Fax: +44 1243 773144

This product is covered by one or more of the following patents. Additional patents pending.
2002382-1; 5,008,637; 5,028,888; 5,057,794; 5,059,924; 5,068,628; 5,077,529; 5,084,866; 5,148,427; 5,153,875;
5,157,690; 5,159,291; 5,162,746; 5,166,635; 5,181,228; 5,204,880; 5,249,183; 5,257,286; 5,267,269; 5,267,746