

PERIPHERAL DESIGN HANDBOOK

February 1979

intel

[®]Intel Corporation 1979

SECTION 1 PERIPHERAL DATA SHEETS




Table of Contents

SECTION 1 - PERIPHERAL DATA SHEETS

8041A/8741A Universal Peripheral Interface 8-Bit Microcomputer1-1
8202 Dynamic Ram Controller1-12
8205 High Speed 1 Out of 8 Binary Decoder
8212 Eight-Bit Input/Output Port1-24
8251A Programmable Communication Interface1-25
8253/8253-5 Programmable Interval Timer1-41
8255A/8255A-5 Programmable Peripheral Interface1-52
8257/8257-5 Programmable DMA Controller
8259A Programmable Interrupt Controller
8271 Programmable Floppy Disk Controller
8273 Programmable HDLC/SDLC Controller
8275 Programmable CRT Controller
8278 Programmable Keyboard Interface
8279/8279-5 Programmable Keyboard Display Interface
8282/8283 Octal Latch
8286/8287 Octal Bus Transceiver
8291 GPIB Talker/Listener
8292 GPIB Controller
8294 Data Encryption Unit1-236
8295 Dot Matrix Printer Controller

SECTION II - APPLICATION NOTES

Introduction to the UPI-41A TM 2-2
Using the 8202 Dynamic Ram Controller2-57
Using the 8251 Universal Synchronous/Asynchronous Receiver/Transmitter2-84
8255A Programmable Peripheral Interface Applications2-115
Using the 8273 SDLC/HDLC Protocol Controller2-145
CRT Terminal Design Using the Intel 8275 and 82792-190
Printer Control with the UPI-41 [™] 2-248

APPENDIX 1 — ARTICLE REPRINTS

Slave Microcomputer Lightens Main Microprocessor Load
Microcomputer Interfacing: Characteristics of the
8253 Programmable Interval Timer

The following are trademarks of Intel Corporation and may be used only to describe Intel products: Intel, ICE, INSITE, Intellec, iSBC, Library Manager, MCS, Megachassis, MICROMAP, MULTIBUS, PROMPT, RMX, UPI, μ Scope, PROMWARE, iCS and the combination of MCS, ICE, iSBC, iCS or RMX with a numerical suffix.

Intel Corporation assumes no responsibility for the use of any circuitry or software other than circuitry or software embodied in an Intel product. No other circuit patent licenses are implied.

الم المركز ال المركز المركز

and the second second

8041A/8741A UNIVERSAL PERIPHERAL INTERFACE PIT MICROCOMPUTER

8-Bit CPU plus ROM, RAM, I/O, Timer and Clock in a Single Package

inta

- One 8-Bit Status and Two Data Registers for Asynchronous Slave-to-Master Interface
- DMA, Interrupt, or Polled Operation Supported
- 1024 × 8 ROM/EPROM. 64 × 8 RAM. 8-Bit Timer/Counter, 18 Programmable I/O Pins


- Fully Compatible with MCS-48[™], MCS-80[™], MCS-85[™], and MCS-86[™] **Microprocessor Families**
- Expandable I/O
- ROM Power-Down Capability
- Single 5V Supply

The Intel® 8041A/8741A is a general purpose, programmable interface device designed for use with a variety of 8-bit microprocessor systems. It contains a low cost microcomputer with program memory, data memory, 8-bit CPU, I/O ports, timer/counter, and clock in a single 40-pin package. Interface registers are included to enable the UPI device to function as a peripheral controller in MCS-48TM, MCS-80TM, MCS-85TM, MCS-86TM, and other 8-bit systems.

The UPI-41A[™] has 1K words of program memory and 64 words of data memory on-chip. To allow full user flexibility the program memory is available as ROM in the 8041A version or as UV-erasable EPROM in the 8741A version. The 8741A and the 8041A are fully pin compatible for easy transition from prototype to production level designs.

The device has two 8-bit, TTL compatible I/O ports and two test inputs. Individual port lines can function as either inputs or outputs under software control. I/O can be expanded with the 8243 device which is directly compatible and has 16 I/O lines. An 8-bit programmable timer/counter is included in the UPI device for generating timing sequences or counting external inputs. Additional UPI features include: single 5V supply, low power standby mode (in the 8041A), single-step mode for debug (in the 8741A), and dual working register banks.


Because it's a complete microcomputer, the UPI provides more flexibility for the designer than conventional LSI interface devices. It is designed to be an efficient controller as well as an arithmetic processor. Applications include keyboard scanning, printer control, display multiplexing and similar functions which involve interfacing peripheral devices to microprocessor systems.




FEATURES AND ENHANCEMENTS

UPI-41

- 1. Single Data Bus Buffer



2. 4 Bits of Status




3. RD and WR are level triggered. IBF, OBF, F1 and INT change internally when RD or WR are low.




4. P24 and P25 are port pins only.

Aportos: This is not a ting parametric limits are string 1. Two Data Bus Buffers, one for input and one for out? put. This allows a much cleaner Master/Slave protocol.


UPI-41A



2. 8 Bits of Status



ST₄-ST₇ are user definable status bits. These bits are defined by the "MOV STS, A" single byte, single cycle instruction. Bits 4-7 of the accumulator are moved to bits 4-7 of the status register. Bits 0-3 of the status register are not affected.



3. RD and WR are edge triggered. IBF, OBF, F1 and INT change internally after the trailing edge of \overline{RD} or \overline{WR} .




- 4. P24 and P25 are port pins or Buffer Flag pins which can be used to interrupt a master processor. These pins default to port pins on Reset.
- If the "EN FLAGS" instruction has been executed, P24 becomes the OBF (Output Buffer Full) pin. A "1" written to P24 enables the OBF pin (the pin outputs the OBF Status Bit). A "0" written to P24 disables the OBF pin (the pin remains low). This pin can be used to indicate that valid data is available from the UPI-41A (in Output Data Bus Buffer).






If "EN FLAGS" has been executed, P_{25} becomes the IBF (Input Buffer Full) pin. A "1" written to P_{25} disables the IBF pin (the pin outputs the inverse of the IBF Status Bit). A "0" written to P_{25} disables the IBF some pin (the pin remains low). This pin can be used to indicate that the UPI-41 is ready for data.



DATA BUS BUFFER INTERRUPT CAPABILITY






 P₂₆ and P₂₇ are port pins or DMA handshake pins for use with a DMA controller. These pins default to port pins on Reset.


If the "EN DMA" instruction has been executed, P_{26} becomes the DRQ (DMA ReQuest) pin. A "1" written to P_{26} causes a DMA request (DRQ is activated). DRQ is deactivated by DACK \cdot RD, DACK \cdot WR, or execution of the "EN DMA" instruction.

If "EN DMA" has been executed, P_{27} becomes the DACK (DMA ACKnowledge) pin. This pin acts as a chip select input for the Data Bus Buffer registers during DMA transfers.



DMA HANDSHAKE CAPABILITY





5. P₂₆ and P₂₇ are port pins only.

8041A/8741A

PIN DESCRIPTION

Signal	Description
D ₀ -D ₇	Three-state, bidirectional DATA BUS BUFFER lines used to interface the UPI-41A to an 8-bit master system data bus.
P ₁₀ -P ₁₇	8-bit, PORT 1 quasi-bidirectional I/O lines.
P ₂₀ -P ₂₇	8-bit, PORT 2 quasi-bidirectional I/O lines. The lower 4 bits (P_{20} - P_{23}) interface directly to the 8243 I/O expander device and contain address and data information during PORT 4-7 access. The upper 4 bits (P_{24} - P_{27}) can be programmed to provide Interrupt Request and DMA Handshake capability. Software control can configure P_{24} as OBF (Output Buffer Full), P_{25} as IBF (Input Buffer Full), P_{26} as DRQ (DMA Request), and P_{27} as DACK (DMA ACKnowledge).
WR	I/O write input which enables the master CPU to write data and command words to the UPI-41A IN- PUT DATA BUS BUFFER.
RD	I/O read input which enables the master CPU to read data and status words from the OUTPUT DATA BUS BUFFER or status register.
CS	Chip select input used to select one UPI-41A out of several connected to a common data bus.
A ₀ .	Address input used by the master processor to in- dicate whether byte transfer is data or command.
T ₀ , T ₁	Input pins which can be directly tested using condi- tional branch instructions.
	$T_{\rm 1}$ also functions as the event timer input (under software control). $T_{\rm 0}$ is used during PROM programming and verification in the 8741A.
X ₁ , X ₂	Inputs for a crystal, LC or an external timing signal to determine the internal oscillator frequency.
SYNC	Output signal which occurs once per UPI-41A in- struction cycle. SYNC can be used as a strobe for external circuitry; it is also used to synchronize single step operation.
EA	External access input which allows emulation, testing and PROM/ROM verification.
PROG	Multifunction pin used as the program pulse input during PROM programming.
	During I/O expander access the PROG pin acts as an address/data strobe to the 8243.
RESET	Input used to reset status flip-flops and to set the program counter to zero.
- -	RESET is also used during PROM programming and verification.
SS	Single step input used in the 8741A in conjunction with the SYNC output to step the program through each instruction.
v _{cc}	+ 5V power supply pin.
V _{DD}	+ 5V during normal operation. Programming supply pin during PROM programming. Low power standby pin in ROM version.
V _{SS}	Circuit ground potential.

UPI INSTRUCTION SET

Mnemonic	Add register to A Add data memory to A Add immediate to A Add immed to A with carry	les C	ycles
ACCUMULATOR	1 are	final.	
ADD A.Rr	Add register to A	1207	ecir, 1
ADD A.@Rr	Add data memory to A	1 `	CO 66 100 .
ADD A,#data	Add immediate to A	2	230 80
ADDC A,Rr	Add immed. to A with carry	1	1
ADDC A,@Rr	Add immed. to A with carry	. 1	1
ADDC A.#data	Add immed. to A with carry	2	2
ANL A,Rr	AND register to A	1	1
ANL A,@Rr	AND data memory to A	1	1 .
ANL A,#data	AND immediate to A	2	2
ORL A, Rr	OR register to A	1	· · 1
ORL A,@Rr	OR data memory to A	1	1
ORL A,#data	OR immediate to A	2	2
XRL A, Rr	Exclusive OR register to A	1	1
XRL A,@Rr	Exclusive OR data memory to A	1	1
XRL A,#data	Exclusive OR immediate to A	2	2
INC A	Increment A	1	1
DEC A	Decrement A	1	1
CLR A	Clear A	1	1
CPL A	Complement A	1	1
DA A	Decimal Adjust A	1	1
SWAP A	Swap digits of A	1	1
RL A	Rotate A left	1	1
RLC A	Rotate A left through carry	1 1	1
RR A	Rotate A right	1	1
RRC A	Rotate A right through carry	1	1

INPUT/OUTPUT

IN A.Pp	Input port to A	1	2
OUTL Pp.A	Output A to port	1	2
ANL Pp,#data	AND immediate to port	2	2
ORL Pp.#data	OR immediate to port	2	2
IN A,DBB	Input DBB to A, clear IBF	1	1
OUT DBB,A	Output A to DBB, set OBF	1	1
MOVD A, Pp	Input Expander port to A	. 1	2
MOVD Pp.A	Output A to Expander port	1	. 2
ANLD Pp,A	AND A to Expander port	1	2
ORLD Pp.A	OR A to Expander port	1	2

DATA MOVES

MOV A,Rr	Move register to A	1
MOV A,@Rr	Move data memory to A	1
MOV A,#data	Move immediate to A	2
MOV Rr,A	Move A to register	1
MOV @Rr,A	Move A to data memory	1
MOV Rr.#data	Move immediate to register	2
MOV @Rr,#data	Move immediate to data memory	2
MOV A PSW	Move PSW to A	1
MOV PSW,A	Move A to PSW	1
XCH A,Rr	Exchange A and register	1
XCH A,@Rr	Exchange A and data memory	1
XCHD A,@Rr	Exchange digit of A and register	1
MOVP A,@A	Move to A from current page	1
MOVP3, A,@A	Move to A from page 3	· 1

TIMER/COUNTER

MOV A,T	Read Timer/Counter	1	1
MOV T,A	Load Timer/Counter	1	1
STRT T	Start Timer	1	1
STRT CNT	Start Counter	1	1
STOP TCNT	Stop Timer/Counter	1	1
EN TCNTI	Enable Timer/Counter Interrupt	1	1
DIS TCNTI	Disable Timer/Counter Interrupt	1	1

2


2


2 2


8041A/8741A

Mnemonic	Description	Bytes	Cycles	Mnemonic	Description dice.	Bytes	Cycles
CONTROL	· · · ·			CLR F1	Clear F1 Flag Complement F1 Flag A ₄ -A ₇ to Bits 4-7 of Status	V1/1	to changes
EN DMA	Enable DMA Handshake Lines	1	1.	CPL F1	Complement F1 Flag	21 3 J. W.	a .
EN I	Enable IBF Interrupt	1	1	MOV STS, A	A ₄ -A ₇ to Bits 4-7 of Status	Po Por	14 19 A
DIS I	Disable IBF Interrupt	1	· 1		• • •	" abjert	Cores and a second
EN FLAGS	Enable Master Interrupts	1	1				to Catin S
SEL RBO	Select register bank 0	1	1	BRANCH			Chann. S. W
SEL RB1	Select register bank 1	1	1	JMP addr	Jump unconditional	2	Se me
NOP	No Operation	1	1	JMPP @A	Jump indirect	4	2
REGISTERS				DJNZ R,addr	Decrement register and skip	2	2
				JC addr	Jump on Carry = 1	2	2
INC Rr	Increment register	1	1	JNC addr	Jump on Carry = 0	2	2
INC @Rr	Increment data memory	1	1	JZ addr	Jump on A Zero	2	2
DEC Rr	Decrement register	.1	1	JNZ addr	Jump on A not Zero	2	2
SUBROUTINE				JT0 addr	Jump on $TO = 1$	2	2
CALL addr	Jump to subroutine	2	2	JNT0 addr	Jump on $TO = 0$	2	2
RET	Return	2	2	JT1 addr	Jump on $T1 = 1$	2	2
RETR	Return and restore status		2	JNT1 addr	Jump on $T1 = 0$	2	2
	Herum and restore status		2	JF0 addr	Jump on F0 Flag = 1	2	2
FLAGS				JF1 addr	Jump on F1 Flag = 1	2	~ 5
CLR C	Clear Carry	1	1	JTF addr	Jump on Timer Flag = 1, Clear Flag	2	2
CPL C	Complement Carry	1	1	JNIBF addr	Jump on IBF Flag=0	2	2
CLR F0	Clear Flag 0	1	1	JOBF addr	Jump on OBF Flag = 1	2	2
CPL F0	Complement Flag 0	1	1	JBb addr	Jump on Accumulator Bit	2	\$ 2 5

APPLICATIONS











Figure 2. 8048-8041A Interface



D.

Figure 4. 8041A Matrix Printer Interface

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias	0°C to 70°C
Storage Temperature 6	5°C to + 150°C
Voltage on Any Pin With Respect	
to Ground	0.5V to +7V
Power Dissipation	1.5 Watt

*COMMENT: Stresses above those listed under Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND OPERATING CHARACTERISTICS

 $T_A = 0$ °C to 70 °C, $V_{SS} = 0V$, 8041A: $V_{CC} = +5V \pm 10\%$, 8741A: $V_{CC} = +5V \pm 5\%$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
VIL	Input Low Voltage (All Except X ₁ , X ₂)	-0.5	0.8	V	
VIH1	Input High Voltage (All Except X ₁ , X ₂ , RESET)	2.2	V _{cc}	•	
V _{IH2}	Input High Voltage (X ₁ , X ₂ , RESET)	3.0	V _{cc}	V	
V _{OL1}	Output Low Voltage (D ₂ -D ₇ , Sync)		0.45	V	I _{OL} = 2.0 mA
V _{OL2}	Output Low Voltage (All Other Outputs Except Prog)		0.45	v	l _{OL} = 1.6 mA
V _{OL3}	Output Low Voltage (Prog)		0.45	V	I _{OL} = 1.0 mA
V _{OH1}	Output High Voltage (D ₀ -D ₇)	2.4		V	I _{OH} = - 400 μA
V _{OH2}	Output High Voltage (All Other Outputs)	2.4		۰V	I _{OH} = - 50 μA
IIL	Input Leakage Current (T ₀ , T ₁ , RD, WR, CS, A ₀ , EA)		± 10	μA	V _{SS} ≼V _{IN} ≼V _{CC}
l _{oz}	Output Leakage Current (D0-D7, High Z State)		± 10	μΑ	$V_{SS} + 0.45 \leq V_{IN} \leq V_{CC}$
I _{LI1}	Low Input Load Current (P10P17, P20P27		0.5	mΑ	$V_{IL} = 0.8V$
I _{LI2}	Low Input Load Current (RESET, SS)		0.2	mA	$V_{IL} = 0.8V$
I _{DD}	V _{DD} Supply Current		1.5	mA	
I _{CC} +I _{DD}	Total Supply Current		125	mA	

A.C. CHARACTERISTICS

 $T_A = 0$ °C to 70 °C, $V_{SS} = 0V$, 8041A: $V_{CC} = V_{DD} = +5V \pm 10\%$, 8741A: $V_{CC} = V_{DD} = +5V \pm 5\%$

DBB READ

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t _{AR}	CS, A₀ Setup to RD↓	0		ns	
t _{RA}	CS, A₀ Hold After RD↑	0		ns	
t _{RR}	RD Pulse Width	250		ns	t _{CY} = 2.5 μs
t _{AD}	\overline{CS} , A ₀ to Data Out Delay		225	ns	C _L = 150 pF
t _{RD}	RD↓ to Data Out Delay		225	ns	C _L = 150 pF
t _{RDF}	RD↑ to Data Float Delay		100	ns	· · ·
t _{RV}	Recovery Time Between Reads And/Or Write	300		ns	
t _{CY}	Cycle Time	2.5	15	μs	

DBB WRITE


Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t _{AW}	CS, A₀ Setup to WR↓	0		ns	
t _{WA}	CS, A ₀ Hold After WRt	0		ns	
tww	WR Pulse Width	250		ns	
t _{DW}	Data Setup to WRt	150		ns	
t _{WD}	Data Hold Aftert WR↑	0		ns	

8041A/8741A

A.C. CHARACTERISTICS-PORT 2

	ARACTERISTICS—PORT 2 70°C, 8041A: V _{CC} = + 5V ± 10%, 8741A: V _{CC} = + 5V	±5%		A Daj	arice: This is not
Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t _{CP}	Port Control Setup Before Falling Edge of PROG	110		ns	Test to chatlo
t _{PC}	Port Control Hold After Falling Edge of PROG	140		ns	range. Some
t _{DP}	Output Data Setup Time	220		ns	
tpF	Input Data Hold Time	110		ns	
tpp	PROG Pulse Width	1400		ns	
t _{PS}	Input Data Setup Time	700		ns	


WAVEFORMS-PORT 2



A.C. CHARACTERISTICS-DMA

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t _{ACC}	DAC to WR or RD	0		ns	
tCAC	RD or WR to DACK	0		ns	
t _{ACD}	DACK to Data Valid		225	ns	C _L = 150 pF
t _{CRQ}	RD or WR to DRQ Cleared		200	ns	

WAVEFORMS-DMA




17

8041A/8741A


A.C. TEST CONDITIONS



1. READ OPERATION-DATA BUS BUFFER REGISTER.



2. WRITE OPERATION-DATA BUS BUFFER REGISTER.



Aprice: This is not a Final specification. Some

PROGRAMMING, VERIFYING, AND ERASING THE 874IA EPROM

Programming/Verification

In brief, the programming process consists of: activating the program mode, applying an address, latching the address, applying data, and applying a programming pulse. Each word is programmed completely before moving on to the next and is followed by a verification step. The following is a list of the pins used for programming and a description of their functions:

Pin	Function
XTAL 1	Clock input (1 to 6 MHz)
RESET	Initialization and address latching
TEST 0	Selection of program or verify mode
EA	Activation of program/verify modes
BUS	Address and data input data output during verify
P20-1	Address input
V_{DD}	Programming power supply
PROG	Program pulse input


The program/verify sequence is

- 1. V_{DD} = 5V, clock applied or internal oscillator operating, RESET = 0V, TEST 0 = 5V, EA = 5V Er Maispecification, Some Ye Subject to change BUS and PROG floating.
- 2. Insert 8741A in programming socket.
- 3. TEST 0 = 0V (select program mode).
- 4. EA = 25V (activate program mode).
- 5. Address applied to BUS and P20-1.
- 6. RESET = 5V (latch address).
- 7. Data applied to BUS.
- 8. $V_{\rm D} = 25V$ (programming power).
- 9. PROG = 0V followed by one 50 ms pulse to 25V.
- 10. $V_{DD} = 5V$.
- 11. TEST 0 = 5V (verify mode).
- 12. Read and verify data on BUS.
- 13. TEST 0 = 0V.
- 14. RESET = 0V and repeat from step 5.
- 15. Programmer should be at conditions of step 1 when 8741A is removed from socket.

Programming Options

The 8741A EPROM can be programmed by either of two Intel products:

- 1. PROMPT-48 Microcomputer Design Aid.
- 2. Universal PROM Programmer (UPP-101 or UPP-102) Peripheral of the Intellec® Development System with a UPP-848 Personality Card.






Figure 5. Programming/Verification Sequence

8741A Erasure Characteristics

The erasure characteristics of the 8741A are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000Å range. Data show that constant exposure to room level fluorescent lighting could erase the typical 8741A in approximately 3 years while it would take approximately one week to cause erasure when exposed to direct sunlight. If the 8741A is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel which

should be placed over the 8741A window to prevent

unintentional erasure. exposure to shortwave ultraviolet light which are well wavelength of 2537Å. The integrated dose (i.e., UV integrated dose exposure to shortwave ultraviolet light which has a sity x exposure time) for erasure should be a minimum of 15 w-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12,000 μ W/cm² power rating. The 8741A should be placed within one inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

A.C. TIMING SPECIFICATION FOR PROGRAMMING

 $T_{A} = 25^{\circ}C \pm 5^{\circ}C, V_{CC} = 5V \pm 5\%, V_{DD} = 25V \pm 1V$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
taw	Address Setup Time to RESET 1	4tCy			and the second sec
twa	Address Hold Time After RESET 1	4ıCy			
tow	Data in Setup Time to PROG 1	4tCy	1999 - S.	1. A.	
twp	Data in Hold Time After PROG I	4iCy		$\mathcal{H}_{\mathcal{L}}^{1}$	
t _{PH}	RESET Hold Time to Verify	4tCy			and the second
tvddw	VDD	4tCy			1. A.
tvddh	VDD Hold Time After PROG I	0			
tpw	Program Pulse Width	50	60	MS	· · · · ·
tīw	Test 0 Setup Time for Program Mode	4tCy	1	1.1.1.1	
twr	Test 0 Hold Time After Program Mode	4tCy			· · ·
tpo	Test 0 to Data Out Delay		4tCy		
tww	RESET Pulse Width to Latch Address	4tCy			
tri tr	VDD and PROG Rise and Fall Times	0.5	2.0	μS	· · ·
tcy	CPU Operation Cycle Time	5.0	1	μs	1
tRE	RESET Setup Time Before EA t	4tCy	1.	1	1

Note: If TEST 0 is high, t_{DO} can be triggered by RESET 1.


D.C. SPECIFICATION FOR PROGRAMMING

 $T_A = 25^{\circ}C \pm 5^{\circ}C, V_{CC} = 5V \pm 5\%, V_{DD} = 25V \pm 1V$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
VDOH	VDD Program Voltage High Level	24.0	26.0	V	·.
VDDL	V _{DD} Voltage Low Level	4.75	5.25	V	
Vpн	PROG Program Voltage High Level	21.5	24.5	ν.	
VPL	PROG Voltage Low Level		0.2	V	
VEAH	EA Program or Verify Voltage High Level	21.5	24.5	V	
VEAL	EA Voltage Low Level		5.25	V	
IDD	VDD High Voltage Supply Current		30.0	mA	
IPROG	PROG High Voltage Supply Current		16.0	mA	a series and the series of the
IEA	EA High Voltage Supply Current		1.0	mA	


WAVEFORMS

Combination Program/Verify Mode (EPROMs Only)



Verify Mode (ROM/EPROM)

VERIFY MODE (ROM/EPROM)



8202 DYNAMIC RAM CONTROLLER


- Provides All Signals Necessary to-Control 2104A, 2117, or 2118 Dynamic Memories
- Directly Addresses and Drives Up to **128K Bytes Without External Drivers**
- Provides Address Multiplexing and Strobes
- Provides a Refresh Timer and a **Refresh Counter**
- Refresh Cycles May be Internally or **Externally Requested**

Provides Transparent Refresh Capability

Notice: This is not a final specification Some RELIMINAL

- Fully Compatible with Intel[®] 8080A, 8085A and 8086 Microprocessors
- Decodes 8085A Status for Advanced **Read Capability**
- Provides System Acknowledge and **Transfer Acknowledge Signals**
- Internal or External Clock Capability

The 8202 is a Dynamic RAM System Controller designed to provide all signals necessary to use 2104A, 2117, or 2118 Dynamic RAMs in microcomputer systems. The 8202 provides multiplexed addresses and address strobes, as well as refresh/access arbitration. Refresh cycles can be started internally or externally.



INTEL CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OF ANY CIRCUITRY OTHER THAN CIRCUITRY EMBODIED IN AN INTEL PRODUCT. NO OTHER CIRCUIT PATENT LICENSES ARE IMPLIED. © INTEL CORPORATION, 1979 1-12 00203A

PIN DESCRIPTIONS

Pin Name	#	O Pin Descriptio	n
AL0 AL1 AL2 AL3 AL4 AL5 AL6/OP3	6 8 10 12 14 16 18	 Low-Order Address. The inputs are used to gener Address for the Multip AL₆/OP₃ input is pulle through a 5KΩ resisto configures itself for 4 AL₆/OP₃ is driven with the 8202 configures itse RAMs. 	ate the Row lexer. If the ed to +12V r, the 8202 K RAMs. If TTL levels,
AH0 AH1 AH2 AH3 AH4 AH5 AH6	5 4 3 2 1 39 38	 High-Order Address. dress inputs are used the Column Address for plexer. If the 8202 is co 4K RAMs, AH₆ can be active high Chip select f ory controlled by 820 RAM operation, AH₆ b most significant column 	or the Multi- nfigured for used as an or the mem- 2. For 16K ecomes the
$ \overline{OUT}_0 \overline{OUT}_1 \overline{OUT}_2 \overline{OUT}_3 \overline{OUT}_4 \overline{OUT}_5 \overline{OUT}_6 $	7 9 11 13 15 17 19	 O Output of the Multiple O outputs are designed to O dresses of the Dynamic O For 4K RAM operation, O signed to drive the 2104 O (Note that the OUT0-6 O require inverters or proper operation. 	drive the ad- RAM array. $\overline{OUT_6}$ is de- IA \overline{CS} input. pins do not
WE	28	O Write Enable. This ou signed to drive the Writ puts of the Dynamic RA	e Enable in-
CAS	27	O Column Address Strob put is used to latch Address into the Dyr array.	the Column
RAS0 RAS1 RAS2 RAS3	21 22 23 26	 O Row Address Strobe. Th O are used to latch the R O into the bank of dyna O selected by the 8202 Bapins (B₀, B₁/OP₁) 	ow Address amic RAMs,
B0 B1/OP1	24 25	I Bank Address. These used to select one of for dynamic RAM via the puts. If the B ₁ /OP ₁ input +12V through a 5KΩ 8202 configures itself vanced Read mode, changes the function RD/S ₁ and REFRO/ALE disables the RAS ₀ and puts.	bur banks of RAS_{0-3} out- t is pulled to resistor, the to the Ad- This mode of the 8202 E inputs and
			· · ·

۷.			All market and the second seco
			Pin Description request a read cycle. In normal operation, a low on this input in ²
Pin Name	#	1/0	Pin Description
RD/S1	32	I	forms the arbiter that a read cycle is requested. In the Advanced Read Mode, this input is designed to accept the S1 status signal from the 8085A (fully decoded for a read). The trailing edge of ALE informs the arbiter that a read cycle is re- quested by latching S ₁ .
WR	31	ļ	Write Input. This input is used to re- quest a write cycle. A low on this in- put informs the arbiter that a write cycle is desired.
PCS	33	I	Protected Chip Select. A low on this input enables the WR and RD/S1 inputs. PCS is protected against terminating a cycle in progress.
REFRQ/ ALE	34	I	Refresh Request/Address Latch En- able. During normal operation, a high on this input indicates to the arbiter that a refresh cycle is being requested. In the Advanced Read Mode, this input is used to latch the state of the 8085 S1 signal into the \overline{RD}/S_1 input. If S1 is high at this time, a Read Cycle is requested. In this mode, transparent refresh is not possible.
XACK	29	0	Transfer acknowledge. This output is a strobe indicating valid data during a read cycle or data written during a write cycle. XACK can be used to latch valid data from the RAM array.
SACK	30	0	System Acknowledge. This output indicates the beginning of a memory access cycle. It can be used as an advanced transfer acknowledge to eliminate wait states. (Note: If a memory access request is made during a refresh cycle, SACK is de- layed until XACK in the memory access cycle).
X ₀ /OP ₂ X ₁ /CLK	36 37	1	Crystal Inputs. These inputs are de- signed for a quartz crystal to control the frequency of the oscillator. If X_0/OP_2 is pulled to +12V through a 1K Ω resistor, X ₁ /CLK becomes a TL input for an external clock

35 Tank. This pin is used for a tank circuit connection.

TTL input for an external clock.

 Vcc
 40
 $+5V \pm 10\%$

 Vss
 20
 Ground.

TNK


8202

BASIC FUNCTIONAL DESCRIPTION

The 8202 consists of six basic blocks; the oscillator, the arbiter, the refresh timer, the refresh counter, the multiplexer, and the timing and control block.

Oscillator

The oscillator provides the basic timing for all 8202 operations. The oscillator circuit is designed primarily for use with an external series resonant fundamental mode crystal. Overtone crystals may be used with the tank circuit shown in Figure 1. A small capacitor (3-5) pF should be placed in series with any crystal to block D.C. stress and assure oscillation at the proper frequency.



The tank input to the oscillator allows the use of overtone mode crystals. The tank circuit shunts the crystal's fundamental and high overtone frequencies and allows the third harmonic to oscillate. The external LC network is connected to the TANK input and is AC coupled to ground.

If the X_0/OP_2 pin is pulled to +12V, through a 1K Ω resistor, the 8202 can be driven by a TTL clock on the X₁/CLK input. No tank circuit is required in this mode.

Arbiter

The 8202 provides 3 different operational cycles:

- 1. Read Cycle
- 2. Write Cycle
- 3. Refresh Cycle

The read and write cycles are initiated by external requests (\overline{RD}/S_1 and \overline{PCS} or \overline{WR} and \overline{PCS}). A refresh cycle may be initiated by the internal refresh timer, or by an external request (REFRQ/ALE). The arbiter resolves conflicts between cycle requests and cycles in execution.

If the B_1/OP_1 input is pulled $\sqrt{6}^{2} + 12V$ through a 5K Ω resistor (Advanced Read mode): \overline{RD}/S_1 becomes an input for the S_1 status signal of the 8085Å (fully decoded for read). REFRQ/ALE becomes an input for the ALE signal of the 8085 (used to latch S_1 . If S_1 is "high" at the falling edge of ALE, a read cycle will be requested on Transparent refresh is not possible in this mode.

Refresh Timer

The refresh timer is a simple timer that indicates to the arbiter that it is time for a refresh cycle. The refresh timer is reset when a refresh cycle is requested.


Refresh Counter

The refresh counter contains the address of the row to be refreshed. This counter is incremented after every refresh cycle.

Multiplexer

The multiplexer is designed to provide the dynamic RAM array with row addresses, column addresses and refresh addresses at the proper times. Its inputs consist of AL_{0-5} , AL_6/OP_3 , AH_{0-6} , and the refresh counter.

If AL₆/OP₃ is pulled to +12V through a 5K Ω resistor, the 8202 configures itself for 4K RAMs. In this mode, AL₀₋₅ provides the multiplexer with the six bit row address. AH₀₋₅ provides the multiplexer with the six bit column address.



 $\overline{\text{OUT}}_{0-5}$ provide the RAM array with twelve bits of multiplexed address. AH₆ can be used as an active high chip select for the RAM array if $\overline{\text{OUT}}_6$ drives CS. Note that the $\overline{\text{OUT}}_{0-6}$ signals do not require inverters or drivers.

If the 8202 is configured for 16K RAMs, AL_{0-5} and AL_6/OP_3 provide the multiplexer with seven bits of row

address. $\underline{AH_{0-6}}$ provides it with seven bits of column address. $\overline{OUT_{0-6}}$ provides the RAM array with fourteen bits of multiplexed address.

Timing and Control Block

The timing and control block executes one of three operational cycles at the request of the arbiter (Read, Write, and Refresh cycles). It provides the RAM array with \overline{WE} , \overline{CAS} , and \overline{RAS} signals. It provides the CPU with transfer and system acknowledge (XACK and \overline{SACK}) signals. It controls the multiplexer during all cycles. It resets the refresh timer and increments the refresh counter during refresh cycles.

Inputs B_0 and B_1/OP_1 are used to select one of four banks of dynamic RAM via the \overline{RAS}_{0-3} outputs.

If B₁/OP₁ is pulled to +12V through a 5K Ω resistor, the 8202 configures itself to the Advanced Read Mode. This mode changes the function of the \overline{RD}/S_1 and \overline{REFRQ}/ALE inputs and disables the \overline{RAS}_0 and \overline{RAS}_1 outputs.

SYSTEM OPERATION

The 8202 is always in one of the following states:

- 1. Idle.
- 2. Performing a Test Cycle.
- 3. Performing a Write Cycle.
- 4. Performing a Read Cycle.
- 5. Performing a Refresh Cycle.


Idle

When the 8202 is idle, no cycle is in progress, the arbiter monitors internal and external cycle requests, and the refresh timer counts towards an internal refresh cycle request. (Fig. X.1)

While the 8202 is idle, the arbiter samples access cycle requests and refresh cycle requests, internal or external, on the rising edge of clock. If both Read and Write cycle requests are active when sampled, a test cycle is started. If a write-cycle request is active when sampled, a write cycle is started. If a read cycle request is active when sampled, a read cycle is started. If a refresh cycle request was previously pulsed or is active when sampled, a refresh cycle is started. Due to internal delays, if an access cycle request and a refresh cycle request occur simultaneously, the access cycle will be executed before the refresh cycle is executed.

Test Cycle

When a test cycle is started, (Read and Write Cycle Requests both active when sampled) the refresh counter is set to zero and the delayed SACK mode is reset, while the 8202 executes a write cycle. This cycle is used for testing only and is not recommended for normal system operation.



Write Cycle (Fig. X.2)


When a write cycle is started, (Write-Cycle Request active when sampled) the Multiplexer drives the \overline{OUT} 0-6 pins with the low order address. Then, if the delayed SACK Mode is not set, SACK is activated. The row address is strobed into the selected bank of RAMs. The multiplexer then drives the \overline{OUT} 0-6 pins with the high order address and the write enable (WE) pin is activated. The column address is then strobed into the RAM array.

Near the end of the cycle, the XACK output is activated. If the Delayed \overrightarrow{SACK} Mode is set, \overrightarrow{SACK} had the same timing as \overrightarrow{XACK} . At the end of the cycle, all signals are deactivated, the Delayed \overrightarrow{SACK} Mode is exited, and the precharge time begins. After the precharge time, the 8202 re-enters the idle state. The refresh timer continues to count during access cycles.

If the REFRQ pin is pulsed or held active while a write cycle is in progress, a refresh cycle will occur immediately following the write cycle, if the Advanced Read Mode is not selected.


Read Cycle (Fig. X.3)

Read cycle operation is the same as write cycle operation, except the write enable $\overline{(WE)}$ signal is not activated.



Refresh Cycle (Fig. X.4)

When a refresh cycle is started, (refresh-cycle request previously pulsed or active when sampled) the 8202 resets the Refresh Timer. The Multiplexer drives the OUT 0-6 pins with the refresh address contained in the Refresh Counter. The 8202 then activates the Row Address Strobe (RAS 0-3) signals. At the end of the refresh cycle, all signals are deactivated, the refresh counter is incremented, and the precharge time begins. After the precharge time, the 8202 re-enters the Idle State.




Hidden Refresh Cycle


Distributed hidden refresh operation is most efficient if REFRQ is strobed during a command cycle such as fetch, where it is intended for the refresh cycle to follow. This is illustrated for 8085 in the following diagram.

System Configurations

Currently, there exists a wide range of processor bus structures, processor speeds, and memory speeds. As a result, the 8202 offers many possible system configurations with equally many cost-performance tradeoffs.

The following system block diagram illustrates just one of the possible system configurations supported by the 8202:





Other system configurations are described in the Intel. Application Note AP45, "Using the 8202 Dynamic RAM Controller." Other related documents are:

- "Intel Memory Design Handbook" (Dynamic Ram sections).
- AR-1, "Simplify Your Dynamics RAM/Microprocessor Inietric Interface."
- An-this is not a triple 8085A for the initial solution for the initial solution · AP-38, "Application Techniques for Bus." Wign, Some Change

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias	0°C to 70°C
Storage Temperature	-65°C to + 150°C
Voltage On Any Pin	
With Respect to Ground	0.5V to +7V
Power Dissipation.	1.4 Watts

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

 $T_A = 0$ °C to 70 °C; $V_{CC} = 5.0V \pm 10\%$; GND = 0V

Symbol	Parameter	Min	Max	Units	Test Conditions
Vc	Input Clamp Voltage		- 1.0	V	$I_{\rm C} = -5 \rm{mA}$
I _{CC}	Power Supply Current		250	mA	
l _F	Forward Input Current X ₁ /CLK All Other Inputs		- 2.0 - 320	mA μA	V _F = 0.45V V _F = 0.45V
I _R	Reverse Input Current		40	μA	$V_{R} = V_{CC}$
V _{OL}	Output Low Voltage SACK, XACK All Other Outputs		0.45 0.45	V V	I _{OL} = 5 mA I _{OL} = 3 mA
V _{OH}	Output High Voltage SACK, XACK All Other Outputs	2.4 2.6		V V	I _{OH} = – 1 mA I _{OH} = – 1 mA
VIL	Input Low Voltage		0.8	V	$V_{CC} = 5.0V$
VIH	Input High Voltage	2.0		v	$V_{CC} = 5.0V$

CAPACITANCE

Symbol	Parameter	Min	Max	Unità 🕤	Test Conditions
C _{IN}	Input Capacitance		30	pF	$F = 1 \text{ MHz}$ $V_{\text{BIAS}} = 2.5 \text{V}, V_{\text{CC}} = 5 \text{V}$ $T_{\text{A}} = 25 \text{°C}$

CL = 30 pF CL = 160 pF CL = 115 pF CL = 224 pF CL = 320 pF

A.C. CHARACTERISTICS

 $T_A = 0$ °C to 70 °C, $V_{CC} = 5V \pm 10\%$

	-,
Loading:	SACK, XACK
32 devices	$\overline{OUT}_0 - \overline{OUT}_6$
	$\overline{RAS}_1 - \overline{RAS}_4$
	WE
	CAS

Measurements made with respect to FAS1 + FAS4, CAS, WE, $OUT_0 - OUT_6$ are at 2.4V and 0.8V: All other pins are measured at 1.5V.

Symbol	Parameter	Min	Max	Units	
tp	Clock (Internal/External) Period (See Note 1)	40	54	ns	
t _{RC}	Memory Cycle Time	10 t _P - 30	12 t _P	ns	
t _{RAH}	Row Address Hold Time	t _P – 10		ns	
t _{ASR}	Row Address Setup Time	t _{PH}		ns	
t _{CAH}	Column Address Hold Time	5 tp		ns	
t _{ASC}	Column Address Setup Time	t _P - 35		ns	
t _{RCD}	RAS to CAS Delay Time	2 t _P - 10	2 t _P + 30	ns	
twcs	WE Setup to CAS	t _P - 40		ns	
t _{RSH}	RAS Hold Time	5 t _P - 30		ns	
t _{CAS}	CAS Pulse Width	5 t _P		ns	
t _{RP}	RAS Precharge Time (See Note 2)	4 t _P – 30		ns	
twch	WE Hold Time to CAS	5 t _P – 20		ns	
t _{REF}	Internally Generated Refresh to Refresh Time 64 Cycle 128 Cycle	548 t _P 264 t _P	576 t _P 288 t _P	ns ns	
t _{CR}	RD, WR to RAS Delay	t _{PH} + 30	t _{PH} + t _P + 75	ns	
t _{cc}	RD, WR to CAS Delay	t _{PH} + 2 t _P + 25	t _{PH} + 3 t _P + 85	ns	
t _{RFR}	REFRQ to RAS Delay	1.5 t _P + 30	2.5 t _P + 100	ns	
t _{AS}	$A_0 - A_{15}$ to \overline{RD} , \overline{WR} Setup Time (See Note 4)	0		ns	
t _{CA}	RD, WR to SACK Leading Edge		t _P + 40	ns	
t _{CK}	RD, WR to XACK, SACK Trailing Edge Delay		30	ns	
t _{KCH}	RD, WR Inactive Hold to SACK Trailing Edge	10		ns	
t _{SC}	RD, WR, PCS to X/CLK Setup Time (See Note 3)	15		ns	
t _{CX}	CAS to XACK Time	5 t _P – 25	5 t _P + 20	ns	
t _{ACK}	XACK Leading Edge to CAS Trailing Edge Time	10		ns	
t _{XW}	XACK Pulse Width	2 t _P – 25		ns	
t _{LL}	REFRQ Pulse Width	20		ns	
t _{CHS}	RD, WR, PCS Active Hold to RAS	0		ns	
t _{WW}	WR to WE Propagation Delay	8	50	ns	
t _{AL}	S ₁ to ALE Setup Time	40		ns	
t _{LA}	S ₁ to ALE Hold Time	2 t _P + 40		ns	
t _{PL}	External Clock Low Time	15	· ·	ns	
t _{PH}	External Clock High Time	20		ns	
t _{PH}	External Clock High Time for $V_{CC} = 5V \pm 5\%$	17		ns	

Notes:

1. tp minimum determines maximum oscillator frequency.

tp maximum determines minimum frequency to maintain 2 ms refresh rate and tRP minimum.

2. To achieve the minimum time between the RAS of a memory cycle and the RAS of a refresh cycle, such as a transparent refresh, REFRQ should be pulsed in the previous memory cycle.

3. t_{SC} is not required for proper operation which is in agreement with the other specs, but can be used to synchronize external signals with X/CLK if it is desired.

4 . If t_{AS} is less than 0 then the only impact is that t_{ASR} decreases by a corresponding amount.

1-19

A.C. CHARACTERISTICS

$T_A = 0 °C to 70$			
Loading:	SACK, XACK	CL= 30 pF	
64 Devices	$\overline{OUT}_0 - \overline{OUT}_6$	CL = 320 pF	
04 0011000	$RAS_1 - RAS_4$	CL = 230 pF	
	WE	CL = 450 pF	
	CAS	CL = 640 pF	

Measurements made with respect to RAS1 - RAS4, CAS, Academic and a second a WE, $\text{OUT}_0-\text{OUT}_6$ are at 2.4V and 0.8V All other pins are measured at 1.5V.

Symbol	Parameter	assure Min	Max	Units ns	
tp	Clock (Internal/External) Period (See Note 1)	40	54		
t _{RC}	Memory Cycle Time	10 t _P – 30	12 t _P	ns	
t _{RAH}	Row Address Hold Time	t _P – 10		ns	
t _{ASR}	Row Address Setup Time	t _{PH}		ns	
t _{CAH}	Column Address Hold Time	5 t _P		ns	
t _{ASC}	Column Address Setup Time	t _P – 35		ns	
t _{RCD}	RAS to CAS Delay Time	2 t _P – 10	2 t _P + 45	ns	
twcs	WE Setup to CAS	t _P – 40		ns	
t _{RSH}	RAS Hold Time	5 t _P – 30		ns	
t _{CAS}	CAS Pulse Width	5 t _P – 30		ns	
t _{RP}	RAS Precharge Time (See Note 2)	4 t _P – 30	1	ns	
t _{WCH}	WE Hold Time to CAS	5 t _P – 35		ns	
t _{REF}	Internally Generated Refresh to Refresh Time	in the second			
	64 Cycle 128 Cycle	548 t _P 264 t _P	576 t _P 288 t _P	ns ns	
t _{CR}	RD, WR to RAS Delay	t _{PH} + 30	t _{PH} + t _P + 75	ns	
t _{CC}	RD, WR to CAS Delay	t _{PH} + 2 t _P + 25	t _{PH} + 3 t _P + 100	ns	
t _{RFR}	REFRQ to RAS Delay	1.5 t _P + 30	2.5 t _P + 100	ns	
t _{AS}	$A_0 - A_{15}$ to \overline{RD} , \overline{WR} Setup Time (See Note 4)	0	· · ·	ns	
t _{CA}	RD, WR to SACK Leading Edge		t _P + 40	ns	
t _{CK}	RD, WR to XACK, SACK Trailing Edge Delay	1	30	ns	
t _{KCH}	RD, WR Inactive Hold to SACK Trailing Edge	10		ns	
t _{SC}	RD, WR, PCS to X/CLK Setup Time (See Note 3)	15		ns	
t _{CX}	CAS to XACK Time	5 t _P - 40	5 t _P + 20	ns	
t _{ACK}	XACK Leading Edge to CAS Trailing Edge Time	10		ns	
t _{XW}	XACK Pulse Width	2 t _P – 25		ns	
t _{LL}	REFRQ Pulse Width	20		ns	
t _{CHS}	RD, WR, PCS Active Hold to RAS	1		ns	
tww	WR to WE Propagation Delay	8	50	ns	
t _{AL}	S ₁ to ALE Setup Time	40		ns	
t _{LA}	S ₁ to ALE Hold Time	2 t _P + 40	ter an	ns	
t _{PL}	External Clock Low Time	15	· ,	ns	
t _{PH}	External Clock High Time	22		ns	
t _{PH}	External Clock High Time for $V_{CC} = 5V \pm 5\%$	18	The maximum	ns	


Notes:

1. tp minimum determines maximum oscillator frequency.


tp maximum determines minimum frequency to maintain 2 ms refresh rate and t_{RP} minimum. 2 . To achieve the minimum time between the RAS of a memory cycle and the RAS of a refresh cycle, such as a transparent refresh, REFRQ should be pulsed in the previous memory cycle.

3. t_{SC} is not required for proper operation which is in agreement with the other specs, but can be used to synchronize external signals with X/CLK if it is desired.


4 . If t_{AS} is less than 0 then the only impact is that t_{ASR} decreases by a corresponding amount.




REFRESH CYCLE



(CAS = VOH) IF THE REFRESH CYCLE IS INTERNALLY TRIGGERED THEN IGNORE REFRQ.



OUTPUT TEST LOAD CIRCUIT



intel


8205

HIGH SPEED 1 OUT OF 8 BINARY DECODER


- I/O Port or Memory Selector
- Simple Expansion Enable Inputs
- High Speed Schottky Bipolar Technology — 18ns Max. Delay
- Directly Compatible with TTL Logic Circuits
- Low Input Load Current .25 mA max., 1/6 Standard TTL Input Load
- Minimum Line Reflection Low Voltage Diode Input Clamp
- Outputs Sink 10 mA min.
- 16-Pin Dual-In-Line Ceramic or Plastic Package

The 8205 decoder can be used for expansion of systems which utilize input ports, output ports, and memory components with active low chip select input. When the 8205 is enabled, one of its eight outputs goes "low", thus a single row of a memory system is selected. The 3 chip enable inputs on the 8205 allow easy system expansion. For very large systems, 8205 decoders can be cascaded such that each decoder can drive eight other decoders for arbitrary memory expansions.

The Intel[®]8205 is packaged in a standard 16 pin dual-in-line package; and its performance is specified over the temperature range of 0°C to +75°C, ambient. The use of Schottky barrier diode clamped transistors to obtain fast switching speeds results in higher performance than equivalent devices made with a gold diffusion process.



LOGIC SYMBOL



ADDRESS			ENABLE			OUTPUTS							
A ₀	Α1	A ₂	E1	E2	E3	0	1	2	3	4	5	6	7
L	L	L	Ĺ	L	н	L	н	н	н.	H.	н	н	H
н	L	L	L	L	н	н	L	н	н	н	н	н	н
L	н	L	L	L	H	н	н	L	н	н	н	н	. н
н	н	L	L	L	н	н	н	н	L	н	н	н	н
L	L	н	L	L	H	н	н	н	н	L	н	н	н
н	L	н	L	L	н	н	н	н	н	н	٤	н	н
L	н	н	L	L	н	н	н	н	н	н	н	L	н
н	н	н	L	L	н	н	н	н	н	н	н	н	L
х	х	х	L	L	L	н	н	н	н	н	н	н	н
х	х	х	lн	L	L	н	н	н	н	н	н	н	н
х	х	х	L	н	L	н	н	н	н	н	н	н	н
х	х	х	н	н	L	н	H.	н	н	н	н	н	н
х	х	х	н	ι	н	н	H	н	н	н	н	н	н
х	х	х	L.	н	H :	н	н	н	н	н	н	н	н
x	х	x	н	н	н	н	н	н	н	н	н	н	н

PIN NAMES

A0- A2	ADDRESS INPUTS
E1. E3	ENABLE INPUTS
00.07	DECODED OUTPUTS

intel


8212 8-BIT INPUT/OUTPUT PORT

- Fully Parallel 8-Bit Data Register and Buffer
- Service Request Flip-Flop for Interrupt Generation
- Low Input Load Current .25mA Max.
- Three State Outputs
- Outputs Sink 15mA

- 3.65V Output High Voltage for Direct Interface to 8008, 8080A, or 8085A CPU
- Asynchronous Register Clear
- Replaces Buffers, Latches and Multiplexers in Microcomputer Systems
- Reduces System Package Count

The 8212 input/output port consists of an 8-bit latch with 3-state output buffers along with control and device selection logic. Also included is a service request flip-flop for the generation and control of interrupts to the microprocessor.

The device is multimode in nature. It can be used to implement latches, gated buffers or multiplexers. Thus, all of the principal peripheral and input/output functions of a microcomputer system can be implemented with this device.




inta PROGRAMMABLE COMMUNICATION INTERFACE

- Synchronous and Asynchronous Operation
- Synchronous 5-8 Bit Characters; Internal or External Character Synchronization: Automatic Sync Insertion
- Asynchronous 5-8 Bit Characters; Clock Rate-1, 16 or 64 Times Baud Rate: Break Character Generation: 1, 1¹/₂, or 2 Stop Bits; False Start Bit **Detection: Automatic Break Detect** and Handling.

Svnchronous Baud Rate — DC to 64K Baud

- Asynchronous Baud Rate DC to the station Source
- Full Duplex, Double Buffered, Transmitter and Receiver
- Error Detection Parity, Overrun and Framing
- Fully Compatible with 8080/8085 CPU
- 28-Pin DIP Package
- All Inputs and Outputs are TTL Compatible
- Single + 5V Supply
- Single TTL Clock

The Intel® 8251A is the enhanced version of the industry standard, Intel® 8251 Universal Synchronous/Asynchronous Receiver/Transmitter (USART), designed for data communications with Intel's new high performance family of microprocessors such as the 8085. The 8251A is used as a peripheral device and is programmed by the CPU to operate using virtually any serial data transmission technique presently in use (including IBM "bi-sync"). The USART accepts data characters from the CPU in parallel format and then converts them into a continuous serial data stream for transmission. Simultaneously, it can receive serial data streams and convert them into parallel data characters for the CPU. The USART will signal the CPU whenever it can accept a new character for transmission or whenever it has received a character for the CPU. The CPU can read the complete status of the USART at any time. These include data transmission errors and control signals such as SYNDET, TxEMPTY. The chip is constructed using N-channel silicon gate technology.



INTEL CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OF ANY CIRCUITRY OTHER THAN CIRCUITRY EMBODIED IN AN INTEL PRODUCT. NO OTHER CIRCUIT PATENT LICENSES ARE IMPLIED. © INTEL CORPORATION 1979 1 - 2500216A

FEATURES AND ENHANCEMENTS

8251A is an advanced design of the industry standard USART, the Intel[®] 8251. The 8251A operates with an extended range of Intel microprocessors that includes the new 8085 CPU and maintains compatibility with the 8251. Familiarization time is minimal because of compatibility and involves only knowing the additional features and enhancements, and reviewing the AC and DC specifications of the 8251A.

The 8251A incorporates all the key features of the 8251 and has the following additional features and enhancements:

- 8251A has double-buffered data paths with separate I/O registers for control, status, Data In, and Data Out, which considerably simplifies control programming and minimizes CPU overhead.
- In asynchronous operations, the Receiver detects and handles "break" automatically, relieving the CPU of this task.
- A refined Rx initialization prevents the Receiver from starting when in "break" state, preventing unwanted interrupts from a disconnected USART.
- At the conclusion of a transmission, TxD line will always return to the marking state unless SBRK is programmed.

- Tx Enable logic enhancement prevents a Tx Disable command from halting transmission until all data previously written has been transmitted. The logic also prevents the transmitter from turning off in the middle of a word.
- When External Sync Detect is programmed, Internal Sync Detect is disabled, and an External Sync Detect status is provided via a flip-flop which clears itself upon a status read.
- Possibility of false sync detect is minimized by ensuring that if double character sync is programmed, the characters be contiguously detected and also by clearing the Rx register to all ones whenever Enter Hunt command is issued in Sync mode.
- As long as the 8251A is not selected, the RD and WR do not affect the internal operation of the device.
- The 8251A Status can be read at any time but the status update will be inhibited during status read.
- The 8251A is free from extraneous glitches and has enhanced AC and DC characteristics, providing higher speed and better operating margins.
- Synchronous Baud rate from DC to 64K.
- Fully compatible with Intel's new industry standard, the MCS-85.



8251A BASIC FUNCTIONAL DESCRIPTION

General

The 8251A is a Universal Synchronous/Asynchronous Receiver/Transmitter designed specifically for the 80/85 Microcomputer Systems. Like other I/O devices in a Microcomputer System, its functional configuration is programmed by the system's software for maximum flexibility. The 8251A can support virtually any serial data technique currently in use including bi-sync.

In a communication environment an interface device must convert parallel format system data into serial format for transmission and convert incoming serial format data into parallel system data for reception. The interface device must also delete or insert bits or characters that are functionally unique to the communication technique. In essence, the interface should appear "transparent" to the CPU, a simple input or output of byte-oriented system data.

Data Bus Buffer

This 3-state, bidirectional, 8-bit buffer is used to interface the 8251A to the system Data Bus. Data is transmitted or received by the buffer upon execution of INput or OUTput instructions of the CPU. Control words, Command words and Status information are also transferred through the Data Bus Buffer. The command status and data in, and data out are separate 8-bit registers to provide double buffering.

This functional block accepts inputs from the system Control bus and generates control signals for overall device operation. It contains the Control Word Register and Command Word Register that store the various control formats for the device functional definition.

RESET (Reset)

A "high" on this input forces the 8251A into an "Idle" mode. The device will remain at "Idle" until a new set of control words is written into the 8251A to program its functional definition. Minimum RESET pulse width is 6 t_{CY} (clock must be running).

CLK (Clock)

The CLK input is used to generate internal device timing and is normally connected to the Phase 2 (TTL) output of the 8224 Clock Generator. No external inputs or outputs are referenced to CLK but the frequency of CLK must be greater than 30 times the Receiver or Transmitter data bit rates.

WR (Write)

A "low" on this input informs the 8251A that the CPU is writing data or control words to the 8251A.

RD (Read)

A "low" on this input informs the 8251A that the CPU is reading data or status information from the 8251A.

C/D (Control/Data) This input, in conjunction informs the 8251A that the word on the Data type in the second sec

CS (Chip Select)

A "low" on this input selects the 8251A. No reading or writing will occur unless the device is selected. When \overline{CS} is high, the Data Bus in the float state and RD and WR will have no effect on the chip.




Figure 1. 8251A Block Diagram Showing Data Bus **Buffer and Read/Write Logic Functions**

C/D	RD	WR	CS	
0	0	1	0	8251A DATA → DATA BUS
0	1	0	0	DATA BUS → 8251A DATA
1	0	1	0	STATUS ⇒ DATA BUS
1	1	0	0	DATA BUS → CONTROL
х	1	1	0	DATA BUS → 3-STATE
_X	X	X	· 1	DATA BUS → 3-STATE

Modem Control

The 8251A has a set of control inputs and outputs that can be used to simplify the interface to almost any modem. The modem control signals are general purpose in nature and can be used for functions other than modem control, if necessary.

DSR (Data Set Ready)

The DSR input signal is a general purpose, 1-bit inverting input port. Its condition can be tested by the CPU using a Status Read operation. The DSR input is normally used to test modem conditions such as Data Set Ready.

DTR (Data Terminal Readv))

The DTR output signal is a general purpose, 1-bit inverting output port. It can be set "low" by programming the appropriate bit in the Command Instruction word. The DTR output signal is normally used for modem control such as Data Terminal Ready or Rate Select.

RTS (Request to Send)

The RTS output signal is a general purpose, 1-bit inverting output port. It can be set "low" by programming the appropriate bit in the Command Instruction word. The RTS output signal is normally used for Modem control such as Request to Send.

CTS (Clear to Send)

A "low" on this input enables the 8251A to transmit serial data if the Tx Enable bit in the Command byte is set to a "one." If either a Tx Enable off or CTS off condition occurs while the Tx is in operation, the Tx will transmit all the data in the USART, written prior to Tx Disable command before shutting down.

Transmitter Buffer

The Transmitter Buffer accepts parallel data from the Data Bus Buffer, converts it to a serial bit stream, inserts the appropriate characters or bits (based on the communication technique) and outputs a composite serial stream of data on the TxD output pin on the falling edge of \overline{TxC} . The transmitter will begin transmission upon being enabled if $\overline{\text{CTS}}$ = 0. The TxD line will be held in the marking state immediately upon a master Reset or when Tx Enable/ CTS off or TxEMPTY.

Transmitter Control

The transmitter Control manages all activities associated with the transmission of serial data. It accepts and issues signals both externally and internally to accomplish this function.

TxRDY (Transmitter Ready)

This output signals the CPU that the transmitter is ready to accept a data character. The TxRDY output pin can be used as an interrupt to the system, since it is masked by Tx Disabled, or, for Polled operation, the CPU can check TxRDY using a Status Read operation. TxRDY is automatically reset by the leading edge of \overline{WR} when a data character is loaded from the CPU.

Note that when using the Polled operation, the TxRDY status bit is not masked by Tx Enabled, but will only indicate the Empty/Full Status of the Tx Data Input Register.

TxE (Transmitter Empty) TY output will go "high". It resets automatically upon receiving a character from the CPU. TxEMPTY can be used to indicate the end of a transmission mode, so that the CPU "knows" when to "turn the line around" in the half S_{0} duplexed operational mode. TxEMPTY is independent of the Tx Enable bit in the Command instruction.

In SYNChronous mode, a "high" on this output indicates that a character has not been loaded and the SYNC character or characters are about to be or are being transmitted automatically as "fillers". TxEMPTY does not go low when the SYNC characters are being shifted out.




Figure 2. 8251A Block Diagram Showing Modern and **Transmitter Buffer and Control Functions**

TxC (Transmitter Clock)

The Transmitter Clock controls the rate at which the character is to be transmitted. In the Synchronous transmission mode, the Baud Rate (1x) is equal to the \overline{TxC} frequency. In Asynchronous transmission mode the baud rate is a fraction of the actual \overline{TxC} frequency. A portion of the mode instruction selects this factor; it can be 1, 1/16 or 1/64 the TxC.

For Example:

If Baud Rate equals 110 Baud, TxC equals 110 Hz (1x) TxC equals 1.76 kHz (16x) TxC equals 7.04 kHz (64x).

The falling edge of \overline{TxC} shifts the serial data out of the 8251A.

Receiver Buffer

The Receiver accepts serial data, converts this serial input to parallel format, checks for bits or characters that are unique to the communication technique and sends an "assembled" character to the CPU. Serial data is input to RxD pin, and is clocked in on the rising edge of \overline{RxC} .

Receiver Control

This functional block manages all receiver-related activities which consist of the following features:

The RxD initialization circuit prevents the 8251A from mistaking an unused input line for an active low data line in the "break condition". Before starting to receive serial characters on the RxD line, a valid "1" must first be detected after a chip master Reset. Once this has been determined, a search for a valid low (Start bit) is enabled. This feature is only active in the asynchronous mode, and is only done once for each master Reset.

The False Start bit detection circuit prevents false starts due to a transient noise spike by first detecting the falling edge and then strobing the nominal center of the Start bit (RxD = low).

The Parity Toggle F/F and Parity Error F/F circuits are used for parity error detection and set the corresponding status bit.

The Framing Error Flag F/F is set if the Stop bit is absent at the end of the data byte (asynchronous mode), and also sets the corresponding status bit.

RxRDY (Receiver Ready)

This output indicates that the 8251A contains a character that is ready to be input to the CPU. Rx RDY can be connected to the interrupt structure of the CPU or, for Polled operation, the CPU can check the condition of RxRDY using a Status Read operation.

Rx Enable off both masks and holds RxRDY in the Reset Condition. For Asynchronous mode, to set RxRDY, the Receiver must be Enabled to sense a Start Bit and a complete character must be assembled and transferred to the Data Output Register. For Synchronous mode, to set RxRDY, the Receiver must be enabled and a character must finish assembly and be transferred to the Data Output Register.

Failure to read the received character from the Rx Data Output Register prior to the assembly of the next Rx Data character will set overrun condition error and the previous character will be written over and lost. If the Rx Data is being read by the CPU when the internal transfer is occurring, overrun error will be set and the old character will be lost

RxC (Receiver Clock)

The Receiver Clock controls the rate at which the character is to be received. In Synchronous Mode, the Baud Rate (1x) is equal to the actual frequency of \overline{RxC} . In Asynchronous Mode, the Baud Rate is a fraction of the actual RxC freA Nation provide instruction selects this factor; 1, 1/16 or 1/64 the RxC. For Example: Raud Rate equals 300 Baud, if Description of the mode instruction selects this resulting for the first of the select of the select

RxC equals 19.2 kHz (64x).

Baud Rate equals 2400 Baud, if RxC equals 2400 Hz (1x) RxC equals 38.4 kHz (16x) RxC equals 153.6 kHz (64x).

Data is sampled into the 8251A on the rising edge of \overline{RxC} .

NOTE: In most communications systems, the 8251A will be handling both the transmission and reception operations of a single link. Consequently, the Receive and Transmit Baud Rates will be the same. Both TxC and RxC will require identical frequencies for this operation and can be tied together and connected to a single frequency source (Baud Rate Generator) to simplify the interface.

SYNDET (SYNC Detect)/BRKDET (Break Detect))

This pin is used in SYNChronous Mode for SYNDET and may be used as either input or output, programmable through the Control Word. It is reset to output mode low upon RESET. When used as an output (internal Sync mode), the SYNDET pin will go "high" to indicate that the 8251A has located the SYNC character in the Receive mode. If the 8251A is programmed to use double Sync characters (bisync), then SYNDET will go "high" in the middle of the last bit of the second Sync character. SYNDET is automatically reset upon a Status Read operation.





Figure 3. 8251A Block Diagram Showing Receiver **Buffer and Control Functions**

When used as an input (external SYNC detect mode), a positive going signal will cause the 8251A to start assembling data characters on the rising edge of the next RxC. Once in SYNC, the "high" input signal can be removed. When External SYNC Detect is programmed, the Internal SYNC Detect is disabled.

BREAK DETECT (Asvnc Mode Only)

This output will go high whenever the receiver remains low through two consecutive stop bit sequences (including the start bits, data bits, and parity bits). Break Detect may also be read as a Status bit. It is reset only upon a master chip Reset or Rx Data returning to a "one" state.





DETAILED OPERATION DESCRIPTION

General

The complete functional definition of the 8251A is programmed by the system's software. A set of control words must be sent out by the CPU to initialize the 8251A to support the desired communications format. These control words will program the: BAUD RATE, CHARACTER LENGTH, NUMBER OF STOP BITS, SYNCHRONOUS or ASYNCHRONOUS OPERATION, EVEN/ODD/OFF PAR-ITY, etc. In the Synchronous Mode, options are also provided to select either internal or external character synchronization.

Once programmed, the 8251A is ready to perform its communication functions. The TxRDY output is raised "high" to signal the CPU that the 8251A is ready to receive a data character from the CPU. This output (TxRDY) is reset automatically when the CPU writes a character into the 8251A. On the other hand, the 8251A receives serial data from the MODEM or I/O device. Upon receiving an entire character, the RxRDY output is raised "high" to signal the CPU that the 8251A has a complete character ready for the CPU to fetch. RxRDY is reset automatically upon the CPU data read operation.

The 8251A cannot begin transmission until the Tx Enable (Transmitter Enable) bit is set in the Command Instruction and it has received a Clear To Seno to reading the second a clear To Seno to reading the second seco and it has received a Clear To Send (CTS) input. The TxD

Programming the 8251A Concerning data transmission or reception, the 8251A Some must be loaded with a set of control words generated by the CPU. These control signals define the complete functional definition of the 8251A and must immediately follow a Reset operation (internal or external).

The control words are split into two formats:

- 1. Mode Instruction
- 2. Command Instruction

Mode Instruction

This format defines the general operational characteristics of the 8251A. It must follow a Reset operation (internal or external). Once the Mode Instruction has been written into the 8251A by the CPU, SYNC characters or Command Instructions may be inserted.

Command Instruction

This format defines a status word that is used to control the actual operation of the 8251A.

Both the Mode and Command Instructions must conform to a specified sequence for proper device operation. The Mode Instruction must be inserted immediately following a Reset operation, prior to using the 8251A for data communication.

All control words written into the 8251A after the Mode Instruction will load the Command Instruction. Command Instructions can be written into the 8251A at any time in the data block during the operation of the 8251A. To return to the Mode Instruction format, the master Reset bit in the Command Instruction word can be set to initiate an internal Reset operation which automatically places the 8251A back into the Mode Instruction format. Command Instructions must follow the Mode Instructions or Sync characters.




Figure 5. Typical Data Block

00216A

Mode Instruction Definition

The 8251A can be used for either Asynchronous or Synchronous data communication. To understand how the Mode Instruction defines the functional operation of the 8251A, the designer can best view the device as two separate components sharing the same package, one Asynchronous the other Synchronous. The format definition can be changed only after a master chip Reset. For explanation purposes the two formats will be isolated.

NOTE: When parity is enabled it is not considered as one of the data bits for the purpose of programming the word length. The actual parity bit received on the Rx Data line cannot be read on the Data Bus. In the case of a programmed character length of less than 8 bits, the least significant Data Bus bits will hold the data; unused bits are "don't care" when writing data to the 8251A, and will be "zeros" when reading the data from the 8251A.

Asynchronous Mode (Transmission)

Whenever a data character is sent by the CPU the 8251A automatically adds a Start bit (low level) followed by the data bits (least significant bit first), and the programmed number of Stop bits to each character. Also, an even or odd Parity bit is inserted prior to the Stop bit(s), as defined by the Mode Instruction. The character is then transmitted as a serial data stream on the TxD output. The serial data is shifted out on the falling edge of TxC at a rate equal to 1, 1/16, or 1/64 that of the TxC, as defined by the Mode Instruction. BREAK characters can be continuously sent to the TxD if commanded to do so.

When no data characters have been loaded into the 8251A the TxD output remains "high" (marking) unless a Break (continuously low) has been programmed.

. تعنید

Asynchronous Mode (Receive)

The RxD line is normally high. A falling edge on this line triggers the beginning of a START bit. The validity of this START bit is checked by again strobing this bit at its nominal center (16X or 64X mode only). If a low is detected again, it is a valid START bit, and the bit counter will start counting. The bit counter thus locates the center of the data bits, the parity bit (if it exists) and the stop bits. If parity error occurs, the parity error flag is set. Data and parity bits are sampled on the RxD pin with the rising edge of \overline{RxC} . If a low level is detected as the STOP bit, the Framing Error flag will be set. The STOP bit signals the end of a character. Note that the receiver requires only one stop bit, regardless of the number of stop bits programmed. This character is then loaded into the parallel I/O buffer of the 8251A. The RxRDY pin is raised to signal the CPU that a character is ready to be fetched. If a previous character has not been fetched by the CPU, the present character replaces it in the I/O buffer, and the OVERRUN Error flag is raised (thus the previous character is lost). All of the error flags can be reset by an Error Reset Instruction. The occurrence of any of these errors will not affect the operation of the 8251A.





Figure 6. Mode Instruction Format, Asynchronous Mode






1

Synchronous Mode (Transmission)

The TxD output is continuously high until the CPU sends its first character to the 8251A which usually is a SYNC character. When the $\overline{\text{CTS}}$ line goes low, the first character is serially transmitted out. All characters are shifted out on the falling edge of $\overline{\text{TxC}}$. Data is shifted out at the same rate as the $\overline{\text{TxC}}$.

Once transmission has started, the data stream at the TxD output must continue at the TxC rate. If the CPU does not provide the 8251A with a data character before the 8251A Transmitter Buffers become empty, the SYNC characters (or character if in single SYNC character mode) will be automatically inserted in the TxD data stream. In this case, the TxEMPTY pin is raised high to signal that the 8251A is empty and SYNC characters are being sent out. TxEMPTY does not go low when the SYNC is being shifted out (see figure below). The TxEMPTY pin is internally reset by a data character being written into the 8251A.




Synchronous Mode (Receive)

In this mode, character synchronization can be internally or externally achieved. If the SYNC mode has been programmed, ENTER HUNT command should be included in the first command instruction word written. Data on the RxD pin is then sampled in on the rising edge of \overline{RxC} . The content of the Rx buffer is compared at every bit boundary with the first SYNC character until a match occurs. If the 8251A has been programmed for two SYNC characters, the subsequent received character is also compared; when both SYNC characters have been detected, the USART ends the HUNT mode and is in character synchronization. The SYNDET pin is then set high, and is reset automatically by a STATUS READ. If parity is programmed, SYNDET will not be set until the middle of the parity bit instead of the middle of the last data bit.

In the external SYNC mode, synchronization is achieved by applying a high level on the SYNDET pin, thus forcing the 8251A out of the HUNT mode. The high level can be removed after one \overline{RxC} cycle. An ENTER HUNT command has no effect in the asynchronous mode of operation.

Parity error and overrun error are both checked in the same way as in the Asynchronous Rx mode. Parity is checked when not in Hunt, regardless of whether the Receiver is enabled or not.

The CPU can command the receiver to enter the HUNT mode if synchronization is lost. This will also set all the used character bits in the buffer to a "one", thus preventing a possible false SYNDET caused by data that happens to be in the Rx Buffer at ENTER HUNT time. Note that the SYNDET F/F is reset at each Status Read, regardless of whether internal or external SYNC has been programmed. This does not cause the 8251A to return to the HUNT mode. When in SYNC mode, but not in HUNT, Sync Detection is still functional, but only occurs at the "known" word boundaries. Thus, if one Status Read indicates SYN-DET and a second Status Read also indicates SYN-DET and a second Status Read also indicates SYNthen the programmed SYNDET characters have been received since the previous Status Read. (If double character sync has been programmed, then both sync characters have been contiguously received to gate a SYNDET indication.) When external SYNDET mode is selected, internal Sync Detect is disabled, and the SYNDET F/F may be set at any bit boundary.








Figure 9. Data Format, Synchronous Mode

COMMAND INSTRUCTION DEFINITION

Once the functional definition of the 8251A has been programmed by the Mode Instruction and the Sync Characters are loaded (if in Sync Mode) then the device is ready to be used for data communication. The Command Instruction controls the actual operation of the selected format. Functions such as: Enable Transmit/Receive, Error Reset and Modem Controls are provided by the Command Instruction.

Once the Mode Instruction has been written into the 8251A and Sync characters inserted, if necessary, then all further "control writes" ($C/\overline{D} = 1$) will load a Command Instruction. A Reset Operation (internal or external) will return the 8251A to the Mode Instruction format.

STATUS READ DEFINITION

In data communication systems it is often necessary to examine the "status" of the active device to accertain if errors have occurred or other conditions that require the processor's attention. The 8251A has facilities that allow the programmer to "read" the status of the device at any time during the functional operation. (The status update is inhibited during status read).

A normal "read" command is issued by the CPU with $C/\overline{D} = 1$ to accomplish this function.

Some of the bits in the Status Read Format have identical meanings to external output pins so that the 8251A can be used in a completely Polled environment or in an interrupt driven environment. TxRDY is an exception.

Note that status update can have a maximum delay of 28 clock periods from the actual event affecting the status.




Figure 10. Command Instruction Format

Figure 11. Status Read Format





Figure 12. Asynchronous Serial Interface to CRT Terminal, DC—9600 Baud






Figure 13. Synchronous Interface to Terminal or Peripheral Device




Figure 15. Synchronous Interface to Telephone Lines

Ambient Temperature Under Bias 0°C to 70°C Storage Temperature	
Voltage On Any Pin	
With Respect to Ground0.5V to +7V	
Power Dissipation	

ABSOLUTE MAXIMUM RATINGS*

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specific cation is not implied. Exposure to absolute maximum Some rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS


 $T_A = 0^{\circ}C$ to $70^{\circ}C$; $V_{CC} = 5.0V \pm 5\%$; GND = 0V

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
VIL	Input Low Voltage	-0.5	0.8	V	
VIH	Input High Voltage	2.2	V _{cc}	V	
V _{OL}	Output Low Voltage		0.45	V	I _{OL} = 2.2 mA
V _{OH}	Output High Voltage	2.4		V	I _{OH} = -400 μA
IOFL	Output Float Leakage		±10	μA	V _{OUT} = V _{CC} TO 0.45V
I _{IL}	Input Leakage	t	±10 •••	μA	V _{IN} = V _{CC} TO 0.45V
I _{CC}	Power Supply Current	· · · · · · · · · · · · · · · · · · ·	100	mA	All Outputs = High


CAPACITANCE

 $T_A = 25^{\circ}C; V_{CC} = GND = 0V$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
C _{IN}	Input Capacitance		10	pF	fc = 1MHz
C _{I/O}	I/O Capacitance		20	pF	Unmeasured pins returned to GND









A.C. CHARACTERISTICS

Bus Parameters (Note 1)

Read Cycle:

1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -	825	IA			3
.C. CHAR	ACTERISTICS			No. Paral	the This is not a final specification
$a = 0^{\circ}C$ to 70°	°C; V _{CC} = 5.0V ±5%; GND = 0V				This are subjesteries
us Paramete	rs (Note 1)		:		Sect to change So
ead Cycle:	ter en				an a
SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
t _{AR}	Address Stable Before READ (CS, C/D)	50	· · ·	ns	Note 2
t _{RA}	Address Hold Time for $\overline{\text{READ}}$ ($\overline{\text{CS}}$, C/ $\overline{\text{D}}$)	50		ns	Note 2
t _{RR}	READ Pulse Width	250		ns	the state of the
	Data Delay from READ	1	250	ns	3, C ₁ = 150 pF
t _{RD}	Data Delay Hom HEAD				- · · ·

8251A

Write Cycle:

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
t _{AW}	Address Stable Before WRITE	50		ns	
twa	Address Hold Time for WRITE	50		ns	
tww	WRITE Pulse Width	250		ns	n 1
t _{DW}	Data Set Up Time for WRITE	150		ns	
t _{WD}	Data Hold Time for WRITE	30		ns	
t _{RV}	Recovery Time Between WRITES	6		tCY	Note 4


NOTES: 1. AC timings measured V_{OH} = 2.0, V_{OL} = 0.8, and with load circuit of Figure 1. 2. Chip Select (CS) and Command/Data (C/D) are considered as Addresses.

3. Assumes that Address is valid before $\overline{R_D}\downarrow$.

4. This recovery time is for Mode Initialization only. Write Data is allowed only when TxRDY = 1.

Recovery Time between Writes for Asynchronous Mode is 8 t_{CY} and for Synchronous Mode is 16 t_{CY} .

Input Waveforms for AC Tests





				Rs Dal	intice. This is not the second
Other Timings:	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
	Clock Period	320	1350	ns	Nata E Cla
t _{CY}	Clock High Pulse Width	140		ns	Notes Dec etitication.
<u>tφ</u>	Clock Low Pulse Width	90	t _{CY-90}	ns	
<u>t</u> φ	Clock Rise and Fall Time	5	20		
t _R , t _F	TxD Delay from Falling Edge of \overline{TxC}	- 5	20	ns	
t _{DTx}				<u>μs</u>	
tsrx	Rx Data Set-Up Time to Sampling Pulse	2		μs	
t _{HRx}	Rx Data Hold Time to Sampling Pulse	2		μs	
f _{Tx}	Transmitter Input Clock Frequency				
	1x Baud Rate	DC	64	kHz	
	16x Baud Rate	DC	310	kHz	
	64x Baud Rate	DC	615	kHz	
t _{TPW}	Transmitter Input Clock Pulse Width				
	1x Baud Rate	12		tcy	the second second
	16x and 64x Baud Rate	1		tcy	
^t TPD	Transmitter Input Clock Pulse Delay		1		
-	1x Baud Rate	15	}	tcy	
	16x and 64x Baud Rate	3		tcy	
f _{Rx}	Receiver Input Clock Frequency				
	1x Baud Rate	DC	64	kHz	
	16x Baud Rate	DC	310	kHz	
	64x Baud Rate	DC	615	kHz	
tRPW	Receiver Input Clock Pulse Width				
	1x Baud Rate	12		tCY	
	16x and 64x Baud Rate	1		tCY	
trpd	Receiver Input Clock Pulse Delay				
	1x Baud Rate	15		^t CY	
	16x and 64x Baud Rate	3		tcy	
^t TxRDY	TxRDY Pin Delay from Center of last Bit		8	tCY	Note 7
TxRDY CLEAR	$TxRDY \downarrow from Leading Edge of \overline{WR}$		180	ns	Note 7
^t RxRDY	RxRDY Pin Delay from Center of last Bit		24	tCY	Note 7
tR _x RDY CLEAR	$R \times RDY \downarrow$ from Leading Edge of \overline{RD}		150	ns	Note 7
t _{IS}	Internal SYNDET Delay from Rising		24		Neta 7
	Edge of RxC		24	tCY	Note 7
t _{ES}	External SYNDET Set-Up Time Before		16	+	Note 7
	Falling Edge of RxC		10	tCY	Note /
t _{xempty}	TxEMPTY Delay from Center of Last Bit		20	t _{CY}	Note 7
twc	Control Delay from Rising Edge of		8	tCY	Note 7
	WRITE (TxEn, DTR, RTS)				
t _{CR}	Control to READ Set-Up Time (DSR, CTS)		20	t _{CY}	Note 7

5. The TxC and RxC frequencies have the following limitations with respect to CLK. For 1x Baud Rate , f_{Tx} or f_{Rx} \leq 1/(30 t_{CY}) For 16x and 64x Baud Rate, f_{Tx} or f_{Rx} \leq 1/(4.5 t_{CY})


6. Reset Pulse Width = 6 t_{CY} minimum; System Clock must be running during Reset.


7. Status update can have a maximum delay of 28 clock periods from the event affecting the status.






Write Data Cycle (CPU → USART)











Write Control or Output Port Cycle (CPU → USART)





Read Control or Input Port (CPU ← USART)




NOTE #1: T_{WC} INCLUDES THE RESPONSE TIMING OF A CONTROL BYTE. NOTE #2: T_{CR} INCLUDES THE EFFECT OF CTS ON THE TxENBL CIRCUITRY.

Transmitter Control & Flag Timing (ASYNC Mode)






Transmitter Control & Flag Timing (SYNC Mode)



Receiver Control & Flag Timing (SYNC Mode)



8253/8253-5 PROGRAMMABLE INTERVAL TIMER

- MCS-85TM Compatible 8253-5
- 3 Independent 16-Bit Counters
- DC to 2 MHz

int


Programmable Counter Modes

.

24-Pin Dual In-Line Package

The Intel® 8253 is a programmable counter/timer chip designed for use as an Intel microcomputer peripheral. It uses nMOS technology with a single +5V supply and is packaged in a 24-pin plastic DIP.

It is organized as 3 independent 16-bit counters, each with a count rate of up to 2 MHz. All modes of operation are software programmable.



Count Binary or BCD

Single + 5V Supply

FUNCTIONAL DESCRIPTION

General

The 8253 is a programmable interval timer/counter specifically designed for use with the Intel[™] Microcomputer systems. Its function is that of a general purpose, multi-timing element that can be treated as an array of I/O ports in the system software.

The 8253 solves one of the most common problems in any microcomputer system, the generation of accurate time delays under software control. Instead of setting up timing loops in systems software, the programmer configures the 8253 to match his requirements, initializes one of the counters of the 8253 with the desired quantity, then upon command the 8253 will count out the delay and interrupt the CPU when it has completed its tasks. It is easy to see that the software overhead is minimal and that multiple delays can easily be maintained by assignment of priority levels.

Other counter/timer functions that are non-delay in nature but also common to most microcomputers can be implemented with the 8253.

- Programmable Rate Generator
- Event Counter
- · Binary Rate Multiplier
- Real Time Clock
- · Digital One-Shot
- Complex Motor Controller

Data Bus Buffer

This 3-state, bi-directional, 8-bit buffer is used to interface the 8253 to the system data bus. Data is transmitted or received by the buffer upon execution of INput or OUTput CPU instructions. The Data Bus Buffer has three basic functions.

- 1. Programming the MODES of the 8253.
- 2. Loading the count registers.
- 3. Reading the count values.

Read/Write Logic

The Read/Write Logic accepts inputs from the system bus and in turn generates control signals for overall device operation. It is enabled or disabled by CS so that no operation can occur to change the function unless the device has been selected by the system logic.

RD (Read)

A "low" on this input informs the 8253 that the CPU is inputting data in the form of a counters value.

WR (Write)

A "low" on this input informs the 8253 that the CPU is outputting data in the form of mode information or loading counters.

A0, A1

These inputs are normally connected to the address bus. Their function is to select one of the three counters to be operated on and to address the control word register for mode selection.

CS (Chip Select)

A "low" on this input enables the 8253. No reading or writing will occur unless the device is selected. The \overline{CS} input has no effect upon the actual operation of the counters.




Figure 1. Block Diagram Showing Data Bus Buffer and Read/Write Logic Functions

CS	RD	WR	A ₁	• A ₀ .	
0	1	0	0	0	Load Counter No. 0
0	1	0	0	1	Load Counter No. 1
0	1	0	1	0	Load Counter No. 2
0	1	0	1	1	Write Mode Word
0	0	1	0	0	Read Counter No. 0
0	0	1	0	1	Read Counter No. 1
0	0	1	1	0	Read Counter No. 2
0	0	1	1	1	No-Operation 3-State
1	Х	Х	X	Х	Disable 3-State
0	1	1	X	X	No-Operation 3-State

Control Word Register

The Control Word Register is selected when A0, A1 are 11. It then accepts information from the data bus buffer and stores it in a register. The information stored in this register controls the operational MODE of each counter, selection of binary or BCD counting and the loading of each count register.

The Control Word Register can only be written into; no read operation of its contents is available.

Counter #0, Counter #1, Counter #2

These three functional blocks are identical in operation so only a single Counter will be described. Each Counter consists of a single, 16-bit, pre-settable, DOWN counter. The counter can operate in either binary or BCD and its input, gate and output are configured by the selection of MODES stored in the Control Word Register.

The counters are fully independent and each can have separate Mode configuration and counting operation, binary or BCD. Also, there are special features in the control word that handle the loading of the count value so that software overhead can be minimized for these functions.

The reading of the contents of each counter is available to the programmer with simple READ operations for event counting applications and special commands and logic are included in the 8253 so that the contents of each counter can be read "on the fly" without having to inhibit the clock input.

8253 SYSTEM INTERFACE

The 8253 is a component of the Intel[™] Microcomputer Systems and interfaces in the same manner as all other peripherals of the family. It is treated by the systems software as an array of peripheral I/O ports; three are counters and the fourth is a control register for MODE programming.

Basically, the select inputs A0, A1 connect to the A0, A1 address bus signals of the CPU. The \overline{CS} can be derived directly from the address bus using a linear select method. Or it can be connected to the output of a decoder, such as an Intel® 8205 for larger systems.






Figure 2. Block Diagram Showing Control Word Register and Counter Functions





OPERATIONAL DESCRIPTION

General

The complete functional definition of the 8253 is programmed by the systems software. A set of control words <u>must</u> be sent cut by the CPU to initialize each counter of the 8253 with the desired MODE and quantity information. These control words program the MODE, Loading sequence and selection of binary or BCD counting.

Once programmed, the 8253 is ready to perform whatever timing tasks it is assigned to accomplish.

The actual counting operation of each counter is completely independent and additional logic is provided on-chip so that the usual problems associated with efficient monitoring and management of external, asynchronous events or rates to the microcomputer system have been eliminated.

Programming the 8253

All of the MODES for each counter are programmed by the systems software by simple I/O operations.

Each counter of the 8253 is individually programmed by writing a control word into the Control Word Register. (A0, A1 = 11)

Control Word Format

 			D4	<u> </u>	<u> </u>		
SC1	SC0	RL1	RL0	M2	M1	MO	BCD

Definition of Control

SC - Select Counter:

SC1	SCO	
0	0	Select Counter 0
0	1	Select Counter 1
1	0	Select Counter 2
1	1	Illegal

RL - Read/Load:

RL1 RL0

0	0	Counter Latching operation (see READ/WRITE Procedure Section)
1	0	Read/Load most significant byte only.
0	1	Read/Load least significant byte only.
- 1	1	Read/Load least significant byte first, then most significant byte.

M — MODE:

M2 P	VI1	MO

0	. 0	Mode 0
0	1	Mode 1
1	0	Mode 2
1.	1	Mode 3
0	0	Mode 4
0	1	Mode 5
	0 1 1 0	0 1 1 0 1 1 0 0

BCD:

0	Binary Counter 16-bits
. 1 .	Binary Coded Decimal (BCD) Counter (4 Decades)

Counter Loading

The count register is not loaded until the count value is written (one or two bytes, depending on the mode selected by the RL bits), followed by a rising edge and a falling edge of the clock. Any read of the counter prior to that falling clock edge may yield invalid data.

MODE Definition

MODE 0: Interrupt on Terminal Count. The output will be initially low after the mode set operation. After the count is loaded into the selected count register, the output will remain low and the counter will count. When terminal count is reached the output will go high and remain high until the selected count register is reloaded with the mode or a new count is loaded. The counter continues to decrement after terminal count has been reached.

Rewriting a counter register during counting results in the following:

- (1) Write 1st byte stops the current counting.
- (2) Write 2nd byte starts the new count.

MODE 1: Programmable One-Shot. The output will go low on the count following the rising edge of the gate input.

The output will go high on the terminal count. If a new count value is loaded while the output is low it will not affect the duration of the one-shot pulse until the succeeding trigger. The current count can be read at any time without affecting the one-shot pulse.

The one-shot is retriggerable, hence the output will remain low for the full count after any rising edge of the gate input. **MODE 2: Rate Generator.** Divide by N counter. The output will be low for one period of the input clock. The period from one output pulse to the next equals the number of input counts in the count register. If the count register is reloaded between output pulses the present period will not be affected, but the subsequent period will reflect the new value.

The gate input, when low, will force the output high. When the gate input goes high, the counter will start from the initial count. Thus, the gate input can be used to synchronize the counter.

When this mode is set, the output will remain high until after the count register is loaded. The output then can also be synchronized by software.

MODE 3: Square Wave Rate Generator. Similar to MODE 2 except that the output will remain high until one half the count has been completed (for even numbers) and go low for the other half of the count. This is accomplished by decrementing the counter by two on the falling edge of each clock pulse. When the counter reaches terminal count, the state of the output is changed and the counter is reloaded with the full count and the whole process is repeated.

If the count is odd and the output is high, the first clock pulse (after the count is loaded) decrements the count by 1. Subsequent clock pulses decrement the clock by 2. After timeout, the output goes low and the full count is reloaded. The first clock pulse (following the reload) decrements the counter by 3. Subsequent clock pulses decrement the count by 2 until timeout. Then the whole process is repeated. In this way, if the count is odd, the output will be high for (N + 1)/2 counts and low for (N - 1)/2 counts.

MODE 4: Software Triggered Strobe. After the mode is set, the output will be high. When the count is loaded, the counter will begin counting. On terminal count, the output will go low for one input clock period, then will go high again.

If the count register is reloaded between output pulses the present period will not be affected, but the subsequent period will reflect the new value. The count will be inhibited while the gate input is low. Reloading the counter register will restart counting beginning with the new number.

MODE 5: Hardware Triggered Strobe. The counter will start counting after the rising edge of the trigger input and will go low for one clock period when the terminal count is reached. The counter is retriggerable. The output will not go low until the full count after the rising edge of any trigger.

Modes	Signal Status	Low Or Going Low	Rising	High
	0	Disables counting		Enables counting
	1	· .	 1) Initiates counting 2) Resets output after next clock 	
	2	 Disables counting Sets output immediately high 	Initiates counting	Enables counting
	3	 Disables counting Sets output immediately high 	Initiates counting	Enables counting
	4	Disables counting	·	Enables counting
	5		Initiates counting	

Figure 4. Gate Pin Operations Summary




Figure 5. 8253 Timing Diagrams

8253 READ/WRITE PROCEDURE

Write Operations

The systems software must program each counter of the 8253 with the mode and quantity desired. The programmer must write out to the 8253 a MODE control word and the programmed number of count register bytes (1 or 2) prior to actually using the selected counter.

The actual order of the programming is quite flexible. Writing out of the MODE control word can be in any sequence of counter selection, e.g., counter #0 does not have to be first or counter #2 last. Each counter's MODE control word register has a separate address so that its loading is completely sequence independent. (SC0, SC1)

The loading of the Count Register with the actual count value, however, must be done in exactly the sequence programmed in the MODE control word (RL0, RL1). This loading of the counter's count register is still sequence independent like the MODE control word loading, but when a selected count register is to be loaded it <u>must</u> be loaded with the number of bytes programmed in the MODE control word (RL0, RL1). The one or two bytes to be loaded in the count register do not have to follow the associated MODE control word. They can be programmed at any time following the MODE control word loading as long as the correct number of bytes is loaded in order.

All counters are down counters. Thus, the value loaded into the count register will actually be decremented. Loading all zeroes into a count register will result in the maximum count (2¹⁶ for Binary or 10⁴ for BCD). In MODE 0 the new count will not restart until the load has been completed. It will accept one of two bytes depending on how the MODE control words (RL0, RL1) are programmed. Then proceed with the restart operation.

	MODE Control Word Counter n
LSB	Count Register byte Counter n
MSB	Count Register byte Counter n

Note: Format shown is a simple example of loading the 8253 and does not imply that it is the only format that can be used.

Figure 6. Programming Format

		,	A1	Á0
No. 1		MODE Control Word Counter 0	1	1
No. 2		MODE Control Word Counter 1	1	1
No. 3		MODE Control Word Counter 2	1.	1
No. 4	LSB	Count Register Byte Counter 1	0	1
No. 5	MSB	Count Register Byte Counter 1	0	1
No. 6	LSB	Count Register Byte Counter 2	1	0
No. 7	MSB	Count Register Byte Counter 2	1	0
No. 8	LSB	Count Register Byte Counter 0	0	0
No. 9	MSB	SB Count Register Byte Counter 0		0

Note: The exclusive addresses of each counter's count register make the task of programming the 8253 a very simple matter, and maximum effective use of the device will result if this feature is fully utilized.



Read Operations

In most counter applications it becomes necessary to read the value of the count in progress and make a computational decision based on this quantity. Event counters are probably the most common application that uses this function. The 8253 contains logic that will allow the programmer to easily read the contents of any of the three counters without disturbing the actual count in progress.

There are two methods that the programmer can use to read the value of the counters. The first method involves the use of simple I/O read operations of the selected counter. By controlling the A0, A1 inputs to the 8253 the programmer can select the counter to be read (remember that no read operation of the mode register is allowed A0, A1-11). The only requirement with this method is that in order to assure a stable count reading the actual operation of the selected counter <u>must be inhibited</u> either by controlling the Gate input or by external logic that inhibits the clock input. The contents of the counter selected will be available as follows:

first I/O Read contains the least significant byte (LSB).

second I/O Read contains the most significant byte (MSB).

Due to the internal logic of the 8253 it is absolutely necessary to complete the entire reading procedure. If two bytes are programmed to be read then two bytes <u>must</u> be read before any loading WR command can be sent to the same counter.

Read Operation Chart

A1	A0	RD	
0	. 0	0	Read Counter No. 0
0	1	0	Read Counter No. 1
. 1	0	0 0	Read Counter No. 2
1	1	0	Illegal

Reading While Counting

In order for the programmer to read the contents of any counter without effecting or disturbing the counting operation the 8253 has special internal logic that can be accessed using simple WR commands to the MODE register. Basically, when the programmer wishes to read the contents of a selected counter "on the fly" he loads the MODE register with a special code which latches the present count value into a storage register so that its contents contain an accurate, stable quantity. The programmer then issues a normal read command to the selected counter and the contents of the latched register is available.

MODE Register for Latching Count

A0, A1 = 11


D7	D6	D5	D4	D3	D2	D1	D0
SC1	SC0	0	-0	X	х	X	Х

SC1,SC0 - specify counter to be latched.

D5.D4 — 00 designates counter latching operation.

X — don't care.

The same limitation applies to this mode of reading the counter as the previous method. That is, it is mandatory to complete the entire read operation as programmed. This command has no effect on the counter's mode.



*If an 8085 clock output is to drive an 8253-5 clock input, it must be reduced to 2 MHz or less.

Figure 8. MCS-85TM Clock Interface*

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias	0° C to 70° C
Storage Temperature65°	C to +150° C
Voltage On Any Pin	
With Respect to Ground	-0.5 V to +7 V
Power Dissipation	1 Watt

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS ($T_A = 0^{\circ}C$ to $70^{\circ}C$; $V_{CC} = 5V \pm 5\%$)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
VIL	Input Low Voltage	-0.5	0.8	V	
VIH	Input High Voltage	2.2	V _{CC} +.5V	V	
Vol	Output Low Voltage		0.45	V	Note 1
V _{OH}	Output High Voltage	2.4		V	Note 2
l _{IL}	Input Load Current		±10	μA	V _{IN} = V _{CC} to 0V
IOFL	Output Float Leakage		±10	μA	V _{OUT} = V _{CC} to 0V
Icc	V _{CC} Supply Current		140	mA	

Note 1: 8253, I_{OL} = 1.6 mA; 8253-5, I_{OL} = 2.2 mA.

Note 2: 8253, $I_{OH} = -150 \ \mu A$; 8253-5, $I_{OH} = -400 \ \mu A$.

CAPACITANCE $T_A = 25^{\circ}C; V_{CC} = GND = 0V$

Symbol	Parameter	Min.	Тур.	Max.	Max. Unit Test Conditions	
CIN	Input Capacitance			10	рF	fc = 1 MHz
C _{I/O}	I/O Capacitance			20	pF	Unmeasured pins returned to V_{SS}

8253/8253-5

A.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to $70^{\circ}C$; $V_{CC} = 5.0V \pm 5\%$; GND = 0V

Bus Parameters (Note 1)


Read Cycle:

	and the second second second second	82	8253 8253-5				
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT	
t _{AR}	Address Stable Before READ	50		30		ns	
t _{RA}	Address Hold Time for READ	5		5		ns	
t _{RR}	READ Pulse Width	400		300		ns	
tRD	Data Delay From READ ^[2]		300		200	ns	
t _{DF}	READ to Data Floating	25	125	25	100	ns	
t _{RV}	Recovery Time Between READ and Any Other Control Signal	1		1	-	μs	


Write Cycle:

		82	253	82	53-5	
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT
t _{AW}	Address Stable Before WRITE	50		30	· · · · ·	ns
twA	Address Hold Time for WRITE	30	12	30		ns
tww	WRITE Pulse Width	400		300		ns
t _{DW}	Data Set Up Time for WRITE	300		250		ns
t _{WD}	Data Hold Time for WRITE	40		30		ns
^t RV	Recovery Time Between WRITE and Any Other Control Signal	1		1		μs


Notes: 1. AC timings measured at V_{OH} = 2.2, V_{OL} = 0.8 2. Test Conditions: 8253, C_L = 100pF; 8253-5: C_L = 150pF.



Read Timing:




Input Waveforms for A.C. Tests:



Clock and Gate Timing:

		82	253	82		
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT
tCLK	Clock Period	380	dc	380	, dc	ns
tpwh	High Pulse Width	230		230		ns
tpwl	Low Pulse Width	1 50		150		ns
t _{GW}	Gate Width High	150		150		ns
t _{GL}	Gate Width Low	100		100		ns
t _{GS}	Gate Set Up Time to CLK↑	100		100		ns
tGH	Gate Hold Time After CLK↑	50		50		ns
top	Output Delay From CLK↓ ^[1]		400		400	ns
todg	Output Delay From Gate ^[1]		300		300	ns

Note 1: Test Conditions: 8253: $C_L = 100pF$; 8253-5: $C_L = 150pF$.






8255A/8255A-5 PROGRAMMABLE PERIPHERAL INTERFACE

- MCS-85TM Compatible 8255A-5
- 24 Programmable I/O Pins
- Completely TTL Compatible
- Fully Compatible with Intel[®] Microprocessor Families
- Control Application Interface 40-Pin Dual In-Line Package

Direct Bit Set/Reset Capability Easing

- Reduces System Package Count
- Improved Timing Characteristics
- Improved DC Driving Capability

The Intel® 8255A is a general purpose programmable I/O device designed for use with Intel® microprocessors. It has 24 I/O pins which may be individually programmed in 2 groups of 12 and used in 3 major modes of operation. In the first mode (MODE 0), each group of 12 I/O pins may be programmed in sets of 4 to be input or output. In MODE 1, the second mode, each group may be programmed to have 8 lines of input or output. Of the remaining 4 pins, 3 are used for hand-shaking and interrupt control signals. The third mode of operation (MODE 2) is a bidirectional bus mode which uses 8 lines for a bidirectional bus, and 5 lines, borrowing one from the other group, for handshaking.



INTEL CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OF ANY CIRCUITRY OTHER THAN CIRCUITRY EMBODIED IN AN INTEL PRODUCT. NO OTHER CIRCUIT PATENT LICENSES ARE IMPLIED.

00744A

8255A FUNCTIONAL DESCRIPTION

General

The 8255A is a programmable peripheral interface (PPI) device designed for use in Intel[®] microcomputer systems. Its function is that of a general purpose *I/O* component to interface peripheral equipment to the microcomputer system bus. The functional configuration of the 8255A is programmed by the system software so that normally no external logic is necessary to interface peripheral devices or structures.

Data Bus Buffer

This 3-state bidirectional 8-bit buffer is used to interface the 8255A to the system data bus. Data is transmitted or received by the buffer upon execution of input or output instructions by the CPU. Control words and status information are also transferred through the data bus buffer.

Read/Write and Control Logic

The function of this block is to manage all of the internal and external transfers of both Data and Control or Status words. It accepts inputs from the CPU Address and Control busses and in turn, issues commands to both of the Control Groups.

(CS)

Chip Select. A "low" on this input pin enables the communiction between the 8255A and the CPU.

(RD)

Read. A "low" on this input pin enables the 8255A to send the data or status information to the CPU on the data bus. In essence, it allows the CPU to "read from" the 8255A.

(WR)

Write. A "low" on this input pin enables the CPU to write data or control words into the 8255A.

$(A_0 \text{ and } A_1)$

Port Select 0 and Port Select 1. These input signals, in conjunction with the RD and WR inputs, control the selection of one of the three ports or the control word registers. They are normally connected to the least significant bits of the address bus $(A_0 \text{ and } A_1)$.

8255A BASIC OPERATION

A1	A ₀	RD	WR	CS	INPUT OPERATION (READ)
0	0	0	1	0	PORT A → DATA BUS
0	1	0	1	0	PORT B ⇒ DATA BUS
1	0	0	1	0	PORT C ⇒ DATA BUS
					OUTPUT OPERATION (WRITE)
0	0	1 ·	0	0	DATA BUS → PORT A
0	1	1	0	0	DATA BUS ⇒ PORT B
1	0	1	· · O	0	DATA BUS ⇒ PORT C
1	1	1	0	0	DATA BUS ⇒ CONTROL
			-		DISABLE FUNCTION
х	х	X	X	1	DATA BUS ⇒ 3-STATE
1	1	0	1	0	ILLEGAL CONDITION
X	х	1	1	0	DATA BUS → 3-STATE




Figure 1. 8255A Block Diagram Showing Data Bus Buffer and Read/Write Control Logic Functions

(RESET)

Reset. A "high on this input clears the control register and all ports (A, C, C) are set to the input mode.

Group A and Group B Controls

The functional configuration of each port is programmed by the systems software. In essence, the CPU "outputs" a control word to the 8255A. The control word contains information such as "mode", "bit set", "bit reset", etc., that initializes the functional configuration of the 8255.

Each of the Control blocks (Group A and Group B) accepts "commands" from the Read/Write Control Logic, receives "control words" from the internal data bus and issues the proper commands to its associated ports.

Control Group A – Port A and Port C upper (C7-C4) Control Group B – Port B and Port C lower (C3-C0)

The Control Word Register can **Only** be written into. No Read operation of the Control Word Register is allowed.

Ports A, B, and C

The 8255A contains three 8-bit ports (A, B, and C). All can be configured in a wide variety of functional characteristics by the system software but each has its own special features or "personality" to further enhance the power and flexibility of the 8255A.

Port A. One 8-bit data output latch/buffer and one 8-bit data input latch.

Port B. One 8-bit data input/output latch/buffer and one 8-bit data input buffer.

Port C. One 8-bit data output latch/buffer and one 8-bit data input buffer (no latch for input). This port can be divided into two 4-bit ports under the mode control. Each 4-bit port contains a 4-bit latch and it can be used for the control signal outputs and status signal inputs in conjunction with ports A and B.




Figure 2. 8225A Block Diagram Showing Group A and Group B Control Functions

PIN CONFIGURATION

PA3 🗖 1	\bigcirc	40 D PA4
PA2 🗌 2		39 🗍 PA5
PA1 2		38 🗖 PA6
PA0 🗖 4		37 🗖 PA7
RD 🗖 5	•	36 🗍 WR
CS 🗌 6		35 RESET
GND 🗍 7		34 🗖 D ₀
A1 🗌 8		33 🗖 D,
A0 🗌 9		32 🗍 D ₂
PC7 [10		31 🗖 D ₃
PC6 🔤 11	8255A	30 🗖 D4
PC5 [12		29 🗆 D5
PC4 13		28 🗖 D ₆
PC0 14		27 🗋 Dy
PC1 🗌 15		26 VCC
PC2 🗌 16		25 PB7
PC3 🗌 17		24 🗋 Рыб
РВО 🗌 18		23 🗍 PB5
PB1 🗌 19		22 PB4
PB2 20		21 PB3

PIN NAMES

DATA BUS (BI-DIRECTIONAL)
RESET INPUT
CHIP SELECT
READ INPUT
WRITE INPUT
PORT ADDRESS
PORT A (BIT)
PORT B (BIT)
PORT C (BIT)
+5 VOLTS
Ø VOLTS

8255A OPERATIONAL DESCRIPTION


Mode Selection


There are three basic modes of operation that can be selected by the system software:

Mode 0 – Basic Input/Output Mode 1 – Strobed Input/Output Mode 2 – Bi-Directional Bus

When the reset input goes "high" all ports will be set to the input mode (i.e., all 24 lines will be in the high impedance state). After the reset is removed the 8255A can remain in the input mode with no additional initialization required. During the execution of the system program any of the other modes may be selected using a single output instruction. This allows a single 8255A to service a variety of peripheral devices with a simple software maintenance routine.

The modes for Port A and Port B can be separately defined, while Port C is divided into two portions as required by the Port A and Port B definitions. All of the output registers, including the status flip-flops, will be reset whenever the mode is changed. Modes may be combined so that their functional definition can be "tailored" to almost any I/O structure. For instance; Group B can be programmed in Mode 0 to monitor simple switch closings or display computational results, Group A could be programmed in Mode 1 to monitor a keyboard or tape reader on an interrupt-driven basis.










The mode definitions and possible mode combinations may seem confusing at first but after a cursory review of the complete device operation a simple, logical I/O approach will surface. The design of the 8255A has taken into account things such as efficient PC board layout, control signal definition vs PC layout and complete functional flexibility to support almost any peripheral device with no external logic. Such design represents the maximum use of the available pins.

Single Bit Set/Reset Feature

Any of the eight bits of Port C can be Set or Reset using a single OUTput instruction. This feature reduces software requirements in Control-based applications.





Operating Modes

MODE 0 (Basic Input/Output). This functional configuration provides simple input and output operations for each of the three ports. No "handshaking" is required, data is simply written to or read from a specified port. When Port C is being used as status/control for Port A or B, these bits can be set or reset by using the Bit Set/Reset operation just as if they were data output ports.

Interrupt Control Functions

When the 8255A is programmed to operate in mode 1 or mode 2, control signals are provided that can be used as interrupt request inputs to the CPU. The interrupt request signals, generated from port C, can be inhibited or enabled by setting or resetting the associated INTE flipflop, using the bit set/reset function of port C.

This function allows the Programmer to disallow or allow a specific I/O device to interrupt the CPU without affecting any other device in the interrupt structure.


INTE flip-flop definition:

(BIT-SET) – INTE is SET – Interrupt enable (BIT-RESET) – INTE is RESET – Interrupt disable

Note: All Mask flip-flops are automatically reset during mode selection and device Reset.

Mode 0 Basic Functional Definitions:

- Two 8-bit ports and two 4-bit ports.
- Any port can be input or output.
- Outputs are latched.
- Inputs are not latched.
- 16 different Input/Output configurations are possible in this Mode.




MODE 0 (Basic Output)


MODE 0 Port Definition


Α		В		GRO	UP A		GROUP B		
D4	D3	D ₁	D ₀	PORT A	PORT C (UPPER)	#	PORT B	PORT C (LOWER)	
0	0	0	0	OUTPUT	OUTPUT	0	OUTPUT	OUTPUT	
0	0	0	1	OUTPUT	OUTPUT	1	OUTPUT	INPUT	
• • 0	0	1	0	OUTPUT	OUTPUT	2	INPUT	OUTPUT	
0	0	1	1	OUTPUT	OUTPUT	3	INPUT	INPUT	
0	1	0	0	OUTPUT	INPUT	4	OUTPUT	OUTPUT	
0	1	0	1	OUTPUT	INPUT	5	OUTPUT	INPUT	
0	1	1	0	OUTPUT	INPUT	6	INPUT	OUTPUT	
0	1	1	1	OUTPUT	INPUT	7	INPUT	INPUT	
1	0	0	0'	INPUT	OUTPUT	8	OUTPUT	OUTPUT	
1	0	0	1	INPUT	OUTPUT	9	OUTPUT	INPUT	
1	0	1	0	INPUT	OUTPUT	10	INPUT	OUTPUT	
1	0	1	1	INPUT	OUTPUT	11	INPUT	INPUT	
1	1	0	0	INPUT	INPUT	12	OUTPUT	OUTPUT	
1	1	0	1	INPUT	INPUT	13	OUTPUT	INPUT	
1	1	1	0	INPUT	INPUT	14	INPUT	OUTPUT	
1	1	1	1	INPUT	INPUT	15	INPUT	INPUT	

MODE 0 Configurations



00744A





Operating Modes

MODE 1 (Strobed Input/Output). This functional configuration provides a means for transferring I/O data to or from a specified port in conjunction with strobes or "handshaking" signals. In mode 1, port A and Port B use the lines on port C to generate or accept these "handshaking" signals. Mode 1 Basic Functional Definitions:

• Two Groups (Group A and Group B)

- Each group contains one 8-bit data port and one 4-bit control/data port.
- The 8-bit data port can be either input or output. Both inputs and outputs are latched.
- The 4-bit port is used for control and status of the 8-bit data port.

Input Control Signal Definition

STB (Strobe Input). A "low" on this input loads data into the input latch.

IBF (Input Buffer Full F/F)

A "high" on this output indicates that the data has been loaded into the input latch; in essence, an acknowledgement. IBF is set by STB input being low and is reset by the rising edge of the RD input.

INTR (Interrupt Request)


A "high" on this output can be used to interrupt the CPU when an input device is requesting service. INTR is set by the \overline{STB} is a "one", IBF is a "one" and INTE is a "one". It is reset by the falling edge of \overline{RD} . This procedure allows an input device to request service from the CPU by simply strobing its data into the port.

INTE A

Controlled by bit set/reset of PC₄.

INTE B

Controlled by bit set/reset of PC2.








Figure 7. MODE 1 (Strobed Input)

Output Control Signal Definition

OBF (Output Buffer Full F/F). The OBF output will go "low" to indicate that the CPU has written data out to the specified port. The OBF F/F will be set by the rising edge of the WR input and reset by ACK Input being low.

ACK (Acknowledge Input). A "low" on this input informs the 8255A that the data from port A or port B has been accepted. In essence, a response from the peripheral device indicating that it has received the data output by the CPU.


INTR (Interrupt Request). A "high" on this output can be used to interrupt the CPU when an output device has accepted data transmitted by the CPU. INTR is set when ACK is a "one", OBF is a "one" and INTE is a "one". It is reset by the falling edge of WR.

INTE A

Controlled by bit set/reset of PC6.

INTE B

Controlled by bit set/reset of PC₂.









Figure 9. Mode 1 (Strobed Output)

Combinations of MODE 1

Port A and Port B can be individually defined as input or output in Mode 1 to support a wide variety of strobed I/O applications.






Figure 10. Combinations of MODE 1

Operating Modes

MODE 2 (Strobed Bidirectional Bus I/O). This functional configuration provides a means for communicating with a peripheral device or structure on a single 8-bit bus for both transmitting and receiving data (bidirectional bus I/O). "Handshaking" signals are provided to maintain proper bus flow discipline in a similar manner to MODE 1. Interrupt generation and enable/disable functions are also available.

MODE 2 Basic Functional Definitions:

- Used in Group A only.
- One 8-bit, bi-directional bus Port (Port A) and a 5-bit control Port (Port C).
- Both inputs and outputs are latched.
- The 5-bit control port (Port C) is used for control and status for the 8-bit, bi-directional bus port (Port A).

Bidirectional Bus I/O Control Signal Definition

INTR (Interrupt Request). A high on this output can be used to interrupt the CPU for both input or output operations.

Output Operations

OBF (Output Buffer Ful). The OBF output will go "low" to indicate that the CPU has written data out to port A.

ACK (Acknowledge). A "low" on this input enables the tri-state output buffer of port A to send out the data. Otherwise, the output buffer will be in the high impedance state.

INTE 1 (The INTE Flip-Flop Associated with OBF). Controlled by bit set/reset of PC_6 .

Input Operations

STB (Strobe Input)

STB (Strobe Input). A "low" on this input loads data into the input latch.

IBF (Input Buffer Full F/F). A "high" on this output indicates that data has been loaded into the input latch.

INTE 2 (The INTE Flip-Flop Associated with IBF). Controlled by bit set/reset of PC_4 .





Figure 11. MODE Control Word

Figure 12. MODE 2





NOTE: Any sequence where \overline{WR} occurs before \overline{ACK} and \overline{STB} occurs before \overline{RD} is permissible. (INTR = IBF • \overline{MASK} • \overline{STB} • \overline{RD} + \overline{OBF} • \overline{MASK} • \overline{ACK} • \overline{WR})




Figure 14. MODE 2 Combinations

00744A

1-64

Mode Definition Summary

	MO	DE 0	MODE 1			MODE 2	
	IN	OUT	IN	OUT		GROUP A ONLY	
PAO	IN	OUT	IN	OUT		<>	and the second second
PA1	IN	OUT	IN	OUT		<>	-
PA2	IN	OUT	IN	ουτ		<> ·	
PA3	IN	OUT	IN	OUT		<>	
PA4	IN	OUT	IN	оυт		<>	
PA5	IN	OUT	IN	OUT		<>	
PA6	IN	Ουτ	IN	ουτ			,
PA7	IN	OUT	IN	ουτ		← →	
PBO	IN	OUT	IN	OUT			
PB1	IN	OUT	IN	OUT			
PB2	IN	OUT	- IN	ООТ		·	
PB3	IN	OUT	IN	Ουτ			MODE 0
PB4	IN	OUT	' IN	Ουτ			OR MODE 1
· PB5	IN	OUT	IN	Ουτ			ONLY
PB6	IN	OUT	IN	OUT			
PB7	IN	Ουτ	IN	OUT			
PC0	IN	OUT	INTRB	INTRB		I/O	-
PC1	IN	OUT	IBFB	OBFB		1/0	
PC2	IN	OUT	STBB	ACKB		I/O .	
PC3	IN	OUT	INTRA	INTRA		INTRA	
PC4	IN	OUT	STBA	1/0		STBA	
PC5	IN	Ουτ	IBFA	1/0		IBFA	
PC6	IN	OUT	1/0	ACKA		ACKA	
PC7	IN	Ουτ	1/0	OBFA		OBFA	

Special Mode Combination Considerations

There are several combinations of modes when not all of the bits in Port C are used for control or status. The remaining bits can be used as follows:

If Programmed as Inputs -

All input lines can be accessed during a normal Port C read.

If Programmed as Outputs -

Bits in C upper (PC₇-PC₄) must be individually accessed using the bit set/reset function.

Bits in C lower (PC_3 - PC_0) can be accessed using the bit set/reset function or accessed as a threesome by writing into Port C.

Source Current Capability on Port B and Port C


Any set of <u>eight</u> output buffers, selected randomly from Ports B and C can source 1mA at 1.5 volts. This feature allows the 8255 to directly drive Darlington type drivers and high-voltage displays that require such source current.

Reading Port C Status

In Mode 0, Port C transfers data to or from the peripheral device. When the 8255 is programmed to function in Modes 1 or 2, Port C generates or accepts "hand-shaking" signals with the peripheral device. Reading the contents of Port C

allows the programmer to test or verify the "status" of each peripheral device and change the program flow accordingly.

There is no special instruction to read the status information from Port C. A normal read operation of Port C is executed to perform this function.








Figure 16. MODE 2 Status Word Format

APPLICATIONS OF THE 8255A

The 8255A is a very powerful tool for interfacing peripheral equipment to the microcomputer system. It represents the optimum use of available pins and is flexible enough to interface almost any I/O device without the need for additional external logic.

Each peripheral device in a microcomputer system usually has a "service routine" associated with it. The routine manages the software interface between the device and the CPU. The functional definition of the 8255A is programmed by the I/O service routine and becomes an extension of the system software. By examining the I/O devices interface characteristics for both data transfer and timing, and matching this information to the examples and tables in the detailed operational description, a control word can easily be developed to initialize the 8255A to exactly "fit" the application. Figures 17 through 23 present a few examples of typical applications of the 8255A.




Figure 17. Printer Interface




Figure 18. Keyboard and Display Interface




Figure 19. Keyboard and Terminal Address Interface

8255A/8255A-5






Figure 22. Basic Floppy Disc Interface




Figure 21. Basic CRT Controller Interface

Figure 23. Machine Tool Controller Interface

ABSOLUTE MAXIMUM RATINGS*

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = +5V \pm 5\%$; GND = 0V


	SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
,	VIL	Input Low Voltage	-0.5	0.8	V	
	V _{IH}	Input High Voltage	2.0	V _{CC}	V	
	V _{OL} (DB)	Output Low Voltage (Data Bus)		0.45	V	I _{OL} = 2.5mA
	V _{OL} (PER)	Output Low Voltage (Peripheral Port)		0.45	V	I _{OL} = 1.7mA
	V _{OH} (DB)	Output High Voltage (Data Bus)	2.4		V	I _{OH} = -400μA
	VOH (PER)	Output High Voltage (Peripheral Port)	2.4		V	I _{OH} = -200μA
	IDAR ^[1]	Darlington Drive Current	-1.0	-4.0	mA	R _{EXT} = 750Ω; V _{EXT} = 1.5V
	I _{CC}	Power Supply Current		120	mA	
	կլ	Input Load Current	1.1	±10	μA	$V_{IN} = V_{CC}$ to 0V
	IOFL	Output Float Leakage		±10	μA	V _{OUT} = V _{CC} to 0V

Note 1: Available on any 8 pins from Port B and C.

CAPACITANCE

 $T_A = 25^{\circ}C; V_{CC} = GND = 0V$

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
CIN	Input Capacitance			10	pF	fc = 1MHz
C _{I/O}	I/O Capacitance		·	20	pF	Unmeasured pins returned to GND



*VEXT is set at various voltages during testing to guarantee the specification.

Figure 24. Test Load Circuit (for dB)

A.C. CHARACTERISTICS

Parameter d:	≿; V _{CC} = +5V ±5%; GND = 0V s			The 8255A tions are no	DTE: -5 specifica- of final. Some limits are sub- ige.	
		82	55A	825		
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT
t _{AR}	Address Stable Before READ	0		0		ns
t _{RA}	Address Stable After READ	0		0		ns
tRR	READ Pulse Width	300		300		ns
tRD	Data Valid From READ ^[1]		250		200	ns
t _{DF}	Data Float After READ	10	150	10	100	ns
t _{RV}	Time Between READs and/or WRITEs	850		850		ns
ie:	• • • • • • • • • • • • • • • • • • •					
		82	55A	825	5A-5	
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT
t _{AW}	Address Stable Before WRITE	0		0		ns
twa	Address Stable After WRITE	20		20		ns
tww	WRITE Pulse Width	400		300		ns
t _{DW}	Data Valid to WRITE (T.E.)	100		100		ns
twd	Data Valid After WRITE	30		30		ns
er Timings:						
·			<u> </u>			
		82	55A	828	55A-5	
SYMBOL	PARAMETER	82 MIN.	55A MAX.	825 MIN.	55A-5 MAX.	UNIT
	PARAMETER WR = 1 to Output ^[1]		1		1	UNIT . ns
SYMBOL			MAX.		MAX.	
SYMBOL	WR = 1 to Output ^[1]	MIN.	MAX.	MIN.	MAX.	ns
SYMBOL t _{WB}	WR = 1 to Output ^[1] Peripheral Data Before RD	MIN. 0	MAX.	MIN. 0	MAX.	ns ns
SYMBOL t _{WB} t _{IR} t _{HR}	WR = 1 to Output ^[1] Peripheral Data Before RD Peripheral Data After RD	MIN. 0 0	MAX.	MIN. 0 0	MAX.	ns ns ns
SYMBOL t _{WB} t _{IR} t _{HR} t _{AK}	WR = 1 to Output ^[1] Peripheral Data Before RD Peripheral Data After RD ACK Pulse Width	MIN. 0 0 300	MAX.	0 0 300	MAX.	ns ns ns ns
SYMBOL t _{WB} t _{IR} t _{HR} t _{AK} t _{ST}	WR = 1 to Output ^[1] Peripheral Data Before RD Peripheral Data After RD ACK Pulse Width STB Pulse Width Per. Data Before T.E. of STB Per. Data After T.E. of STB	MIN. 0 0 300 500	MAX.	MIN. 0 0 300 500	MAX.	ns ns ns ns ns
SYMBOL twb t _{IR} t _{HR} t _{AK} t _{ST} t _{PS}	WR = 1 to Output ^[1] Peripheral Data Before RD Peripheral Data After RD ACK Pulse Width STB Pulse Width Per. Data Before T.E. of STB	MIN. 0 0 300 500 0	MAX.	MIN. 0 300 500 0	MAX.	ns ns ns ns ns ns ns
SYMBOL twb t _{IR} t _{HR} t _{AK} t _{ST} t _{PS} t _{PH}	WR = 1 to Output ^[1] Peripheral Data Before RD Peripheral Data After RD ACK Pulse Width STB Pulse Width Per. Data Before T.E. of STB Per. Data After T.E. of STB ACK = 0 to Output ^[1] ACK = 1 to Output Float	MIN. 0 0 300 500 0	MAX. 350	MIN. 0 300 500 0	MAX. 350	ns ns ns ns ns ns ns ns
SYMBOL twb tiR tHR tAK tST tPS tPH tAD	WR = 1 to Output ^[1] Peripheral Data Before RD Peripheral Data After RD ACK Pulse Width STB Pulse Width Per. Data Before T.E. of STB Per. Data After T.E. of STB ACK = 0 to Output ^[1]	MIN. 0 300 500 0 180	MAX. 350	MIN. 0 0 300 500 0 180	MAX. 350	ns ns ns ns ns ns ns ns ns
SYMBOL twb tiR tHR tAK tST tPS tPH tAD tKD	WR = 1 to Output ^[1] Peripheral Data Before RD Peripheral Data After RD ACK Pulse Width STB Pulse Width Per. Data Before T.E. of STB Per. Data After T.E. of STB ACK = 0 to Output ^[1] ACK = 1 to Output Float	MIN. 0 300 500 0 180	MAX. 350 300 250	MIN. 0 0 300 500 0 180	MAX. 350	ns ns ns ns ns ns ns ns ns ns
SYMBOL twb tiR tHR tAK tST tPS tPH tAD tKD twob	WR = 1 to Output ^[1] Peripheral Data Before RD Peripheral Data After RD ACK Pulse Width STB Pulse Width Per. Data Before T.E. of STB Per. Data After T.E. of STB ACK = 0 to Output ^[1] ACK = 1 to OUtput Float WR = 1 to OBF = 0 ^[1]	MIN. 0 300 500 0 180	MAX. 350 300 250 650	MIN. 0 0 300 500 0 180	MAX. 350 350 300 250 650	ns ns ns ns ns ns ns ns ns ns ns
SYMBOL twB tIR tHR tAK tST tPS tPH tAD tKD tWOB tAOB	WR = 1 to Output ^[1] Peripheral Data Before RD Peripheral Data After RD ACK Pulse Width STB Pulse Width Per. Data Before T.E. of STB Per. Data After T.E. of STB ACK = 0 to Output ^[1] ACK = 1 to OBF = 0 ^[1] ACK = 0 to OBF = 1 ^[1]	MIN. 0 300 500 0 180	MAX. 350 300 250 650 350	MIN. 0 0 300 500 0 180	MAX. 350	ns ns ns ns ns ns ns ns ns ns ns ns ns
SYMBOL twb tiR tHR tAK tST tPS tPH tAD tKD tWOB tAOB tSIB	WR = 1 to Output ^[1] Peripheral Data Before RD Peripheral Data After RD ACK Pulse Width STB Pulse Width Per. Data Before T.E. of STB Per. Data After T.E. of STB ACK = 0 to Output ^[1] ACK = 1 to Output Float WR = 1 to OBF = 0 ^[1] ACK = 0 to IBF = 1 ^[1] STB = 0 to IBF = 1 ^[1]	MIN. 0 300 500 0 180	MAX. 350 300 250 650 350 300	MIN. 0 0 300 500 0 180	MAX. 350 350 350 300 250 650 350 300	ns ns ns ns ns ns ns ns ns ns ns ns ns n
SYMBOL twb tiR tHR tAK tST tPS tPH tAD tKD tWOB tAOB tSIB tRIB	WR = 1 to Output ^[1] Peripheral Data Before RD Peripheral Data After RD ACK Pulse Width STB Pulse Width Per. Data Before T.E. of STB Per. Data After T.E. of STB ACK = 0 to Output ^[1] ACK = 1 to Output Float WR = 1 to OBF = 0 ^[1] ACK = 0 to OBF = 1 ^[1] STB = 0 to IBF = 1 ^[1] RD = 1 to IBF = 0 ^[1]	MIN. 0 300 500 0 180	MAX. 350 350 300 250 650 350 300 300	MIN. 0 0 300 500 0 180	MAX. 350 350 350 300 250 650 350 300 300 300	ns ns ns ns ns ns ns ns ns ns ns ns ns n
SYMBOL twb tir tir thr tAK tsT tPS tPH tAD tKD twob tAOB tRIB tRIT	WR = 1 to OutputPeripheral Data Before RDPeripheral Data After RDACK Pulse WidthSTB Pulse WidthPer. Data Before T.E. of STBPer. Data After T.E. of STBACK = 0 to OutputACK = 1 to Output FloatWR = 1 to OBF = $0^{[1]}$ ACK = 0 to OBF = $1^{[1]}$ STB = 0 to IBF = $1^{[1]}$ RD = 1 to IBF = $0^{[1]}$ RD = 0 to INTR = $0^{[1]}$	MIN. 0 300 500 0 180	MAX. 350 300 250 650 350 300 300 400	MIN. 0 0 300 500 0 180	MAX. 350	ns ns ns ns ns ns ns ns ns ns ns ns ns n

 Notes:
 1. Test Conditions: 8255A: CL = 100pF; 8255A-5: CL = 150pF.
 2. Period of Reset pulse must be at least 50μs during or after power on.

Subsequent Reset pulse can be 500 ns min.

8255A/8255A-5

2.4 2.0 TEST POINTS 0.8 -**0.8** 0.45 Figure 25. Input Waveforms for A.C. Tests t_ ... RD .t_{IR} tHR INPUT tAR t_{RA}-ČŠ, A1, A0 D7-D0 t_{RD} t_{DF} Figure 26. MODE 0 (Basic Input) WR t_{DW} two D7-D0 t_{AW} twa CS, A1, A0 OUTPUT - t_{WB}

Figure 27. MODE 0 (Basic Output)





Figure 28. MODE 1 (Strobed Inut)



1

Figure 29. MODE 1 (Strobed Output)




Figure 30. MODE 2 (Bidirectional)

NOTE: Any sequence where \overline{WR} occurs before \overline{ACK} and \overline{STB} occurs before \overline{RD} is permissible. (INTR = IBF • \overline{MASK} • \overline{STB} • \overline{RD} + \overline{OBF} • \overline{MASK} • \overline{ACK} • \overline{WR})




RELIMINARY Notice: This is not a final specification. Some 8257/8257-5 **PROGRAMMABLE DMA CONTROLLER**

- MCS-85TM Compatible 8257-5
- 4-Channel DMA Controller
- Priority DMA Request Logic
- Channel Inhibit Logic

- Terminal Count and Modulo 128 Outputs
- Single TTL Clock
- Single + 5V Supply
- Auto Load Mode

The Intel® 8257 is a 4-channel direct memory access (DMA) controller. It is specifically designed to simplify the transfer of data at high speeds for the Intel® microcomputer systems. Its primary function is to generate, upon a peripheral request, a sequential memory address which will allow the peripheral to read or write data directly to or from memory. Acquisition of the system bus in accomplished via the CPU's hold function. The 8257 has priority logic that resolves the peripherals requests and issues a composite hold request to the CPU. It maintains the DMA cycle count for each channel and outputs a control signal to notify the peripheral that the programmed number of DMA cycles is complete. Other output control signals simplify sectored data transfers. The 8257 represents a significant savings in component count for DMA-based microcomputer systems and greatly simplifies the transfer of data at high speed between peripherals and memories.



INTEL CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OF ANY CIRCUITRY OTHER THAN CIRCUITRY EMBODIED IN AN INTEL PRODUCT. NO OTHER CIRCUIT PATENT LICENSES ARE IMPLIED. © INTEL CORPORATION 1979

FUNCTIONAL DESCRIPTION

General

The 8257 is a programmable, Direct Memory Access (DMA) device which, when coupled with a single Intel® 8212 I/O port device, provides a complete four-channel DMA controller for use in Intel® microcomputer systems. After being initialized by software, the 8257 can transfer a block of data, containing up to 16,384 bytes, between memory and a peripheral device directly, without further intervention required of the CPU. Upon receiving a DMA transfer request from an enabled peripheral, the 8257:

- 1. Acquires control of the system bus.
- 2. Acknowledges that requesting peripheral which is connected to the highest priority channel.
- 3. Outputs the least significant eight bits of the memory address onto system address lines A₀-A₇, outputs the most significant eight bits of the memory address to the 8212 I/O port via the data bus (the 8212 places these address bits on lines A8-A15), and
- 4. Generates the appropriate memory and I/O read/ write control signals that cause the peripheral to
- receive or deposit a data byte directly from or to the addressed location in memory.

The 8257 will retain control of the system bus and repeat the transfer sequence, as long as a peripheral maintains its DMA request. Thus, the 8257 can transfer a block of data to/from a high speed peripheral (e.g., a sector of data on a floppy disk) in a single "burst". When the specified number of data bytes have been transferred, the 8257 activates its Terminal Count (TC) output, informing the CPU that the operation is complete.

The 8257 offers three different modes of operation: (1) DMA read, which causes data to be transferred from memory to a peripheral; (2) DMA write, which causes data to be transferred from a peripheral to memory; and (3) DMA verify, which does not actually involve the transfer of data. When an 8257 channel is in the DMA verify mode, it will respond the same as described for transfer operations, except that no memory or I/O read/write control signals will be generated, thus preventing the transfer of data. The 8257, however, will gain control of the system bus and will acknowledge the peripheral's DMA request for each DMA cycle. The peripheral can use these acknowledge signals to enable an internal access of each byte of a data block in order to execute some verification procedure, such as the accumulation of a CRC (Cvclic Redundancy Code) checkword. For example, a block of DMA verify cycles might follow a block of DMA read cycles (memory to peripheral) to allow the peripheral to verify its newly acquired data.

Block Diagram Description

1. DMA Channels

Notice: This is not a final specific, parametric limits are subject to final limits are subject to final liabé ELIMINAR 1. DMA Channels The 8257 provides four separate DMA channels (labeled) CH-0 to CH-3). Each channel includes two sixteen-bit registers: (1) a DMA address register, and (2) a terminal count register. Both registers must be initialized before a channel is enabled. The DMA address register is loaded with the address of the first memory location to be accessed. The value loaded into the low-order 14-bits of the terminal count register specifies the number of DMA cycles minus one before the Terminal Count (TC) output is activated. For instance, a terminal count of 0 would cause the TC output to be active in the first DMA cycle for that channel. In general, if N = the number of desired DMA cycles, load the value N-1 into the low-order 14-bits of the terminal count register. The most significant two bits of the terminal count register specify the type of DMA operation; for that channel.




Figure 1, 8257 Block Diagram Showing DMA Channels

These two bits are not modified during a DMA cycle, but can be changed between DMA blocks.

Each channel accepts a DMA Request (DRQn) input and provides a DMA Acknowledge (DACKn) output.

(DRQ 0-DRQ 3)

DMA Request: These are individual asynchronous channel request inputs used by the peripherals to obtain a DMA cycle. If not in the rotating priority mode then DRQ 0 has the highest priority and DRQ 3 has the lowest. A request can be generated by raising the request line and holding it high until DMA acknowledge. For multiple DMA cycles (Burst Mode) the request line is held high until the DMA acknowledge of the last cycle arrives.

(DACK 0 - DACK 3)

DMA Acknowledge: An active low level on the acknowledge output informs the peripheral connected to that channel that it has been selected for a DMA cycle. The DACK output acts as a "chip select" for the peripheral device requesting service. This line goes active (low) and inactive (high) once for each byte transferred even if a burst of data is being transferred.

2. Data Bus Buffer

This three-state, bi-directional, eight bit buffer interfaces the 8257 to the system data bus.

(D₀-D₇)

Data Bus Lines: These are bi-directional three-state lines. When the 8257 is being programmed by the CPU, eightbits of data for a DMA address register, a terminal count register or the Mode Set register are received on the data bus. When the CPU reads a DMA address register, a terminal count register or the Status register, the data is sent to the CPU over the data bus. During DMA cycles (when the 8257 is the bus master), the 8257 will output the most significant eight-bits of the memory address (from one of the DMA address registers) to the 8212 latch via the data bus. These address bits will be transferred at the beginning of the DMA cycle; the bus will then be released to handle the memory data transfer during the balance of the DMA cycle.

		Alotico Alexandre
BIT 15	BIT 14	TYPE OF DMA OPERATION
0	· 0	Verify DMA, Cycle
. 0	1	Verify DMA Cycle Write DMA Cycle Read DMA Cycle (illegal)
1.	. 0	Read DMA Cycle chattion
-1	1	(illegal)




Figure 2. 8257 Block Diagram Showing Data Bus Buffer

3. Read/Write Logic

When the CPU is programming or reading one of the 8257's registers (i.e., when the 8257 is a "slave" device on the system bus), the Read/Write Logic accepts the I/O Read (I/OR) or I/O Write (I/OW) signal, decodes the least significant four address bits, (A₀-A₃), and either writes the contents of the data bus into the addressed register (if I/OW is true) or places the contents of the addressed register onto the data bus (if I/OR is true).

During DMA cycles (i.e., when the 8257 is the bus "master"), the Read/Write Logic generates the I/O read and memory write (DMA write cycle) or I/O Write and memory read (DMA read cycle) signals which control the data link with the peripheral that has been granted the DMA cycle.

Note that during DMA transfers Non-DMA I/O devices should be de-selected (disabled) using "AEN" signal to inhibit I/O device decoding of the memory address as an erroneous device address.

(I/OR)

I/O Read: An active-low, bi-directional three-state line. In the "slave" mode, it is an input which allows the 8-bit status register or the upper/lower byte of a 16-bit DMA address register or terminal count register to be read. In the "master" mode, I/OR is a control output which is used to access data from a peripheral during the DMA write cycle.

(I/OW)

I/O Write: An active-low, bi-directional three-state line. In the "slave" mode, it is an input which allows the contents of the data bus to be loaded into the 8-bit mode set register or the upper/lower byte of a 16-bit DMA address register or terminal count register. In the "master" mode, 1/OW is a control output which allows data to be output to a peripheral during a DMA read cycle.

(CLK)

Clock Input: Generally from an Intel® 8224 Clock Generator device. (\u03c62 TTL) or Intel® 8085A CLK output.


(RESET)

Reset: An asynchronous input (generally from an 8224 or 8085 device) which disables all DMA channels by clearing the mode register and 3-states all control lines.

Notice: This, (A₀-A₃) Address Lines: These least significant tour address lines are bi-directional. In the "slave" mode they are inputs which select one of the registers to be read or programmed. In the "master" mode, they are outputs which constitute the least significant four bits of the 16-bit memory address generated by the 8257.

(CS)

Chip Select: An active-low input which enables the I/O Read or I/O Write input when the 8257 is being read or programmed in the "slave" mode. In the "master" mode, CS is automatically disabled to prevent the chip from selecting itself while performing the DMA function.





4. Control Logic

This block controls the sequence of operations during all DMA cycles by generating the appropriate control signals and the 16-bit address that specifies the memory location to be accessed.

(A4-A7)

Address Lines: These four address lines are three-state outputs which constitute bits 4 through 7 of the 16-bit memory address generated by the 8257 during all DMA cvcles.

(READY)

Ready: This asynchronous input is used to elongate the memory read and write cycles in the 8257 with wait states if the selected memory requires longer cycles.

(HRQ)

Hold Request: This output requests control of the system bus. In systems with only one 8257, HRQ will normally be applied to the HOLD input on the CPU.

(HLDA)

Hold Acknowledge: This input from the CPU indicates that the 8257 has acquired control of the system bus.

(MEMR)

Memory Read: This active-low three-state output is used to read data from the addressed memory location during DMA Read cycles.

(MEMW)

Memory Write: This active-low three-state output is used to write data into the addressed memory location during DMA Write cycles.

(ADSTB)

Address Strobe: This output strobes the most significant byte of the memory address into the 8212 device from the data bus.

(AEN)

Address Enable: This output is used to disable (float) the System Data Bus and the System Control Bus. It may also be used to disable (float) the System Address Bus by use of an enable on the Address Bus drivers in systems to inhibit non-DMA devices from responding during DMA cycles. It may be further used to isolate the 8257 data bus from the System Data Bus to facilitate the transfer of the 8 most significant DMA address bits over the 8257 data I/O pins without subjecting the System Data Bus to any timing constraints for the transfer. When the 8257 is used in an I/O device structure (as opposed to memory mapped), this AEN output should be used to disable the selection of an I/O device when the DMA address is on the address bus. The I/O device selection should be determined by the DMA acknowledge outputs for the 4 channels.



selected peripheral that the present DMA cycle should be the last cycle for this data block. If the role of the local transfer will be the selected channel will be the end of that DMA cycle. TC is Someactivated when the 14-bit value in the selected channel's terminal count register equals zero. Recall that the loworder 14-bits of the terminal count register should be loaded with the values (n-1), where n = the desired number of the DMA cycles.

(MARK)

Modulo 128 Mark: This output notifies the selected peripheral that the current DMA cycle is the 128th cycle since the previous MARK output. MARK always occurs at 128 (and all multiples of 128) cycles from the end of the data block. Only if the total number of DMA cycles (n) is evenly divisable by 128 (and the terminal count register was loaded with n-1), will MARK occur at 128 (and each succeeding multiple of 128) cycles from the beginning of the data block.





Figure 4. 8257 Block Diagram Showing Control Logic and Mode Set Register

5. Mode Set Register

When set, the various bits in the Mode Set register enable each of the four DMA channels, and allow four different options for the 8257:




The Mode Set register is normally programmed by the CPU after the DMA address register(s) and terminal count register(s) are initialized. The Mode Set Register is cleared by the RESET input, thus disabling all options, inhibiting all channels, and preventing bus conflicts on power-up. A channel should not be left enabled unless its DMA address and terminal count registers contain valid values; otherwise, an inadvertent DMA request (DRQn) from a peripheral could initiate a DMA cycle that would destroy memory data.

The various options which can be enabled by bits in the Mode Set register are explained below:

Rotating Priority Bit 4

In the Rotating Priority Mode, the priority of the channels has a circular sequence. After each DMA cycle, the priority of each channel changes. The channel which had just been serviced will have the lowest priority.



If the ROTATING PRIORITY bit is not set (set to a zero), each DMA channel has a fixed priority. In the fixed priority mode, Channel 0 has the highest priority and Channel 3 has the lowest priority. If the ROTATING PRIORITY bit is set to a one, the priority of each channel changes after each DMA cycle (not each DMA request). Each channel moves up to the next highest priority assignment, while the channel which has just been serviced moves to the lowest priority assignment;

		СН-0	СН-1	СН-2	сн-з
Priority	Highest	CH-1	CH-2	сн-з	сн-о
Assignments		CH-2	CH-3	CH-0	CH-1
	•	CH-3	CH-0	CH-1	CH-2
	Lowest	CH-0	CH-1	CH-2	CH-3

Note that rotating priority will prevent any one channel from monopolizing the DMA mode; consecutive DMA cycles will service different channels if more than one channel is enabled and requesting service. There is no overhead penalty associated with this mode of operation. All DMA operations began with Channel 0 initially.

Extended Write Bit 5

If the EXTENDED WRITE bit is set, the duration of both the MEMW and I/OW signals is extended by activating them earlier in the DMA cycle. Data transfers within microcomputer systems proceed asynchronously to allow use of various types of memory and I/O devices with different access times. If a device cannot be accessed within a specific amount of time it returns a "not ready" indication to the 8257 that causes the 8257 to insert one or more wait states in its internal sequencing. Some devices are fast enough to be accessed without the use of wait states, but if they generate their READY response with the leading edge of the I/OW or MEMW signal (which generally occurs late in the transfer sequence), they would normally cause the 8257 to enter a wait state because it does not receive READY in time. For systems with these types of devices, the Extended Write option provides alternative timing for the I/O and memory write signals which allows the devices to return an early READY and prevents the unnecessary occurrence of wait states in the 8257, thus increasing system throughput.

TC Stop Bit 6

If the TC STOP bit is set, a channel is disabled (i.e., its enable bit is reset) after the Terminal Count (TC) output goes true, thus automatically preventing further DMA operation on that channel. The enable bit for that channel must be re-programmed to continue or begin another DMA operation. If the TC STOP bit is not set, the occurrence of the TC output has no effect on the channel enable bits. In this case, it is generally the responsibility of the peripheral to cease DMA requests in order to terminate a DMA operation.


Auto Load Bit 7

The Auto Load mode permits Channel 2 to be used for repeat block or block chaining operations, without immediate software intervention between blocks. Channel 2 registers are initialized as usual for the first data block; Channel 3 registers, however, are used to store the block re-initialization parameters (DMA starting address, terminal count and DMA transfer mode). After the first block of DMA cycles is executed by Channel 2 (i.e., after the TC output goes true), the parameters stored in the Channel 3 registers are transferred to Channel 2 during an "update" cycle. Note that the TC STOP feature, described above, has no effect on Channel 2 when the Auto Load bit is set. If the Auto Load bit is set, the initial parameters for Channel 2 are automatically duplicated in the Channel 3 registers when Channel 2 is programmed. This permits repeat block operations to be set up with the programming of a single channel. Repeat block operations can be used in applications such as CRT refreshing. Channels 2 and 3 can still be loaded with separate values if Channel 2 is loaded before loading Channel 3. Note that in the Auto Load mode, Channel 3 is still available to the user if the Channel 3 enable bit is set, but use of this channel will change the values to be auto loaded into Channel 2 at update time. All that is necessary to use the Auto Load feature for chaining operations is to reload Channel 3 registers at the conclusion of each update cycle with the new parameters for the next data block transfer.

Each time that the 8257 enters an update cycle, the update flag in the status register is set and parameters in Channel 3 are transferred to Channel 2, non-destructively for Channel 3. The actual re-initialization of Channel 2 occurs at the beginning of the next channel 2 DMA cycle after the TC cycle. This will be the first DMA cycle of the new data block for Channel 2. The update flag is cleared at the conclusion of this DMA cycle. For chaining operations, the update flag in the status register can be monitored by the CPU to determine when the re-initialization process has been completed so that the next block parameters can be safely loaded into Channel 3.


6. Status Register

The eight-bit status register indicates which channels have reached a terminal count condition and includes the update flag described previously.



The TC status bits are set when the Terminal Count (TC) output is activated for that channel. These bits remain set until the status register is read or the 8257 is reset. The UPDATE FLAG, however, is not affected by a status register read operation. The UPDATE FLAG can be cleared by resetting the 8257, by changing to the non-auto load mode (i.e., by resetting the AUTO LOAD bit in the Mode Set register) or it can be left to clear itself at the completion of the update cycle. The purpose of the UPDATE FLAG is to prevent the CPU from inadvertently skipping a data block by overwriting a starting address or terminal count in the Channel 3 registers before those parameters are properly auto-loaded into Channel 2.

The user is cautioned against reading the TC status register and using this information to reenable channels that have not completed operation. Unless the DMA channels are inhibited a channel could reach terminal count (TC) between the status read and the mode write. DMA can be inhibited by a hardware gate on the HRQ line or by disabling channels with a mode word before reading the TC status.



OPERATIONAL SUMMARY

Programming and Reading the 8257 Registers

There are four pairs of "channel registers": each pair consisting of a 16-bit DMA address register and a 16-bit terminal count register (one pair for each channel). The 8257 also includes two "general registers": one 8-bit Mode Set register and one 8-bit Status register. The registers are loaded or read when the CPU executes a write or read instruction that addresses the 8257 device and the appropriate register within the 8257. The 8228 generates the appropriate read or write control signal (generally I/OR or I/OW while the CPU places a 16-bit address on the system address bus, and either outputs the data to be written onto the system data bus or accepts the data being read from the data bus. All or some of the most significant 12 address bits A4-A15 (depending on the systems memory, I/O configuration) are usually decoded to produce the chip select (\overline{CS}) input to the 8257. An I/O Write input (or Memory Write in memory mapped I/O configurations, described below) specifies that the addressed register is to be programmed, while an I/O Read input (or Memory Read) specifies that the addressed register is to be read. Address bit 3 specifies whether a "channel register" ($A_3 = 0$) or the Mode Set (program only)/Status (read only) register $(A_3 = 1)$ is to be accessed.

The least significant three address bits, A_0 - A_2 , indicate the specific register to be accessed. When accessing the Mode Set or Status register, A_0 - A_2 are all zero. When accessing a channel register bit A_0 differentiates between the DMA address register ($A_0 = 0$) and the terminal count register ($A_0 = 1$), while bits A_1 and A_2 specify one of the


	D	Notice	87.		
CONTROL INPUT	ĊŚ	I/OW	I/OR	A3	
Program Half of a Channel Register	0	0	S are subje	0	<u>ا</u> ه.
Read Half of a Channel Register	0		0	10 0 0 31101 0 0 0 31101 0 0 0 10 10 10 10 10 10 10 10 10 10 10 1	Some
Program Mode Set Register	0	0	1	1	•
Read Status Register	0	1	0	1	

four channels. Because the "channel registers" are 16bits, two program instruction cycles are required to load or read an entire register. The 8257 contains a first/last (F/L) flip flop which toggles at the completion of each channel program or read operation. The F/L flip flop determines whether the upper or lower byte of the register is to be accessed. The F/L flip flop is reset by the RESET input and whenever the Mode Set register is loaded. To maintain proper synchronization when accessing the "channel registers" all channel command instruction operations should occur in pairs, with the lower byte of a register always being accessed first. Do not allow \overline{CS} to clock while either I/OR or I/OW is active, as this will cause an erroneous F/L flip flop state. In systems utilizing an interrupt structure, interrupts should be disabled prior to any paired programming operations to prevent an interrupt from splitting them. The result of such a split would leave the F/L F/F in the wrong state. This problem is particularly obvious when other DMA channels are programmed by an interrupt structure.

	1 1	AD	DRES	S INPL	JTS			*BI	DIRE	CTION	AL DA	TA BI	US	
REGISTER	ВУТЕ	A 3	A ₂	A 1	A 0	F/L	D 7	D 6	D ₅	D4	D3	Ď2	D1	Do
CH-0 DMA Address	LSB	0	0	0	0	0	A 7	A 6	A 5	A 4 ·	A ₃	A ₂	A 1	A ₀
	MSB	0	0	· 0	0	1	A 15	A ₁₄	A ₁₃	A ₁₂	A 11	A 10	A 9	A 8
CH-0 Terminal Count	LSB	0	0	0	1	0	C 7	C ₆	c ,	C₄	C ₃		C ₁	
	MSB	0. :	0	0	1	1	Rd	Wr	C ₁₃	C ₁₂	C 11	C 10	C 9	C8
CH-1 DMA Address	LSB	0	0	1	o	0								
and the second	MSB	0	0	1	0	1	Same	as Cha	annei () . 				
CH-1 Terminal Count	LSB	0	0	1	1	0								
	MSB	0	0	- 1	1	1	1							
CH-2 DMA Address	LSB	0	1	0	0	o			Ι.					
	MSB	0	1	0	0	1	Same	as Chi	annel (]		· .		
CH-2 Terminal Count	LSB	0	1	0	1	0					÷		1.12	
	MSB	0	1	0	1 1	1 1								
CH-3 DMA Address	LSB	o	1	1	0	0								
	MSB	0	1	1	0	1	Same	as Cha I	annel (,				
CH-3 Terminal Count	LSB	0	1	1	1	0					1			
	MSB	ō	1	i	1	1								
MODE SET (Program only)		1	0	0	0	0	AL	TCS	EW	RP	EN3	EN2	EN1	EN
STATUS (Read only)	· <u>·</u>	1.	0	0	0	0	0	0	0	UP	тсз	TC2	TC1	Тс

8257 Register Selection

*A₀-A₁₅: DMA Starting Address, C₀-C₁₃: Terminal Count value (N-1), Rd and Wr: DMA Verify (00), Write (01) or Read (10) cycle selection, AL: Auto Load, TCS: TC STOP, EW: EXTENDED WRITE, RP: ROTATING PRIORITY, EN3-EN0: CHANNEL ENABLE MASK, UP: UPDATE FLAG, TC3-TC0: TERMINAL COUNT STATUS BITS.



1 DRQn refers to any DRQ line on an enabled DMA channel.

Figure 6. DMA Operation State Diagram

DMA OPERATION

Single Byte Transfers

A single byte transfer is initiated by the I/O device raising the DRQ line of one channel of the 8257. If the channel is enabled, the 8257 will output a HRQ to the CPU. The 8257 now waits until a HLDA is received insuring that the system bus is free for its use. Once HLDA is received the DACK line for the requesting channel is activated (LOW). The DACK line acts as a chip select for the requesting I/O device. The 8257 then generates the

read and write commands and byte transfer occurs between the selected I/O device and memory. After the transfer is complete, the DACK line is set HIGH and the HRQ line is set LOW to indicate to the CPU that the bus is now free for use. DRQ must remain HIGH until DACK is issued to be recognized and must go LOW before S4 of the transfer sequence to prevent another transfer from occuring. (See timing diagram.)

Consecutive Transfers

If more than one channel requests service simultaneously, the transfer will occur in the same way a burst does. No overhead is incurred by switching from one channel to another. In each S4 the DRQ lines are sampled and the highest priority request is recognized during the next transfer. A burst mode transfer in a lower priority channel will be overridden by a higher priority request. Once the high priority transfer has completed control will return to the lower priority channel if its DRQ is still active. No extra cycles are needed to execute this sequence and the HRQ line remains active until all DRQ lines go LOW.

Control Override

The continuous DMA transfer mode described above can be interrupted by an external device by lowering the HLDA line. After each DMA transfer the 8257 samples the HLDA line to insure that it is still active. If it is not active, the 8257 completes the current transfer, releases the HRQ line (LOW) and returns to the idle state. If DRQ lines are still active the 8257 will raise the HRQ line in the third cycle and proceed normally. (See timing diagram.)

Not Ready

The 8257 has a Ready input similar to the 8080A and the 8085A. The Ready line is sampled in State 3. If Ready is LOW the 8257 enters a wait state. Ready is sampled during every wait state. When Ready returns HIGH the 8257 proceeds to State 4 to complete the transfer. Ready is used to interface memory or I/O devices that cannot meet the bus set up times required by the 8257.


Speed

The 8257 uses four clock cycles to transfer a byte of data. No cycles are lost in the master to master transfer maximizing bus efficiency. A 2MHz clock input will allow the 8257 to transfer at a rate of 500K bytes/second.

Memory Mapped I/O Configurations


The 8257 can be connected to the system bus as a memory device instead of as an I/O device for memory mapped I/O configurations by connecting the system memory control lines to the 8257's I/O control lines and the system I/O control lines to the 8257's memory control lines.

This configuration permits use of the 8080's considerably larger repertoire of memory instructions when reading or loading the 8257's registers. Note that with this connection, the programming of the Read (bit 15) and Write (bit 14) bits in the terminal count register will have a different meaning: 8257/8257-5





Section 4



	•		
			Notice
	BIT 15 READ	BIT 14 WRITE	ametric is is no
_	0	0	DMA Verity Cycle
	0	1	DMA Read Cycle
	1	0	DMA Write Cycle Charlen a W
	1	1	DMA Verity, Cycle DMA Read Cycle ² United To the transformer DMA Write Cycle ¹⁰ Change Some

Figure 7. System Interface for Memory Mapped I/O

Figure 8. TC Register for Memory Mapped I/O Only

SYSTEM APPLICATION EXAMPLES




Figure 9. Floppy Disk Controller (4 Drives)




Figure 10. High-Speed Communication Controller

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias	0°C to 70°C
Storage Temperature	°C to +150°C
Voltage on Any Pin	
	0.51/

*COMMENT: Stresses above those listed under "Absolute riaging the stresses above those listed under "Absolute riaging" *COMMENT: Stresses above those listed under "Absolute manuful and stress and the device. This is a stress rating only and functional operation of the device at these or any other stress indicated in the operational sections of this. specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Motice: This is

D.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = +5V \pm 5\%$, GND = 0V

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
VIL	Input Low Voltage	-0.5	0.8	Volts	
VIH	Input High Voltage	2.0	V _{CC} +.5	Volts	
VOL	Output Low Voltage		0.45	Volts	l _{OL} = 1.6 mA
Voн	Output High Voltage	2.4	Vcc	Volts	I _{OH} =-150μA for AB, DB and AEN I _{OH} =-80μA for others
V _{HH}	HRQ Output High Voltage	3.3	Vcc	Volts	I _{OH} = -80μA
Icc	V _{CC} Current Drain		120	mA	
կլ	Input Leakage		±10	μΑ	V _{IN} = V _{CC} to 0V
IOFL	Output Leakage During Float		±10	μA	V _{OUT} = V _{CC} to 0V

CAPACITANCE

 $T_A = 25^{\circ}C; V_{CC} = GND = 0V$

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
CIN	Input Capacitance			10	pF	fc = 1MHz
C _{I/O}	I/O Capacitance	-		20	pF	Unmeasured pins returned to GND

A.C. CHARACTERISTICS: PERIPHERAL (SLAVE) MODE

8080 Bus Parameters

Read Cycle:

	8	257/8257-	5					
$T_A = 0^\circ C t c$	ARACTERISTICS: PERIPHERA 70°C, V _{CC} = 5.0V ±5%; GND = 0V (Note 1 Parameters 9:	•	E) MOI	DE		Notice: This	s is not a tinal specification mits are subject to chanter	181
		82	8257		8257-5		ange.	Some
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	Test Conditions	
T _{AR}	Adr or CS↓ Setup to RD↓	0		0		ns		
TRA	Adr or CS↑ Hold from RD↑	0		0		ns		
	Data Access from RD↓	0	300	0	200	ns	(Note 2)	
T _{RD}								
T _{RD} T _{DF}	DB→Float Delay from RD↑	20	150	20	100	ns		

Write Cycle:


		8257	8257-5		
Symbol	Parameter	Min. Max.	Min. Max.	Unit	Test Conditions
T _{AW}	Adr Setup to WR↓	20	20	ns	
TWA	Adr Hold from WR↑	0	0	ns	······································
T _{DW}	Data Setup to ₩R↑	200	200	ns	
T _{WD}	Data Hold from ₩R↑	0	0	ns	
Tww	WR Width	200	200	ns -	

Other Timing:


		82	57	825	7-5		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	Test Conditions
T _{RSTW}	Reset Pulse Width	300		300		ns	
TRSTD	Power Supply↑ (V _{CC}) Setup to Reset↓	500		500		μs	
T _r	Signal Rise Time		20		20	ns	
Тf	Signal Fall Time		20		20	ns	
T _{RSTS}	Reset to First I/OWR	2		2		tcy	

Notes: 1. All timing measurements are made at the following reference voltages unless specified otherwise: Input "1" at 2.0V, "0" at 0.8V 2. 8257: CL = 100pF, 8257-5: CL = 150pF. Output "1" at 2.0V, "0" at 0.8V

8257 PERIPHERAL MODE TIMING DIAGRAMS



Read Timing:





A.C. CHARACTERISTICS: DMA (MASTER) MODE T_A = 0°C to 70°C, V_{CC} = +5V

liming Re	ARACTERISTICS: DMA (MASTER) equirements				Ste SU	nal specifi
		82			57-5	
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT
T _{CY}	Cycle Time (Period)	0.320	4	0.320	4	μs
Tθ	Clock Active (High)	120	.8T _{CY}	80	.8T _{CY}	ns
Tas	DRQ [↑] Setup to $\theta \downarrow$ (SI, S4)	120		30		ns
Тон	DRQ↓ Hold from HLDA↑ ^[4]	0		0	·	ns
т _{нs}	HLDA [↑] or \downarrow Setup to $\theta \downarrow$ (SI, S4)	100	:	100		ns
T _{RS}	READY Setup Time to θ (S3, Sw)	30		30	1	ns .
T _{RH}	READY Hold Time from θ^{\uparrow} (S3, Sw)	20		20		ns

Timing Requirements

Note: 4. Tracking Parameter.

Tracking Parameters

Signals labeled as Tracking Parameters (footnotes 4-7 under A.C. Specifications) are signals that follow similar paths through the silicon die. The propagation speed of these signals varies in the manufacturing process but the relationship between all these parameters is constant. The variation is less than or equal to 50 ns.

Suppose the following timing equation is being evaluated,

and only minimum specifications exist for TA and TB. If TA(MIN) is used, and if TA and TB are tracking parameters, $T_{B(MAX)}$ can be taken as $T_{B(MIN)}$ + 50 ns.

$$T_{A(MIN)} + (T_{B(MIN)}^* + 50 \text{ ns}) \le 150 \text{ ns}$$

*if TA and TB are tracking parameters

A.C. CHARACTERISTICS: DMA (MASTER) MODE T_A=0°C to 70°C, V_{CC} = to 5Vr,±5%, GND=0V

	·····	0057	<u></u>	0057		Varecia.
SYMBOL	PARAMETER	8257 MIN,	MAX.	8257 MIN.	-5 MAX.	UNIT ¹⁹⁸
Τρα	HRQ [†] or \downarrow Delay from θ^{\uparrow} (SI,S4) (measured at 2.0V) ^[1]		160		160	ns
Τραι	HRQ [↑] or ↓Delay from <i>θ</i> ↑(SI,S4) (measured at 3.3V) ^[3]		250		250	ns
TAEL	AEN [↑] Delay from $\theta \downarrow (S1)^{[1]}$		300		300	ns
TAET	AEN↓ Delay from θ↑(SI) ^[1]		200		200	ns
T _{AEA}	Adr (AB) (Active) Delay from AEN [↑] (S1) ^[4]	20		20		ns
T _{FAAB}	Adr(AB)(Active) Delay from $\theta \uparrow (S1)^{[2]}$		250		250	ns
T _{AFAB}	Adr(AB)(Float) Delay from $\theta^{\uparrow}(SI)^{[2]}$		150		150	ns
TASM	Adr(AB)(Stable) Delay from $\theta \uparrow (S1)^{[2]}$		250		250	ns
TAH	Adr (AB) (Stable) Hold from $\theta^{\uparrow}(S1)^{[2]}$	T _{ASM} -50		T _{ASM} -50		ns
TAHR	Adr(AB)(Valid) Hold from Rd↑(S1,SI)[4]	60		60		ns
TAHW	Adr(AB)(Valid) Hold from Wr↑(S1,SI) ^[4]	300		300	·.	ns
TFADB	Adr(DB)(Active) Delay from $\theta \uparrow (S1)^{[2]}$		300		300	ns
TAFDB	Adr (DB) (Float) Delay from $\theta \uparrow (S2)^{[2]}$	T _{STT} +20	250	T _{STT} +20	170	ns
TASS	Adr (DB) Setup to AdrStb↓(S1-S2) ^[4]	100		100		ns
TAHS	Adr (DB) (Valid) Hold from Adr Stb↓(S2) ^[4]	50	•	50		ns
T _{STL}	AdrStb↑ Delay from θ↑(S1) ^[1]		200		200	ns
T _{STT}	AdrStb↓ Delay from θ↑(S2) ^[1]		140		140	ns
T _{SW}	AdrStb Width (S1-S2) ^[4]	T _{CY} -100		T _{CY} -100		ns
TASC	Rd↓ or Wr(Ext)↓ Delay from AdrStb↓(S2) ^[4]	70		70		ns
Т _{DBC}	Rd↓ or Wr(Ext)↓ Delay from Adr(DB) (Float)(S2) ^[4]	20		20		ns
T _{AK}	DACK [↑] or \downarrow Delay from $\theta \downarrow$ (S2,S1) and TC/Mark [↑] Delay from θ^{\uparrow} (S3) and TC/Mark \downarrow Delay from θ^{\uparrow} (S4) ^[1,5]		250		250	ns
T _{DCL}	\overline{Rd} ↓ or $\overline{Wr}(Ext)$ ↓ Delay from $\theta^{\uparrow}(S2)$ and \overline{Wr} ↓ Delay from $\theta^{\uparrow}(S3)^{[2,6]}$	·	200		200	ns
Трст	Rd↑ Delay from θ↓(S1,SI) and Wr↑ Delay from θ↑(S4) ^[2,7]		200		200	ns
TFAC	$\overline{\mathrm{Rd}}$ or $\overline{\mathrm{Wr}}$ (Active) from $\theta^{\uparrow}(\mathrm{S1})^{[2]}$		300		300	ns
TAFC	Rd or Wr (Float) from θ↑(SI)[2]		150		150	ns
TRWM	Rd Width (S2-S1 or SI) ^[4]	$2T_{CY} + T_{\theta} - 50$		$2T_{CY} + T_{\theta} - 50$		ns
Туум	Wr Width (S3-S4) ^[4]	T _{CY} -50		T _{CY} -50		ns
Тууме	Wr (Ext) Width (S2-S4)[4]	2T _{CY} -50		2T _{CY} -50		ns

 Notes:
 1. Load = 1 TTL.
 2. Load = 1 TTL + 50pF.
 3. Load = 1 TTL + (R_L = 3.3K), V_{OH} = 3.3V.
 4. Tracking Parameter.

 5. $\Delta T_{AK} < 50$ ns.
 6. $\Delta T_{DCL} < 50$ ns.
 7. $\Delta T_{DCT} < 50$ ns.
 7. $\Delta T_{DCT} < 50$ ns.

. . . .

 $(a_{i})^{*} a_{i}$





Figure 12. Consecutive Cycles and Burst Mode Sequence





intel

8259A PROGRAMMABLE INTERRUPT CONTROLLER

- MCS-86[™] Compatible
- MCS-80/85TM Compatible
- Eight-Level Priority Controller
- Expandable to 64 Levels

- Programmable Interrupt Modes
- Individual Request Mask Capability
- Single + 5V Supply (No Clocks)
- 28-Pin Dual-In-Line Package

The Intel® 8259A Programmable Interrupt Controller handles up to eight vectored priority interrupts for the CPU. It is cascadable for up to 64 vectored priority interrupts without additional circuitry. It is packaged in a 28-pin DIP, uses NMOS technology and requires a single +5V supply. Circuitry is static, requiring no clock input.

The 8259A is designed to minimize the software and real time overhead in handling multi-level priority interrupts. It has several modes, permitting optimization for a variety of system requirements.

The 8259A is fully upward compatible with the Intel® 8259. Software originally written for the 8259 will operate the 8259A in all 8259 equivalent modes (MCS-80/85, Non-Buffered, Edge Triggered).

cs 🗆 28 □v_{cc} WR 🗌 27 口。 2 RD 3 ҧロ 4 25 1 IR7 P6 🗖 5 24 D5 🛛 6 23 H IR5 22 🗋 IR4 8259A $D_3 \square$ 21 TIR3 8 1R2 D2 [9 20 o, d 10 19 n d 11 18 H IB0 17 INT CASO 12 CAS 1 16 SP/EN 13


PIN CONFIGURATION

PIN NAMES

 15 CAS 2

D7-D0	DATA BUS (BI-DIRECTIONAL)
RD	READ INPUT
WR	WRITE INPUT
A ₀	COMMAND SELECT ADDRESS
ĈŜ	CHIP SELECT
CAS2-CAS0	CASCADE LINES
SP/EN	SLAVE PROGRAM INPUT/ENABLE
INT	INTERRUPT OUTPUT
INTA	INTERRUPT ACKNOWLEDGE INPUT
IR0-IR7	INTERRUPT REQUEST INPUTS





INTEL CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OF ANY CIRCUITRY OTHER THAN CIRCUITRY EMBODIED IN AN INTEL PRODUCT. NO OTHER CIRCUIT PATENT LICENSES ARE IMPLIED.

INTERRUPTS IN MICROCOMPUTER SYSTEMS

Microcomputer system design requires that I/O devices such as keyboards, displays, sensors and other components receive servicing in an efficient manner so that large amounts of the total system tasks can be assumed by the microcomputer with little or no effect on throughput.

The most common method of servicing such devices is the *Polled* approach. This is where the processor must test each device in sequence and in effect "ask" each one if it needs servicing. It is easy to see that a large portion of the main program is looping through this continuous polling cycle and that such a method would have a serious, detrimental effect on system throughput, thus limiting the tasks that could be assumed by the microcomputer and reducing the cost effectiveness of using such devices.

A more desirable method would be one that would allow the microprocessor to be executing its main program and only stop to service peripheral devices when it is told to do so by the device itself. In effect, the method would provide an external asynchronous input that would inform the processor that it should complete whatever instruction that is currently being executed and fetch a new routine that will service the requesting device. Once this servicing is complete, however, the processor would resume exactly where it left off.

This method is called *Interrupt*. It is easy to see that system throughput would drastically increase, and thus more tasks could be assumed by the microcomputer to further enhance its cost effectiveness.


The Programmable Interrupt Controller (PIC) functions as an overall manager in an Interrupt-Driven system environment. It accepts requests from the peripheral equipment, determines which of the incoming requests is of the highest importance (priority), ascertains whether the incoming request has a higher priority value than the level currently being serviced, and issues an interrupt to the CPU based on this determination.

Each peripheral device or structure usually has a special program or "routine" that is associated with its specific functional or operational requirements; this is referred to as a "service routine". The PIC, after issuing an Interrupt to the CPU, must somehow input information into the CPU that can "point" the Program Counter to the service routine associated with the requesting device. This "pointer" is an address in a vectoring table and will often be referred to, in this document, as vectoring data.


8259A BASIC FUNCTIONAL DESCRIPTION GENERAL

The 8259A is a device specifically designed for use in real time, interrupt driven microcomputer systems. It manages eight levels or requests and has built-in features for expandability to other 8259A's (up to 64 levels). It is programmed by the system's software as an I/O peripheral. A selection of priority modes is available to the programmer so that the manner in which the requests are processed by the 8259A can be configured to

match his system requirements? The priority modes can be changed or reconfigured dynamically at any time during the main program. This means that the complete interrupt structure can be defined as required; based on the total system environment.







Interrupt Method

INTERRUPT REQUEST REGISTER (IRR) AND IN-SERVICE REGISTER (ISR)

The interrupts at the IR input lines are handled by two registers in cascade, the Interrupt Request Register (IRR) and the In-Service Register (ISR). The IRR is used to store all the interrupt levels which are requesting service; and the ISR is used to store all the interrupt levels which are being serviced.

PRIORITY RESOLVER

This logic block determines the priorities of the bits set in the IRR. The highest priority is selected and strobed into the corresponding bit of the ISR during INTA pulse.

INTERRUPT MASK REGISTER (IMR)

The IMR stores the bits which mask the interrupt lines to be masked. The IMR operates on the IRR. Masking of a higher priority input will not affect the interrupt request lines of lower priority.

INT (INTERRUPT)

This output goes directly to the CPU interrupt input. The $V_{\rm OH}$ level on this line is designed to be fully compatible with the 8080A, 8085A and 8086 input levels.

INTA (INTERRUPT ACKNOWLEDGE)

INTA pulses will cause the 8259A to release vectoring information onto the data bus. The format of this data depends on the system mode (μ PM) of the 8259A.

DATA BUS BUFFER

This 3-state, bidirectional 8-bit buffer is used to interface the 8259A to the system Data Bus. Control words and status information are transferred through the Data Bus Buffer.

READ/WRITE CONTROL LOGIC

The function of this block is to accept OUTput commands from the CPU. It contains the Initialization Command Word (ICW) registers and Operation Command Word (OCW) registers which store the various control formats for device operation. This function block also allows the status of the 8259A to be transferred onto the Data Bus.

CS (CHIP SELECT)


A LOW on this input enables the 8259A. No reading or writing of the chip will occur unless the device is selected.

WR (WRITE)


A LOW on this input enables the CPU to write control words (ICWs and OCWs) to the 8259A.

RD (READ)

A LOW on this input enables the 8259A to send the status of the Interrupt Request Register (IRR), In Service Register (ISR), the Interrupt Mask Register (IMR), or the Interrupt level onto the Data Bus.



8259A Block Diagram



8259A Block Diagram

A₀

This input signal is used in conjunction with WR and RD signals to write commands into the various command registers, as well as reading the various status registers of the chip. This line can be tied directly to one of the address lines.

THE CASCADE BUFFER/COMPARATOR

This function block stores and compares the IDs of all 8259A's used in the system. The associated three I/O pins (CASO-2) are outputs when the 8259A is used as a master and are inputs when the 8259A is used as a slave. As a master, the 8259A sends the ID of the interrupting slave device onto the CASO-2 lines. The slave thus selected will send its preprogrammed subroutine address onto the Data Bus during the next one or two consecutive INTA pulses. (See section "Cascading the 8259A".)

INTERRUPT SEQUENCE

The powerful features of the 8259A in a microcomputer system are its programmability and the interrupt routine addressing capability. The latter allows direct or indirect jumping to the specific interrupt routine requested without any polling of the interrupting devices. The normal sequence of events during an interrupt depends on the type of CPU being used.


The events occur as follows in an MCS-80/85 system:

- 1. One or more of the INTERRUPT REQUEST lines (IR7-0) are raised high, setting the corresponding IRR bit(s).
- 2. The 8259A evaluates these requests, and sends an INT to the CPU, if appropriate.
- 3. The CPU acknowledges the INT and responds with an INTA pulse.
- 4. Upon receiving an INTA from the CPU group, the highest priority ISR bit is set, and the corresponding IRR bit is reset. The 8259A will also release a CALL instruction code (11001101) onto the 8-bit Data Bus through its D7-0 pins.
- 5. This CALL instruction will initiate two more INTA pulses to be sent to the 8259A from the CPU group.
- 6. These two INTA pulses allow the 8259A to release its preprogrammed subroutine address onto the Data Bus. The lower 8-bit address is released at the first INTA pulse and and the higher 8-bit address is released at the second INTA pulse.
- 7. This completes the 3-byte CALL instruction released by the 8259A. In the AEOI mode the ISR bit is reset at the end of the third INTA pulse. Otherwise, the ISR bit remains set until an appropriate EOI command is issued at the end of the interrupt sequence.


The events occurring in an MCS-86 system are the same until step 4.

- 4. Upon receiving an INTA from the CPU group, the highest priority ISR bit is set and the corresponding IRR bit is reset. The 8259A does not drive the Data Bus during this cycle.
- 5. The MCS-86 CPU will initiate a second INTA pulse. During this pulse, the 8259A releases an 8-bit pointer onto the Data Bus where it is read by the CPU.
- 6. This completes the interrupt cycle. In the AEOI mode the ISR bit is reset at the end of the second INTA pulse. Otherwise, the ISR bit remains set until an appropriate EOI command is issued at the end of the interrupt subroutine.

If no interrupt request is present at step 4 of either sequence (i.e., the request was foo short in duration) the 8259A will issue an interrupt level 7. Both the vectoring bytes and the CAS lines will look like an interrupt level 7 was requested.



8259A Block Diagram





INTERRUPT SEQUENCE OUTPUTS

MCS-80/85 SYSTEM

This sequence is timed by three INTA pulses. During the first INTA pulse the CALL opcode is enabled onto the data bus.

Content of First Interrupt Vector Byte

	D7	D6	D5	D4	D3	D2	D1	DO
CALL CODE	1	1	0	, O	1	1	0	1

During the second INTA pulse the lower address of the appropriate service routine is enabled onto the data bus. When Interval = 4 bits $A_5 - A_7$ are programmed, while $A_0 -$ A4 are automatically inserted by the 8259A. When Interval = 8 only A_6 and A_7 are programmed, while $A_0 - A_5$ are automatically inserted.

Content of Second Interrupt Vector Byte

IR				Int	erval = 4			
	D7	D6	D5	D4	D3	D2	D1	DO
7	A7	A6	A5	t, 1	1	1	. 0 .	0
6	A7	A6 ·	A5	1	1	0	0	0
5	A7	A6	A5	1	0	-1	0	0
4	A7	A6	A5	. 1	0 :	.0	0	0
3	A7	A6	A5	0	1	1	0	0
2	A7	A6	A5	0	1	. 0	0	0
1	A7	A6	A5	0	0	<u>1</u>	0	0
0	A7	A6	A5	0	0	0	0	0

IR				Inte	erval = 8			. *
	D7	D6	D5	D4	D3	D2	D1	DO
7	A7	A6	1	1	1	0	0	0
6	A7	A6	1	1	0	0	0	. 0
5	A7	A6	1	0	1	0	0	Ö
4	A7	A6	1	0	0	0	0	0
3	A7	A6	0	1	1	0	0	0
2	A7	A6	0	1	0	0	0	0
1	A7	A6	0	0	1	0	0	0
0	A7	A6	0 .1	0	0	. 0	0	0

During the third INTA pulse the higher address of the appropriate service routine, which was programmed as byte 2 of the initialization sequence (A8-A15), enabled onto the bus.

yte 2	of th d onto t	e initia he bus Conter	it of Th	n sequ ird Inte	iénçê ^o n _{Pro}	A A	15), is	A Some
			Vector	Byte				
D7	D6	D5	D4	D3	D2	D1	DO	
A15	A14	A13	A12	A11	A10	A9	A8]

MCS-86 SYSTEM

MCS-86 mode is similar to MCS-80 mode except that only two Interrupt Acknowledge cycles are issued by the processor and no CALL opcode is sent to the processor. The first interrupt acknowledge cycle is similar to that of MCS-80/85 systems in that the 8259A uses it to internally freeze the state of the interrupts for priority resolution and as a master it issues the interrupt code on the cascade lines at the end of the INTA pulse. On this first cycle it does not issue any data to the processor and leaves its data bus buffers disabled. On the second interrupt acknowledge cycle in MCS-86 mode the master (or slave if so programmed) will send a byte of data to the processor with the acknowledged interrupt code composed as follows (note the state of the ADI mode control is ignored and A5-A11 are unused in MCS-86 mode):

	D7	.D6	D5	D4	D3	D2	D1	DO
IR7	A15	A14	A13	A12	A11	1.	. 1	1
IR6	A15	A14	A13	A12	A11	1	. 1.	0
IR5	A15	A14	A13	A12	A11	1	0	. 1
IR4	A15	A14	A13	A12	A11	11	0	0
IR3	A15	A14	A13	A12	A11	Ó.	1 .	1
IR2	A15	A14	A13	A12	A11	0	1	0
IR1	A15	A14	A13	A12	A11	0	0	1
IR0	A15	A14	A13	A12	A11	0	0	.0

Content of Interrupt Vector Byte for MCS-86 System Mode

Notice: This is not a

PROGRAMMING THE 8259A

The 8259A accepts two types of command words generated by the CPU:

- 1. Initialization Command Words (ICWs): Before normal operation can begin, each 8259A in the system must be brought to a starting point - by a sequence of 2 to 4 bytes timed by WR pulses. This sequence is described in Figure 1.
- 2. Operation Command Words (OCWs): These are the command words which command the 8259A to operate in various interrupt modes. These modes are:
 - a. Fully nested mode
 - b. Rotating priority mode
 - c. Special mask mode
 - d. Polled mode

The OCWs can be written into the 8259A anytime after initialization.

INITIALIZATION GENERAL Whenever a command is issued with AO = 0 and D4 = 1. this is interpreted as Initialization Commune of the second secon

- a. The Interrupt Mask Register is cleared.
- b. IR 7 input is assigned priority 7.
- c. The slave mode address is set to 7.
- d. Special Mask Mode is cleared and Status Read is set to IRR.
- e. If IC4 = 0, then all functions selected in ICW4 are set to zero. (Non-Buffered mode*, no Auto-EOI, MCS-80/85 system, non SFNM).

*Note: Master/Slave in ICW4 is only used in the buffered mode.

A ₀	D4	D ₃	RD	WR	<u>CS</u>	INPUT OPERATION (READ)
0			0	1	0	IRR, ISR or Interrupting Level DATA BUS (Note 1)
1			0	1	o	IMR -> DATA BUS
						OUTPUT OPERATION (WRITE)
0	0	0	1	0	0	DATA BUS -> OCW2
0	0	1	1	0	0	DATA BUS -> OCW3
0	1 1	X	1	0	0	DATA BUSICW1
1	X	X	1	0	0	DATA BUS -> OCW1, ICW2, ICW3, ICW4 (Note 2)
						DISABLE FUNCTION
х	x	X	1	1	0	DATA BUS - 3-STATE (NO OPERATION)
x	X	X	• X •	X	1	DATA BUS - 3-STATE (NO OPERATION)

Notes: 1. Selection of IRR, ISR or Interrupting Level is based on the content of OCW3 written before the READ operation. 2. On-chip sequencer logic queues these commands into proper sequence.

8259A Basic Operation

INITIALIZATION COMMAND WORDS 1 AND 2 (ICW1, ICW2)

 A_5-A_{15} : Page starting address of service routines. In an MCS 80/85 system, the 8 request levels will generate CALLs to 8 locations equally spaced in memory. These can be programmed to be spaced at intervals of 4 or 8 memory locations, thus the 8 routines will occupy a page of 32 or 64 bytes, respectively.

The address format is 2 bytes long (A_0-A_{15}). When the routine interval is 4, A_0-A_4 are automatically inserted by the 8259A, while A_5-A_{15} are programmed externally. When the routine interval is 8, A_0-A_5 are automatically inserted by the 8259A, while A_6-A_{15} are programmed externally.

The 8-byte interval will maintain compatibility with current software, while the 4-byte interval is best for a compact jump table.

In an MCS-86 system A_{15} - A_{11} are inserted in the five most significant bits of the vectoring byte and the 8259A sets the three least significant bits according to the interrupt level. A_{10} - A_5 are ignored and ADI (Address interval) has no effect.

- LTIM: If LTIM = 1, then the 8259A will operate in the level interrupt mode. Edge detect logic on the interrupt inputs will be disabled.
- ADI: CALL address interval. ADI = 1 then interval = 4; ADI = 0 then interval = 8.
- SNGL: Single. Means that this is the only 8259A in the system. If SNGL = 1 no ICW3 will be issued.
- IC4: If this bit is set ICW4 has to be read. If ICW4 is not needed, set IC4 = 0.

INITIALIZATION COMMAND WORD 3 (ICW3)

This word is read only when there is more than one 8259A in the system and cascading is used, in which case SNGL = 0. It will load the 8-bit slave register. The functions of this register are:

- a. In the master mode (either when SP = 1, or in buffered S_{ome} mode when M/S = 1 in ICW4) a "1" is set for each slave in the system. The master then will release byte 1 of the call sequence (for MCS-80/85 system) and will enable the corresponding slave to release bytes 2 and 3 (for MCS-86 only byte 2) through the cascade lines.
- b. In the slave mode (either when $\overline{SP} = 0$, or if BUF = 1 and M/S = 0 in ICW4) bits 2-0 identify the slave. The slave compares its cascade input with these bits and, if they are equal, bytes 2 and 3 of the call sequence (or just byte 2 for MCS-86) are released by it on the Data Bus.

INITIALIZATION COMMAND WORD 4 (ICW4)

- SFNM: If SFNM = 1 the special fully nested mode is programmed.
- BUF: If BUF = 1 the buffered mode is programmed. In buffered mode SP/EN becomes an enable output and the master/slave determination is by M/S.
- M/S: If buffered mode is selected: M/S = 1 means the 8259A is programmed to be a master, M/S = 0 means the 8259A is programmed to be a slave. If BUF = 0, M/S has no function.
- AEOI: If AEOI = 1 the automatic end of interrupt mode is programmed.
- μPM: Microprocessor mode: μPM = 0 sets the 8259A for MCS-80/85 system operation, μPM = 1 sets the 8259A for MCS-86 system operation.





Figure 1. Initialization Sequence



NOTE 1: SLAVED ID IS EQUAL TO THE CORRESPONDING MASTER IR INPUT. NOTE 2: X INDICATED "DON'T CARE".

Initialization Command Word Format

OPERATION COMMAND WORDS (OCWs)

After the Initialization Command Words (ICWs) are programmed into the 8259A, the chip is ready to accept interrupt requests at its input lines. However, during the 8259A operation, a selection of algorithms can command the 8259A to operate in various modes through the Operation Command Words (OCWs).

OPERATION CONTROL WORDS (OCWs)

			OC	W1				
A0	D7	D6	D5	D4	D3	D2	D1	DO
1	M7	M6	M5	M4	M3	M2	M1	MO
			OC	W 2			· ·	
0	R	SEOI	EOI	0	0	L2	L1	L0
				•			÷ .	
			OC	W3 👈				
0	0	SSMM	SMM	0	1	P	SRIS	RIS

OPERATION CONTROL WORD 1 (OCWI)

OCW1 sets and clears the mask bits in the interrupt Mask Register (IMR). $M_7 - M_0$ represent the eight mask bits. M = 1 indicates the channel is enabled. (inhibited), M = 0 indicates the channel is enabled.

OPERATION CONTROL WORD 2 (OCW2)


R, SEOI, EOI — These three bits control the Rotate and End of Interrupt modes and combinations of the two. A chart of these combinations can be found on the Operation Command Word Format.

L₂, L₁, L₀ — These bits determine the interrupt level acted upon when the SEOI bit is active.

OPERATION CONTROL WORD 3 (OCW3)

ESMM — Enable Special Mask Mode. When this bit is set to 1 it enables the SMM bit to set or reset the Special Mask Mode. When ESMM = 0 the SMM bit becomes a "don't care".


SMM — Special Mask Mode. If ESMM = 1 and SMM = 1 the 8259A will enter Special Mask Mode. If ESMM = 1 and SMM = 0 the 8259A will revert to normal mask mode. When ESMM = 0, SMM has no effect.




A₀

1







Operation Command Word Format

INTERRUPT MASKS

Each Interrupt Request input can be masked individually by the Interrupt Mask Register (IMR) programmed through OCW1. Each bit in the IMR masks one interrupt channel if it is set (1). Bit 0 masks IR0. Bit 1 masks IR1. and so forth. Masking an IR channel does not affect the other channels operation.

SPECIAL MASK MODE

Some applications may require an interrupt service routine to dynamically alter the system priority structure during its execution under software control. For example, the routine may wish to inhibit lower priority requests for a portion of its execution but enable some of them for another portion.

The difficulty here is that if an Interrupt Request is acknowledged and an End of Interrupt command did not reset its IS bit (i.e., while executing a service routine), the 8259A would have inhibited all lower priority requests with no easy way for the routine to enable them

That is where the Special Mask Mode comes in. In the special Mask Mode, when a mask bit is set in OCW1, it inhibits further interrupts at that level and enables interrupts from all other levels (lower as well as higher) that are not masked.

Thus, any interrupts may be selectively enabled by loading the mask register.

The special Mask Mode is set by OCW3 where: SSMM = 1, SMM = 1, and cleared where SSMM = 1, SMM = 0.

BUFFERED MODE

When the 8259A is used in a large system where bus driving buffers are required on the data bus and the cascading mode is used, there exists the problem of enabling buffers.

The buffered mode will structure the 8259A to send an enable signal on SP/EN to enable the buffers. In this mode, whenever the 8259A's data bus outputs are enabled, the SP/EN output becomes active.

This modification forces the use of software programming to determine whether the 8259A is a master or a slave. Bit 3 in ICW4 programs the buffered mode, and bit 2 in ICW4 determines whether it is a master or a slave.

FULLY NESTED MODE

Notice; FULLY NESTED MODE Particles This mode is entered after initialization unless another mode is programmed. The interrupt requests are ordered in priority form 0 through 7 (0 highest). When an interrupt is acknowledged the highest priority request is determined and its vector placed on the bus. Additional ly, a bit of the Interrupt Service register (ISO-7) is set. This bit remains set until the microprocessor issues an End of Interrupt (EOI) command immediately before returning from the service routine, or if AEOI (Automatic End of Interrupt) bit is set, until the trailing edge of the last INTA. While the IS bit is set, all further interrupts of the same or lower priority are inhibited, while higher levels will generate an interrupt (which will be acknowledged only if the microprocessor internal Interrupt enable flip-flop has been re-enabled through software).

After the initialization sequence. IR0 has the highest priority and IR7 the lowest. Priorities can be changed, as will be explained, in the rotating priority mode.

THE SPECIAL FULLY NESTED MODE

This mode will be used in the case of a big system where cascading is used, and the priority has to be conserved within each slave. In this case the fully nested mode will be programmed to the master (using ICW4). This mode is similar to the normal nested mode with the following exceptions:

- a. When an interrupt request from a certain slave is in service this slave is not locked out from the master's priority logic and further interrupt requests from higher priority IR's within the slave will be recognized by the master and will initiate interrupts to the processor. (In the normal nested mode a slave is masked out when its request is in service and no higher requests from the same slave can be serviced.)
- b. When exiting the Interrupt Service routine the software has to check whether the interrupt serviced was the only one from that slave. This is done by sending a non-specific End of Interrupt (EOI) command to the slave and then reading its In-Service register and checking for zero. If it is empty, a non-specific EOI can be sent to the master too. If not, no EOI should be sent.



In this mode the microprocessor internal Interrupt Enable flip-flop is reset, disabling its interrupt input. Service to devices is achieved by programmer initiative using a Poll command.

The Poll command is issued by setting P = "1" in OCW3. The 8259A treats the next \overline{RD} pulse to the 8259A (i.e., $\overline{RD} = 0$, $\overline{CS} = 0$) as an interrupt acknowledge, sets the appropriate IS bit if there is a request, and reads the priority level. Interrupt is frozen from \overline{WR} to \overline{RD} .

The word enabled onto the data bus during RD is:

D7	D6	D5	D4	D3	D2	D1	DO	
1	-	-	-	-	W2	W1	WO	

W0-W2: Binary code of the highest priority level requesting service.

I: Equal to a "1" if there is an interrupt.

This mode is useful if there is a routine command common to several levels so that the INTA sequence is not needed (saves ROM space). Another application is to use the poll mode to expand the number of priority levels to more than 64.

END OF INTERRUPT (EOI)

The In Service (IS) bit can be reset either automatically following the trailing edge of the last in sequence INTA pulse (when AEOI bit in ICW1 is set) or by a command word that must be issued to the 8259A before returning from a service routine (EOI command). An EOI command must be issued twice, once for the master and once for the corresponding slave if slaves are in use.

There are two forms of EOI command: Specific and Non-Specific. When the 8259A is operated in modes which preserve the fully nested structure, it can determine which IS bit to reset on EOI. When a Non-Specific EOI command is issued the 8259A will automatically reset the highest IS bit of those that are set, since in the nested mode the highest IS level was necessarily the last level acknowledged and serviced.

However, when a mode is used which may disturb the fully nested structure, the 8259A may no longer be able to determine the last level acknowledged. In this case a Specific End of Interrupt (SEOI) must be issued which includes as part of the command the IS level to be reset. EOI is issued whenever EOI = 1, in OCW2, where L0-L2 is the binary level of the IS bit to be reset. Note that although the Rotate command can be issued together with an EOI where EOI = 1, it is not necessarily tied to it.

It should be noted that an IS bit that is masked by an IMR bit will not be cleared by a non-specific EOI if the 8259A is in the Special Mask Mode.

AUTOMATIC END OF INTERRUPT (AEOI) MODE

If AEOI = 1 in ICW4, then the 8259A will operate in AEOI mode continuously until reprogrammed by ICW4. In this mode the 8259A will automatically perform a non-specific EOI operation at the trailing edge of the last interrupt acknowledge pulse (third pulse in MCS-80/85,

second in MCS-86). Note that from a system standpoint, this mode should be used only when's nested multilevel interrupt structure is not required with masingle 8259A.

To achieve automatic rotation (Rotate Mode A) within AEOI, there is a special rotate flip-flop. It is set by OCW2 with R=1, SEOI=0, EOI=0, and cleared with $R_{\overline{e_1}}$ and $R_{\overline{e_2}}$ and $R_{\overline{e_1}}$ and $R_{\overline{e_1}}$ and $R_{\overline{e_2}}$ and $R_{\overline{e_1}}$ and $R_{\overline{e_1}}$ and $R_{\overline{e_2}}$ and $R_{\overline{e_1}}$ and $R_{\overline{e_2}}$ and $R_{\overline{e_1}}$ and $R_{\overline{e_2}}$ and $R_{\overline{e_1}}$ and $R_{\overline{e_1}}$ and $R_{\overline{e_2}}$ and $R_{\overline{e_1}}$ and $R_{\overline{e_1}}$ and $R_{\overline{e_2}}$ and $R_{\overline{e_2}}$ and $R_{\overline{e_1}}$ and $R_{\overline{e_1}}$ and $R_{\overline{e_2}}$ and $R_{\overline{e_1}}$ and $R_{\overline{e_1}}$ and $R_{\overline{e_2}}$ and $R_{\overline{e_1}}$ and R

A

ROTATING PRIORITY MODE A (AUTOMATIC ROTATION) FOR EQUAL PRIORITY DEVICES

In some applications there are a number of interrupting devices of equal priority. In this mode a device, after being serviced, receives the lowest priority, so a device requesting an interrupt will have to wait, in the worst case until each of 7 other devices are serviced at most *once*. For example, if the priority and "in service" status is:

Before Rotate (IR4 the highest priority requiring service)

	IS7	iS6	IS5	IS4	IS3	152	IS1	IS0
"IS" Status	0	1	0	1	0	0	0	Ö
	Lowe	st Pri	ority		High	est P	riority	
Priority Status	7	6	5	4	3	2	1	0

After Rotate (IR4 was serviced, all other priorities rotated correspondingly)

	IS7	1 56	IS5	1S4	IS3	IS2	IS1	IS0
"IS" Status	0	1	0	0	0	0	0	0
	High	est Pr	iority			Low	est P	riority
Priority Status	2	1	0	7-	6	5	4	3


The Rotate command mode A is issued in OCW2 where: R = 1, EOI = 1, SEOI = 0. Internal status is updated by an End of Interrupt (EOI or AEOI) command. If R = 1, EOI = 0, SEOI = 0, a "Rotate-A" flip-flop is set. This is useful in AEOI, and described under Automatic End of Interrupt.

ROTATING PRIORITY MODE B (ROTATION BY SOFTWARE)

The programmer can change priorities by programming the bottom priority and thus fixing all other priorities; i.e., if IR5 is programmed as the bottom priority device, then IR6 will have the highest one.

The Rotate command is issued in OCW2 where: R = 1, SEOI = 1; L0-L2 is the binary priority level code of the bottom priority device.

Observe that in this mode internal status is updated by software control during OCW2. However, it is independent of the End of Interrupt (EOI) command (also executed by OCW2). Priority changes can be executed during an EOI command or independently.



Priority Cell — Simplified Logic Diagram

LEVEL TRIGGERED MODE

This mode is programmed using bit 3 in ICW1.

If LTIM = 1', an interrupt request will be recognized by a 'high' level on IR Input, and there is no need for an edge detection. The interrupt request must be removed before the EOI command is issued or the CPU interrupt is enabled to prevent a second interrupt from occurring.

The above figure shows a conceptual circuit to give the reader an understanding of the level sensitive and edge sensitive input circuitry of the 8259A. Be sure to note that the request latch is a transparent D type latch.

READING THE 8259A STATUS

The input status of several internal registers can be read to update the user information on the system. The following registers can be read by issuing a suitable OCW3 and reading with $\overline{\text{RD}}$.

Interrupt Mask Register: 8-bit register whose content specifies the interrupt request lines being masked. acknowledged. The highest request level is reset from the IRR when an interrupt is acknowledged. (Not affected by IMR.) In-Service Register (ISR): 8-bit register which contains the priority levels that are being serviced. The ISR is updated when an End of Interrupt command is issued.

Interrupt Mask Register: 8-bit register which contains the interrupt request lines which are masked.

The IRR can be read when, prior to the \overline{RD} pulse, a \overline{WR} pulse is issued with OCW3 (ERIS = 1, RIS = 0.)

The ISR can be read in a similar mode when ERIS = 1, RIS = 1 in the OCW3.

There is no need to write an OCW3 before every status read operation, as long as the status read corresponds with the previous one; i.e., the 8259A "remembers" whether the IRR or ISR has been previously selected by the OCW3. This is not true when poll is used.

After initialization the 8259A is set to IRR.

For reading the IMR, no OCW3 is needed. The output data bus will contain the IMR whenever \overline{RD} is active and A0 = 1.

Polling overrides status read when P = 1, ERIS = 1 in OCW3.

8259A

	•	,										NSTRU	CTION SET
st. #	Mnen		A0	D7	D6	D5	D4	D3	D2	D1	DO		Operation Description
1	ICW1	A	0	A7	A6	A5	1	0	1	1	0		Format = 4, single, edge triggered
2 3	ICW1	B C	0	A7 A7	A6 A6	A5 A5	1	1 0	-1 -1	1 0	0 0		Format = 4, single, level, triggered Byte 1 Initialization Format = 4, not single, edge triggered
4	ICW1	D	0	A7	A6	A5	1	1	1	0	0	U	Byte 1 Initialization Format = 4, not single, edge triggered Format = 4, not single, level triggered Format = 4, not single, level triggered No ICW4 Required Format = 8, single, edge triggered
5	ICW1	E	ō	A7	A6	0	1	0	0	1	o	(No ICW4 Required Format = 8, single, edge triggered
6	ICW1	F	ő	A7	A6	ō	1	1	ō	1	ō		
7	ICW1	G	ő	A7	A6	o	1	o	ō	0	ō		Format = 8, single, level triggered Format = 8, not single, edge triggered
8	ICW1	н	ō	A7	A6	ō	1	1	ō	ō	ō	/	Format = 8, not single, level triggered
9	ICW1	i.	0	A7	A6	A5	1	0	1	1	1)	Format = 4, single, edge triggered
10	ICW1	J	0	A7	A6	A5	1	1	1	1	1		Format = 4, single, level triggered
11	ICW1	к	0	A7	A6	A5	1	0	1	0	1		Byte 1 Initialization Format = 4, not single, edge triggered
12	ICW1	L	0	A7	A6	A5	1	1	1	0	1	>	Format = 4, not single, level triggered
13	ICW1	M	0	A7	A6	0	1	0	0	1	1		ICW4 Required Format = 8, single, edge triggered
14	ICW1	N	0	A7	A6	0	1	1	0	1	1		Format = 8, single, level triggered
15	ICW1	0	0	A7	A6	0	- 1	0	0	0	1	1	Format = 8, not single, edge triggered
16	ICW1	.Р	0	A7	A6	0	1	1	0	0	1		Format = 8, not single, level triggered
17 18	ICW2	м	1	A15	A14	A13	A12	A11	A10	A9	88 50		Byte 2 initialization Byte 3 initialization — master
-	ICW3	M	. 1	S7 0	S6	S5	S4	S3	S2 .	S1	50 50		Byte 3 initialization — master Byte 3 initialization — slave
19 20	ICW3 ICW4	S A	1	0 0	0 0	0 0	0 0	0	S2 0	S1 0	S0 0		Byte 3 initialization — slave
20 21	ICW4	в	1	0	0	0	0	0	0	0	1		No action, redundant Non-buffered mode, no AEOI, MCS-86
22	ICW4	c	1	0	0	0	0	0	0	1	0		Non-buffered mode, AEOI, MCS-80/85
23	ICW4	D	1	0	0	ō	0	0	ō	1	1		Non-buffered mode, AEOI, MCS-86
24	ICW4	E	1	0	ō	ō	0	0	1	0	ò		No action, redundant
25	ICW4	F	1	0	o	ō	0	ō	1	ō	1		Non-buffered mode, no AEOI, MCS-86
26	ICW4	Ġ	1	ō	ō	ŏ	0	ō	1	1	0		Non-buffered mode, AEOI, MCS-80/85
27	ICW4	н	1	ō	ō	ō	0	0	1	1	1		Non-buffered mode, AEOI, MCS-86
28	ICW4	1	1	0	0	0	0	1	o	0	0		Buffered mode, slave, no AEOI, MCS-80/85
29	ICW4	J	1	0	0	0	0	1	0	0	1		Buffered mode, slave, no AEOI, MCS-86
30	ICW4	ĸ	1	0	0	0	0	1	0	1	Ō		Buffered mode, slave, AEOI, MCS-80/85
31	ICW4	L	1	0	0	0	0	1	0	1	1		Buffered mode, slave, AEOI, MCS-86
32	ICW4	м	1	0	0	0	0	1	1	0	0		Buffered mode, master, no AEOI, MCS-80/85
33	ICW4	N	1	0	0	0	0	1	1	0	1		Buffered mode, master, no AEOI, MCS-86
34	ICW4	0	. 1	0	0	0	0	1	1.	1	0		Buffered mode, master, AEOI, MCS-80/85
35	ICW4	Р	1	0	0	0	0	1	1	1	1		Buffered mode, master, AEOI, MCS-86
36	ICW4	NA	1	0	0	0	1	Ó	0	0	0		Fully nested mode, MCS-80, non-buffered, no AEOI
37	ICW4	NB	1	0	0	0	1	0	0	Ō	1		ICW4 NB through ICW4 ND are identical to
38	ICW4	NC	1	0	0	0	1	0	0	1	0	- }	ICW4 B through ICW4 D with the addition of
39	ICW4	ND	1	0	0	0	1	0	0	1	1)	Fully Nested Mode
40	ICW4	NE	1	0	0	0	1	0	1	0	0	١	Fully Nested Mode, MCS-80/85, non-buffered, no AEOI
41	ICW4	NF	1	0	0	0	1	0	1	0	1		
42	ICW4		1	0	0	0	1	0	1	1	0		
43	ICW4	NH	1	0	0	0	1	0	1	1	1		
14 15	ICW4	NI	. 1	0.	0 0	0 0	1	1	0 0	0 0	0		
15	ICW4	NJ NK	1	0	0	0	1	1	0		1 0	U	ICW4 NF through ICW4 NP are identical to
-	ICW4		1	ñ	0	0	1	1	0	1	1	(ICW4 F through ICW4 P with the addition of
47 18	ICW4	NM	1	0	0	0	1	1	1	0	0		Fully Nested Mode
10 19	ICW4	NN	1	0	0	0	1	1	1	0	1		
50	ICW4	NO	1	o	õ	0	1	1		1	.0		
1			1	ō	ō	o	1	1	1	1	1		
2	OCW1		1	M7	M6	M5	M4	МЗ	M2	M1	мо	/	Load mask register, read mask register
3	OCW2	E	0	0	0	1	0	0	0	0	0		Non-specific EOI
4	OCW2		0	- 0	1	1	0	0	L2	LI	LO		Specific EOI. L0-L2 code of IS FF to be reset
5	OCW2		0	1	0	1	0	0	0	0	0		Rotate at EOI Automatically (Mode A)
6	OCW2		0	1	1	1	0	0	L2	LI	LO		Rotate at EOI (mode B). L0-L2 code of line
7	OCW2		0	1	0	0	ō	ō	0	0	0		Set Rotate A FF
8	OCW2		0	0	0	0	0	0	0	ō	õ		Clear Rotate A FF
9	OCW2		0	1	1	0	0	J	L2	LI	LO		Rotate priority (mode B) independently of EOI
0	OCW3		0	0	0	0	0	1	1	0	0		Poll mode
		RIS		0	0	0	0	1	0	1	1		Read IS register

						SU	MM	ARY	OF	8259	A IN	ISTR	UCT	ION SET (Cont.)	parame This
inst. #	Млеп	nonic	AO	D7 D	6 D5	5 D4 D	3 D2	2 D1	DO					Operation Description	Stic limit not
62	OCW3	RR	0	0	0	0	0	1	0	1	0			Read request register	are sinal sm
63	OCW3	SM	0	0	. 1	a 1 1	0	1	0	0	0			Set special mask mode	Jere Cific
64	OCW3	RSM	0	0	1	0	0	1	0	0	0			Reset special mask mode	e charlon
														5 *	90

Note: 1. In the master mode \overline{SP} pin = 1, in slave mode \overline{SP} = 0

Cascading

The 8259A can be easily interconnected in a system of one master with up to eight slaves to handle up to 64 priority levels.

A typical MCS-80/85 system is shown in Figure 2. The master controls, through the 3 line cascade bus, which one of the slaves will release the corresponding address.

As shown in Figure 2, the slave interrupt outputs are connected to the master interrupt request inputs. When a slave request line is activated and afterwards acknowledged, the master will enable the corresponding slave to release the device routine address during bytes 2 and 3 of INTA, (Byte 2 only for MCS-86), The IRO input should not be connected to a slave 8259A unless IR1-IR7 also have slaves attached.

The cascade bus lines are normally low and will contain the slave address code from the trailing edge of the first INTA pulse to the trailing edge of the third pulse. It is obvious that each 8259A in the system must follow a separate initialization sequence and can be programmed to work in a different mode. An EOI command must be issued twice: once for the master and once for the corresponding slave. An address decoder is required to activate the Chip Select (CS) input of each 8259A.

The cascade lines of the Master 8259A are activated for any interrupt input, even if no slave is connected to that input.




Figure 2. Cascading the 8259A

8259A

A

Some

PIN F	UNC	TIONS	i	CS	I	1	Chip Select: RD and WR are en-
Name	I/O	Pin #	Function				abled by Chip Select, whereas
V _{CC}	_	28	+ 5V supply.				Interrupt Acknowledge 15 Inde- pendent of Chip Select?
GND		14	Ground.				pendent of only delection specific
D ₀₋₇	1/0	11-4	Bidirectional data bus, used for: a) programming the mode of the 8259A (programming is done by software); b) the microprocessor	AO	. 1	27	Usually the least significant bit of the microprocessor address out- put (A1 in MCS-86 system). When A0 = 1 the Interrupt Mask
			can read the status of the 8259A; c) the 8259A will send vectoring data to the microprocessor when an interrupt is acknowledged.	:			Register can be loaded or read. When $AO = 0$ the 8259A mode can be programmed or its status can be read. \overline{CS} is active LOW.
IR ₀₋₇	I	18-25	Interrupt Requests: These are				
			asynchronous inputs. A positive- going edge will generate an in- terrupt request. Thus a request can be generated by raising the line and holding it high until acknowledged, or by a negative pulse. In level triggered mode, no	INT	0	. 17	Goes directly to the microprocessor interrrupt input. This output will have high V_{OH} to match the 8080 3.3V V_{IH} . INT is active HIGH.
			edge is required. These lines are active HIGH.	C0-C2	I/O	12	Three cascade lines, outputs in
RD	I	3	Read (generally from 8228 in MCS-80 system or from 8086 in MCS-86 system).			13 15	master mode and inputs in slave mode. The master issues the binary code of the acknowledged interrupt level on these lines.
WR	I	2	Write (generally from 8228 in MCS-80 sytem or from 8086 in MCS-86 system).				Each slave compares this code with its own.
INTA	. 1	26	Interrupt Acknowledge (generally from 8228 in MCS-80 system, 8086 in MCS-86 system). The 8228 generates three distinct INTA pulses when a CALL is inserted, the 8086 produces two distinct INTA pulses during an interrupt cycle.	SP/EN	1/0	16	$\overline{SP}/\overline{EN}$ is a dual function pin. In the buffered mode $\overline{SP}/\overline{EN}$ is used to enable bus transceivers (\overline{EN}). In the non-buffered mode $\overline{SP}/\overline{EN}$ determines if this 8259A is a mas- ter or a slave. If $\overline{SP} = 1$ the 8259A is master; $\overline{SP} = 0$ indicates a slave.

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias – 40 °C to 85 °C
Storage Temperature 65°C to + 150°C
Voltage On Any Pin
With Respect to Ground 0.5V to + 7V
Power Dissipation 1 Watt

D.C. CHARACTERISTICS

 $T_A = 0$ °C to 70 °C, $V_{CC} = 5V \pm 10\%$ (8259-A), $V_{CC} = 5V \pm 10\%$ (8259A)

Symbol	Parameter	Min.	Max.	Units	Test Conditions
VIL	Input Low Voltage	5	V		
VIH	Input High Voltage	2.0	V _{CC} +.5V	V	
V _{OL}	Output Low Voltage		.45	V	I _{OL} = 2.2 mA
V _{OH}	Output High Voltage	2.4		V	I _{OH} = - 400 μA
V _{OH(INT)}	Interrupt Output High Voltage	3.5 2.4		C V	$I_{OH} = -100 \ \mu A$ $I_{OH} = -400 \ \mu A$
ILI	Input Load Current		10	μA	$V_{IN} = V_{CC}$ to 0V
ILOL	Output Leakage Current		-10	μA	V _{OUT} = 0.45V
I _{CC}	V _{CC} Supply Current		85	mA	
I _{LIR}	IR Input Load Current		-300	μA	V _{IN} = 0
		1	10	μΑ	$V_{IN} = V_{CC}$

*COMMENT

implied.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not

8259A

8259A A.C. CHARACTERISTICS

8259A A.	C. CHARACTERISTICS					d	Notice: This is not a final space
$T_A = 0 \circ C$ to	$70^{\circ}C V_{CC} = 5V \pm 5\%$ (8259A-8) V_{CC}	= 5V ± 1	0% (825	9A)			metric his is no.
TIMING RE	QUIREMENTS	825	9A-8	82	59A		Potice: This is neg a linal some
Symbol	Parameter	Min.	Max.	Min.	Max.	Units	Test Conditions
TAHRL	A0/CS Setup to RD/INTA↓	50		0	[.	ns	Change
TRHAX	A0/CS Hold after RD/INTAt	5		0		ns	,
TRLRH	RD Pulse Width	420		235		ns	
TAHWL	A0/CS Setup toWR↓	50		0		ns	
TWHAX	A0/CS Hold after WRt	20		0		ns	
TWLWH	WR Pulse Width	400		290		ns	
TDVWH	Data Setup to WRt	300		240		ns	
TWHDX	Data Hold after WRt	40	· .	0		ns	· ·
TJLJH	Interrupt Request Width (Low)	100		100		ns	See Note 1
TCVIAL	Cascade Setup to Second or Third INTA (Slave Only)	55		55		ns	
TRHRL	End of RD to Next Command	300		160		ns	
TWHRL	End of WR to Next Command	370		190		ns	

Note: 1. This is the low time required to clear the input latch in the edge triggered mode.


IMING RE	IMING RESPONSES		8259A-8		8259A		••		
Symbol	Parameter	Min.	Max.	Min.	Max.	Units	Test Conditions		
TRLDV	Data Valid from RD/INTA+		300		200	ns	C of Data Bus		
TRHDZ	Data Float after RD/INTAt	10	200		100	ns	Max. test C = 100 pF		
TJHIH	Interrupt Output Delay		400		350	ns	Min. test C = 15 pF		
TIALCV	Concorde Valid from Eirot INITA		565	na na Taona	565	ns	C _{INT} = 100 pF C _{ENABLE} = 15pF		
TRLEL	Enable Active from RD+ or INTA+		160		125	ns			
TRHEH	Enable Inactive from RDt or INTAt		325		150	ns			
TAHDV	Data Valid from Stable Address		350		200	ns			
TCVDV	Cascade Valid to Valid Data		300		300	ns			


CAPACITANCE

 $T_A = 25 °C; V_{CC} = GND = 0V$

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
CIN	Input Capacitance			10	pF	fc = 1 MHz
C _{I/O}	I/O Capacitance			20	pF	Unmeasured pins returned to V _{SS}

Input and Output Waveforms for A.C. Tests








RELIMINAR Notice: This is not a final specification of the specification some of 8271 **PROGRAMMABLE FLOPPY DISK CONTRO**

- IBM 3740 Soft Sectored Format Compatible
- Programmable Record Lengths
- Multi-Sector Capability
- Maintain Dual Drives with Minimum Söftware **Overhead Expandable to 4 Drives**
- Automatic Read/Write Head Positioning and Verification

- Internal CRC Generation and Checking
- Programmable Step Rate, Settle Time, Head Load Time, Head Unload Index Count
- Fully MCS-80 and MCS-85 Compatible
- Single + 5V Supply
- 40-Pin Package

The Intel® 8271 Programmable Floppy Disk Controller (FDC) is an LSI component designed to interface one to 4 floppy disk drives to an 8-bit microcomputer system. Its powerful control functions minimize both hardware and software overhead normally associated with floppy disk controllers.



INTEL CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OF ANY CIRCUITRY OTHER THAN CIRCUITRY EMBODIED IN AN INTEL PRODUCT. NO OTHER CIRCUIT PATENT LICENSES ARE IMPLIED. © INTEL CORPORATION, 1979 00223A

1-108

8271 BASIC FUNCTIONAL DESCRIPTION

General

The 8271 Floppy Disk Controller (FDC) interfaces either two single or one dual floppy drive to an eight bit microprocessor and is fully compatible with Intel's new high performance MCS-85 microcomputer system. With minimum external circuitry, this innovative controller supports most standard, commonly-available flexible disk drives including the mini-floppy.

The 8271 FDC supports a comprehensive soft sectored format which is IBM 3740 compatible and includes provision for the designating and handling of bad tracks. It is a high level controller that relieves the CPU (and user) of many of the control tasks associated with implementing a floppy disk interface. The FDC supports a variety of high level instructions which allow the user to store and retrieve data on a floppy disk without dealing with the low level details of disk operation.

In addition to the standard read/write commands, a scan command is supported. The scan command allows the user program to specify a data pattern and instructs the FDC to search for that pattern on a track. Any application that is required to search the disk for information (such as point of sale price lookup, disk directory search, etc.), may use the scan command to reduce the CPU overhead. Once the scan operation is initiated, no CPU intervention is required.

Hardware Description

The 8271 is packaged in a 40 pin DIP. The following is a functional description of each pin.

Pin Name	Pin No.	I/O	Description
V _{cc}	(40)	• • • •	+5V supply
GND	(20)		Ground
Clock	(3)	I.	A square wave clock
Reset	(4)	I	A high signal on the reset input forces the 8271 to an idle state. The 8271 remains idle until a com- mand is issued by the CPU. The output signals of the drive inter- face are forced inactive (LOW). Reset must be active for 10 or more clock cycles.
CS	(24)	Ì	The I/O Read and I/O Write inputs are enabled by the chip select signal.
DB ₇ -DB ₀	(19-12)	ļ/O	The Data Bus lines are bidirection- al, three-state lines (8080 data bus compatible).
WR	(10)	1 *.	The Write signal is used to signal the control logic that a transfer of data from the data bus to the 8271 is required.
RD	(9)	- •.	The Read signal is used to signal the control logic that a transfer of data from the 8271 to the data bus is required.
INT	(11)	0	The interrupt signal indicates that the 8271 requires service.

1			
Pin Name	Pin No.	I/O	Description ⁸ tric is is a
A ₁ -A ₀	(22-21)) 1	These two lines are CPU Inter-
DRQ	(8)	0	The DMA request signal is used to the source of the second
DACK	(7)	1	The DMA acknowledge signal notifies the 8271 that a DMA cycle has been granted. For non-DMA transfers, this signal should be driven in the manner of a "Chip Select".
Select 1– Select 0	(6) (2)	0	These lines are used to specify the selected drive. These lines are set by the command byte.
Fault Rese OPO	t/ (1)	0	The optional fault reset output line is used to reset an error condition which is latched by the drive. If this line is not used for a fault reset it can be used as an optional output line. This line is set with the write special register com- mand.
Write Enab	e (35)	0	This signal enables the drive write logic.
Seek/Step	(36)	0	This multi-function line is used dur- ing drive seeks.
Direction	(37)	0	The direction line specifies the seek direction. A high level on this pin steps the R/W head toward the spindle (step-in), a low level steps the head away from the spindle (step-out).
Load Head	(38)	0	The load head line causes the drive to load the Read/Write head against the diskette.
Low Curren	t (39)	0	This line notifies the drive that track 43 or greater is selected.
Ready 1, Ready 0	(5) (32)	1	These two lines indicate that the specified drive is ready.
Fault	(28)	I	This line is used by the drive to specify a file unsafe condition.
Count/OPI	(30)	1	If the optional seek/direction/ count seek mode is selected, the count pin receives pulses to step the R/W head to the desired track. Otherwise, this line can be used as an optional input.
Write Protect	ot (33)	I .	This signal specifies that the diskette inserted is write pro- tected.
TRK0	(31)	I	This signal indicates when the R/W head is positioned over track zero.
Index	(34)	" 	The index signal gives an indication of the relative position of the diskette.
PLO/SS	(25)	1	This pin is used to specify the type of data separator used. Phase- Locked Oscillator/Single Shot.
Write Data	(29)	0	Composite write data.

in.

	Pin No.	I/O	Description
Unseparated Data	(27)	J.	This input is the unseparated data and clocks.
Data Windov	v (26)	l a	This is a data window established by a single-shot or phase-locked oscillator data separator.
INSYNC	(23)	0	This line is high when 8271 has attained input data synchroni- zation, by detecting 2 bytes of zeros followed by an expected Address Mark. It will stay high until the end of the ID or data field.


CPU Interface Description

This interface minimizes CPU involvement by supporting a set of high level commands and both DMA and non-DMA type data transfers and by providing hierarchical status information regarding the result of command execution.

The CPU utilizes the control interface (see the Block diagram) to specify the FDC commands and to determine the result of an executed command. This interface is supported by five Registers which are addressed by the CPU via the A1, A0, RD and WR signals. If an 8080 based system is used, the RD and WR signals can be driven by the 8228's I/OR and I/OW signals. The registers are defined as follows:


Command Register

The CPU loads an appropriate command into the Command Register which has the following format:




Parameter Register

Accepts parameters of commands that require further description; up to five parameters may be required, example:



Result Register The Result Register is used command execution (such as a good/bag command the CPU. The standard Result byte format is the cruct to change.







Figure 1. 8271 Block Diagram Showing CPU Interface Functions

Status Register

Reflects the state of the FDC.



Reset Register

Allows the 8271 to be reset by the program. Reset must be active for 11 or more chip clocks.

INT (Interrupt Line)

Another element of the control interface is the Interrupt line (INT). This line is used to signal the CPU that an FDC operation has been completed. It remains active until the result register is read.

DMA Operation

The 8271 can transfer data in either DMA or non DMA mode. The data transfer rate of a floppy disk drive is high enough (one byte every 32 usec) to justify DMA transfer. In DMA mode the elements of the DMA interface are:

DRQ: DMA Request:

The DMA request signal is used to request a transfer of data between the 8271 and memory.

DACK: DMA Acknowledge:

The DMA acknowledge signal notifies the 8271 that a DMA cycle has been granted.

RD. WR: Read, Write

The read and write signals are used to specify the direction of the data transfer.

DMA transfers require the use of a DMA controller such as the Intel[®]8257. The function of the DMA controller is to provide sequential addresses and timing for the transfer at a starting address determined by the CPU. Counting of data block lengths is performed by the FDC.

To request a DMA transfer, the FDC raises DRQ. DACK and RD enable DMA data onto the bus (independently of CHIP SELECT). DACK and WR transfer DMA data to the FDC. If a data transfer request (read or write) is not serviced within 31 µsec, the command is cancelled, a late DMA status is set, and an interrupt is generated. In DMA mode, an interrupt is generated at the completion of the data block transfer.

When configured to transfer data in non-DMA mode, the CPU must pass data to the FDC in response to the non-DMA data requests indicated by the status word. The data is passed to and from the chip by asserting the DACK and the RD or WR signals. Chip select should be inactive (HIGH).




Figure 2. 8271 Block Diagram Showing Disk Interface Functions



Disk Drive Interface command structure described in the Command Description section. The 8271 maintains the location of bad tracks with minor software support, this interface can support, support, this interface can support, 0. select 1) with the addition of minimal support hardware.

The FDC Disk Drive Interface has the following major functions.

READ FUNCTIONS

Utilize the user supplied data window to obtain the clock and data patterns from the unseparated read data.

Establish byte synchronization.

Compute and verify the ID and data field CRCs.


WRITE FUNCTIONS

Encode composite write data.

Compute the ID and data field CRCs and append them to their respective fields.

CONTROL FUNCTIONS

Generate the programmed step rate, head load time, head settling time, head unload delay, and monitor drive functions.



INPUTS TO CHIP MAY REQUIRE RECEIVERS (AT LEAST PULL UP/DOWN PAIRS). NOTE:

Figure 3. 8271 Disk Drive Interface

8271



The 8271 needs only a data window to separate the data from the composite read data as well as to detect missing clocks in the Address Marks.

The window generation logic may be implemented using either a single-shot separator or a phase-locked oscillator.


Single-Shot Separator

The single-shot separator approach is the lowest cost solution.


The FDC samples the value of Data Window on the leading edge of Unseparated Data and determines whether the delay from the previous pulse was a half or full bit-cell (high input = full bit-cell, low input = half bit-cell). PLO/SS should be tied to Ground.



Insync Pin Designer The 8271 is synchronized with the serial data stream during read operations. This pin can be used with a phase-locked DL. Ciffeding, Some Streenworken BCY to Change oscillator for soft and hard locking.











Figure 6. Single-Shot Data Window Timing









Figure 8. PLO Data Window Timing

Disk Drive Control Interface

The disk drive control interface performs the high level and programmable flexible disk drive operations. It custom tailors many varied drive performance parameters such as the step rate, settling time, head load time, and head unload index count. The following is the description of the control interface.

Write Enable


The Write Enable controls the read and write functions of a flexible disk drive. When Write Enable is a logical one, it enables the drive write electronics to pass current through the Read/Write head. When Write Enable is a logical zero, the drive Write circuitry is disabled and the Read/Write head detects the magnetic flux transitions recorded on a diskette. The write current turn-on is as follows.




Seek Control

Seek Control is accomplished by Seek/Step, Direction, and Count pins and can be implemented two ways to provide maximum flexibility in the subsystem design. One instance is when the programmed step rate is not equal to zero. In this case, the 8271 uses the Seek/Step and Direction pins (the Seek/Step pin becomes a Step pin). Programmable Step timing parameters are shown.

Another instance is when the programmable step rate is equal to zero, in which case the 8271 holds the seek line high until the appropriate number of user-supplied step pulses have been counted on the count input pin. The Direction pin is a control level indicating the direction in which the R/W head is stepped? A logic high level on this line moves the head toward the spindle (step-in). A logic low level moves the head away from the spindle (step-out)



MINI-FLOPPY: $2ms \le t_s \le 510ms$








Figure 11. Seek/Step/Count Timing

Head Seek Settling Time

The 8271 allows the head settling time to be programmed from 0 to 255ms, in increments of 1ms.

The head settling time is defined as the interval of time from completion of the last step to the time when reading or writing on the diskette is possible (R/W Enable). The R/W head is assumed loaded.





MINI-FLOPPY: 0 ≤*t_{SW}≤ 510ms



Figure 12. Head Load Settling Timing

Load Head

When active, load head output pin causes the drive's read/write head to be loaded on the diskette. When the head is initially loaded, there is a programmed delay (0 to 60ms in 4ms increments) prior to any read or write operation. Provision is also made to unload the head following an operation within a programmed number of diskette revolutions.





Figure 13. Head Load to Read/Write Timing

The Index input is used to determine "Sector not found" status and to initiate format track/read ID commands and head unload Index and Count operations.





Track 0

This input pin indicates that the diskette is at track 0. During any seek operation, the stepping out of the actuator ceases when the track 0 pin becomes active.

Select 1, 0

Only one drive may be selected at a time. The Input/Output pins that must be externally qualified with Select 0 and Select 1 are:

Unseparated Data Data Window Write Enable Seek/Step Count/Optional Input Load Head Track 0 Low Current Write Protect Write Fault Fault Reset/Optional Output Index

When a new set of select bits is specified by a new command or the FDC finishes the index count before head unload, the following pins will be set to the 0 state:

Write Enable (35) Seek/Step (36) Direction (37) Load Head (38) Low Head Current (39)

The select pins will be set to the state specified by the command or both are set to zero following the index count before head unload.

Low Current

This output pin is active whenever the physical track location of the selected drive is greater than 43. Generally

this signal is used to enable compensation for the lower velocities encountered while recording on the inner tracks.

Write Protect

The 8271 will not write to a disk when this input pin is active and will interrupt the CPU if a Write attempt is made. Operations which check Write Protect are aborted if the Write Protect line is active.

This signal normally originates from a sensor which detects the presence or absence of the Write Protect hole in the diskette jacket.

Write Fault and Write Fault Reset

The Write Fault input is normally latched by the drive and indicates any condition which could endanger data integrity. The 8271 interrupts the CPU anytime Write Fault is detected during an operation and immediately resets the Write Enable, Seek/Step, Direction, and Low Current signals. The write fault condition can be cleared by using the write fault reset pin. If the drive being used does not support write fault, then this pin should be connected to V_{CC} through a pull-up resistor.

Ready 1, 0


These two pins indicate the functional status of the disk drives. Whenever an operation is attempted on a drive which is not ready, an interrupt is generated. The interface continually monitors this input during an operation and if a Not Ready condition occurs, immediately terminates the operation. Note that the 8271 latches the Not Ready condition and it can only be reset by the execution of a Read Drive Status command. For drives that do not support a ready signal, either one can be derived with a one shot and the index pulse, or the ready inputs can be grounded and Ready determined through some software means.

PRINCIPLES OF OPERATION

As an 8080 peripheral device, the 8271 accepts commands from the CPU, executes them and provides a RESULT back to the 8080 CPU at the end of command execution. The communication with the CPU is established by the activation of CS and RD or WR. The A1, A0 inputs select the appropriate registers on the chip:

DACK	ĈS	A ₁	A ₀	RD	WR	Operation
1	0	0	0	0	1	Read Status
1	0	0	0	1	0	Write Command
1	0	0	1	0	1	Read Result
1	0	0	1	1	0	Write Parameter
1 -	0	1	0	1	0	Write Reset Reg.
0	1	X -	X	1	0	Write Data
0	1	X	X	0	1	Read Data
0	0	X	Х	X	X	Not Allowed

The FDC operation is composed of the following sequence of events.



8080 WRITES THE COMMAND AND PARAMETERS INTO THE 8271 COMMAND AND PARAMETER REGISTERS.

THE 8271 SIGNALS THE CPU THAT THE EXECUTION HAS

FINISHED. THE CPU MUST PERFORM A READ OPERATION OF ONE OR MORE OF THE REGISTERS TO DETERMINE THE OUTCOME OF THE OPERATION.





Figure 15. Passing the Command and Parameters to the 8271

The Command Phase As a function of the command issued, from zero to five parameters are written to the parameter register. Refer to diagram showing a flow chart of the command phase. Note that the flow chart shows that a command may not be issued if the FDC status register indicates that the device is busy. Issuing a command while another command is in progress is illegal. The flow chart also shows a parameter buffer full check. The FDC status indicates the state of the parameter buffer. If a parameter is issued while the parameter buffer is full, the previous parameter is over written and lost.





NOTE: STANDARD RESULT RETURNED CAN BE DETERMINED BY MASKING OUT THE DRIVE SELECT BITS OF THE COMMAND BYTE (BITS 7 AND 6) AND CHECKING FOR A VALUE OF LESS THAN 2C16 (IF LESS THAN 2C16, STANDARD RESULT IS RETURNED).

IMMEDIATE RESULT RETURNED CAN IMMEDIATE RESULT RETORNED CAN BE DETERMINED BY ADDITIONALLY MASKING OUT BITS 5 AND 4 OF THE COMMAND BYTE AND CHECKING FOR A VALUE OF C16 OR GREATER (IF C16 OR GREATER, IMMEDIATE RESULT OR GREAT RETURNED).

Figure 16. Checking for Result Type Following 8271 **Command and Parameters**

The Execution Phase

During the execution phase the operation specified during the command phase is performed. During this phase, there is no CPU involvement if the system utilizes DMA for the data transfers. The execution phase of each command is discussed within the detailed command descriptions. The following table summarizes many of the basic execution phase characteristics.

EXECUTION PHASE BASIC CHARACTERISTICS

XECUTION PHASE BA			e	· · · · · · ·		<i>Ŋ</i>	orine Parts A	
he following table sum ith corresponding exec	nmarizes th	e various co	mmands			Parametric Innis are singly port		
COMMANDS	1 Deleted Data	2 Head	3 Ready	4 Write/ Protect	5 Seek	6 Seek Check	7 Result	Completion Interrupt
SCAN DATA	SKIP	LOAD	√	x	YES	YES	YES	YES
SCAN DATA AND DEL DATA	XFER	LOAD	, å .	x	YES	YES	YES	YES
WRITE DATA	x	LOAD	· · · /	√	YES	YES	YES	YES
WRITE DEL DATA	x	LOAD		V · ·	YES	YES	YES	YES
READ DATA	SKIP	LOAD	$\sqrt{1-1}$	x	YES	YES	YES	YES
READ DATA AND DEL DATA	XFER	LOAD	\checkmark	X	YES	YES	YES	YES
READ ID	x	LOAD	\checkmark	x	YES	NO	YES	YES
VERIFY DATA AND DEL DATA	XFER	LOAD	\checkmark	X	YES	YES	YES	YES
FORMAT TRACK	x	LOAD	. 🗸	\checkmark	YES	NO	YES	YES
SEEK	x	LOAD	У	x	YES	NO	YES	YES
READ DRIVE STATUS	. x	-	x	x	NO	NO	NOTE 5	NO
SPECIFY	x	-	x	x	NO	NO	NO	NO
RESET	x	UNLOAD	x	x	NO	NO	NO	NO
R SP REGISTERS	x		x	×	NO	NO	NOTE 6	NO
W SP REGISTERS	x	_	х	x	NO	NO	NO	NO
W SP REGISTERS Note: 1. "x" → DON'T CARE 6. See "READ SPECIA	2. " \checkmark " \rightarrow cheo						• • -	

8271

Table 1. Execution Phase Basic Characteristics

Explanation of the execution phase characteristics table.

1. Deleted Data Processing

If deleted data is encountered during an operation that is marked skip in the table, the deleted data record is not transferred into memory, but the record is counted. For example, if the command and parameters specify a read of five records and one of the records was written with a deleted data mark, four records are transferred to memory. The deleted data flag is set in the result byte. However, if the operation is marked transfer, all data is transferred to memory regardless of the type of data mark.

2. Head

The Head column in the table specifies whether the Read/Write head will be loaded or not. If the table specifies load, the head is loaded after it is positioned over the track. The head loaded by a command remains loaded until the user specified number of index pulses have occurred.

3. Ready

The Ready column indicates if the ready line (Ready 1, Ready 0) associated with the selected drive is checked. A not ready state is latched by the 8271 until the user executes a read status command.

4. Write Protect


The operations that are marked check Write Protect are immediately aborted if Write Protect line is active at the beginning of an operation.


5. Seek

Many of the 8271 commands cause a seek to the desired track. A current track register is maintained for each drive or surface.

6. Seek Check

Operations that perform Seek Check verify that selected data in the ID field is correct before the 8271 accesses the data field.





The Result Phase

During the Result Phase, the FDC notifies the CPU of the outcome of the command execution. This phase may be initiated by:


- 1. The successful completion of an operation.
- 2. An error detected during an operation.

PROGRAMMING

A ₁	A ₀	CS RD	CS WR
0	0	Status Reg	Command Reg
0	1	Result Reg	Parameter Reg
1	0	-	Reset Reg
1	1	-	_

STATUS REGISTER

FDC Status



Bit 7: Command Busy

The command busy bit is set on writing to the command register. Whenever the FDC is busy processing a command, the command busy bit is set to a one. This bit is set to zero after the command is completed.

Bit 6: Command Full

The command full bit is set on writing to the command buffer and cleared when the FDC begins processing the command.

Bit 5: Parameter Full

This bit indicates the state of the parameter buffer. This bit is set when a parameter is written to the FDC and reset after the FDC has accepted the parameter.

Bit 4: Result Full

Notice: ; Bit 4: Result Full only after Command Busy bit is low. This bit is set when the FDC finishes a command and is reset after the result valid only after the FDC has completed a commandar share sha yields no useful information.

Bit 3: Interrupt Request

This bit reflects the state of the FDC INT pin. It is set when FDC requests attention as a result of the completion of an operation or failure to complete an intended operation. This bit is cleared by reading the result register.

Bit 2: Non-DMA Data Request

When the FDC is utilized without a DMA controller, this bit is used to indicate FDC data requests. Note that in the non-DMA mode, an interrupt is generated (interrupt request bit is set) with each data byte written to or read from the diskette.


Bits 1 and 0:

Not used (zero returned).

After reading the Status Register, the CPU then reads the Result Register for more information.

THE RESULT REGISTER

This byte format facilitates the use of an address table to look up error routines and messages. The standard result byte format is:



Bits 7 and 6:

Not used (zero returned).

Bit 5:

Deleted Data Found: This bit is set when deleted data is encountered during a transaction.

Bits 4 and 3: Completion Type

The completion type field provides general information regarding the outcome of an operation.

The completion type field provides general information regarding the outcome of an operation.

Completion Type	Event
00	Good Completion — No Error
01	System Error — recoverable errors;
10	operator intervention probably required for recovery.
11	Command/Drive Error — either a program error or drive hardware failure.

Bits 2 and 1: Completion Code

The completion code field provides more detailed information about the completion type (See Table).

Completion Type	Completion Code	Event	4
00	00	Good Completion/ Scan Not Met	
00	01	Scan Met Equal	
00	10	Scan Met Not Equal	
00	. 11		
01	00	Clock Error	
01	01	Late DMA	
01	10	ID CRC Error	
01	11	Data CRC Error	
10	00	Drive Not Ready	
10	01	Write Protect	
10	10	Track 0 Not Found	
10	11	Write Fault	
11	. 00	Sector Not Found	
11 .	.01		
11	10	· · · · ·	
11	11		

It is important to note the hierarchical structure of the result byte. In very simple systems where only a GO-NO GO result is required, the user may simply branch on a zero result (a zero result is a good completion). The next level of complexity is at the completion type interface. The completion type supplies enough information so that the software may distinguish between fatal and non-fatals errors. If a completion type 01 occurs, ten retries should be performed before the error is considered unrecoverable.

The Completion Type/Completion Code interface supplies the greatest detail about each type of completion. This interface is used when detailed information about the transaction completion is required.

Bit 0:

Not used (zero returned).

Definition	Interpretation
Successful Completion/ Scan Not Met	The diskette operation specified was completed without error. If scan operation was specified, the pattern scanned was not found on the track addressed.
Scan Met Equal	The data pattern specified with the scan command was found on the track addressed with the specified comparison, and the equality was met.
Scan Met Not Equal	The data pattern specified with the scan command was found with the specified comparison on the track addressed, but the equality was not met.
Clock Error	During a diskette read operation, a clock bit was missing (dropped). Note that this function is disabled when reading any of the ID address marks (which contain missing clock pulses). If this error occurs, the operation is terminated immedi- ately and an interrupt is generated.
Late DMA	During either a diskette read or write operation, the data channel did not respond within the allotted time interval to prevent data from being overwritten or lost. This error immediately terminates the operation and generates an interrupt.
ID Field CRC Error	The CRC word (two bytes) derived from the data read in an ID field did not match the CRC word written in the ID field when the track was formatted. If this error occurs, the associated diskette operation is prevented and no data is transferred.
Data Field CRC Error	During a diskette read operation, the CRC word derived from the data field read did not match the data field CRC word previously written. If this error occurs, the data read from the sector should be considered invalid.
Drive Not Ready	 The drive addressed was not ready. This indication is caused by any of the following conditions: 1. Drive not powered up 2. Diskette not loaded 3. Non-existent drive addressed 4. Drive went not ready during an operation Note that this completion code is cleared only through an FDC read drive status command.
Write Protect	A diskette write operation was specified on a write protected diskette. The intended write operation is prevented and no data is written on the diskette.
Track 00 Not Found	During a seek to track 00 operation, the drive failed to provide a track 00 indication after being stepped 255 times.
Write Fault	This error is dependent on the drive supported and indicates that the fault input to the FDC has been activated by the drive.
Sector Not Found	Either the sector addressed could not be found within one complete revolution of the diskette (two index marks encountered) or the track address specified did not match the track address contained in the ID field. Note that when the track address specified and the track address read do not match, the FDC automatically increments its track address register (stepping the drive to the next track) and again compares the track addresses. If the track addresses still do not match, the

Table 2. Completion Code Interpretation

made before the sector not found completion code is set.

track address register is incremented a second time and another comparison is

INITIALIZATION

Reset Command

	Α1	A ₀	D7	D ₆	D ₅	D4	D ₃	D ₂	D1	Do
PAR:	1	0	0	0	0	0	0	0	0	1
PAR:	1	0	0	0	0	0	0	0	0	0

Function: The Reset command emulates the action of the reset pin. It is issued by outputting a one followed by a zero to the Reset register.

- 1. The drive control signals are forced low.
- 2. An in-progress command is aborted.
- 3. The FDC status register flags are cleared.
- 4. The FDC enters an idle state until the next command is issued.

Reset must be active for 10 or more clock cycles.

SPECIFY COMMAND

Many of the interface characteristics of the FDC are specified by the systems software. Prior to initiating any drive operation command, the software must execute the three specify commands. There are two types of specify commands selectable by the first parameter issued.

Specify Type
Initialization
Load bad Tracks Surface '0'
Load bad Tracks Surface '1'

The Specify command is used prior to performing any diskette operation (including formatting of a diskette) to define the drive's inherent operating characteristics and also is used following a formatting operation or installation of another diskette to define the locations of bad tracks. Since the Specify command only loads internal registers within the 8271 and does not involve an actual diskette operation, command processing is limited to only Command Phase. Note that once the operating characteristics and bad tracks have been specified for a given drive and diskette, redefining these values need only be done if a diskette with unique bad tracks is to be used or if the system is powered down.

Initialization:

	Α1	A ₀	D ₇	D ₆	D ₅	D4	D3	D2	D1	D ₀
CMD:	0.	0	0	0	1	1	0	1	0	1
PAR:	0	1	0	0	0	0	1	1	0	1
PAR:	0	1 .	STEP RATE*							
PAR:	0	1	HEAD	HEAD SETTLING TIME*						
PAR:	0	1		INDEX CNT BEFORE HEAD LOAD TIME* HEAD UNLOAD*						

*Note: Mini-floppy parameters are doubled.

Parameter 0 — 0D_H = Select Specify Initialization.

 $\begin{array}{l} \mbox{Parameter 1} & - \mbox{D}_7 \mbox{-} D_0 = \mbox{Step Rate (0-255ms in 1ms steps).} \\ \mbox{Parameter 2} & - \mbox{D}_7 \mbox{-} D_0 = \mbox{Head Settling Time (0-255ms in 1 ms steps).} \\ \mbox{ms steps).} & \box{\{0 - 510ms in 2ms steps\} () = \mbox{standard},} \end{array}$

{} = mini

- Parameter 3 D_7-D_4 = Index Count Specifies the number of Revolutions (0-14) which are to occur before the FDC automatically unloads the R/W head. If 15 is specified, the head remains loaded.
 - D_3-D_0 = Head Load Time (0-60ms in steps of 4ms). {0 - 120ms in 8ms steps} () = standard, {} = mini

Load	8	ad	Т	ra	ck	8

Louu	Juu				64 Q 4	Omer.	This	× 11 m
	Α,	A ₀	D ₇	D ₆	D ₅	D4	C /D35	Dr. D2 D1 D1 D0
CMD:	0	0	0	0	1	1	0'	313 13 0 0
PAR:	0	1	0	0	0	1	1/0	0 00000000
PAR:	0	1	BAD	TRACK	NO. 1			Chan 7. So
PAR:	0	1	BAD	TRACK	NO. 2			Some Some
PAR:	0	1	CURR	ENT TR	АСК			

Parameter 0: $10_H = Load Surface zero bad tracks$ $18_H = Load Surface one bad track$

Parameter 1:

Bad track address number 1 (Physical Address).

It is recommended to program both bad tracks and current track to FF_H during initialization.

SEEK COMMAND

The seek command moves the head to the specified track without loading the head or verifying the track.

The seek operation uses the specified bad tracks to compute the physical track address. This feature insures that the seek operation positions the head over the correct track.

When a seek to track zero is specified, the FDC steps the head until the track 00 signal is detected.

If the track 00 signal is not detected within $(FF)_H$ steps, a track 0 not found error status is returned.


A seek to track zero is used to position the read/write head when the current head position is unknown (such as after a power up).

	Α1	A ₀	D7	D ₆	D ₅	D4	D_3	D ₂	D1	D ₀
CMD:	0	0	SEL 1	SEL 0	1	0	1	0	0	1
PAR:	0	1	TRAC	K ADD	RESS 0	255				

Seek operations are not verified. A subsequent read or write operation must be performed to determine if the correct track is located.

READ DRIVE STATUS COMMAND

This command is used to interrogate the drive status. Upon completion the result register will hold the final drive status.



*Note the two ready bits are zero latching. Therefore, to clear the drive not ready condition, assuming the drive is ready, and to detect it via software. one must issue this command twice.




Figure 18. Initialization of the 8271 by the User

Read/Write Special Registers

This command is used to access special registers within the 8271.

	A ₁	A ₀	D7 .	D ₆	D ₅	D4	D ₃	D ₂	D1	D ₀
CMD:	0	0	SEL 1	SEL 0	сом	MAND	OPCOD	E		
PAR:	0	1	REGI	ISTER ADDRESS						

Command code:

3D_H Read Special Register


3A_H Write Special Register

For both commands, the first parameter is the register address; for Write commands a second parameter specifies data to be written. Only the Read Special Register command supplies a result.

Description	Register Address in Hex	Comment
Scan Sector Number	06	See Scan Description
Scan MSB of Count	. 14	See Scan Description
Scan LSB of Count	13	See Scan Description
Surface 0 Current Track	12	
Surface 1 Current Track	1A	
Mode Register	17	See Mode Register Description
Drive Control Output Port	23	See Drive Output Port Description
Drive Control Input Port	22	See Drive Input Port Description
Surface 0 Bad Track 1	10	
Surface 0 Bad Track 2	11	1997 (1997) 1997 - 1997 (1997)
Surface 1 Bad Track 1	18 th	
Surface 1 Bad Track 2	19	

Table 3. Special Registers

Mode Register Write Parameter Format



Bits 6 & 7

Must be one.

Bits 5-2

(Not used). Must be set to zero.

*Bit 1

Double/Single Actuator: Selects single or double actuator mode. If the single actuator mode is selected, the FDC assumes that the physical track location of both disks is always the same. This mode facilitates control of a drive which has a single actuator mechanism to move two heads.

*Bit 0

Data Transfer Mode: This bit selects the data transfer mode. If this bit is a zero, the FDC operates in the DMA mode (DMA Request/ACK). If this bit is a one, the FDC operates in non-DMA mode. When the FDC is operating in DMA mode, interrupts are generated at the completion of commands. If the non-DMA mode is selected, the FDC generates an interrupt for every data byte transferred.

*Bits 0 and 1 are initialized to zero.


Non-DMA Transfers in DMA Mode

If the user desires, he may retain the use of interrupts generated upon command completions. This mode is accomplished by selecting the DMA capability, but using the DMA REQ/ACK pins as effective INT and CS signals, respectively.

Drive Control Input Port

Reading this port will give the CPU exactly the data that the FDC sees at the corresponding pins. Reading this port will update the drive not ready status, but will not clear the status. (See Read Drive Status Command for Bit locations.)

Drive Control Output Port Format



Each of these signals correspond to the chip pin of the same name. On standard-sized drives with write fault detection logic, bit 5 is set to generate the write fault reset signal. This signal is used to clear a write fault indication within the drive. On mini-sized drives, this bit can be used to turn on or off the drive motor prior to initiating a drive operation. A time delay after turn on may be necessary for the drive to come up to speed. The register must be read prior to writing the register in order to save the states of the remaining bits. When the register is subsequently written to modify bit 5, the remaining bits must be restored to their previous states.

IBM DISKETTE GENERAL FORMAT INFORMATION

The IBM Flexible Diskette used for data storage and retrieval is organized into concentric circular paths or TRACKS. There are 77 tracks on either one or both sides (surfaces) of the diskette. On double-sided diskettes, the corresponding top and bottom tracks are referred to as a CYLINDER. Each track is further divided into fixed length sections or SECTORS. The number of sectors per track -26, 15 or 8 - is determined when a track is formatted and is dependent on the sector length - 128, 256 or 512 bytes respectively - specified.

All tracks on the diskette are referenced to a physical index mark (a small hole in the diskette). Each time the hole passes a photodetector cell (one revolution of the diskette), an Index pulse is generated to indicate the logical beginning of a track. This index pulse is used to initiate a track formatting operation.



Track Format track divided into fixed length sectors. A sector can hold a whole record or a part of a record. If the record is shorter than the sector length, the unused bytes are filled with than the sector length, the unused by to a contract of the sector length, δ_{m_e} binary zeros. If a record is longer than the sector length, δ_{m_e} the record is written over as many sectors as its length requires. The sector size that provides the most efficient use of diskette space can be chosen depending upon the record length required.

Tracks are numbered from 00 (outer-most) to 76 (innermost) and are used as follows:

TRACK 00 reserved as System Label Track

TRACKS 01 through 74 used for data

TRACKS 75 and 76 used as alternates.

Each sector consists of an ID field (which holds a unique address for the sector) and a data field.

The ID field is seven bytes long and is written for each sector when the track is formatted. Each ID field consists of an ID field Address Mark, a Cylinder Number byte which identifies the track number, a Head Number byte which specifies the head used (top or bottom) to access the sector, a Record Number byte identifying the sector number (1 through 26 for 128 byte sectors), an N-byte specifying the byte length of the sector and two CRC (Cyclic Redundancy Check) bytes.

The Gaps separating the index mark and the ID and data fields are written on a track when it is formatted. These gaps provide both an interval for switching the drive electronics from reading or writing and compensation for rotational speed and other diskette-to-diskette and drive-todrive manufacturing tolerances to ensure that data written on a diskette by one system can be read by another (diskette interchangeability).

IBM Format Implementation Summary

Track Format

The disk has 77 tracks, numbered physically from 00 to 76, with track 00 being the outermost track. There are logically 75 data tracks and two alternate tracks. Any two tracks may be initialized as bad tracks. The data tracks are numbered logically in sequence from 00 to 74, skipping over bad tracks (alternate tracks replace bad tracks). Note: In IBM format track 00 cannot be a bad track.

Sector Format

Each track is divided into 26, 15, or 8 sectors of 128, 256, or 512 bytes length respectively. The first sector is numbered 01, and is physically the first sector after the physical index mark. The logical sequence of the remaining sectors may be nonsequential physically. The location of these is determined at initialization by CPU software.

Each sector consists of an ID field and a data field. All fields are separated by gaps. The beginning of each field is indicated by 6 bytes of (00)_H followed by a one byte address mark.

Address Marks

Address Marks are unique bit patterns one byte in length which are used to identify the beginning of ID and Data fields. Address Mark bytes are unique from all other data




Figure 19. Track Format

bytes in that certain bit cells do not contain a clock bit (all other data bytes have clock bits in every bit cell.) There are four different types of Address Marks used. Each of these is used to identify different types of fields.

Index Address Mark

The Index Address Mark is located at the beginning of each track and is a fixed number of bytes in front of the first record.

ID Address Mark

The ID Address Mark byte is located at the beginning of each ID field on the diskette.

Data Address Mark

The Data Address Mark byte is located at the beginning of each non-deleted Data Field on the diskette.

Deleted Data Address Mark

The Deleted Data Address Mark byte is located at the beginning of each deleted Data Field on the diskette.

Address Mark Summary	Clock Pattern	Data Pattern
Index Address Mark	D7	FC
ID Address Mark	C7	FE
Data Address Mark	C7	FB
Deleted Data Address Mark	C7	F8
Bad Track ID Address Mark	C7	FE

ID Field

MARK	с	Н	R	N	CRC	CRC

- C = Cylinder (Track) Address, 00-74
- H = Head Address

R = Record (Sector) Address, 01-26

N = Record (Sector) Length, 00-02

Note: Sector Length = 128 x 2^N bytes

CRC = 16 Bit CRC Character (See Below)

Data Field

MARK	DATA	CRC	CRC

Data is 128, 256, or 512 bytes long.

Note: All marks, data, ID characters and CRC characters are recorded and read most significant bit first.

CRC Character

The 16-bit CRC character is generated using the generator polynominal $X^{16} + X^{12} + X^5 + 1$, normally initialized to (FF)_H. It is generated from all characters (except the CRC in the ID or data field), including the data (not the clocks) in the address mark. It is recorded and read most significant bit first.

Data Format

Data is written (general case) in the following manner:




Figure 20. Data Format

References

"The IBM Diskette for Standard Data Interchange," IBM Document GA21-9182-0. "System 32," Chapter 8, IBM Document GA21-9176-0.

Bad Track Format

The Bad Track Format is the same as the good track format except that the bad track ID field is initialized as follows:

 $C = H = R = N = (FF)_H$

When formatting, bad track registers should be set to FF_H for the drive during the formatting, thus specifying no bad tracks. Thus, all tracks are left available for formatting.

The track following the bad track(s) should be one higher in number than track before the bad track(s).

Upon completion of the format the bad tracks should be set up using the write special register command. The 8271 will then generate an extra step pulse to cross the bad track, locating a new track that now happens to be an extra track out.

Format Track

Format Command

_	Α1	A ₀	D7	D6	D ₅	D4	D ₃	D ₂	D1	D ₀
CMD:	0	0	SEL 1	SEL O	1	0	0	0	1	1
PAR:	0	1	TRA	TRACK ADDRESS						
PAR:	0	1	GAP	GAP 3 SIZE MINUS 6						
PAR:	0	1	RECO	RDLEN	IGTH	NO	OF SE	CTORS/	TRACK	
PAR:	0	1	GAP	5 SIZE I	MINUS	6				
PAR:	0	1	GAP	1 SIZE I	NINUS	6				

The format command can be used to initialize a disk track compatible with the IBM 3740 format. A Shugart "IBM Type" mini-floppy format may also be generated.

The Format command can be used to initialize a diskette, one track at a time. When format command is used, the program must supply ID fields for each sector on the track. During command execution, the supplied ID fields (track head sector addresses and the sector length) are written sequentially on the diskette. The ID address marks originate from the 8271 and are written automatically as the first byte of each ID field. The CRC character is written in the last two bytes of the ID field and is derived from the data written in the first five bytes. During the formatting operation, the data field of each sector is filled with data pattern (E5)_H. The CRC, derived from the data pattern is also appended to the last byte.

- The parameter 2 (D₇ D₅) of the Format command specify record length, the bits are coded, the same way as in the Read Data commands.
 The programmable gap sizes (gap 3, gap 5; and gap 1) must
- 2. The programmable gap sizes (gap 3, gap 5; and gap 1) must be programmed such that the 6 bytes of zero (sync); are subtracted from the intended gap size i.e., if gap 1 is in ended to be 16 bytes long, programmed length must be 16 6 + 3/9, Some bytes (of FF_H's).

Mini-Floppy Disk Format

The mini-floppy disk format differs from the standard disk format in the following ways:

1. Gap 5 and the Index Address mark have been eliminated.

2. There are fewer sectors/tracks.

GAPS

The following is the gap size and description summary:


- Gap 1 Programmable
- Gap 2 17 Bytes
- Gap 3 Programmable
- Gap 4 Variable
- Gap 5 Programmable

The last six bytes of gaps 1,2,3 and 5 are $(00)_H$, all other bytes in the gaps are (FF)_H. The Gap 1,3 and 5 count specified by the user are the number of bytes of (FF)_H. Gap 4 is written until the leading edge of the index pulse. If a Gap 5 size of zero is specified, the Index Mark is not written.


This gap separates the index ad-Gan 1 N bytes FF's dress mark of the index pulse from 6 bytes 0's for sync the first ID mark. It is used to protect the first ID field from a write on the last physical sector of the current track. Gap 2: This gap separates the ID field from 11 bytes FF's the data mark and field such that 6 bytes 0's for sync during a write only the data field will be changed even if the write gate turns on early, due to drive speed changes. Gap 3: This gap separates a data area from N bytes FF's the next ID field. It is used so that 6 bytes 0's for sync during drive speed changes the next ID mark will not be overwritten, thus causing loss of data. This gap fills out the rest of the disk Gap 4: FF's only and is used for slack during formatting. During drive speed variations this gap will shrink or grow if the disk is re-formatted. Gap 5: This gap separates the last sector N bytes FF's from the Index Address mark and 6 bytes 0's for sync is used to assure that the index address mark is not destroyed by writing on the last physical data sector on the track.

The number of FF bytes is programmable for gaps 1, 3 and 5.

							<u>h</u>	
ter and an Antonio de la composición de						Notice: 7		
INDEX						· 6.	limits a fi	A AND A
		•		25			10 SUB	al specific
DATA FIELD	GAP 4 GAP	GAP 1 FIELD	GAP 2	DATA FIELD	GAP 3	ID FIELD	GAP 2	to change, Some
			ADDRESS MA	BK	,			
GAPS GAP 1: POST IN		in o c A						
GAPT. POST IN				H				
			SYNC					
		e de la companya de la						to staff and N
								· · ·
GAP 2: POST ID	FIELD GAP							
	-	L		• ·				
		· · · · · · · · · · · · · · · · · · ·	SYNC	j				
		····		J				
			T					
				DATA F		ON FOR UPD	ATE OF NEXT	
					TO WITHIN ±	≈ 1 BIT BY (ON SHOULD B COUNTING TH TE BEFORE TH	EBYTES
GAP 3: POST DA	TA FIELD GAP							
		L		1.				
			SYNC	1				
			SYNC]				
]				
		/RITE GATE TURN OFF FROM IOTE: IBM FORMAT REQUIRE:	UPDATE OF PI			ATA FIELD F	OSTAMBLE	
			UPDATE OF PI			ATA FIELD F	POSTAMBLE.	
	N N		UPDATE OF PI			ATA FIELD F	OSTAMBLE.	
	N N		UPDATE OF PI			ATA FIELD F	OSTAMBLE.	
GAP 4: FINAL C	2-BITS		UPDATE OF PI			ATA FIELD F	OSTAMBLE.	
GAP 4: FINAL G	2-BITS		UPDATE OF PI			ATA FIELD F	OSTAMBLE.	
GAP 4: FINAL C	2-BITS		UPDATE OF PI			ATA FIELD F	OSTAMBLE.	
GAP 4: FINAL C	2-BITS		UPDATE OF PI			ATA FIELD F	OSTAMBLE.	
GAP 4: FINAL C	2-BITS		UPDATE OF PI			ATA FIELD P	OSTAMBLE.	
	3AP		UPDATE OF PI			ATA FIELD F	OSTAMBLE.	
GAP 4: FINAL C GAP 5: INITIAL	3AP		UPDATE OF PI			ATA FIELD F	OSTAMBLE.	
	3AP		UPDATE OF PI			ATA FIELD F	OSTAMBLE.	
	3AP		UPDATE OF PI			ATA FIELD F	OSTAMBLE.	
	GAP		UPDATE OF PI			ATA FIELD F	OSTAMBLE.	



00223A




		NUMBER OF BYTES									
NUMBER	GAP 1			GA	P 2		GA	Р 3		GAP 5	
OF SECTORS	*ONES	SYNC	ID FIELD	ONES	SYNC	SYNC DATA FIELD		SYNC	GAP 4	*ONES	SYNC
26	26	6	7	11	6	131	27	6	275	40	6
15	26	6	7	11	6	259	48	6	129	40	6
8	26	6	7	11	6	515	90	6	146	40	6
4	26	6	7	11	6	1027	224	6	236	40	6
2	26	6	7	11	6	2051	255	6	719	40	6
1	26	6	7	. 11	6	4099	0	0	1007	40	6

*Program Specified

5208 Bytes Per Track





	NUMBER OF BYTES											
NUMBER	GAP 1			G/	P 2		GA	P 3				
OF SECTORS	*ONES	SYNC	ID FIELD	ONES	SYNC	DATA FIELD	*ONES	SYNC	GAP 4			
18	16	6	7	11	6	131	11	6	24			
10	16	6	7	11	6	259	21	6	30			
5	16	6	7	11	6	515	74	6	88			
2	16	6	7	11	6	1027	255	6	740			
1	16	6	7	11	6	2051	0	0	1028			

*Program Specified

3125 Bytes Per Track




Figure 23. User DMA Channel Initialization Flowchart

Read ID Command

	A1	A ₀	D ₇	D ₆	D ₅	D ₄	D3	D ₂	D ₁	D ₀
CMD:	0	0	SEL 1	SEL 0	0	1	1	0	1	1
PAR:	0	1	TRAC	K ADDR	ESS					
PAR:	0	1	. 0	0	0	0	0	0	0	0
PAR:	0	1	NUME	BER OF I	PFIEL	DS				

The Read ID command transfers the specified number of ID fields into memory (beginning with the first ID field after Index). The CRC character is checked but not transferred.

These fields are entered into memory in the order in which they are physically located on the disk, with the first field being the one starting at the index pulse.

Data Processing Commands

All the routine Read/Write commands examine specific drive status lines before beginning execution, perform an implicit seek to the track address and load the drive's read/write head. Regardless of the type of command (i.e., read, write or verify), the 8271 first reads the ID field(s) to verify that the correct track has been located (see sector not found completion code) and also to locate the addressed sector. When a transfer is complete (or cannot be completed), the 8271 sets the interrupt request bit in the status register and provides an indication of the outcome of the operation in the result register.

If a CRC error is detected during a multisector transfer, processing is terminated with the sector in error. The address of the failing sector number can be determined by examining the Scan Sector Number register using the Read Special Register command.

Full power of the multisector read/write commands can be realized by doing DMA transfer using Intel® 8257 DMA Controller, For example, in a 128 byte per sector multisector write command, the entire data block (containing 128 bytes times the number of sectors) can be located in a disk memory buffer. Upon completion of the command phase, the 8271 begins execution by accessing the desired track, verifying the ID field, and locating the data field of the first record to be written. The 8271 then DMA-accesses the first sector and starts counting and writing one byte at a time until all 128 bytes are written. It then locates the data field of the next sector and repeats the procedure until all the specified sectors have been written. Upon completion of the execution phase the 8271 enters into the result phase and interrupts the CPU for availability of status and completion results. Note that all read/write commands, single or multisector are executed without CPU intervention.

Note, execution of multi-sector operations are faster if the sectors are not interleaved.

128 Byte Single Record Format

	A1	A ₀	D7	D ₆	D ₅	D4	D_3	D ₂	D1	D ₀	
CMD:	0	0	SEL 1	SEL 0	сомм	AND O	PCOD	-			
PAR:	0.	1	TRAC	TRACK ADDR 0-255							
PAR:	0	1	SECT	OR 0-2	55						
											_

Commands	Opcode
READ DATA	12
READ DATA AND DELETED DATA	16
WRITE DATA	0A
WRITE DELETED DATA	0E
VERIFY DATA AND DELETED DATA	18 1 E

Variable Length/Multi-Record Format

	A1	A ₀	D7	D ₆	D ₅	D ₄	D ₃	D ₂	D1	Do
CMD:	0	0	SEL 1	SEL 0	сомм	1AND C	PCOD	E		
PAR:	0	1	TRA	CK ADD	DR 0-255					
PAR:	0	1	SECT	TOR 0-2	55					
PAR:	0	1	L	ENGTH			NO	OF SE	CTORS	

 $\mathsf{D}_7\text{-}\mathsf{D}_5$ of Parameter 2 determine the length of the disk record.

000	128 Bytes
001	256 Bytes
010	512 Bytes
011	1024 Bytes
100	2048 Bytes
101	4096 Bytes
1 1 0	8192 Bytes
111	16,384 Bytes

Commands	Opcode
READ DATA	13
READ DATA AND DELETED DATA	17
WRITE DATA	0B
WRITE DELETED DATA	0F
VERIFY DATA AND DELETED DATA	1F
SCAN DATA	00
SCAN DATA AND DELETED DATA	04

Read Commands

Read Data, Read Data and Deleted Data.

Function

The read command transfers data from a specified disk record or group of records to memory. The operation of this command is outlined in execution phase table.

Write Commands

Write Data, Write Deleted Data.

Function

The write command transfers data from memory to a specified disk record or group of records.

Verify Command

Verify Data and Deleted Data.

Function

The verify command is identical to the read data and deleted data command except that the data is not transferred to memory. This command is used to check that a record or a group of records has been written correctly by verifying the CRC character.



$\begin{array}{cccccccccccccccccccccccccccccccccccc$										
	Aı	A ₀	D7	D ₆	D ₅	D4	C D3 NO D2 D3 D3	0		
CMD:	0	0	SEL 1	SEL 0	0	0	0 SDATA 0			
PAR:	0	1	TRAC	K ADD	R 0-255	5	Block Collica	<u>_</u>		
PAR:	0	1	SECT	SECTOR 0-255						
PAR:	0	1	LENG	LENGTH NO. OF SECTORS				ge Some		
PAR:	0	1	SCAN	ТҮРЕ		S	TEP SIZE			
PAR:	0	1 %	FIEL							

Command $D_2 = 0$ Scan Data $D_2 = 1$ Scan Data and Deleted Data

Scan Commands, Scan Data and Scan Data and Deleted Data, are used to search a specific data pattern or "key" from memory. The 8271 FDC operation during a scan is unique in that data is read from memory and from the diskette simultaneously.

During the scan operation, the key is compared repetitively (using the 8257 DMA Controller in auto load mode) with the data read from the diskette (e.g., an eight byte key would be compared with the first eight bytes (1-8) read from the diskette, the second eight bytes (9-16), the third eight bytes (17-24), etc.). The scan operation is concluded when the key is located or when the specified number of sectors have been searched without locating the key. When concluded, the 8271 FDC requests an interrupt. The program must then read the result register to determine if the scan was successful (if the key was located). If successful, several of the FDC's special registers can be examined (read special registers command) to determine more specific information relating to the scan (i.e., the sector number in which the key was located, and the number of bytes within the sector that were not compared when the key was located).

The 8271 does not do a sliding scan, it does a fixed block linear search. This means the key in memory is compared to an equal length block in a sector; when these blocks meet the scan conditions the scan will stop. Otherwise, the scan continues until all the sectors specified have been searched.

The following factors regarding key length must be considered when establishing a key in memory.

 When searching multiple sectors, the length of the key must be evenly divisible into the sector length to prevent the key from being split at subsequent sector boundaries. Since the character FF_H is not compared, the key in memory can be padded to the required length using this character. For example, if the actual pattern compared on the diskette is twelve characters in length, the field length should be sixteen and four bytes of FF_H would be appended to the key. Consequently, the last block of sixteen bytes compared within the first sector would end at the sector boundary and the first byte of the next sector would be compared with the first byte of the key. Splitting data over sector boundarys will not work properly since the FDC expects the start of key at each sector boundary.

2. Since the first byte of the key is compared with the first byte of the sector, when the pattern does not begin with the first byte of the sector, the key must be offset using the character FF₁₆. For example, if the first byte of a nine byte pattern begins on the fifth byte of the sector, four bytes of FF₁₆ are prefixed to the key (and three bytes of FF₁₆ are appended to the key to meet the length requirement) so that the first actual comparison begins on the fifth byte.

The Scan Commands require five parameters:

Parameter 0, Track Address

Specifies the track number containing the sectors to be scanned. Legal values range from 00_H to $4C_H$ (0 to 76) for a standard diskette and from 00_H to 22_H (0 to 34) for a mini-sized diskette.

Parameter 1, Sector Address

Specifies the first sector to be scanned. The number of sectors scanned is specified in parameter 2, and the order in which sectors are scanned is specified in parameter 3.

Parameter 2, Sector Length/Number of Sectors

The sector length field (bits 7-5) specifies the number of data bytes allocated to each sector (see parameter 2, routine read and write commands for field interpretation). The number of sectors field (bits 4-0) specifies the number of sectors to be scanned. The number specified ranges from one sector to the physical number of sectors on the track.

Parameter 3

D₇-D₆: Indicate scan type

- 00-EQ Scan for each character within the field length (key) equal to the corresponding character within the disk sector. The scan stops after the first equal condition is met.
- 01-GEQ Scan for each character within the disk sector greater than or equal to the corresponding character within the field length (key). The scan stops after the first greater than or equal condition is met.

- 10-LEQ Scan for each character within the disk sector less than or equal to the corresponding character within the field, length (key). The scan stops after the first less than or equal condition is met.
- D₅-D₀: Step Size: The Step Size field specifies the some offset to the next sector in a multisector scan. In this case, the next sector address is generated by adding the Step Size to the current sector address.

Parameter 4, Field Length

Specifies the number of bytes to be compared (length of key). While the range of legal values is from 1 to 255, the field length specified should be evenly divisible into the sector length to prevent the key from being split at sector boundaries, if the multisector scan commands are used.

Scan Command Results

More detailed information about the completion of Scan Commands may be obtained by executing Read Special Register commands.

Read Special Register

Parameter (Hex) Results

- 06 The <u>sector number</u> of the sector in which the specified scan data pattern was located.
- 14 MSB Count The number of 128 byte blocks remaining to be compared in the current sector when the scan data pattern was located. This register is decremented with each 128 byte block read.
- 13 LSB Count The number of bytes remaining to be compared in the current sector when the scan data pattern is located. This register is initialized to 128 and is decremented with each byte compared.

Upon a scan met condition, the equation below can be used to determine the last byte in the located pattern.

Pointer = sector length - ((Register 14H)*128 + (Register 13H))

8271 Scan Command Example

				82	71				Ba	
8271 Scan Com	mand Ex	ample						N. Par	Tico.	
Assume there following data:	are only	2 records	on track	0 with the				.1	metric lip nov	
Record 01: 01 Record 02: 01									ntice: This is not a tinal specification, metric limits are subject to offense.	Ą.
	Field [1]	Starting	# of		Completion	Spec	ial Reg	gisters ^[4]	المَرْيُ	"Ome
Command	Length	Sector #		Key ^[2]	Code ^[3]	R06	R14	R13	Comment	
* SCAN EQ	2	1	1	01,02	SME	01	0	127D	Met in first field	
SCAN EQ	2	1	1	02,03	SNM	x	x	x	Not met	
SCAN EQ	2	1	1	FF ^[5] ,05	SNM	x	X	x	Not met with don't care	
* SCAN EQ	2	1	1	FF ^[5] ,06	SME	01	0	123D	Met with don't care	
SCAN EQ	2	. 1	2	AA,55	SME	02	0	125D	Met in Record 02	
* SCAN EQ	2	2	1	01,02	SME	02	0	127D	Starting sector ≠ 1	
* SCAN EQ	- 4	1	1	05,06,07,08	SME	01	0	121D	Field, Key length = 4	
A COAN OFO	4	1	1	05,06,07,08	SME	01	0	121D	GEQ-SME	
SUAN GEO			1	05,04,07,08	SMNE	01	Ō	121D	GEQ-SMNE	
* SCAN GEQ * SCAN GEQ	4	1 1					,			
	4	1	2	00,03,AA,44 ^[6]	SNM	х	х	X	GEQ-SNM	
* SCAN GEQ			2		SNM SMNE	X 01	X O	X 125D	GEQ-SNM LEQ-SMNE	

NOTES:

- 1. Field Length Each record is partitioned into a number of fields equal to the record size divided by the field length. Note that the record size should be evenly divisable by the field length to insure proper operation of multi record scan. Also, maximum field length = 256 bytes.
- 2. Key The key is a string of bytes located in the user system memory. The key length should equal the field length. By programming the 8257 DMA Controller into the auto load mode, the key will be recursively read in by the chip (once per field).
- 3. Completion Code Shows how Scan command was met or not met. SNM - SCAN Not Met - 0 0 (also Good Complete) SME - SCAN Met Equal - 0 1 SMNE - SCAN Met Not Equal - 1 0

4. Special Registers

- R06 This register contains the record number where the scan was met.
- R14 This register contains the MSB count and is decremented every 128 characters.

Length (ℓ) (D7-D5 of PAR 2)	Record Size	R14 = $2\ell - 1$ (Initialize at Beginning of Record)
000	128 Bytes	0 .
001	256 Bytes	1
010	512 Bytes	3
011	1024 Bytes	7
•	•	•
		:

- R13 This register contains a modulo 128 LSB count which is initialized to 128 at beginning of each record. This count is decremented after each character is compared except for the last character in a pattern match situation.
- 5. The OFF_H character in the key is treated as a don't care character position.
- 6. The Scan comparison is done on a byte by byte basis. That is, byte 1 of each field is compared to byte 1 of the key. byte 2 of each field is compared to byte 2 of the key, etc.

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias0°C to 70°C Storage Temperature-65°C to + 150°C Voltage on Any Pin with Respect to Ground-0.5V to + 7V Power Dissipation1 Watt *COMMENT: Stresses above those listed under "Apsolute Maximum Ratings" may cause permanent damage to the device? This is a stress rating only and functional operation of the device at these of any other conditions above those indicated in the operational sections" of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
VIL	Input Low Voltage	-0.5	0.8	V	
V _{IH}	Input High Voltage	2.0	(V _{CC} + 0.5)	V	
V _{OL}	Output Low Voltage		0.45	v	$I_{OL} = 2.0$ mA for Data Bus Pins $I_{OL} = 1.7$ mA for All Other Pins
V _{OH}	Output High Voltage	2.4		V	I _{OH} = - 220 μA
Ι _{ΙL}	Input Load Current		± 10	μA	$V_{IN} = V_{CC}$ to 0V
I _{OZ}	Off-State Output Current		± 10	μA	$V_{OUT} = V_{CC}$ to 0V
Icc	V _{CC} Supply Current		180	mA	

 $T_A = 0$ °C to 70 °C, $V_{CC} = +5.0V \pm 5\%$

CAPACITANCE

 $T_A = 25 \degree C$, $V_{CC} = GND = 0V$

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
CIN	Input Capacitance		-	10	pF	t _c =1 MHz
C _{I/O}	I/O Capacitance		;	20	pF	Unmeasured Pins Returned to GND

A.C. CHARACTERISTICS

Read Cycle

	8271				R.
	ARACTERISTICS 70°C, $V_{CC} = +5.0V \pm 5\%$				Notice: This is not a tinal souther that the street in the
Symbol	Parameter	Min.	Max.	Unit	
t _{AC}	Select Setup to RD	0		ns	Note 2 Note Some
t _{CA}	Select Hold from RD	0		ns	Note 2
t _{RR}	RD Pulse Width	250		ns	
t _{AD}	Data Delay from Address		250	ns	Note 2
t _{RD}	Data Delay from RD		150	ns	C _L = 150 pF, Note 2
t _{DF}	Output Float Delay	20	100	ns	C _L = 20 pF for Minimum; 150 pF for Maximum
t _{DC}	DACK Setup to RD	25		ns	
t _{CD}	DACK Hold from RD	25		ns	
t _{KD}	Data Delay from DACK		250	ns	

Write Cycle

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t _{AC}	Select Setup to WR	0		ns	
t _{CA}	Select Hold from WR	0		ns	
tww	WR Pulse Width	250		ns	
t _{DW}	Data Setup to WR	150	•	ns	
t _{WD}	Data Hold from WR	0		ns	// ////////////////////
t _{DC}	DACK Setup to WR	25		ns	
t _{CD}	DACK Hold from WR	25		ns	

DMA

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t _{CQ}	Request Hold from WR or RD (for Non-Burst Mode)		150	ns	

Other Timing

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t _{RSTW}	Reset Pulse Width	10		t _{CY}	
t _r	Input Signal Rise Time		20	ns	
t _f	Input Signal Fall Time		20	ns	
t _{RSTS}	Reset to First IOWR	2		t _{CY}	
t _{CY}	Clock Period	250			Note 3
t _{CL}	Clock Low Period	110	· · ·	ns	
t _{CH}	Clock High Period	122		ns	
t _{DS}	Data Window Setup to Unseparated Clock and Data	50		ns	
t _{DH}	Data Window Hold from Unseparated Clock and Data	0		ns	


NOTES:

1. All timing measurements are made at the reference voltages unless otherwise specified: Input "1" at 2.0V, "0" at 0.8V


Output "1" at 2.0V, "0" at 0.8V

2. $t_{\mbox{AD}},\,t_{\mbox{RD}},\,t_{\mbox{AC}},\,\mbox{and}\,\,t_{\mbox{CA}}$ are not concurrent specs.


3. Standard Floppy: $t_{CY} = 250 \text{ ns } \pm 0.4\%$ Mini-Floppy: $t_{CY} = 500 \text{ ns } \pm 0.4\%$



Write Waveforms



DMA Waveforms



1-134




Figure 25. Read Data

*STANDARD FLEXIBLE DISK DRIVE TIMING **MINI-FLOPPY TIMING




Figure 27. PLO Data Separator


intel

8273 PROGRAMMABLE HDLC/SDLC PROTOCOL CONTROLLER

- HDLC/SDLC Compatible
- Frame Level Commands
- Full Duplex, Half Duplex, or Loop SDLC Operation
- Up to 64K Baud Transfers
- Two User Programmable Modem Control Ports
- Automatic FCS (CRC) Generation and Checking

- Programmable NRZI Encode/Decode
- N-Bit Reception Capability
- Digital Phase Locked Loop Clock Recovery
- Minimum CPU Overhead
- Fully Compatible with 8080/8085 CPUs
- Single + 5V Supply
- 40-Pin Package

The Intel[®] 8273 Programmable HDLC/SDLC Protocol Controller is a dedicated device designed to support the ISO/C-CITT's HDLC and IBM's SDLC communication line protocols. It is fully compatible with Intel's new high performance microcomputer systems such as the MCS-85[™]. A frame level command set is achieved by a unique microprogrammed dual processor chip architecture. The processing capability supported by the 8273 relieves the system CPU of the low level real-time tasks normally associated with controllers.



INTEL CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OF ANY CIRCUITRY OTHER THAN CIRCUITRY EMBODIED IN AN INTEL PRODUCT. NO OTHER CIRCUIT PATENT LICENSES ARE IMPLIED.

A BRIEF DESCRIPTION OF HDLC/SDLC PROTOCOLS

General

The High Level Data Link Control (HDLC) is a standard communication link protocol established by International Standards Organization (ISO). HDLC is the discipline used to implement ISO X.25 packet switching systems.

The Synchronous Data Link Control (SDLC) is an IBM communication link protocol used to implement the System Network Architecture (SNA). Both the protocols are bit oriented, code independent, and ideal for full duplex communication. Some common applications include terminal to terminal, terminal to CPU, CPU to CPU, satellite communication, packet switching and other high speed data links. In systems which require expensive cabling and interconnect hardware, any of the two protocols could be used to simplify interfacing (by going serial), thereby reducing interconnect hardware costs. Since both the protocols are speed independent, reducing interconnect hardware could become an important application.

Network

In both the HDLC and SDLC line protocols, according to a pre-assigned hierarchy, a PRIMARY (Control) STATION controls the overall network (data link) and issues commands to the SECONDARY (Slave) STATIONS. The latter comply with instructions and respond by sending appropriate RESPONSES. Whenever a transmitting station must end transmission prematurely it sends an ABORT character. Upon detecting an abort character, a receiving station ignores the transmission block called a FRAME. Time fill between frames can be accomplished by transmitting either continuous frame preambles called FLAGS or an abort character. A time fill within a frame is not permitted. Whenever a station receives a string of more that fifteen consecutive ones, the station goes into an IDLE state.

Frames

A single communication element is called a FRAME which can be used for both Link Control and data transfer purposes. The elements of a frame are the beginning eight bit FLAG (F) consisting of one zero, six ones, and a zero, an eight bit ADDRESS FIELD (A), an eight bit CONTROL FIELD (C), a variable (N-bit) INFORMATION FIELD (I), a sixteen bit FRAME CHECK SEQUENCE (FCS), and an eight bit end FLAG (F), having the same bit pattern as the beginning flag. In HDLC the Address (A) and Control (C) bytes are extendable. The HDLC and the SDLC use three

types of frames; an Information Frame is used to transfer data, a Supervisory Frame is used for control purposes. and a Non-sequenced Frame is used for initialization and Za. Ispecification, Some control of the secondary stations.

tents are made code transparent by use of a zero bit insertion and deletion technique. Thus, the user can adopt any format or code suitable for his system - it may even be a computer word length or a "memory dump". The frame is bit oriented that is, bits, not characters in each field, have specific meanings. The Frame Check Sequence (FCS) is an error detection scheme similar to the Cyclic Redundancy Checkword (CRC) widely used in magnetic disk storage devices. The Command and Response information frames contain sequence numbers in the control fields identifying the sent and received frames. The sequence numbers are used in Error Recovery Procedures (ERP) and as implicit acknowledgement of frame communication, enhancing the true fullduplex nature of the HDLC/SDLC protocols.

In contrast, BISYNC is basically half-duplex (two way alternate) because of necessity to transmit immediate acknowledgement frames. HDLC/SDLC therefore saves propagation delay times and have a potential of twice the throughput rate of BISYNC.

It is possible to use HDLC or SDLC over half duplex lines but there is a corresponding loss in throughput because both are primarily designed for full-duplex communication. As in any synchronous system, the bit rate is determined by the clock bits supplied by the modem, protocols themselves are speed independent.

A byproduct of the use of zero-bit insertion-deletion technique is the non-return-to-zero invert (NRZI) data transmission/reception compatibility. The latter allows HDLC/SDLC protocols to be used with asynchronous data communication hardware in which the clocks are derived from the NRZI encoded data.

References

IBM Synchronous Data Link Control General Information, IBM, GA27-3093-1

- Standard Network Access Protocol Specification, DATAPAC, Trans-Canada Telephone System CCG111
- Recommendation X.25, ISO/CCITT March 2, 1976.
- IBM 3650 Retail Store System Loop Interface OEM Information, IBM, GA 27-3098-0
- Guidebook to Data Communications, Training Manual, Hewlett-Packard 5955-1715
- IBM Introduction to Teleprocessing, IBM, GC 20-8095-02
- System Network Architecture, Technical Overview, IBM, GA 27-3102 System Network Architecture Format and Protocol, IBM GA 27-3112

OPENING FLAG (F)	ADDRESS FIELD (A)	CONTROL FIELD (C)	INFORMATION FIELD (I)	FRAME CHECK SEQUENCE (FCS)	CLOSING FLAG (F)	
01111110	8 BITS	8 BITS	VARIABLE LENGTH (ONLY IN I FRAMES)	16 BITS	01111110	

FUNCTIONAL DESCRIPTION General

The Intel® 8273 HDLC/SDLC controller is a microcomputer peripheral device which supports the International Standards Organization (ISO) High Level Data Link Control (HDLC), and IBM Synchronous Data Link Control (SDLC) communications protocols. This controller minimizes CPU software by supporting a comprehensive frame-level instruction set and by hardware implementation of the low level tasks associated with frame assembly/disassembly and data integrity. The 8273 can be used in either synchronous or asynchronous applications. In asynchronous applications the data can be programmed to be encoded/decoded in NRZI code. The clock is derived from the NRZI data using a digital phase locked loop. The data transparency is achieved by using a zerobit insertion/deletion technique. The frames are automatically checked for errors during reception by verifying the Frame Check Sequence (FCS); the FCS is automatically generated and appended before the final flag in transmit.

The 8273 recognizes and can generate flags (0111110), Abort, Idle, and GA (EOP) characters.

The 8273 can assume either a primary (control) or a secondary (slave) role. It can therefore be readily implemented in an SDLC loop configuration as typified by the IBM 3650 Retail Store System by programming the 8273 into a one-bit delay mode. In such a configuration, a two wire pair can be effectively used for data transfer between controllers and loop stations. The digital phase locked loop output pin can be used by the loop station without the presence of an accurate Tx clock.

Hardware Description

The 8273 is packaged in a 40 pin DIP. The following is a functional description of each pin.

Pin Name (No.) I/O Description Vcc (40) +5V Supply GND (20) Ground RESET (4) Т A high signal on this pin will force the 8273 to an idle state. The 8273 will remain idle until a command is issued by the CPU. The modem interface output signals are forced high. Reset must be true for a minimum of 10 TCY. CS (24) The RD and WR inputs are enabled by the chip select input. DB7-DBn (19-12) 1/0 The Data Bus lines are bidirectional three-state lines which interface with the system Data Bus. WB (10) L The Write signal is used to control the transfer of either a command or data from CPU to the 8273. RD (9) The Read signal is used to con-L trol the transfer of either a data byte or a status word from the 8273 to the CPU. TxINT (2) 0 The Transmitter interrupt signal indicates that the transmitter logic requires service. **BxINT** (11) 0 The Receiver interrupt signal indicates that the Receiver logic requires service.

J		
TxDRQ (6)	0	Requests a transfer of data be- tween memory and the 8273 for a transmit operation?
RxRDQ (8)	O	Requests a transfer of data be- tween the 8273 and memory for a so receive operation.
TXDACK (5)	1	The Transmitter DMA acknow- ledge signal notifies the 8273 that the TxDMA cycle has been granted.
RXDACK (7)	I	The Receiver DMA acknowledge signal notifies the 8273 that the RxDMA cycle has been granted.
A ₁ -A ₀ (22-21)	Ì	These two lines are CPU Inter- face Register Select lines.
TxD (29)	0	This line transmits the serial data to the communication channel.
TxC (28)	T :	The transmitter clock is used to synchronize the transmit data.
RxD (26)	ł	This line receives serial data from the communication channel.
RxC (27)	I	The Receiver Clock is used to synchronize the receive data.
32X CLK (25)	1	The 32X clock is used to provide clock recovery when an asyn- chronous modem is used. In loop configuration the loop station can run without an accurate 1X clock by using the 32X CLK in conjunction with the DPLL out- put. (This pin must be grounded when not used).
DPLL (23)	0	Digital Phase Locked Loop out- put can be tied to RxC and/or TxC when 1X clock is not avail- able. DPLL is used with 32X CLK.
FLAG DET (1)	0	Flag Detect signals that a flag (01111110) has been received by an active receiver.
RTS (35)	0	Request to Send signals that the 8273 is ready to transmit data.
CTS (30)	1	Clear to Send signals that the modem is ready to accept data from the 8273.
CD (31)	I	Carrier Detect signals that the line transmission has started and the 8273 may begin to sample data on RxD line.
PA ₂₋₄ (32-34)	I	General purpose input ports. The logic levels on these lines can be Read by the CPU through the Data Bus Buffer.
PB ₁₋₄ (36-39)	° 0 • • •	General purpose output ports. The CPU can write these output lines through Data Bus Buffer.
CLK (3)	I	A square wave TTL clock.

CPU Interface

The CPU interface is optimized for the MCS-80/85™ bus with an 8257 DMA controller. However, the interface is flexible, and allows either DMA or non-DMA data transfers, interrupt or non-interrupt driven. It further allows maximum line utilization by providing early interrupt mechanism for buffered (only the information field can be transferred to memory) Tx command overlapping. It also provides separate Rx and Tx interrupt output channels for efficient operation. The 8273 keeps the interrupt request active until all the associated interrupt results have been read.

The CPU utilizes the CPU interface to specify commands and transfer data. It consists of seven registers addressed via CS, A1, A0, RD and WR signals and two independent data registers for receive data and transmit data. A1, A0 are generally derived from two low order bits of the address bus. If an 8080 based CPU is utilized, the RD and WR signals may be driven by the 8228 I/OR and I/OW. The table shows the seven register select decoding:

A1	A ₀	TXDACK	RxDACK	ĈŜ	RD	WR	Register
0	0	1	1	Ó	1	0	Command
0	0	1 1	1	0	0	1	Status
0	1	1	1	0	1	0	Parameter
0	1	1	1 1 1	0	0 ·	1	Result
1.	0	· 1	1	0	1	0	Reset
1	0	1	1	0	0	1	TxINT Result
. 11	1	SS 1	1	0	1	0	·
. 1 -	1.	. 1	1	0	0	1	RxINT Result
X	X	0	1	1	1	0	Transmit Data
х	х	<u>1</u>	0	1	0	1	Receive Data




Figure 2. 8273 Block Diagram Showing CPU Interface **Functions**

Register Description

Command

Notice: This is not a final: Parametric limits or a final specific limits or a timet specific limits of Operations are initiated by writing an command in the Command Register.

Parameter

Parameters of commands that require additional information are written to this register.

Result

Contains an immediate result describing an outcome of an executed command.

Transmit Interrupt Result

Contains the outcome of 8273 transmit operation (good/bad completion).

Receive Interrupt Result

Contains the outcome of 8273 receive operation (good/ bad completion), followed by additional results which detail the reason for interrupt.

Status

The status register reflects the state of the 8273 CPU Interface.

DMA Data Transfers

The 8273 CPU interface supports two independent data interfaces: receive data and transmit data. At high data transmission speeds the data transfer rate of the 8273 is great enough to justify the use of direct memory access (DMA) for the data transfers. When the 8273 is configured in DMA mode, the elements of the DMA interfaces are:

TxDRQ: Transmit DMA Request

Requests a transfer of data between memory and the 8273 for a transmit operation.

TxDACK: Transmit DMA Acknowledge

The TxDACK signal notifies the 8273 that a transmit DMA cycle has been granted. It is also used with WR to transfer data to the 8273 in non-DMA mode.

RxDRQ: Receive DMA Request

Requests a transfer of data between the 8273 and memory for a receive operation.

RxDACK: Receive DMA Acknowledge

The RxDACK signal notifies the 8273 that a receive DMA cycle has been granted. It is also used with RD to read data from the 8273 in non-DMA mode.

RD, WR: Read, Write

The RD and WR signals are used to specify the direction of the data transfer.

DMA transfers require the use of a DMA controller such as the Intel 8257. The function of the DMA controller is to provide sequential addresses and timing for the transfer, at a starting address determined by the CPU. Counting of data block lengths is performed by the 8273.

To request a DMA transfer the 8273 raises the appropriate DMA REQUEST. DMA ACKNOWLEDGE and READ enables DMA data onto the bus (independently of CHIP SELECT). DMA ACKNOWLEDGE and WRITE transfers DMA data to the 8273 (independent of CHIP SELECT).

It is also possible to configure the 8273 in the non-DMA data transfer mode. In this mode the CPU module must pass data to the 8273 in response to non-DMA data requests indicated by the status word.


Modem Interface

The 8273 Modem interface provides both dedicated and user defined modem control functions. All the control signals are active low so that EIA RS-232C inverting drivers (MC 1488) and inverting receivers (MC 1489) may be used to interface to standard modems. For asynchronous operation, this interface supports programmable NRZI data encode/decode, a digital phase locked loop for efficient clock extraction from NRZI data, and modem control ports with automatic CTS, CD monitoring and RTS generation. This interface also allows the 8273 to operate in PRE-FRAME SYNC mode in which the 8273 prefixes 16 transitions to a frame to synchronize idle lines before transmission of the first flag.

It should be noted that all the 8273 port operations deal with logical values, for instance, bit D0 of Port A will be a one when CTS (Pin 30) is a physical zero (logical one).

Port A - Input Port

During operation, the 8273 interrogates input pins $\overline{\text{CTS}}$ (Clear to Send) and $\overline{\text{CD}}$ (Carrier Detect). $\overline{\text{CTS}}$ is used to condition the start of a transmission. If during transmission $\overline{\text{CTS}}$ is lost the 8273 generates an interrupt. During reception, if $\overline{\text{CD}}$ is lost, the 8273 generates an interrupt.



The user defined input bits correspond to the 8273 PA_4 , PA_3 and PA_2 pins. The 8273 does not interrogate or manipulate these bits.





Figure 3. 8273 Block Diagram Showing Control Logic Functions

Port B - Output Port

During normal operation, if the CPU sets RTS active, the 8273 will not change this pin; however, if the CPU sets RTS inactive, the 8273 will activate it before each transmission and deactivate it one byte time after transmission. While the receiver is active the flag detect pin is pulsed each time a flag sequence is detected in the receive data stream. Following an 8273 reset, all pins of Port B are set to a high, inactive level.



The user defined output bits correspond to the state of PB₄-PB₁ pins. The 8273 does not interrogate or manipulate these bits.

Serial Data Logic


The Serial data is synchronized by the user transmit $\overline{(TxC)}$ and receive (\overline{RxC}) clocks. The leading edge of \overline{TxC} generates new transmit data and the trailing edge of RxC is used to capture receive data. The NRZI encoding/ decoding of the receive and transmit data is programmable.

The diagnostic features included in the Serial Data logic are programmable loop back of data and selectable clock for the receiver. In the loop-back mode, the data presented to the TxD pin is internally routed to the receive data input

Parametric circuitry in place of the RxD pin, thus allowing a CPU to send a message to itself to verify operation of the 8273.

Notice:

In the selectable clock diagnostic feature, when the data is looped back, the receiver may be presented incorrect some sample timing by the external circuitry. The user may select to substitute the TxC pin for the RxC input on-chip so that the clock used to generate the loop back data is used to sample it. Since TxD is generated off the leading edge of \overline{TxC} and RxD is sampled on the trailing edge, the selected clock allows bit synchronism.





Asynchronous Mode Interface

Although the 8273 is fully compatible with the HDLC/ SDLC communication line protocols, which are primarily designed for synchronous communication, the 8273 can also be used in asynchronous applications by using this interface. The interface employs a digital phase locked loop (DPLL) for clock recovery from a receive data stream and programmable NRZI encoding and decoding of data. The use of NRZI coding with SDLC transmission

guarantees that within a frame, data transitions will occur at least every five bit times - the longest sequence of ones which may be transmitted without zero-bit insertion. The DPLL should be used only when NRZI coding is used since the NRZI coding will transmit zero sequence as line transitions. The digital phase locked loop also facilitates full-duplex and half-duplex asynchronous implementation with, or without modems.

Digital Phase Locked Loop

In asynchronous applications, the clock is derived from the receiver data stream by the use of the digital phase locked loop (DPLL). The DPLL requires a clock input at 32 times the required baud rate. The receive data (RxD) is sampled with this 32X CLK and the 8273 DPLL supplies a sample pulse nominally centered on the RxD bit cells. The DPLL has a built-in "stiffness" which reduces sensitivity to line noise and bit distortion. This is accomplished by making phase error adjustments in discrete increments. Since the nominal pulse is made to occur at 32 counts of the 32X CLK, these counts are subtracted or added to the nominal, depending upon which quadrant of the four error quadrants the data edge occurs in. For example if an RxD edge is detected in quadrant A1, it is apparent that the DPLL sample "A" was placed too close to the trailing edge of the data cell; sample "B" will then be placed at T = $(T_{nominal} - 2 \text{ counts}) = 30 \text{ counts of the } 32X \text{ CLK} \text{ to move}$ the sample pulse "B" toward the nominal center of the next bit cell. A data edge occuring in quadrant B1 would cause a smaller adjustment of phase with T = 31 counts of the 32X CLK. Using this technique the DPLL pulse will converge to nominal bit center within 12 data bit times, worst case, with constant incoming RxD edges.

A method of attaining bit synchronism following a line idle is to use PRE-FRAME SYNC mode of transmission.









Figure 5. DPLL Sample Timing



Asynchronous Modems — Duplex or Half Duplex Operation







SDLC Loop

The DPLL simplifies the SDLC loop station implementation. In this application, each secondary station on a loop data link is a repeater set in one-bit delay mode. The signals sent out on the loop by the loop controller (primary station) are relayed from station to station then, back to the controller. Any secondary station finding its address in the A field captures the frame for action at that station. All received frames are relayed to the next station on the loop.

Loop stations are required to derive bit timing from the incoming NRZI data stream. The DPLL generates sample Rx clock timing for reception and uses the same clock to implement Tx clock timing.







Figure 6. SDLC Loop Application

PRINCIPLES OF OPERATION

The 8273 is an intelligent peripheral controller which relieves the CPU of many of the rote tasks associated with constructing and receiving frames. It is fully compatible with the MCS-80/85™ system bus. As a peripheral device, it accepts commands from a CPU, executes these commands and provides an Interrupt and Result back to the CPU at the end of the execution. The communication with the CPU is done by activation of CS, RD, WR pins, while the A1, A0 select the appropriate registers on the chip as described in the Hardware Description Section.

The 8273 operation is composed of the following sequence of events:



CPU WRITES COMMAND AND PARAMETERS INTO THE 8273 COMMAND AND PARAMETER REGISTERS

THE 8273 IS ON ITS OWN TO CARRY OUT THE COMMAND.

THE 8273 SIGNALS THE CPU THAT THE EXECUTION HAS FINISHED. THE CPU MUST PERFORM A READ OPERATION OF ONE OR MORE OF THE REGISTERS.


The Command Phase

During the command phase, the software writes a command to the command register. The command bytes provide a general description of the type of operation requested. Many commands require more detailed information about the command. In such a case up to four parameters are written into the parameter register. The flowchart of the command phase indicates that a command may not be issued if the Status Register indicates that the device is busy. Similarly if a parameter is issued when the Parameter Buffer shows full, incorrect operation will occur.

The 8273 is a duplex device and both transmitter and receiver may each be executing a command or passing results at any given time. For this reason separate interrupt pins are provided. However, the command register must be used for one command sequence at a time.

Status Register

The status register contains the status of the 8273 activity. The description is as follows.



Bit 7 CBSY (Command Busy)

Indicates in-progress command, set for CPU poll when Command Register is full, reset upon command phase completion. It is improper to write a command when CBSY is set; it results in incorrect operation.




Figure 7. Command Phase Flowchart

Bit 6 CBF (Command Buffer Full)

Indicates that the command register is full, it is reset when the 8273 accepts the command byte but does not imply that execution has begun.

Bit 5 CPBF (Command Parameter Buffer Full)

CPBF is set when the parameter buffer is full, and is reset by the 8273 when it accepts the parameter. The CPU may poll CPBF to determine when additional parameters may be written.

Bit 4 CRBF (Command Result Buffer Full)

Indicates that an executed command immediate result is present in the Result Register. It is set by 8273 and reset when CPU reads the result.

Bit 3 RxINT (Receiver Interrupt)

RxINT indicates that the receiver requires CPU attention. It is identical to RxINT (pin 11) and is set by the 8273 either upon good/bad completion of a specified command or by Non-DMA data transfer. It is reset only after the CPU has read the result byte or has received a data byte from the 8273 in a Non-DMA data transfer.

Bit 2 TxINT (Transmitter Interrupt)


The TxINT indicates that the transmitter requires CPU attention. It is identical to TxINT (pin 2). It is set by 8273 either upon good/bad completion of a specified command or by Non-DMA data transfer. It is reset only after the CPU has read the result byte or has transferred transmit data byte to the 8273 in a Non-DMA transfer.

Bit 1 RxIRA (Receiver Interrupt Result Available)

The RxIRA is set by the 8273 when an interrupt result byte is placed in the RxINT register. It is reset after the CPU has read the RxINT register.

Bit 0 TxIRA (Transmitter Interrupt Result Available)

The TxIRA is set by the 8273 when an interrupt result byte is placed in the TxINT register. It is reset when the CPU has read the TxINT register.



the Execution Phase. The execution phase may consist of a DMA or other activity, and may or may not require CPU intervention. The CPU intervention is eliminated if s_{by_n} this phase if the system utilizes DMA for the data transfers, otherwise, for non-DMA data transfers, the CPU is interrupted by the 8273 via TxINT and RxINT pins, for each data byte request.


The Result Phase

During the result phase, the 8273 notifies the CPU of the execution outcome of a command. This phase is initiated bv:

- 1. The successful completion of an operation
- 2. An error detected during an operation.

To facilitate quick network software decisions, two types of execution results are provided:

- 1. An Immediate Result
- 2. A Non-Immediate Result









Figure 10. Tx Interrupt Result Byte Format

Immediate result is provided by the 8273 for commands such as Read Port A and Read Port B which have information (CTS, CD, RTS, etc.) that the network software needs to make quick operational decisions.

A command which cannot provide an immediate result will generate an interrupt to signal the beginning of the Result phase. The immediate results are provided in the Result Register: all non-immediate results are available upon device interrupt, through Tx Interrupt Result Register TxI/R or Rx Interrupt Result Register RxI/R. The result may consist of a one-byte interrupt code indicating the

condition for the interrupt and it required, one or more bytes which detail the condition. receive command. This command result contains a count that indicates the number of bits received in the last byte. If a partial byte is received, the high order bits of the last data byte are indeterminate.

All results indicated in the command summary must be read during the result phase.



RESULT PHASE FLOWCHART — INTERRUPT RESULTS

DETAILED COMMAND DESCRIPTION

General

The 8273 HDLC/SDLC controller supports a comprehensive set of high level commands which allows the 8273 to be readily used in full-duplex, half-duplex, synchronous, asynchronous and SDLC loop configuration, with or without modems. These frame-level commands minimize CPU and software overhead. The 8273 has address and control byte buffers which allow the receive and transmit commands to be used in buffered or non-buffered modes.

In buffered transmit mode, the 8273 transmits a flag automatically, reads the Address and Control buffer registers and transmits the fields, then via DMA, it fetches the information field. The 8273, having transmitted the information field, automatically appends the Frame Check Sequence (FCS) and the end flag. Correspondingly, in buffered read mode, the Address and Control fields are stored in their respective buffer registers and only Information Field is transferred to memory.

In non-buffered transmit mode, the 8273 transmits the beginning flag automatically, then fetches and transmits the Address, Control and Information fields from the memory, appends the FCS character and an end flag. In the non-buffered receive mode the entire contents of a frame are sent to memory with the exception of the flags and FCS.

HDLC Implementation

HDLC Address and Control field are extendable. The extension is selected by setting the low order bit of the field to be extended to a one, a zero in the low order bit indicates the last byte of the respective field.

Since Address/Control field extension is normally done with software to maximize extension flexibility, the 8273 does not create or operate upon contents of the extended HDLC Address/Control fields. Extended fields are transparently passed by the 8273 to user as either interrupt results or data transfer requests. Software must assemble the fields for transmission and interrogate them upon reception.

However, the user can take advantage of the powerful 8273 commands to minimize CPU/Software overhead and simplify buffer management in handling extended fields. For instance buffered mode can be used to separate the first two bytes, then interrogate the others from buffer. Buffered mode is perfect for a two byte address field.

The 8273 when programmed, recognizes protocol characters unique to HDLC such as Abort, which is a string of seven or more ones (01111111). Since Abort character is the same as the GA (EOP) character used in SDLC Loop applications, Loop Transmit and Receive commands are not recommended to be used in HDLC. HDLC does not support Loop mode.

Initialization Set/Reset Commands

These commands are used to manipulate data within the 8273 registers. The Set commands have a single parameter which is a mask that corresponds to the bits to be set. (They perform a logical-OR of the specified register with the mask provided as a parameter). The Register commands have a single parameter which is a mask that has a zero in the bit positions that are to be reset. (They perform a logical-AND of the specified register with the mask).

Set One-Bit Delay (CMD Code A4)

	Α1	-		-	-	D ₄	-	-		-
CMD:	0	0	1	0	1	0	0	1	0	0,
PAR	0	1	1	0	0	0	0	0	0	0

When one bit delay is set, 8273 retransmits the received data stream one bit delayed. This mode is entered at a receiver character boundary, and should only be used by Loop Stations.

Reset One-Bit Delay (CMD Code 64)

	Α1	A ₀	D7	D ₆	₽₅	D ₄	D_3	D ₂	D	Ъ
CMD:	0	0	0	1	1	0	0	1	0	0
PAR:	0	1	0	1	1	1	1	1	1	1

The 8273 stops the one bit delayed retransmission mode.

Set Data Transfer Mode (CMD Code 97)

	Α1	A ₀	D7	D ₆	D ₅	D4	D_3	D ₂ -	Ъ	D
CMD:	0	0	1	0	0	1	0	1	1	1
PAR:	0	1	0	0	0	0	0	0	0	1

When the data transfer mode is set, the 8273 will interrupt when data bytes are required for transmission or are available from a receive. If a transmit interrupt occurs and the status indicates that there is no Transmit Result (TxIRA = 0), the interrupt is a transmit data request. If a receive interrupt occurs and the status indicates that there is no receive result (RxIRA = 0), the interrupt is a receive data request.

Reset Data Transfer Mode (CMD Code 57)

		A ₀		-	-		-	_		-
CMD:	0	0	0	1	0	1	0	1	1	1
PAR:	0	1	1	1	1	1	1	1	1	0

If the Data Transfer Mode is reset, the 8273 data transfers are performed through the DMA requests without interrupting the CPU.

AFTER COMMAND PHASE COMPLETION (READ PORT A, PORT B)

8273

RESULT PHASE FLOWCHART — IMMEDIATE RESULTS

Figure 9. Rx Interrupt Service




(D0) Flag Stream Mode

	TRANSMITTER STATE	ACTION	ic _{ui}
, · ·	Idle	Send Flags immediately.	"ange Some
	Transmit or Transmit-	Send Flags after the	
	Transparent Active	transmission complete	
	Loop Transmit Active	Ignore command.	
	1 Bit Delay Active	Ignore command.	

If this bit is reset to zero the following table outlines the operation of the transmitter.

TRANSMITTER STATE	ACTION
IDLE	Send Idles on next character boundary.
Transmit or Transmit Transparent Active	Send Idles after the transmission is complete.
Loop Transmit Active	Ignore command.
1 Bit Delay Active	Ignore command.

Set Serial I/O Mode (CMD Code A0)



Reset Serial I/O Mode (CMD Code 60)

This command allows bits set in CMD code A0 to be reset by placing zeros in the appropriate positions.

	Α ₁	A ₀	D ₇	D ₆	D ₅	D ₄	D3	D2	D ₁	D ₀	
CMD:	0	0	0	1	1	0	0	0	0	0	
PAR:	0	1	1	1	1	1	1				

(D2) Loop Back

If this bit is set to a one, the transmit data is internally routed to the receive data circuitry.

(D1) TxC -> RxC


If this bit is set to a one, the transmit clock is internally routed to the receive clock circuitry. It is normally used with the loop back bit (D2).

(D0) NRZI Mode

If this bit is set to a one, NRZI encoding and decoding of transmit and receive data is provided. If this bit is a zero, the transmit and receive data is treated as a normal positive logic bit stream.

NRZI encoding specifies that a zero causes a change in the polarity of the transmitted signal and a one causes no polarity change. NRZI is used in all asynchronous operations. Refer to IBM document GA27-3093 for details.

Set Operating Mode (CMD Code 91)



Reset Operating Mode (CMD Code 51)

÷					-		-	D2		D ₀	
CMD:	0	0	0	1	0	1	0	0	0,	1	1
PAR:	0	1	1	1							

Any mode switches set in CMD code 91 can be reset using this command by placing zeros in the appropriate positions.

(D5) HDLC Mode

In HDLC mode, a bit sequence of seven ones (0111111) is interpreted as an abort character. Otherwise, eight ones (01111111) signal an abort.

(D4) EOP Interrupt Mode

In EOP interrupt mode, an interrupt is generated whenever an EOP character (0111111) is detected by an active receiver. This mode is useful for the implementation of an SDLC loop controller in detecting the end of a message stream after a loop poll.

(D3) Transmitter Early Interrupt Mode (Tx)

The early interrupt mode is specified to indicate when the 8273 should generate an end of frame interrupt. When set, an early interrupt is generated when the last data character has been passed to the 8273. If the user software responds with another transmit command before the final flag is sent, the final flag interrupt will not be generated and a new frame will immediately begin when the current frame is complete. This permits frames to be separated by a single flag. If no additional Tx commands are provided, a final interrupt will follow.

If this bit is zero, the interrupt will be generated only after the final flag has been transmitted.

(D2) Buffered Mode

If the buffered mode bit is set to a one, the first two bytes (normally the address (A) and control (C) fields) of a frame are buffered by the 8273. If this bit is a zero the address and control fields are passed to and from memory.

(D1) Preframe Sync Mode

If this bit is set to a one the 8273 will transmit two characters before the first flag of a frame

To guarantee sixteen line transitions, the 8273 sends two bytes of data $(00)_{\rm H}$ if NRZI is set or data $(55)_{\rm H}$ if NRZI is not set.

Selec

Reset Device Command

	Α1	A ₀	D7	D ₆	D ₅	D ₄	D_3	D2	D1	D
TMR:										
TMR:	1	0	0	0	0	0	0	0	0	0

An 8273 reset command is executed by outputing a $(01)_H$ followed by $(00)_H$ to the reset register (TMR). See 8273 AC timing characteristics for Reset pulse specifications.

The reset command emulates the action of the reset pin.


- 1. The modem control signals are forced high (inactive level).
- 2. The 8273 status register flags are cleared.
- 3. Any commands in progress are terminated immediately.
- 4. The 8273 enters an idle state until the next command is issued.
- The Serial I/O and Operating Mode registers are set to zero and DMA data register transfer mode is selected.
- 6. The device assumes a non-loop SDLC terminal role.

Receive Commands

The 8273 supports three receive commands: General Receive, Selective Receive, and Selective Loop Receive.

General Receive (CMD Code C0)

General receive is a receive mode in which frames are received regardless of the contents of the address field.



NOTES:

- 1. If buffered mode is specified, the R0, R1 receive frame length (result) is the number of data bytes received.
- If non-buffered mode is specified, the R0, R1 receive frame length (result) is the number of data bytes received plus two (the count includes the address and control bytes).
- The frame check sequence (FCS) is not transferred to memory.
- Frames with less than 32 bits between flags are ignored (no interrupt generated) if the buffered mode is specified.
- 5. In the non-buffered mode an interrupt is generated when a less than 32 bit frame is received, since data transfer requests have occurred.
- The 8273 receiver is always disabled when an Idle is received after a valid frame. The CPU module must issue a receive command to re-enable the receiver.
- 7. The intervening ABORT character between a final flag and an IDLE does not generate an interrupt.
- If an ABORT Character is not preceded by a flag and is followed by an IDLE, an interrupt will be generated for the ABORT followed by an IDLE interrupt one character time later. The reception of an ABORT will disable the receiver.

						1	(K. 7)	files.		_	
tive R	ece	eive	(CI	MD	Co	N _o der	(; Ç1)	This		L.J.	na.
	A1	Ao	D7	D ₆	D5	D4	D3	• (in) D2	D1	C & Fil C & SUB D0	MAAA iet specification, some
CMD:	0	0	1	1	0	0	0	0	0	1	anga Sor
PAR:	0	1	LEA REC	AST S	IGNI E BU	FICA	NT B	YTE (GTH	OF TH (B0)	ΗE	m _e
PAR:	•0 •	1				ICAN GTH		TE O	FRE	CEIVI	
PAR:	0	1		CEIV			ADDF	RESS	MAT	сн	
PAR:	0	1		CEIV			ADDF	RESS	MAT	сн	

Are.

Selective receive is a receive mode in which frames are ignored unless the address field matches any one of two address fields given to the 8273 as parameters.

When selective receive is used in HDLC the 8273 looks at the first character, if extended, software must then decide if the message is for this unit.

Selective Loop Receive (CMD Code C2)

	A1	A ₀	D7	D6	D_5	D4	D ₃	D2	D1	D ₀				
CMD:	0	0	1	1	0	0	0	0	-1	0				
PAR:	0	.0		LEAST SIGNIFICANT BYTE OF THE RECEIVE BUFFER LENGTH (B0)										
PAR:	0	1,.		MOST SIGNIFICANT BYTE OF RECEIVE BUFFER LENGTH (B1)										
PAR:	0	1		RECEIVE FRAME ADDRESS MATCH FIELD ONE (A1)										
PAR:	0	1			E FR/ WO (ADDF	ESS	MAT	сн				

Selective loop receive operates like selective receive except that the transmitter is placed in flag stream mode automatically after detecting an EOP (01111111) following a valid received frame. The one bit delay mode is also reset at the end of a selective loop receive.

Receive Disable (CMD Code C5)

Terminates an active receive command immediately.

	A1	A ₀	D7	D ₆	D_5	D4	D ₃	D2	D1	Do	
CMD:	0.	0	1	1	0	0	0	1	0	1	
PAR:	NO	NE									

Transmit Commands

The 8273 supports three transmit commands: Transmit Frame, Loop Transmit, Transmit Transparent.

Transmit Frame (CMD Code C8)

	A1	A ₀	D7	D_6	D ₅	D4	D3	D_2	D1	D ₀	
CMD:	0	0	1	1	0	0	1	0	0	0	1
PAR:	0	1					NT B L0)	YTE	DF		
PAR:	0	1			GNIF LENC		IT BY L1)	TE O	F		
PAR:	0	- 1	AD	DRES	S FIE		DFTR	ANS	MIT F	RAME	(A)
PAR:	0	1	CO	NTRO	L FI	ELD	OF TF	ANS	міт і	RAME	(C)

Transmits one frame including: initial flag, frame check sequence, and the final flag.

If the buffered mode is specified, the L0, L1, frame length provided as a parameter is the length of the information field and the address and control fields must be input.

In unbuffered mode the frame length provided must be the length of the information field plus two and the address and control fields must be the first two bytes of data. Thus only the frame length bytes are required as parameters.

Loop Transmit (CMD Code CA)

	A1	A ₀	D7	D_6	D_5	D4	D_3	D_2	D1	D ₀	
CMD:	0	0	1	1	0	0	1	0	1	0	
PAR:	0	1				FICA STH (YTE (DF		
PAR:	0	1				ICAN		TE O	F		
PAR:	0	1	ADD	RES	SFIE	LD O	FTR	ANSN	IIT FI	RAME	AI
PAR:	0	1	CON	TRO	L FIE	LD O	FTR	ANSN	1IT F	RAM	0)

Transmits one frame in the same manner as the transmit frame command except:

- 1. This command should be given only in one-bit delay mode.
- 2. If the flag stream mode is not active transmission will begin after a received EOP has been converted to a flag.
- 3. If the flag stream mode is active transmission will begin at the next flag boundary for buffered mode or at the third flag boundary for non-buffered mode.
- 4. At the end of a loop transmit the one-bit delay mode is entered and the flag stream mode is reset.

						_	Maria	17 Albert			
Fransmit Tr	ans	spa	ren	t (C	MC	∧, °Ĉ(o, odę	d ((9)	Z	Mar
	A ₁	A ₀	D7	D ₆	D_5	D4	D3	D2	mP ₁	OD9	
CMD:	0	0	1	1	0	0	1	0	Ő	° @1,	
PAR:	0	1				FICA	NT B	YTE	OF		lact to estin
PAR:	0	1				ICAN STH (NT BY	TE C	OF		nange, Some
م مناطق م							. 1				

The 8273 will transmit a block of raw data without protocol, i.e., no zero bit insertion, flags, or frame check sequences.

Abort Transmit Commands

An abort command is supported for each type of transmit command. The abort commands are ignored if a transmit command is not in progress.

Abort Transmit Frame (CMD Code CC)

									D1 9	
CMD:	0	0	1	1	0	0	1	1	· 0	0
PAR:	NOM	IE								

After an abort character (eight contiguous ones) is transmitted, the transmitter reverts to sending flags or idles as a function of the flag stream mode specified.

Abort Loop Transmit (CMD Code CE)

	A1	A ₀	D7	D ₆	D5	D4	D_3	D2	D_1	D ₀	
CMD:	0	0	1	1	0	0	1	1	1	0]
PAR:	NON	JE									-

After a flag is transmitted the transmitter reverts to one bit delay mode.

Abort Transmit Transparent (CMD Code CD)

	A1	A ₀	D7	D ₆	D ₅	D4	D_3	D ₂	D1	D ₀	
CMD:	0	0	1	1	0	0	1	1	0	1]
PAR:	NON	IE									


The transmitter reverts to sending flags or idles as a function of the flag stream mode specified.

Modem Control Commands


The modem control commands are used to manipulate the modem control ports.

When read Port A or Port B commands are executed the result of the command is returned in the result register. The Bit Set Port B command requires a parameter that is a mask that corresponds to the bits to be set. The Bit Reset Port B command requires a mask that has a zero in the bit positions that are to be reset.

Read Port A (CMD Code 22)




Read Port B (CMD Code 23)



PAR: NONE

Set Port B Bits (CMD Code A3)

This command allows user defined Port B pins to be set.



Command Completion Result **Command Description** Parameter Results (HEX) Port Interrupt Set One Bit Delay A4 Set Mask None No Reset One Bit Delay 64 Reset Mask None No Set Mask Set Data Transfer Mode 97 None No _ Reset Data Transfer Mode Reset Mask 57 None No _ Set Operating Mode 91 Set Mask None No Reset Operating Mode 51 Reset Mask None No Set Serial I/O Mode A0 Set Mask None _ No Reset Serial I/O Mode 60 Reset Mask None No General Receive C0 B0.B1 RIC,R0,R1,(A,C)(2) RXI/R Yes Selective Receive C1 B0.B1.A1.A2 RIC,R0,R1,(A,C)(2) RXI/R Yes Selective Loop Receive C2 B0.B1.A1.A2 RIC.R0.R1.(A.C)(2) RXI/R Yes **Receive Disable** C5 None None _ No Transmit Frame C8 TIC TXI/R L0,L1,(A,C)⁽¹⁾ Yes CA TXI/B Loop Transmit L0,L1,(A,C)⁽¹⁾ TIC Yes C9 TIC TXI/R Transmit Transparent L0.L1 Yes Abort Transmit Frame CC None TIC TXI/R Yes TIC TXI/R Abort Loop Transmit CE None Yes Abort Transmit Transparent CD None TIC TXI/R Yes Port Value Result Read Port A 22 None No Port Value Read Port B 23 Result None No Set Port B Bit A3 Set Mask None _ No Reset Mask None No

8273 Command Summary

Reset Port B Bit

tice: This (D5) Flag Detect This bit can be used to set the flag detect on. The set when the next flag is detected, the set of the s (D5) Flag Detect


(D4-D1) User Defined Outputs These bits correspond to the state of the PB4-PB1 output pins.

(Do) Request to Send

This is a dedicated 8273 modem control signal, and reflects the same logical state of RTS pin.

Reset Port B Bits (CMD Code 63)

This command allows Port B user defined bits to be reset.



This command allows Port B (D4-D1) user defined bits to be reset. These bits correspond to Output Port pins (PB4-PB₁).

Notes: 1. Issued only when in buffered mode. 2. Read as results only in buffered mode.

63

8273

8273 Command Summary Key

- B0 Least significant byte of the receive buffer length.
- B1 Most significant byte of the receive buffer length.
- L0 Least significant byte of the Tx frame length.
- L1 Most significant byte of the Tx frame length.
- A1 Receive frame address match field one.
- A2 Receive frame address match field two.
- Address field of received frame. If non-buffered mode is specified, this result is not provided.
- C Control field of received frame. If non-buffered mode is specified this result is not provided.
- RXI/R Receive interrupt result register.
- TXI/R Transmit interrupt result register.
- R0 Least significant byte of the length of the frame received.
- R1 Most significant byte of the length of the frame received.
- RIC Receiver interrupt result code.
- TIC Transmitter interrupt result code.




Figure 12. Typical Frame Reception

Notice: This is not a final specification Some




Figure 14. 8273 System Diagram

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias	0°C to 70°C
Storage Temperature65°	C to +150° C
Voltage on Any Pin With	
Respect to Ground	-0.5V to +7V
Power Dissipation	1 Watt

*COMMENT: Stresses above those listed under, "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional device. This is a stress raining only and to the device at these or any other conditions so above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Nori

D.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$ to 70°C, $V_{CC} = +5.0V \pm 5\%$

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
V _{IL}	Input Low Voltage	- 0.5	0.8	V	1)
V _{IH}	Input High Voltage	2.0	V _{CC} + 0.5	v	
V _{OL}	Output Low Voltage		0.45	V	I_{OL} = 2.0 mA for Data Bus pins I_{OL} = 1.7 mA for all other pins
V _{OH}	Output High Voltage	2.4		V	I _{OH} = - 200 μA
կլ	Input Load Current		± 10	μA	$V_{IN} = V_{CC}$ to 0V
l _{oz}	Off-State Output Current		± 10	μA	$V_{OUT} = V_{CC}$ to 0V
I _{CC}	V _{CC} Supply Current		180	mA	

CAPACITANCE

 $T_A = 25^{\circ}C; V_{CC} = GND = 0V$

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
CIN	Input Capacitance				pF .	t _c = 1MHz
C _{I/O}	I/O Capacitance		·	20	pF	Unmeasured Pins Returned to GND

ead Cyc	· · · · · · · · · · · · · · · · · · ·				Notice: This is not parametric line not Test Conditions
Symbol	Parameter	Min.	Max.		Notice: This is not Parametric lip is not Test Conditions
t _{AC}	Select Setup to RD	0		ns	Note 3 Decretification
t _{CA}	Select Hold from RD	0		ns	Note 3 Change
t _{RR}	RD Pulse Width	0		ns	
t _{AD}	Data Delay from Address		250	ns	Note 3
t _{RD}	Data Delay from RD		150	ns	C _L = 150 pF, Note 3
t _{DF}	Output Float Delay	20	100	ns	C _L = 20 pF for Minimum; 150 pF for Maximum
t _{DC}	DACK Setup to RD	25		ns	
t _{CD}	DACK Hold from RD	25		ns	
t _{KD}	Data Delay from DACK		250	ńs	
/rite Cyc					
Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t _{AC}	Select Setup to WR	0		ns	
t _{CA}	Select Hold from WR	0		ns	
tww	WR Pulse Width	250		ns	
t _{DW}	Data Setup to WR	150		ns	·····
twp	Data Hold from WR	0		ns	
t _{DC}	DACK Setup to WR	25		ns	
t _{CD}	DACK Hold from WR	25		ns	
	L				
MA					
Symbol	Parameter	Min	Max	Unit	Test Conditions
Symbol	Parameter Parameter Request Hold from WR or RD (for Non-Burst Mode)	Min.	Max.	Unit	Test Conditions
t _{CQ}	Request Hold from WR or RD (for Non-Burst Mode)	Min.	Max. 150	Unit ns	Test Conditions
-	Request Hold from WR or RD (for Non-Burst Mode)	Min.			Test Conditions
t _{CQ} Other Tim Symbol	Request Hold from WR or RD (for Non-Burst Mode)		150	ns Unit	
t _{CQ} Other Tim	Request Hold from WR or RD (for Non-Burst Mode) ing Parameter	Min.	150	ns	
t _{CQ} Other Tim Symbol t _{RSTW}	Request Hold from WR or RD (for Non-Burst Mode) ing Parameter Reset Pulse Width	Min.	150 Max.	ns Unit t _{CY}	
t _{CQ} ther Tim Symbol t _{RSTW} t _r t _f	Request Hold from WR or RD (for Non-Burst Mode) ing Parameter Reset Pulse Width Input Signal Rise Time	Min.	150 Max. 20	ns Unit t _{CY} ns	
t _{CQ} Ther Tim Symbol t _{RSTW} t _r	Request Hold from WR or RD (for Non-Burst Mode) ing Parameter Reset Pulse Width Input Signal Rise Time Input Signal Fall Time	Min. 10	150 Max. 20	ns Unit t _{CY} ns ns	
t _{CQ} Symbol t _{RSTW} t _r t _f t _{RSTS} t _{CY}	Request Hold from WR or RD (for Non-Burst Mode) ing Parameter Reset Pulse Width Input Signal Rise Time Input Signal Fall Time Reset to First IOWR	Min. 10 2	150 Max. 20	ns Unit t _{CY} ns ns t _{CY}	Test Conditions
t _{CQ} ther Tim Symbol t _{RSTW} t _r t _f t _{RSTS} t _{CY} t _{CL}	Request Hold from WR or RD (for Non-Burst Mode) ing Parameter Reset Pulse Width Input Signal Rise Time Input Signal Fall Time Reset to First IOWR Clock	Min. 10 2 250	150 Max. 20	ns Unit t _{CY} ns ns t _{CY} ns	Test Conditions
tcq ther Tim Symbol tRSTW tr tr tr tr tcy tcu tcu tch	Request Hold from WR or RD (for Non-Burst Mode) ing Parameter Reset Pulse Width Input Signal Rise Time Input Signal Fall Time Reset to First IOWR Clock Clock Low	Min. 10 2 250 110	150 Max. 20	ns Unit t _{CY} ns t _{CY} ns ns	Test Conditions
tcq ther Tim Symbol t _{RSTW} t _r t _r t t t t t t	Request Hold from WR or RD (for Non-Burst Mode) ing Parameter Reset Pulse Width Input Signal Rise Time Input Signal Fall Time Reset to First IOWR Clock Clock Low Clock High	Min. 10 2 250 110 122	150 Max. 20	ns Unit t _{CY} ns ns t _{CY} ns ns ns	Test Conditions
tcq ther Tim Symbol t _{RSTW} t _r t _r t t _r t t _r t t _r t t _r t t t t t t t t t t	Request Hold from WR or RD (for Non-Burst Mode) ing Parameter Reset Pulse Width Input Signal Rise Time Input Signal Fall Time Reset to First IOWR Clock Clock Low Clock High Data Clock Low	Min. 10 2 250 110 122 200	150 Max. 20	ns Unit t _{CY} ns ns t _{CY} ns ns ns ns	Test Conditions
tcq ther Tim Symbol t _{RSTW} t _r t _{RSTS} t _{CY} t _{CL} t _{CL} t _{CL} t _{CL} t _{DCL} t _{DCH}	Request Hold from WR or RD (for Non-Burst Mode) ing Parameter Reset Pulse Width Input Signal Rise Time Input Signal Fall Time Reset to First IOWR Clock Clock Low Clock Low Clock High Data Clock High Data Clock	Min. 10 2 250 110 122 200 200	150 Max. 20	ns Unit t _{CY} ns t _{CY} ns ns ns ns ns ns	Test Conditions
tcq ther Tim Symbol t _{RSTW} t _r t _{RSTS} t _{CY} t _{CL} t _{CL} t _{CL} t _{DCL} t _{DCL} t _{DCH} t _{DCY}	Request Hold from WR or RD (for Non-Burst Mode) ing Parameter Reset Pulse Width Input Signal Rise Time Input Signal Fall Time Reset to First IOWR Clock Clock Low Clock High Data Clock High Data Clock Transmit Data Delay	Min. 10 2 250 110 122 200 200	150 Max. 20 20	ns Unit t _{CY} ns t _{CY} ns t _{CY} ns ns ns ns ns ns ns	Test Conditions
tcq ther Tim Symbol tastw tr trsts tcy tcL tcH tocl tocl toch tos	Request Hold from WR or RD (for Non-Burst Mode) ing Parameter Reset Pulse Width Input Signal Rise Time Input Signal Fall Time Reset to First IOWR Clock Clock Low Clock High Data Clock Low Data Clock High Data Clock Transmit Data Delay Data Setup Time	Min. 10 2 250 110 122 200 200 15625	150 Max. 20 20	ns Unit t _{CY} ns t _{CY} ns ns ns ns ns ns ns ns ns	Test Conditions
tcq ther Tim Symbol t _{RSTW} t _r t _{RSTS} t _{CY} t _{CL} t _{CL} t _{CL} t _{DCL} t _{DCL} t _{DCH} t _{DCY}	Request Hold from WR or RD (for Non-Burst Mode) ing Parameter Reset Pulse Width Input Signal Rise Time Input Signal Fall Time Reset to First IOWR Clock Clock Low Clock High Data Clock High Data Clock Transmit Data Delay	Min. 10 2 250 110 122 200 200 15625	150 Max. 20 20	ns Unit t _{CY} ns ns t _{CY} ns ns ns ns ns ns ns ns ns ns	Test Conditions


A.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to 70°C, $V_{CC} = +5.0V \pm 5\%$

NOTES:


1. All timing measurements are made at the reference voltages unless otherwise specified: Input "1" at 2.0V, "0" at 0.8V Output "1" at 2.0V, "0" at 0.8V

2. 64K baud maximum operating rate.


3. $t_{\mbox{AD}},\,t_{\mbox{RD}},\,t_{\mbox{AC}},\,\mbox{and}\,\,t_{\mbox{CA}}$ are not concurrent specs.




Write Waveforms




DMA Waveforms






Receive Data Waveforms



DPLL Output Waveform



Flag Detect Output Waveform



RELIMINAR Notice, This is not a final specification, some subject to change, some 8275 **PROGRAMMABLE CRT CONTROLLER**

- Programmable Screen and Character Format
- 6 Independent Visual Field Attributes
- 11 Visual Character Attributes (Graphic Capability)
- Cursor Control (4 Types)

int

DB0-1

DRO

DACK

IBO

an

WB


Ao CS

CCLK

Light Pen Detection and Registers

- Fully MCS-80TM and MCS-85TM Compatible
- Dual Row Buffers
- Programmable DMA Burst Mode
- Single + 5V Supply
- 40-Pin Package

The Intel[®] 8275 Programmable CRT Controller is a single chip device to interface CRT raster scan displays with Intel[®] microcomputer systems. Its primary function is to refresh the display by buffering the information from main memory and keeping track of the display position of the screen. The flexibility designed into the 8275 will allow simple interface to almost any raster scan CRT display with a minimum of external hardware and software overhead.



INTEL CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OF ANY CIRCUITRY OTHER THAN CIRCUITRY EMBODIED IN AN INTEL PRODUCT. NO OTHER CIRCUIT PATENT LICENSES ARE IMPLIED. © INTEL CORPORATION, 1979 1-162 00224A

PIN DESCRIPTIONS

1 LC3 0 Line count. Output from the line count- er which is used to address the character generator for the line positions on the screen. 5 DRQ 0 DMA request. Output signal to the 8257 DMA controller requesting a DMA cycle. 6 DACK I DMA acknowledge. Input signal from the 8257 DMA controller acknowledging that the requested DMA cycle has been granted. 7 HRTC 0 Horizontal retrace. Output signal which is active during the programmed hori- zontal retrace interval. During this peri- od the VSP output is high and the LTEN output is low. 8 VRTC 0 Vertical retrace. Output signal which is active during the programmed vertical retrace interval. During this period the VSP output is high and the LTEN out- put is low. 9 RD I Read input. A control signal to read registers. 10 WR I Write input. A control signal to write commands into the control registers or write data into the row buffers during a DMA cycle. 11 LPEN I Light pen. Input signal from the CRT system signifying that a light pen signal has been detected. 12 DB0 I/O Bi-directional three-state data bus lines. 13 DB1 The outputs are enabled during a read of the C or P ports. 15 DB3 BB6 19 DB4	Pin #	Pin Name	I/O	Pin Description
6 DACK I DMA controller requesting a DMA cycle. 6 DACK I DMA acknowledge. Input signal from the 8257 DMA controller acknowledging that the requested DMA cycle has been granted. 7 HRTC O Horizontal retrace. Output signal which is active during the programmed horizontal retrace interval. During this period the VSP output is high and the LTEN output is low. 8 VRTC O Vertical retrace. Output signal which is active during the programmed vertical retrace interval. During this period the VSP output is high and the LTEN output is low. 9 RD I Read input. A control signal to read registers. 10 WR I Write input. A control signal to write commands into the control registers or write data into the row buffers during a DMA cycle. 11 LPEN I Light pen. Input signal from the CRT system signifying that a light pen signal has been detected. 12 DB0 I/O Bi-directional three-state data bus lines. The outputs are enabled during a read of the C or P ports. 15 DB3 DB6 P P 19 DB4 P P P 19 DB6 P P P	2 3	LC2 LC1	0	er which is used to address the character generator for the line positions on the
 the 8257 DMA controller acknowledging that the requested DMA cycle has been granted. 7 HRTC O Horizontal retrace. Output signal which is active during the programmed horizontal retrace interval. During this period the VSP output is high and the LTEN output is low. 8 VRTC O Vertical retrace. Output signal which is active during the programmed vertical retrace interval. During this period the VSP output is high and the LTEN output is low. 9 RD I Read input. A control signal to read registers. 10 WR I Write input. A control signal to write commands into the control registers or write data into the row buffers during a DMA cycle. 11 LPEN I Light pen. Input signal from the CRT system signifying that a light pen signal has been detected. 12 DB0 I/O Bi-directional three-state data bus lines. The outputs are enabled during a read of the C or P ports. 18 DB6 I/O B5 18 DB6 19 DB7 	5	DRQ	0	
 is active during the programmed horizontal retrace interval. During this period the VSP output is high and the LTEN output is low. 8 VRTC O Vertical retrace. Output signal which is active during the programmed vertical retrace interval. During this period the VSP output is high and the LTEN output is low. 9 RD I Read input. A control signal to read registers. 10 WR I Write input. A control signal to write commands into the control registers or write data into the row buffers during a DMA cycle. 11 LPEN I Light pen. Input signal from the CRT system signifying that a light pen signal has been detected. 12 DB0 I/O Bi-directional three-state data bus lines. 13 DB1 The outputs are enabled during a read of the C or P ports. 14 DB2 the C or P ports. 15 DB3 16 DB4 DB5 18 DB6 19 DB7 	6	DACK	I	the 8257 DMA controller acknowledging that the requested DMA cycle has been
active during the programmed vertical retrace interval. During this period the VSP output is high and the LTEN output is low. 9 RD I Read input. A control signal to read registers. 10 WR I Write input. A control signal to registers or write data into the control registers or write data into the row buffers during a DMA cycle. 11 LPEN I Light pen. Input signal from the CRT system signifying that a light pen signal has been detected. 12 DB0 I/O Bi-directional three-state data bus lines. 13 DB1 The outputs are enabled during a read of the C or P ports. 15 DB3 B4 17 DB5 B8 18 DB6 B9	7	HRTC	0	is active during the programmed hori- zontal retrace interval. During this peri- od the VSP output is high and the
 10 WR 1 Write input. A control signal to write commands into the control registers or write data into the row buffers during a DMA cycle. 11 LPEN 11 LPEN 12 DB0 1/O Bi-directional three-state data bus lines. 13 DB1 14 DB2 15 DB3 16 DB4 17 DB5 18 DB6 19 DB7 	8	VRTC	0	active during the programmed vertical retrace interval. During this period the VSP output is high and the LTEN out-
 commands into the control registers or write data into the row buffers during a DMA cycle. LPEN I Light pen. Input signal from the CRT system signifying that a light pen signal has been detected. DB0 I/O Bi-directional three-state data bus lines. DB1 The outputs are enabled during a read of the C or P ports. DB3 DB4 DB5 DB6 DB7 	9	RD	I	
 system signifying that a light pen signal has been detected. 12 DB0 I/O Bi-directional three-state data bus lines. 13 DB1 The outputs are enabled during a read of 14 DB2 the C or P ports. 15 DB3 16 DB4 17 DB5 18 DB6 19 DB7 	10	WR	۱	commands into the control registers or write data into the row buffers during a
13DB1The outputs are enabled during a read of14DB2the C or P ports.15DB316DB417DB518DB619DB7	11	LPEN	I	system signifying that a light pen signal
20 Ground Ground	13 14 15 16 17 18	DB1 DB2 DB3 DB4 DB5 DB6	1/0	The outputs are enabled during a read of
	20	Ground		Ground

			Notice: The second
			Paris in all and
Pin	# Pin N	ame I/O	Pin Description
40	Vcc		+5V power supply
39 38	LA ₀ LA ₁	O	+5V power supply Line attribute codes. These attribute codes have to be decoded externally by the dot/timing logic to generate the horizontal and vertical line combinations for the graphic displays specified by the character attribute codes.
37	LTEN	0	Light enable. Output signal used to enable the video signal to the CRT. This output is active at the programmed underline cursor position, and at posi- tions specified by attribute codes.
36	RVV	0	Reverse video. Output signal used to indicate the CRT circuitry to reverse the video signal. This output is active at the cursor position if a reverse video block cursor is programmed or at the positions specified by the field attribute codes.
35	VSP	0	Video suppression. Output signal used to blank the video signal to the CRT. This output is active:
			 during the horizontal and vertical re- trace intervals.
			 at the top and bottom lines of rows if underline is programmed to be number 8 or greater. when an end of row or end of screen code is detected.
			 When a DMA underrun occurs.
			 at regular intervals (1/16 frame frequency for cursor, 1/32 frame frequency for character and field attributes) – to create blinking displays as specified by cursor, character attribute, or field attribute programming.
34 33	GPA ₁ GPA ₀	0	General purpose attribute codes. Out- puts which are enabled by the general purpose field attribute codes.
32	HLGT	0	Highlight. Output signal used to intensi- fy the display at particular positions on the screen as specified by the character attribute codes or field attribute codes.
31	IRQ	0	Interrupt request.
30	CCLK	I.	Character clock (from dot/timing logic).
29 28 27 26 25 24 23	CC6 CC5 CC4 CC3 CC2 CC1 CC0	0	Character codes. Output from the row buffers used for character selection in the character generator.
22	ĊŚ	I	Chip select. The read and write are enabled by $\overline{\text{CS}}$.
21	A ₀	I	Port address. A high input on A_0 selects the "C" port or command registers and a low input selects the "P" port or parameter registers.

FUNCTIONAL DESCRIPTION

Data Bus Buffer

This 3-state, bidirectional, 8-bit buffer is used to interface the 8275 to the system Data Bus.

This functional block accepts inputs from the System Control Bus and generates control signals for overall device operation. It contains the Command, Parameter, and Status Registers that store the various control formats for the device functional definition.

A0	OPERATION	REGISTER
0	Read	PREG
0	Write	PREG
1	Read	SREG
1	Write	CREG

RD (Read)

A "low" on this input informs the 8275 that the CPU is reading data or status information from the 8275.

WR (Write)

A "low" on this input informs the 8275 that the CPU is writing data or control words to the 8275.

CS (Chip Select)

A "low" on this input selects the 8275. No reading or writing will occur unless the device is selected. When \overline{CS} is high, the Data Bus in the float state and \overline{RD} and \overline{WR} will have no effect on the chip.

DRQ (DMA Request)

A "high" on this output informs the DMA Controller that the 8275 desires a DMA transfer.

DACK (DMA Acknowledge)

A "low" on this input informs the 8275 that a DMA cycle is in progress.

IRQ (Interrupt Request)

A "high" on this output informs the CPU that the 8275 desires interrupt service.




Figure 1. 8275 Block Diagram Showing Data Bus Buffer and Read/Write Functions

A ₀	RD	WR	CS	
0	0	1	0	Write 8275 Parameter
0	1	0	0	Read 8275 Parameter
1	0	<u>1</u>	0	Write 8275 Command
1	1	0	0	Read 8275 Status
х	1	1	0	Three-State
X	Х	Х	1	Three-state

Character Counter

The Character Counter is a programmable counter that is used to determine the number of characters to be displayed per row and the length of the horizontal retrace interval. It is driven by the CCLK (Character Clock) input, which should be a derivative of the external dot clock.

Line Counter

The Line Counter is a programmable counter that is used to determine the number of horizontal lines (Sweeps) per character row. Its outputs are used to address the external character generator ROM.

Row Counter

The Row Counter is a programmable counter that is used to determine the number of character rows to be displayed per frame and length of the vertical retrace interval.

Light Pen Registers

The Light Pen Registers are two registers that store the contents of the character counter and the row counter whenever there is a rising edge on the LPEN (Light Pen) input.

Note: Software correction is required.

Raster Timing and Video Controls

The Raster Timing circuitry controls the timing of the HRTC (Horizontal Retrace) and VRTC (Vertical Retrace) outputs. The Video Control circuitry controls the generation of LA_{0-1} (Line Attribute), HGLT (Highlight), RVV (Reverse Video), LTEN (Light Enable), VSP (Video Suppress), and GPA_{0-1} (General Purpose Attribute) outputs.

Row Buffers

The Row Buffers are two 80 character buffers. They are filled from the microcomputer system memory with the character codes to be displayed. While one row buffer is displaying a row of characters, the other is being filled with the next row of characters.




Figure 2. 8275 Block Diagram Showing Counter and Register Functions

FIFOs

There are two 16 character FIFOs in the 8275. They are used to provide extra row buffer length in the Transparent Attribute Mode (see Detailed Operation section).

Buffer Input/Output Controllers

The Buffer Input/Output Controllers decode the characters being placed in the row buffers. If the character is a character attribute, field attribute or special code, these controllers control the appropriate action. (Examples: An "End of Screen-Stop DMA" special code will cause the Buffer Input Controller to stop further DMA requests. A "Highlight" field attribute will cause the Buffer Output Controller to activate the HGLT output.)

SYSTEM OPERATION

The 8275 is programmable to a large number of different display formats. It provides raster timing, display row buffering, visual attribute decoding, cursor timing, and light pen detection.

It is designed to interface with the 8257 DMA Controller and standard character generator ROMs for dot matter decoding. Dot level timing must be provided by external circuitry.




Figure 3. 8275 Systems Block Diagram Showing Systems Operation

General Systems Operational Description

The 8275 provides a "window" into the microcomputer system memory.

Display characters are retrieved from memory and displayed on a row by row basis. The 8275 has two row buffers. While one row buffer is being used for display, the other is being filled with the next row of characters to be displayed. The number of display characters per row and the number of character rows per frame are software programmable, providing easy interface to most CRT displays. (See Programming Section.)

The 8275 requests DMA to fill the row buffer that is not being used for display. DMA burst length and spacing is programmable. (See Programming Section.)

The 8275 displays character rows one line at a time.

The number of lines per character row, the underline position, and blanking of top and bottom lines are programmable. (See Programming Section.)

The 8275 provides special Control Codes which can be used to minimize DMA or software overhead. It also provides Visual Attribute Codes to cause special action or symbols some on the screen without the use of the character generator (see Visual Attributes Section).

The 8275 also controls raster timing. This is done by generating Horizontal Retrace (HRTC) and Vertical Retrace (VRTC) signals. The timing of these signals is programmable.

The 8275 can generate a cursor. Cursor location and format are programmable. (See Programming Section.)

The 8275 has a light pen input and registers. The light pen input is used to load the registers. Light pen registers can be read on command. (See Programming Section.)





Figure 4. Display of a Character Row

Display Row Buffering

Before the start of a frame, the 8275 requests DMA and one row buffer is filled with characters.





When the first horizontal sweep is started, character codes are output to the character generator from the row buffer just filled. Simultaneously, DMA begins filling the other row buffer with the next row of characters.




Figure 6. Second Buffer Filled, First Row Displayed




Figure 7. First Buffer Filled with Third Row, Second Row Displayed

This is repeated until all of the character rows are displayed.

Display Format

Screen Format

The 8275 can be programmed to generate from 1 to 80 characters per row, and from 1 to 64 rows per frame.




Figure 8. Screen Format

The 8275 can also be programmed to blank alternate rows. In this mode, the first row is displayed, the second blanked, the third displayed, etc. DMA is not requested for the blanked rows.




Figure 9. Blank Alternate Rows Mode

Row Format The 8275 is designed to hold the line count stable while outputting the appropriate character codes, during each horizontal sweep. The line count is instances of the same shore of horizontal sweep. The line count is incremented during output again during the next sweep. This is continued until the whole character row is displayed.

The number of lines (horizontal sweeps) per character row is programmable from 1 to 16.

The output of the line counter can be programmed to be in one of two modes.

In mode 0, the output of the line counter is the same as the line number.

In mode 1, the line counter is offset by one from the line number.

Note: In mode 1, while the first line (line number 0) is being displayed, the last count is output by the line counter (see examples).

Line Number			 		Line Counter Mode 0	Line Counter Mode 1
0					0000	1111
1					0001	0000
2					0010	0001
3					0011	0010
4					0100	0011
5					0101	0100
6					0110	0101
7					0111	0110
8	•				1000	0111
9					1001	1000
10					1010	1001
11					1011	1010
12					1100	1011
13					1101	1100
14					1110	1101
15					1111	1110

Figure 10. Example of a 16-Line Format

Line Number						Line Counter Mode 0	Line Counter Mode 1
0		۵				0000	1001
1					۵	0001	0000
2				8		0010	0001
3						0011	0010
4	. 🗆					0100	0011
5	Ω				Ū.	0101	0100
6		8	Ο			0110	0101
7						0111	0110
8			۵			1000	0111
9						1001	1000

Figure 11. Example of a 10-Line Format

Mode 0 is useful for character generators that leave address zero blank and start at address 1. Mode 1 is useful for character generators which start at address zero.

Underline placement is also programmable (from line number 0 to 15). This is independent of the line counter mode.


If the line number of the underline is greater than 7 (line number MSB = 1), then the top and bottom lines will be blanked.

Line Number			•.					Line Counter Mode 0	Line Counter Mode 1
0		۵			۵			0000	1011
. 1								0001	0000
2				Ο				0010	0001
3								0011	0010
4		Q			0:	0		0100	0011
5								0101	0100
6								0110	0101
7								0111	0110
8								1000	0111
9								1001	1000
10								1010	1001
, 11	ņ							1011	1010
1			nd are						

Figure 12. Underline in Line Number 10

If the line *number* of the underline is less than or equal to 7 (line number MSB = 0), then the top and bottom lines will not be blanked.

Line			Line Counter	Line Counte
Number	: •		Mode 0	Mode 1
0			0000	0111
1	00		0001	0000
2			0010	0001
3 .			0011	0010
4			0100	0011
5	0 🖬 🛛		0101	0100
6	- C = O		0110	0101
7			0111	0110
	T	nd Bottom	1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -	





If the line number of the underline is greater than the maximum number of lines, the underline will not appear.

Blanking is accomplished by the VSP (Video Suppression) signal. Underline is accomplished by the LTEN (Light Enable) signal.

Dot Format Dot width and character width are dependent, upon the acitication external timing and control circuitry.

Dot level timing circuitry should be designed to accept the some parallel output of the character generator and shift it out serially at the rate required by the CRT display.





Dot width is a function of dot clock frequency.

Character width is a function of the character generator width.

Horizontal character spacing is a function of the shift register length.

Note: Video control and timing signals must be synchronized with the video signal due to the character generator access delay.

Raster Timing

The character counter is driven by the character clock input (CCLK). It counts out the characters being displayed (programmable from 1 to 80). It then causes the line counter to increment, and it starts counting out the horizontal retrace interval (programmable from 2 to 32). This is constantly repeated.




Figure 15. Line Timing

The line counter is driven by the character counter. It is used to generate the line address outputs (LC_{0-3}) for the character generator. After it counts all of the lines in a character row (programmable from 1 to 16), it increments the row counter, and starts over again. (See Character Format Section for detailed description of Line Counter functions.)

The row counter is an internal counter, driven by the line





Figure 16. Row Timing

After the row counter counts all of the rows in a frame (programmable from 1 to 64), it starts counting out the vertical retrace interval (programmable from 1 to 4).





The Video Suppression Output (VSP) is active during horizontal and vertical retrace intervals.

Dot level timing circuitry must synchronize these outputs with the video signal to the CRT Display.





The 8275 can be programmed to request burst DMA transfers of 1 to 8 characters. The interval between bursts is also programmable (from 0 to 55 character clock periods ± 1). This allows the user to tailor his DMA overhead to fit his system needs.

The first DMA request of the frame occurs one row time before the end of vertical retrace. DMA requests continue as programmed, until the row buffer is filled. If the row buffer is filled in the middle of a burst, the 8275 terminates the burst and resets the burst counter. No more DMA requests will occur until the beginning of the next row. At that time, DMA requests are activated as programmed until the other buffer is filled.



request at the end of each frame. This can be used to reinitialize the DMA controller. If the 8275 interrupt enable flag is set, an interrupt request will occur at the Some beginning of the last display row.





If, for any reason, there is a DMA underrun, a flag in the status word will be set.




Figure 18. DMA Timing

The DMA controller is typically initialized for the next frame at the end of the current frame.

IRQ will go inactive after the status register is read.




Figure 20. End of Interrupt Request

A reset command will also cause IRQ to go inactive, but this is not recommended during normal service.

Another method of reinitializing the DMA controller is to have the DMA controller itself interrupt on terminal count. With this method, the 8275 interrupt enable flag should not be set.

Note: Upon power-up, the 8275 Interrupt Enable Flag may be set. As a result, the user's cold start routine should write a reset command to the 8275 before system interrupts are enabled.

VISUAL ATTRIBUTES AND SPECIAL CODES


The characters processed by the 8275 are 8-bit quantities. The character code outputs provide the character generator with 7 bits of address. The Most Significant Bit is the extra bit and it is used to determine if it is a normal display character (MSB = 0), or if it is a Visual Attribute or Special Code (MSB = 1).


There are two types of Visual Attribute Codes. They are Character Attributes and Field Attributes.

Character Attribute Codes erate graphics symbols without the use of an character generator. This is accomplished by selectively activating the Line Attribute outputs (LA_{0-1}) , the Video Suppression, output (VSP), and the Light Enable output. The dot level $s_{o_{The}}$ timing circuitry can use these signals to generate the proper symbols.

Character attributes can be programmed to blink or be highlighted individually. Blinking is accomplished with the Video Suppression output (VSP). Blink frequency is equal to the screen refresh frequency divided by 32. Highlighting is accomplished by activating the Highlight output (HGLT).

Character Attributes







8275

					,	·	Parametric initis in the article specification of the second specification of the seco
CHARACTER ATTRIBUTE CODE "CCCC"		1.4		VSP	LTEN	SYMBOL	DESCRIPTION
		LA ₁	LA ₀				Charles Do
	Above Underline	0	0	1	0		
0000	Underline	1	0	0	0		Top Left Corner
	Below Underline	0	1	0	0		
	Above Underline	0	0	1	0		
0001	Underline	1	1	0	0	· · · · ·	Top Right Corner
	Below Underline	0	1	0	0	1	
	Above Underline	0	1	0	0		
0010	Underline	1	0	0	0		Bottom Left Corner
· · ·	Below Underline	0	0	1	0		
	Above Underline	0	1	0	0		
0011	Underline	1	1	0.	0		Bottom Right Corner
	Below Underline	0	. 0	1	0		
	Above Underline	0	0	1	0		
0100	Underline	0	0	0	1		Top Intersect
	Below Underline	0	1	0	0		
	Above Underline	0	1	0	0	4 1 1	
0101	Underline	1	1	0	0		Right Intersect
	Below Underline	0	1	0	0		
	Above Underline	0	1	0	0	-	
0110	Underline	1	0	0	0		Left Intersect
	Below Underline	0	1	0	0		
~	Above Underline	0	1	0	0	-	
0111	Underline	0	0	0	1		Bottom Intersect
	Below Underline	0	0	1	0		
	Above Underline	0	0	1	0	- · ·	
1000	Underline	0	0	0	1		Horizontal Line
	Below Underline	0	0	1	0		
1001	Above Underline	0	1	0	0		NA
1001	Underline	0	1	0	0	4	Vertical Line
	Below Underline	0	1	0	0		
1010	Above Underline	0	1	0	0		
1010	Underline Releve Underline	0	0	0	1		Crossed Lines
	Below Underline	0	1	0	0		
1044	Above Underline	0	0	0	0	4 .	
1011	Underline Releve Underline	0	0	0	0	- · .	Not Recommended *
	Below Underline	0	0	0	0		
1100	Above Underline	0	0	1	0.	4	
1100	Underline Balans Underline	0	0	1	0	4	Special Codes
	Below Underline	0	0	1	0		
1101	Above Underline					4.	
1101	Underline Relew Underline		Unde	efined		-	Illegal
	Below Underline						· · ·
1110	Above Underline			· · · · · ·			llienel
1110	Underline Relaw Underline	· · ·	Unde	efined	+	4	lllegal
	Below Underline				+	·	
	Above Underline		⊢	–	· · · · ·	4	
1111	Underline		L Unde	efined			Illegal

*Character Attribute Code 1011 is not recommended for normal operation. Since none of the attribute outputs are active, the character Generator will not be disabled, and an indeterminate character will be generated.

Character Attribute Codes 1101, 1110, and 1111 are illegal. Blinking is active when B = 1. Highlight is active when H = 1.

Special Codes

Four special codes are available to help reduce memory, software, or DMA overhead.

Special Control Character

MSB 1 1 1 1	LSB 0 0 <u>S S</u> SPECIAL CONTROL CODE
	S S FUNCTION

0 0	End of Row
01	End of Row-Stop DMA
10	End of Screen
1 1	End of Screen-Stop DMA

The End of Row Code (00) activates VSP and holds it to the end of the line.

The End of Row-Stop DMA Code (01) causes the DMA Control Logic to stop DMA for the rest of the row when it is written into the Row Buffer. It affects the display in the same way as the End of Row Code (00).

The End of Screen Code (10) activates VSP and holds it to the end of the frame.

The End of Screen-Stop DMA Code (11) causes the DMA Control Logic to stop DMA for the rest of the frame when it is written into the Row Buffer. It affects the display in the same way as the End of Screen Code (10).

If the Stop DMA feature is not used, all characters after an End of Row character are ignored, except for the End of Screen character, which operates normally. All characters after an End of Screen character are ignored.


Note: If a Stop DMA character is not the last character in a burst or row, DMA is not stopped until after the next character is read. In this situation, a dummy character must be placed in memory after the Stop DMA character.

Field Attributes The field attributes are control codes? which, affect the visual characteristics for a field of characters, starting at the character following the court up to, und the code, for some character which precedes the *next* field attributes are rest. The field attributes are rest. during the vertical retrace interval.

There are six field attributes:

- 1. Blink Characters following the code are caused to blink by activating the Video Suppression output (VSP). The blink frequency is equal to the screen refresh frequency divided by 32.
- Highlight Characters following the code are caused to be highlighted by activating the Highlight output (HGLT).
- Reverse Video Characters following the code are 3 caused to appear with reverse video by activating the Reverse Video output (RVV).
- 4. Underline Characters following the code are caused to be underlined by activating the Light Enable output (LTEN).
- General Purpose There are two additional 8275 5,6. outputs which act as general purpose, independently programmable field attributes. GPA n=1 are active high outputs.

Field Attribute Code



B = 1 FOR BLINKING R = 1 FOR REVERSE VIDEO U = 1 FOR UNDERLINE $GG = GPA_1, GPA_0$

The 8275 can be programmed to provide visible or invisible field attribute characters.

If the 8275 is programmed in the visible field attribute mode, all field attributes will occupy a position on the screen. They will appear as blanks caused by activation of the Video Suppression output (VSP). The chosen visual attributes are activated after this blanked character.




Figure 22. Example of the Visible Field Attribute Mode (Underline Attribute)

If the 8275 is programmed in the invisible field attribute mode, the 8275 FIFO is activated.




Figure 23. Block Diagram Showing FIFO Activation

Each row buffer has a corresponding FIFO. These FIFOs are 16 characters by 7 bits in size.

When a field attribute is placed in the row buffer during DMA, the buffer input controller recognizes it and places the *next* character in the proper FIFO.

When a field attribute is placed in the Buffer Output Controller during display, it causes the controller to immediately put a character from the FIFO on the Character Code outputs (CC_{0-6}). The chosen Visual Attributes are also activated.

Since the FIFO is 16 characters long, no more than 16 field attribute characters may be used per line in this mode. If more are used, a bit in the status word is set and the first characters in the FIFO are written over and lost.

Note: Since the FIFO is 7 bits wide, the MSB of any characters put in it are stripped off. Therefore, a Visual Attribute or Special Code must *not* immediately follow a field attribute code. If this situation does occur, the Visual Attribute or Special Code will be treated as a normal display character.




Figure 24. Example of the Invisible Field Attribute Mode (Underline Attribute)

Field and Character Attribute Interaction

Character Attribute Symbols are affected by the Reverse Video (RRV) and General Purpose (GPA_{0-1}) field attributes. They are not affected by Underline, Blink or Highlight field attributes; however, these characteristics can be programmed *individually* for Character Attribute Symbols.



The cursor location is determined by a cursor row register and a character position register which are loaded by command to the controller. The cursor can be programmed to appear on the display as:

- 1. a blinking underline
- a blinking reverse video block 2.
- a non-blinking underline 3.
- a non-blinking reverse video block 4

The cursor blinking frequency is equal to the screen refresh frequency divided by 16.

If a non-blinking reverse video cursor appears in a nonblinking reverse video field, the cursor will appear as a normal video block.

If a non-blinking underline cursor appears in a non-blinking underline *field*, the cursor will not be visible.

Light Pen Detection

A light pen consists of a micro switch and a tiny light sensor. When the light pen is pressed against the CRT screen, the micro switch enables the light sensor. When the raster sweep reaches the light sensor, it triggers the light pen output.

If the output of the light pen is presented to the 8275 LPEN input, the row and character position coordinates are stored in a pair of registers. These registers can be read on command. A bit in the status word is set, indicating that the light pen signal was detected. The LPEN input must be a 0 to 1 transition for proper operation.

Note: Due to internal and external delays, the character position coordinate will be off by at least three character positions. This has to be corrected in software.

Device Programming The 8275 has two programming registers, the Command Register (CREG) and the Parameter Register (PREG), It also has a Status Register (SREG). The Command Register also has a Status Register IDEG. The Control of the status Registers can only be written into and the Status Registers can only set Songel Songe be read from. They are addressed as follows:

A ₀	OPERATION	REGISTER
0	Read	PREG
0	Write	PREG
1	Read	SREG
1	Write	CREG

The 8275 expects to receive a command and a sequence of 0 to 4 parameters, depending on the command. If the proper number of parameter bytes are not received before another command is given, a status flag is set, indicating an improper command.

Instruction Set

The 8275 instruction set consists of 8 commands.

COMMAND	NO. OF PARAMETER BYTES
Reset	4
Start Display	0
Stop Display	0
Read Light Pen	2
Load Cursor	2
Enable Interrupt	0
Disable Interrupt	0
Preset Counters	0

In addition, the status of the 8275 (SREG) can be read by the CPU at any time.

F

1. Reset Command:

						D	AT/	A BI	US		1
	OPERATION	A0	DESCRIPTION	M	SB					L	SB
Command	Write	1	Reset Command	0	0	0	0	0	0	0	0
	Write	0	Screen Comp Byte 1	s	н	н	н	н	Ή	н	н
Parameters	Write	.0.	Screen Comp Byte 2	v	v	R	R	R	R	R	R
Falameters	Write	0	Screen Comp Byte 3	υ	υ	U	U	L	L	L	L
	Writé	0	Screen Comp Byte 4	м	ŕ	с	ċ	z	z	z	z

Action – After the reset command is written, DMA requests stop, 8275 interrupts are disabled, and the VSP output is used to blank the screen. HRTC and VRTC continue to run. HRTC and VRTC timing are random on power-up.

As parameters are written, the screen composition is defined.

Parameter - S Spaced Rows

S	FUNCTIONS
0	Normal Rows
1	Spaced Rows

Parameter - HHHHHHH Horizontal Characters/Row

н	н	н	н	н	н	н	NO. OF CHARACTERS PER ROW
0	0	0	0	0	0	0	1
0	0	0	0	0	0	1	2
0	0	0	0	0	1	0	3
							Ι.
							1
1	0	0	1	1	1	1	80
1	0	1	0	0	0	0	Undefined
							1.
1	1	1	1	1	1	1	Undefined

Parameter - VV Vertical Retrace Row Count

v	v	NO. OF ROW COUNTS PER VRTC
0	0	1
0	1	2
1	0	3
1	1	4

Parameter – RRRRRR Vertical Rows/Frame

R	R	R	R	R	R	NO. OF ROWS/FRAME
0	0	0	0	0	0	1
0	0	0	0	0	1	2
0	0	0	0	1	0	3
						1
		. •				
1	1	1	1	1	1	64

Param	ieter U	ר ע ט	U U U	UU	Underline Placement LINE NUMBER OF UNDERLINE The state street specification of the state of the specification of t
	. 0	0	0	0	1 The sup spectrum
	0	0	.0	1	2
	0	0	1	0	3 Concentration Some
					"ge vome
			•		
					1
	1	1	1	1	16

Parameter - LLLL Number of Lines per Character Row

L	Ĺ	L	L	NO. OF LINES/ROW
0	0	0	0	1
0	0	0	1	2
0	0	1	0	3
	•			•
				•
1	1	1	1	16

Parameter – M Line Counter Mode

М	LINE COUNTER MODE
0	Mode 0 (Non-Offset)
1	Mode 1 (Offset by 1 Count)

Parameter - F Field Attribute Mode

F,	FIELD ATTRIBUTE MODE
0	Transparent
1	Non-Transparent

Parameter - CC Cursor Format

С	С	CURSOR FORMAT
0	0	Blinking reverse video block
0	1	Blinking underline
1	0	Nonblinking reverse video block
1	1	Nonblinking underling

Parameter - ZZZZ Horizontal Retrace Count

z	z	z	Z	NO. OF CHARACTER COUNTS PER HRTC
0	0	0	0	2
0	0	0	1	4 .
0	0	1	0	6
1	1	1	1	32

Note: uuuu MSB determines blanking of top and bottom lines (1 = blanked, 0 = not blanked).

2. Start Display Command:

	OPERATION	Ao	DESCRIPTION	мѕв	D	АТ	ΑB	US	L	sв
Command	Write	1	Start Display	0 0	1	S	S	s	В	в
No p	arameters									

SSS BURST SPACE CODE

S	s	s	NO. OF CHARACTER CLOCKS BETWEEN DMA REQUESTS
0	0	0	0
0	0	1	7
0	1	0	15
0	1	1	23
1	0	0	31
1	0	1	39
1	1	0	47
1	1	1	55

B B BURST COUNT CODE

вв	NO. OF DMA CYCLES PER BURST
0 0	1
01	2
1 0	4
1 1	8

Action - 8275 interrupts are enabled, DMA requests begin, video is enabled, Interrupt Enable and Video Enable status flags are set.

3. Stop Display Command:

	OPERATION	Ao	DESCRIPTION	м	SВ	D	Α Τ <i>Α</i>	A BI	JS	L	ѕв
Command	Write	1	Stop Display	0	1	0	0	0	0	0	0
No	parameters										

Action - Disables video, interrupts remain enabled, HRTC and VRTC continue to run, Video Enable status flag is reset, and the "Start Display" command must be given to re-enable the display.

4. Read Light Pen Command

	OPERATION	AO	DESCRIPTION	M	SB	D	АТ/	A B	US	L	SB
Command	Write	1	Read Light Pen	0	1	1	0	0	0	0	0
Parameters	Read Read	0 0	Char. Number Row Number		har ow				n R	ow)

Action - The 8275 is conditioned to supply the contents of the light pen position registers in the next two read cycles of the parameter register. Status flags are not affected.

Note: Software correction of light pen position is required.

5. Load Cursor Position:

5. Load Cursor Position:								
	OPERATION	AO	DESCRIPTION	MSB ³⁷ 2 States LSB				
Command	Write	1	Load Cursor	1 0 0 0°0, 0 ^{ic} 0, 0				
Parameters	Write Write	0 0	Char. Number Row Number	(Char. Position in Row), Some				

Action - The 8275 is conditioned to place the next two parameter bytes into the cursor position registers. Status flags not affected.

Enable Interrupt Command: 6.

	OPERATION	AO	DESCRIPTION	м	SB	D	4 T A	A BI	JS	L	ѕв
Command	Write	1	Enable Interrupt	1	0	1	0	0	0	0	0
No	parameters										

Action - The interrupt enable status flag is set and interrupts are enabled.

7. Disable Interrupt Command:

	OPERATION	Ao	DESCRIPTION	M	SB	D	AT A	BI	JS	L	ѕв
Command	Write	1	Disable Interrupt	1	1	0	0	0	0	0	0
No	parameters										

Action - Interrupts are disabled and the interrupt enable status flag is reset.

Preset Counters Command: 8.

	OPERATION	Ao	DESCRIPTION	м	SB	D	чт 4	B	US	L	ѕв
Command	Write	1	Preset Counters	1	1	1	0	0	0	0	0
No parameters											

Action - The internal timing counters are preset, corresponding to a screen display position at the top left corner. Two character clocks are required for this operation. The counters will remain in this state until any other command is given.

This command is useful for system debug and synchronization of clustered CRT displays on a single CPU.

Status	Flags					
	OPERATION	Ao	DESCRIPTION	MSB	DATA BUS	LSB
Command	Read	1	Status Word	0 IE	IR LP IC VE O	U F0

- IE (Interrupt Enable) Set or reset by command. It enables vertical retrace interrupt. It is automatically set by a "Start Display" command and reset with the "Reset" command.
- IR (Interrupt Request) This flag is set at the beginning of display of the last row of the frame if the interrupt enable flag is set. It is reset after a status read operation.
- LP This flag is set when the light pen input (LPEN) is activated and the light pen registers have been loaded. This flag is automatically reset after a status read.

- IC (Improper Command) This flag is set when a command parameter string is too flong or too short. The flag is automatically reset after a status read.
 VE (Video Enable) This flag indicates that video Some
- VE (Video Enable) This flag indicates that video operation of the CRT is enabled. This flag is set on a "Start Display" command, and reset on a "Stop Display" or "Reset" command.
- DU (DMA Underrun) This flag is set whenever a data underrun occurs during DMA transfers. Upon detection of DU, the DMA operation is stopped and the screen is blanked until after the vertical retrace interval. This flag is reset after a status read.
- FO (FIFO Overrun) This flag is set whenever the FIFO is overrun. It is reset on a status read.

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias	
Storage Temperature	-65°C to +150°C
Voltage On Any Pin	
With Respect to Ground	0.5V to +7V
Power Dissipation	1 Watt

*COMMENT: Stresses above those listed under "Absolutie Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these of the section of the specification is not implied.

D.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$ to $70^{\circ}C$; $V_{CC} = 5V \pm 5\%$

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
VIL	Input Low Voltage	-0.5	0.8	v	
VIH	Input High Voltage	2.0	V _{CC} +0.5V	V	· ·
V _{OL}	Output Low Voltage		0.45	V	I _{OL} = 2.2 mA
V _{OH}	Output High Voltage	2.4		V	I _{OH} = -400 μA
կլ	Input Load Current		±10	μA	V _{IN} = V _{CC} to 0V
OFL	Output Float Leakage		±10	μA	V _{OUT} = V _{CC} to 0V
I _{CC}	V _{CC} Supply Current		160	mA	

CAPACITANCE

 $T_A = 25^{\circ}C; V_{CC} = GND = 0V$

SYMBOL	IBOL PARAMETER		MAX.	UNITS	TEST CONDITIONS
CIN	Input Capacitance		10	рF	f _c = 1 MHz
C _{I/O}	I/O Capacitance		20	pF	Unmeasured pins returned to V_{SS} .

		82	75		D
Other Timin	g:	· · · · · · · · · · · · · · · · · · ·			Notice: This is not a final w
SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
tcc	Character Code Output Delay		150	ns	$C_L = 50 \text{ pF}$
t _{HR}	Horizontal Retrace Output Delay	· · · ·	150	ns	C _L = 50 pF
tLC	Line Count Output Delay		250	ns	C _L = 50 pF
t _{AT}	Control/Attribute Output Delay		250	ns	C _L = 50 pF
t _{VR}	Vertical Retrace Output Delay		250	ns	C _L = 50 pF
t _{IR}	IRQ [↑] from CCLK↓		250	ns	C _L = 50 pF
t _{RI}	IRQ↓ from Rd1		250	ns	C _L = 50 pF
tKQ	DRQ↑ from CCLK↓		250	ns	C _L = 50 pF
two	DRQ1 from WR1		250	ns	C _L = 50 pF
tRQ	DRQ↓ from WR↓		200	ns	C _L = 50 pF
tLR	DACK↓ to WR↓	0		ns	
t _{RL}	WR1 to DACK1	0		ns	
tPR	LPEN Rise		50	ns	i
tpH	LPEN Hold	100		ns	

Note: Timing measurements are made at the following reference voltages: Output "1" = 2.0V, "0" = 0.8V.

WAVEFORMS







Figure 25. Typical Dot Level Timing



























A.C. CHARACTERISTICS

Bus Parameters (Note 1)

Read Cycle:

		82	275		8.
	ARACTERISTICS 70°C; V _{CC} = 5.0V ±5%; GND = 0V				Nosice: This is
Bus Param	ieters (Note 1)				ic limits ar a fin
Read Cycle	:				subject specific
SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
t _{AR}	Address Stable Before READ	0		ns	Some Star
t _{RA}	Address Hold Time for READ	0		ns	
t _{RR}	READ Pulse Width	250		ns	
t _{RD}	Data Delay from READ		200	ns	C _L = 150 pF
t _{DF}	READ to Data Floating	20	100	ns	

Write Cycle:


SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
tAW	Address Stable Before WRITE	0		ns	
twA	Address Hold Time for WRITE	0		ns	
tww	WRITE Pulse Width	250		ns -	· · ·
tow	Data Setup Time for WRITE	150		ns	
twp	Data Hold Time for WRITE	0		ns	

Clock Timing:


SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
^t CLK	Clock Period	320		ns	
tкн	Clock High	120		ns	
t _{KL}	Clock Low	120		ns	
t _{KR}	Clock Rise	5	30	ns	
tKF	Clock Fall	5	30	ns	· · · · · · · · · · · · · · · · · · ·

Note 1: AC timings measured at V_{OH} = 2.0, V_{OL} = 0.8


Write Timing



Clock Timing



Read Timing



Input Waveforms (For A.C. Tests)



1-185

Notice: This is not a final specification. Some 8278 **PROGRAMMABLE KEYBOARD INTERFACE**

- Simultaneous Keyboard and Display **Operations**
- Interface Signals for Contact and **Capacitive Coupled Keyboards**
- 128-Key Scanning Logic
- 10.7 msec Matrix Scan Time for 128 Kevs and 6 MHz Clock
- 8-Character Keyboard FIFO

- N-Key Rollover with Programmable Error Mode on Multiple New Closures
- 16-Character 7-Segment Display Interface
- Right or Left Entry Display RAM
- Depress/Release Mode Programmable
- Interrupt Output on Key Entry

The Intel® 8278 is a general purpose programmable keyboard and display interface device designed for use with 8-bit microprocessors such the MDS-80TM and MCS-85TM. The keyboard portion can provide a scanned interface to 128-key contact or capacitive-coupled keyboards. The keys are fully debounced with N-key rollover and programmable error generation on multiple new key closures. Keyboard entries are stored in an 8-character FIFO with overrun status indication when more than 8 characters are entered. Key entries set an interrupt request output to the master CPU.

The display portion of the 8278 provides a scanned display interface for LED, incandescent, and other popular display technologies. Both numeric displays and simple indicators may be used. The 8278 has a 16X4 display RAM which can be loaded or interrogated by the CPU. Both right entry calculator and left entry typewriter display formats are possible. Both read and write of the display RAM can be done with autoincrement of the display RAM address.


PIN CONFIGURATION

	_			
	1	0	40 🗆 Vcc	
X1 🗆	2		39 🗍 CLR	
X2 🗆	3		38 🛛 B3	
RESET	4		37 🗖 B2	
	5		36 🗆 B1	
CS 🗆	6		35 🗖 B ₀	
	7		34 🛛 KCL	
RD [8		33 🗋 M ₆	
A0 []	9		32 🗆 M ₅	
	10	8278	31 □ M₄	. •
SYNC 🗌	11 <u>(</u>		30 🗆 M ₃	
D₀C	12		29 🖓 M ₂	
D₁□	13		28 🗋 M ₁	
D2 [14		27 🗖 M ₀	
D3 🗆	15		26 🖵 V _{DD}	
D₄C	16		25 🗋 NC	
D5	17		24 🛛 ERR(JR
D6 [18		23 🗍 IRQ	
D7 🗆	19		22 HYS	
GND 🗌	20		21 BP	

PIN NAMES

D7-D0 RD, WR CS A0 RESET X1, X2 SYNC	DATA BUS READ, WRITE STROBES CHIP SELECT CONTROL/DATA SELECT RESET INPUT FREQ. REFERENCE INPUT HIGH FREQUENCY OUTPUT CLOCK
RL CLR KCL B ₃ -B ₀ ERROR IRO HYS BP	KEYBOARD RETURN LINE CLEAR ERROR KEY CLOCK MATRIX SCAN LINES DISPLAY OUTPUTS ERROR SIGNAL INTERRUPT REQUEST HYSTERESIS TONE ENABLE

BLOCK DIAGRAM



PIN DESCRIPTION

The 8278 is packaged in a 40-pin DIP. The following is a brief functional description of each pin.

Signal	Pin No.	Description
D ₀ -D ₇	12-19	Three-state, bi-directional data bus lines used to transfer data and com- mands between the CPU and the 8278.
WR	10	Write strobe which enables the mas- ter CPU to write data and com- mands between the CPU and the 8278.
RD	8	Read strobe which enables the mas- ter CPU to read data and status from the 8278 internal registers.
CS	6	Chip select input used to enable reading and writing to the 8278.
Ao	9	Address input used by the CPU to indicate control or data.
RESET	4	A low signal on this pin resets the 8278.
X ₁ , X ₂	2,3	Inputs for crystal, L-C or external timing signal to determine internal oscillator frequency.
IRQ	23	Interrupt Request Output to the master CPU. In the keyboard mode the IRQ line goes low with each FIFO read and returns high if there
		is still information in the FIFO or an ERROR has occurred.
M0-M6	27-33	Matrix scan outputs. These out- puts control a decoder which scans the key matrix columns and the 16 display digits. Also, the Matrix scan outputs are used to multiplex the return lines from the key matrix.
RL	1	Input from the multiplexer which in- dicates whether the key currently being scanned is closed.
H YS	22	Hysteresis output to the analog de- tector. (Capacitive keyboard config- uration). A "0" means the key cur- rently being scanned has already been recorded.
KCL	34	Key clock output to the analog de- tector (capacitive keyboard config- uration) used to reset the detector before scanning a key.
SYNC	11	High frequency (400 KHz) output signal used in the key scan to detect a closed key (capacitive keyboard configuration).
B ₀ -B ₃	35-38	These four lines contain binary coded decimal display information synchronized to the keyboard col- umn scan. The outputs are for multiplexed digital displays.

7	8		
	Signal	Pin No.	Description Error signal. This line is high where ever two new key closures are de-
	ERROR	24	Error signal. This line is high when- ever two new key closures are de- tected during a single scan or when too many characters are entered into the keyboard FIFO. It is reset by a system RESET pulse or by a "1" input on the CLR pin or by the CLEAR ERROR command.
	CLR	39	Input used to clear an ERROR con- dition in the 8278.
	BP	21	Tone enable output. This line is high for 10ms following a valid key closure; it is set high and remains high during an ERROR condition.
	Vcc, Vdd	40,26	+5 volt power input: +5V \pm 10%.
	GND	20,7	Signal ground.

PRINCIPLES OF OPERATION

The following is a description of the major elements of the Programmable Keyboard/Display interface device. Refer to the block diagram in Figure 1.

I/O Control and Data Buffers

The I/O control section uses the \overline{CS} , A_0 , \overline{RD} , and \overline{WR} lines to control data flow to and from the various internal registers and buffers (see Table 1). All data flow to and from the 8278 is enabled by \overline{CS} . The 8-bits of information being transferred by the CPU is identified by A_0 . A logic one means information is command or status. A logic zero means the information is data. \overline{RD} and \overline{WR} determine the direction of data flow through the Data Bus Buffer (DBB). The DBB register is a bi-directional 8-bit buffer register which connects the internal 8278 bus buffer register to the external bus. When the chip is not selected ($\overline{CS} = 1$) the DBB is in the high impedance state. The DBB acts as an input when (\overline{RD} , \overline{WR} , \overline{CS}) = (1, 0, 0) and an output when (\overline{RD} , \overline{WR} , \overline{CS}) = (0, 1, 0).

ĊŚ	Ao	WR	RD	Condition
0	0	1	0	Read DBB Data
0	1	1	0	Read STATUS
0	0	0	<u>†</u> 1	Write Data to DBB
0	1	. 0	1	Write Command to DBB
1	X .	х	х	Disable 8278 Bus is High Impedance

Scan Counter

The scan counter provides the timing to scan the keyboard and display. The four MSB's (M_3-M_6) scan the display digits and provide column scan to the keyboard via a 4 to 16 decoder. The three LSB's (M_0-M_2) are used to multiplex the row return lines into the 8278.




Figure 1. System Configuration for Capacitive-Coupled Keyboard

Keyboard Debounce and Control

The 8278 system configuration is shown in Figure 2. The rows of the matrix are scanned and the outputs are multiplexed by the 8278. When a key closure is detected, the debounce logic waits about 12 msec to check if the key remains closed. If it does, the address of the key in the matrix is transferred into a FIFO buffer.

FIFO and FIFO Status

en alter alter

The 8278 contains an 8X8 FIFO character buffer. Each new entry is written into a successive FIFO location and each is then read out in the order of entry. A FIFO status register keeps track of the number of characters in the FIFO and whether it is full or empty. Too many reads or key entries will be recognized as an error. The status can be read by a \overline{RD} with \overline{CS} low and A₀ high. The status logic also provides a IRQ signal to the master processor whenever the FIFO is not empty.

Display Address Registers and Display RAM

The display Address registers hold the address of the word currently being written or read by the CPU and the 4-bit nibble being displayed. The read/write addresses are programmed by CPU command. They also can be set to auto increment after each read or write. The display RAM can be directly read by the CPU after the correct mode and address is set. Data entry to the display can be set to either left or right entry.





Figure 2. System Configuration for Contact Keyboard

8278 COMMANDS

The 8278 operating mode is programmed by the master CPU using the A₀, WR, and D₀-D₇ inputs as shown below:



The master CPU presents the proper command on the Do-D7 data lines with A0=1 and then sends a WR pulse. The command is latched by the 8278 on the rising edge of the WR and is decoded internally to set the proper operating mode.

COMMAND SUMMARY

Keyboard/Display Mode Set

	CODE	0	0	0	N	E	ı	D	к
--	------	---	---	---	---	---	---	---	---

where the mode set bits are defined as follows:

- K the keyboard mode select bit
- 0 normal key entry mode
- 1 special function mode: Entry on key closure and on key release
- D the display entry mode select bit
- 0 left display entry
- 1 right display entry
- I the interrupt request (IRQ) output enable bit.
- 0 enable IRQ output
- 1 disable IRQ output
- E the error mode select bit
- 0 error on multiple key depression
- 1 no error on multiple key depression
- N the number of display digits select
- 0 16 display digits
- 1 8 display digits
- NOTE: The default mode following a RESET input is all bits zero:

0	0	0	0	0	0	0	0

Read FIFO Command

CODE	0	1	0	0	0.	0	0	0

Read Display Command


CODE 0 1 1 AI A ₃ A ₂ A ₁	Aŋ	
--	----	--

Where AI indicates Auto Increment and As-Ao is address of the next display character to be read out. C I FAIL SUCCESSION STREET

CODE	1	0	0	AI	A _{3.}	A2	A1	A ₀	
------	---	---	---	----	-----------------	----	----	----------------	--

Where AI indicates Auto Increment and A3-A0 is the address of the next display character to be written.

Clear/Blank Command




Where the command bits are defined as follows:

- CF = Clear FBBOB
- CF = Clear FIFO
- CD = Clear Display RAM to all High
- BD = Blank Display to all High (Display RAM unaffected)
- UD = Unblank Display

The display is cleared and blanked following a Reset.


8278 Status Read

The status register in the 8278 can be read by the master CPU using the A₀, \overline{RD} , and D₀-D₇ inputs as shown below:



The 8278 places 8-bits of status information on the Do-D7 lines following (A₀, \overline{CS} , \overline{RD}) = 1, 0, 0 inputs from the master.

Status Format



Where the status bits are defined as follows:

OBF = Output Buffer Full Flag IBF = Input Buffer Full Flag KE = Keyboard Error Flag (multiple depression) B = BUSY Flag $S_3-S_0 = FIFO Status$

Status Description

The S₃-S₀ status bits indicate the number of entries (0 to 8) in the 8-level FIFO. A FIFO overrun will lock status at 1111. The overrun condition will prevent further key entries until cleared.

A multiple key closure error will set the KE flag and prevent further key entries until cleared.

The IBF and OBF flags signify the status of the 8278 data buffer registers used to transfer information (data, status or commands) to and from the master CPU.

The IBF flag is set when the master CPU writes Data or Commands to the 8278. The IBF flag is cleared by the 8278 during its response to the Data or Command.

The OBF flag is set when the 8278 has output data ready for the master CPU. This flag is cleared by a master CPU Data READ.

The Busy flag in the status register is used as a LOCK-OUT signal to the master processor during response to any command or data write from the master.


The master must test the Busy flag before each read (during a sequence) to be sure that the 8278 is ready with valid DATA.

The ERROR and TONE outputs from the 8278 are set high for either type of error. Both types of error are cleared by the CLR input, by the CLEAR ERROR command, or by a reset. The FIFO and Display buffers are cleared independently of the Errors.


FIFO status is used to indicate the number of characters in the FIFO and to indicate whether an error has occurred. Overrun occurs when the entry of another character into a full FIFO is attempted. Underrun occurs when the CPU tries to read an empty FIFO. The character read will be the last one entered. FIFO status will remain at 0000 and the error condition will not be set.

8278 Data Read


The master CPU can read DATA from the 8278 FIFO or Display buffers by using the A₀, \overline{RD} , and D₀-D₇ inputs as follows:



The master sends a \overline{RD} pulse with A₀=0 and CS=0 and the 8278 responds by outputing data on lines D₀-D₇. The data is strobed by the trailing edge of RD.




command to select FIFO or Display data? Following the command, the master must read STATUS and test the BUSY flag and the OBF flag to verify that the 8278 has responded to the previous command. A typical DATA son READ sequence is as follows:



After the first read following a Read Display or Read FIFO command, successive reads may occur as soon as OBF rises.

8278 Data Write


The master CPU can write DATA to the 8278 Display buffers by using the A₀, WR and D₀-D₇ inputs as follows:



The master CPU presents the Data on the D₀-D₇ lines with A₀=0 and then sends a \overline{WR} pulse. The data is latched by the 8278 on the rising edge of \overline{WR} .

Data Write Sequence

Before writing data to the 8278, the master CPU must first send a command to select the desired display entry mode and to specify the address of the next data byte. Following the commands, the master must read STATUS and test the BUSY flag (B) and IBF flag to verify that the 8278 has responded. A typical sequence is shown below:



INTERFACE CONSIDERATIONS

Scanned Keyboard Mode

With N-key rollover each key depression is treated independently from all others. When a key is depressed the debounce logic waits for a full scan of 128 keys and then checks to see if the key is still down. If it is, the key is entered into the FIFO.




Figure 3. Keyboard Timing

If two key closures occur during the same scan the ERROR output is set, the KE flag is set in the Status word, the TONE output is activated and IRQ is set, and no further inputs are accepted. This condition is cleared by a high signal on the CLEAR input or by a system RESET input or by the CLEAR ERROR command.

In the special function mode both the key closure and the key release cause an entry to the FIFO. The release is entered with the MSB=1.

Motice: This is not a trial specification of a strait specification of a trial specification of a strait specification of

Any key entry triggers the TONE output for 10ms.

The \overline{HYS} and KCL outputs enable the analog multiplexer and detector to be synchronized for interface to capacitive coupled keyboards.





Figure 4. Key Entry and Error Timing



Data Format

In the scanned keyboard mode, the code entered into the FIFO corresponds to the position or address of the switch in the keyboard. The MSB is relevant only for special function keys in which code "0" signifies closure and "1" signifies release. The next four bits are the column count which indicates which column the key was found in. The last three bits are from the row counter.

KEY CODING




Display

Display data is entered into a 16x4 display register and may be entered from the left, from the right or into specific locations in the display register. A new data character is put out on B0-B3 each time the M6-M3 lines change (i.e., once every 0.75ms with a 6 MHz crystal). Data is blanked during the time the column select lines change by raising the display outputs. Output data is positive true.

Left Entry

The left entry mode is the simplest display format in that each display position in the display corresponds to a byte (or nibble) in the Display RAM. Address 0 in the RAM is the left-most display character and address 15 is the rightmost display character. Entering characters from position zero causes the display to fill from the left. The 17th character is entered back in the left-most position and filling again proceeds from there.

Right Entry Right entry is the method used by the first electronic calculators. The first entry is placed in the right-most display character. The next entry is also placed in the right-most character after the display is shifted left one character. The left-most character is shifted off the end Some and is lost.



Note that now the display position and register address do not correspond. Consequently, entering a character to an arbitrary position in the Auto Increment mode may have unexpected results. Entry starting at Display RAM address 0 with sequential entry is recommended. A Clear Display command should be given before display data is entered if the number of data characters is not equal to 16 (or 8) in this mode.





Figure 5. Display Timing

Auto Increment

In the Left Entry mode, Auto Incrementing causes the address where the CPU will next write to be incremented by one and the character appears in the next location. With non-Auto Incrementing the entry is both to the same RAM address and display position. Entry to an arbitrary address in the Left Entry — Auto Increment mode has no undesirable side effects and the result is predictable:



except that the address sequence is interrupted: Specification. Some DISPLAY Change, ADDRESS 1ST ENTRY 1 F 6 2ND ENTRY 1 2 n COMMAND 1 2 10010101 ENTER NEXT AT LOCATION 5 AUTO INCREMENT 7 0 5 6 1 2 3RD ENTRY 3 1 2 6 n 4TH ENTRY 3 4 1 2 Starting at an arbitrary location operates as shown below: DISPLAY 0 5 RAM ADDRESS COMMAND 10010101 ENTER NEXT AT LOCATION 5 AUTO INCREMENT

F

1

1ST ENTRY

2ND ENTRY

8TH ENTRY

9TH ENTRY

1-193

Entry appears to be from the initial entry point.

1 2

5 6 7 8 1 2 3

4

5 6 7 8 9 2 3 4

In the Right Entry mode, Auto, incrementing and non Incrementing have the same effect as in the Left Entry except that the address sequence is interruoted.

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C
Storage Temperature
Voltage on Any Pin With
Respect to Ground – 0.5V to +7V
Power Dissipation 1.5 Watt


*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and, functional operation of the device at these or any other conditions above those indicated in the operational section, of this specification is not implied. Exposure to absolute some maximum rating conditions for extended periods may affect device reliability.


D.C. CHARACTERISTICS

Symbol	Parameter	Min.	Max.	Units	Condition
VIL	Input Low Voltage (All Inputs Except X ₁ , X ₂	-0.5	0.8	V	
VIH1	Input High Voltage (All Inputs Except X1, X2, RESET	2.0	Vcc	V	
VIH2	RESET High Voltage	3.0	Vcc	V.	
Vol1	Output Low Voltage (D ₀ -D ₇)		0.45	V .	I _{OL} = 2.0mA
VOL2	Output Low Voltage (All Other Outputs)		0.45	V	I _{OL} = 1.6mA
VOH1	Output High Voltage (D0-D7)	2.4		V	I _{OH} = -400µА
VOH2	Output High Voltage (All Other Outputs)	2.4		V	lон = -50µA
lıL	Input Leakage Current (All Inputs Except RESET)		±10	μΑ	V _{IN} = V _{CC}
IOL	Output Leakage Current (D0-D7)		±10	μA	$V_{IN} = V_{SS} + 0.45V$ or $V_{IN} = V_{CC}$
IDD + ICC	Total Supply Current		135	mA	V _{CC} = 5.5V
IDD	VDD Supply Current		25	mA	V _{CC} = 5.5V
lu .	Low Input Source Current (RESET)		0.2	mA	$V_{IL} = 0.8V$


Commercial: $T_A = 0^{\circ}C$ to $70^{\circ}C$; $V_{CC} = +5V \pm 5\%$; $V_{SS} = 0V$

8278 CLOCK OPTIONS





40 μh-130 μh INDUCTOR




8278

A.C. CHARACTERISTICS


$T_A = 0^{\circ}C$ to 70°C; $V_{CC} = +5V \pm 10\%$; Vss	s = 0V
---	--------

	SCTERISTICS °C; V _{CC} = +5V ±10%; V _{SS} = 0V			244	ramotric limit not a c
Symbol	Parameter	Min.	Max.	Units	Condition 5/200
tac	Address (CS, A ₀) Setup to Control (RD, WR)	0		ns	to change. S
tCA	Address Hold from Control	0		ns	
tcc	Control Pulse Width	250		ns	
tow	Data in Setup to WR T.E.	150		ns	$D_0-D_7, C_L = 150 pF$
twp	Data in Hold After WR T.E.	0		ns	
t _{RD}	RD L.E. to Data Out Valid		150	ns	
tDF	RD T.E. to Data Out Float	10	100	ns	
tMCY	Matrix Cycle Time		10.7	ms	With 6MHz Crystal
t _{RV}	Recovery Time Between Reads and/or Writes	1		μs	

WAVEFORMS



Write Operation — Data Bus Buffer Register



RELIMINARY Notice: This is not a final specification. Some 8279/8279-5 **PROGRAMMABLE KEYBOARD/DISPLAY INTERFACE**

- MCS-85TM Compatible 8279-5
- Simultaneous Keyboard Display **Operations**
- Scanned Keyboard Mode
- Scanned Sensor Mode
- Strobed Input Entry Mode
- 8-Character Keyboard FIFO
- 2-Key Lockout or N-Key Rollover with **Contact Debounce**

- Dual 8- or 16-Numerical Display
- Single 16-Character Display
- Right or Left Entry 16-Byte Display RAM
- Mode Programmable from CPU
- Programmable Scan Timing

Interrupt Output on Key Entry

The Intel® 8279 is a general purpose programmable keyboard and display I/O interface device designed for use with Intel® microprocessors. The keyboard portion can provide a scanned interface to a 64-contact key matrix. The keyboard portion will also interface to an array of sensors or a strobed interface keyboard, such as the hall effect and ferrite variety. Key depressions can be 2-key lockout or N-key rollover. Keyboard entries are debounced and strobed in an 8-character FIFO. If more than 8 characters are entered, overrun status is set. Key entries set the interrupt output line to the CPU.

The display portion provides a scanned display interface for LED, incandescent, and other popular display technologies. Both numeric and alphanumeric segment displays may be used as well as simple indicators. The 8279 has 16X8 display RAM which can be organized into dual 16X4. The RAM can be loaded or interrogated by the CPU. Both right entry, calculator and left entry typewriter display formats are possible. Both read and write of the display RAM can be done with auto-increment of the display RAM address.

PIN CONFIGUR	ATION			LOGI	C SYMBOL	
RL2 [1 40 RL3 [2 39 CLK] 3 38 IR0 [4 37 RL4] 5 36 RL5 [6 35 RL6] 7 34 RL7 [8 33	JV _{CC}]RL1]RL0]CNTL/STB]SHIFT DB07]SL3 RESET]SL2 CS]SL1 TO	PIN NAMES			A SHIFT	8 KEY DATA
RD 10 8279 31 WR 11 30	SL0 A0	BUFFER ADDRESS INTERRUPT REQUEST OUTPUT SCAN LINES RETURN LINES SHIFT INPUT CONTROL/STROBE INPUT	CPU INTERFACE	WR CS	SL0.3 4]
$DB_{2} \square 14 27$ $DB_{3} \square 15 26$ $DB_{4} \square 16 25$	OUT B3 OUT A03 OUT A0 OUT B03	O DISPLAY (A) OUTPUTS O DISPLAY (B) OUTPUTS O BLANK DISPLAY OUTPUT		A0	OUT A _{0.3} 4	
DB ₆ [18 23 DB ₇ [19 22] ⊡ ⊡ 2 3 40			CLK	OUT B _{0.3} 4	Display DATA
					-	-

INTEL CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OF ANY CIRCUITRY OTHER THAN CIRCUITRY EMBODIED IN AN INTEL PRODUCT. NO OTHER CIRCUIT PATENT LICENSES ARE IMPLIED. © INTEL CORPORATION 1979 1-196 00742A

HARDWARE DESCRIPTION

The 8279 is packaged in a 40 pin DIP. The following is a functional description of each pin.

No. Of Pins

Ŕ

1

1

1

2

1

2

4

Of Is	Designation	Function	N
	DB ₀ -DB ₇	Bi-directional data bus. All data and commands between the CPU and the 8279 are trans-	
	CLK	mitted on these lines. Clock from system used to gen-	
	RESET	erate internal timing. A high signal on this pin resets the 8279. After being reset the 8279 is placed in the following mode: 1) 16 8-bit character display —left entry.	· .
		 2) Encoded scan keyboard—2 key lockout. Along with this the program clock prescaler is set to 31. 	
	<u>cs</u>	Chip Select. A low on this pin enables the interface functions to receive or transmit.	
	Ao	Buffer Address. A high on this line indicates the signals in or out are interpreted as a com- mand or status. A low indicates that they are data.	
2	RD, WR	Input/Output read and write. These signals enable the data buffers to either send data to the external bus or receive it from the external bus.	
	IRQ .	Interrupt Request. In a keyboard mode, the interrupt line is high when there is data in the FIFO/ Sensor RAM. The interrupt line goes low with each FIFO/ Sensor RAM read and returns high if there is still informa- tion in the RAM. In a sensor mode, the interrupt line goes high whenever a change in a	PI Th 827 Re I/C Th
2	V _{SS.} V _{CC}	sensor is detected. Ground and power supply pins.	to reg
ŀ	SL0-SL3	Scan Lines which are used to scan the key switch or sensor matrix and the display digits. These lines can be either en- coded (1 of 16) or decoded (1 of	ena des me zer the Da

8 RL0-RL7

4).

Return line inputs which are connected to the scan lines through the keys or sensor switches. They have active internal pullups to keep them high until a switch closure pulls one low. They also serve as an 8-bit input in the Strobed Input mode.

active internal pullup to keep it high until a switch closure pulls it low. 1 CNTL/STB For keyboard modes this line is used as a control input and stored like status on a key clo- sure. The line is also the strobe line that enters the data into the FIFO in the Strobed Input mode. (Rising Edge). It has an active internal pullup to keep it high until a switch closure pulls it low. 4 OUT A0-OUT A3 These two ports are the outputs	 		
 1 CNTL/STB For keyboard modes. It has an exactive internal pullup to keep it high until a switch closure pulls it low. 1 CNTL/STB For keyboard modes this line is used as a control input and stored like status on a key closure. The line is also the strobe line that enters the data into the FIFO in the Strobed Input mode. (Rising Edge). It has an active internal pullup to keep it high until a switch closure pulls it low. 4 OUT A0-OUT A3 These two ports are the outputs 	·		The shift input status is stored along with the key position on key closure ¹⁷ in the Scanned
 1 CNTL/STB For keyboard modes. It has an exactive internal pullup to keep it high until a switch closure pulls it low. 1 CNTL/STB For keyboard modes this line is used as a control input and stored like status on a key closure. The line is also the strobe line that enters the data into the FIFO in the Strobed Input mode. (Rising Edge). It has an active internal pullup to keep it high until a switch closure pulls it low. 4 OUT A0-OUT A3 These two ports are the outputs 		÷.	Function
used as a control input and stored like status on a key clo- sure. The line is also the strobe line that enters the data into the FIFO in the Strobed Input mode. (Rising Edge). It has an active internal pullup to keep it high until a switch closure pulls it low. 4 OUT A0-OUT A3 These two ports are the outputs			active internal pullup to keep it high until a switch closure pulls
internal pullup to keep it high until a switch closure pulls it low. 4 OUT A0-OUT A3 These two ports are the outputs	1	CNTL/STB	used as a control input and stored like status on a key clo- sure. The line is also the strobe line that enters the data into the
i			internal pullup to keep it high until a switch closure pulls it
registers. The data from these outputs is synchronized to the scan lines (SLo-SL3) for multi- plexed digit displays. The two 4 bit ports may be blanked inde- pendently. These two ports may also be considered as one 8 bit port.	4 4	OUT A0-OUT A3 OUT B0-OUT B3	for the 16 x 4 display refresh registers. The data from these outputs is synchronized to the scan lines (SL ₀ -SL ₃) for multi- plexed digit displays. The two 4 bit ports may be blanked inde- pendently. These two ports may also be considered as one 8 bit
1 BD Blank Display. This output is used to blank the display during digit switching or by a display blanking command.	1	BD	used to blank the display during digit switching or by a display

A.

PRINCIPLES OF OPERATION

The following is a description of the major elements of the 8279 Programmable Keyboard/Display interface device. Refer to the block diagram in Figure 1.

I/O Control and Data Buffers

The I/O control section uses the \overline{CS} , A_0 , \overline{RD} and \overline{WR} lines to control data flow to and from the various internal registers and buffers. All data flow to and from the 8279 is enabled by \overline{CS} . The character of the information, given or desired by the CPU, is identified by A_0 . A logic one means the information is a command or status. A logic zero means the information is data. \overline{RD} and \overline{WR} determine the direction of data flow through the Data Buffers. The Data Buffers are bi-directional buffers that connect the internal bus to the external bus. When the chip is not selected ($\overline{CS} = 1$), the devices are in a high impedance state. The drivers input during $\overline{WR} \bullet \overline{CS}$ and output during $\overline{RD} \bullet \overline{CS}$.

Control and Timing Registers and Timing Control

These registers store the keyboard and display modes and other operating conditions programmed by the CPU. The modes are programmed by presenting the proper command on the data lines with $A_0 = 1$ and then sending a \overline{WR} . The command is latched on the rising edge of \overline{WR} .

FUNCTIONAL DESCRIPTION

Since data input and display are an integral part of many microprocessor designs, the system designer needs an interface that can control these functions without placing a large load on the CPU. The 8279 provides this function for 8-bit microprocessors.

The 8279 has two sections: keyboard and display. The keyboard section can interface to regular typewriter style keyboards or random toggle or thumb switches. The display section drives alphanumeric displays or a bank of indicator lights. Thus the CPU is relieved from scanning the keyboard or refreshing the display.

The 8279 is designed to directly connect to the microprocessor bus. The CPU can program all operating modes for the 8279. These modes include:

Input Modes

 Scanned Keyboard — with encoded (8 x 8 key keyboard) or decoded (4 x 8 key keyboard) scan lines. A key depression generates a 6-bit encoding of key position. Position and shift and control status are stored in the FIFO. Keys are automatically debounced with 2-key lockout or N-key rollover.


- Scanned Sensor Matrix with encoded (8x, 8 matrix switches) or decoded (4 x 8 matrix switches) scan lines. Key status (open or closed) stored in RAM addressable Some by CPU.
- Strobed Input -- Data on return lines during control line strobe is transferred to FIFO.

Output Modes

- 8 or 16 character multiplexed displays that can be organized as dual 4-bit or single 8-bit (B₀ = D₀, A₃ = D₇).
- · Right entry or left entry display formats.

Other features of the 8279 include:

- · Mode programming from the CPU.
- Clock Prescaler
- Interrupt output to signal CPU when there is keyboard or sensor data available.
- An 8 byte FIFO to store keyboard information.
- 16 byte internal Display RAM for display refresh. This RAM can also be read by the CPU.



1-198

The command is then decoded and the appropriate function is set. The timing control contains the basic timing counter chain. The first counter is a ÷ N prescaler that can be programmed to yield an internal frequency of 100 kHz which gives a 5.1 ms keyboard scan time and a 10.3 ms debounce time. The other counters divide down the basic internal frequency to provide the proper key scan, row scan, keyboard matrix scan, and display scan times.

Scan Counter

The scan counter has two modes. In the encoded mode, the counter provides a binary count that must be externally decoded to provide the scan lines for the keyboard and display. In the decoded mode, the scan counter decodes the least significant 2 bits and provides a decoded 1 of 4 scan. Note than when the keyboard is in decoded scan, so is the display. This means that only the first 4 characters in the Display RAM are displayed.

In the encoded mode, the scan lines are active high outputs. In the decoded mode, the scan lines are active low outputs.

Return Buffers and Keyboard Debounce and Control

The 8 return lines are buffered and latched by the Return Buffers. In the keyboard mode, these lines are scanned, looking for key closures in that row. If the debounce circuit detects a closed switch, it waits about 10 msec to check if the switch remains closed. If it does, the address of the switch in the matrix plus the status of SHIFT and CONTROL are transferred to the FIFO. In the scanned Sensor Matrix modes, the contents of the return lines is directly transferred to the corresponding row of the Sensor RAM (FIFO) each key scan time. In Strobed Input mode, the contents of the return lines are transferred to the FIFO on the rising edge of the CNTL/STB line pulse.

FIFO/Sensor RAM and Status


This block is a dual function 8 x 8 RAM. In Keyboard or Strobed Input modes, it is a FIFO. Each new entry is written into successive RAM positions and each is then read in order of entry. FIFO status keeps track of the number of characters in the FIFO and whether it is full or empty. Too many reads or writes will be recognized as an error. The status can be read by an RD with CS low and Ao high. The status logic also provides an IRQ signal when the FIFO is not empty. In Scanned Sensor Matrix mode, the memory is a Sensor RAM. Each row of the Sensor RAM is loaded with the status of the corresponding row of sensor in the sensor matrix. In this mode, IRQ is high if a change in a sensor is detected.

Display Address Registers and Display RAM

The Display Address Registers hold the address of the word currently being written or read by the CPU and the two 4-bit nibbles being displayed. The read/write addresses are programmed by CPU command. They also can be set to auto increment after each read or write. The Display RAM can be directly read by the CPU after the correct mode and address is set. The addresses for the A and B nibbles are automatically updated by the 8279 to match data entry by the CPU. The A and B nibbles can be entered independently or as one word, according to the mode that is set by the CPU. Data entry to the display can be set to either left or right entry. See Interface Considerations for details.

SOFTWARE OPERATION modes. The commands are sent on the Data Bus with CS low and A₀ high and are loaded to the 8279 on the rising $s_{o_{M_{el}}}$ edge of WR.

Keyboard/Display Mode Set



Where DD is the Display Mode and KKK is the Keyboard Mode.

DD

- n 0 8 8-bit character display - Left entry
- 0 1 16 8-bit character display - Left entry*
- 1 0 8 8-bit character display - Right entry
- 1 1 16 8-bit character display — Right entry

For description of right and left entry, see Interface Considerations. Note that when decoded scan is set in keyboard mode, the display is reduced to 4 characters independent of display mode set.

ккк

- 0 0 0 Encoded Scan Keyboard - 2 Key Lockout*
- 0 0 1 Decoded Scan Keyboard - 2-Key Lockout
- 1.0 Encoded Scan Keyboard - N-Key Rollover 0
- 1 1 Decoded Scan Keyboard - N-Key Rollover
- 1 Ò 0 Encoded Scan Sensor Matrix
- 1 0 1 Decoded Scan Sensor Matrix
- 1 0 Strobed Input, Encoded Display Scan 1
- 1 1 1 Strobed Input, Decoded Display Scan

Program Clock



All timing and multiplexing signals for the 8279 are generated by an internal prescaler. This prescaler divides the external clock (pin 3) by a programmable integer. Bits PPPPP determine the value of this integer which ranges from 2 to 31. Choosing a divisor that yields 100 kHz will give the specified scan and debounce times. For instance, if Pin 3 of the 8279 is being clocked by a 2 MHz signal, PPPPP should be set to 10100 to divide the clock by 20 to yield the proper 100 kHz operating frequency.

Read FIFO/Sensor RAM

Code:	0	1	0	AI	Х	Α	A	Α	X = Don't Care
-------	---	---	---	----	---	---	---	---	----------------

The CPU sets up the 8279 for a read of the FIFO/Sensor RAM by first writing this command. In the Scan Key-

*Default after reset.

board Mode, the Auto-Increment flag (AI) and the RAM address bits (AAA) are irrelevant. The 8279 will automatically drive the data bus for each subsequent read ($A_0 = 0$) in the same sequence in which the data first entered the FIFO. All subsequent reads will be from the FIFO until another command is issued.

In the Sensor Matrix Mode, the RAM address bits AAA select one of the 8 rows of the Sensor RAM. If the AI flag is set (AI = 1), each successive read will be from the subsequent row of the sensor RAM.

Read Display RAM

Code: 0 1 1 AI A A A

The CPU sets up the 8279 for a read of the Display RAM by first writing this command. The address bits AAAA select one of the 16 rows of the Display RAM. If the AI flag is set (AI = 1), this row address will be incremented after each following read *or write* to the Display RAM. Since the same counter is used for both reading and writing, this command sets the next read *or write* address and the sense of the Auto-Increment mode for both operations.

Α

Write Display RAM

Code:	4	•	•	AI	Δ	٨	۸	
Code.		U	0	AI	A	A	A	

The CPU sets up the 8279 for a write to the Display RAM by first writing this command. After writing the command with $A_0 = 1$, all subsequent writes with $A_0 = 0$ will be to the Display RAM. The addressing and Auto-Increment functions are identical to those for the Read Display RAM. However, this command does not affect the source of subsequent Data Reads; the CPU will read from whichever RAM (Display or FIFO/Sensor) which was last specified. If, indeed, the Display RAM was last specified, the Write Display RAM will, nevertheless, change the next Read location.

Display Write Inhibit/Blanking

The IW Bits can be used to mask nibble A and nibble B in applications requiring separate 4-bit display ports. By setting the IW flag (IW = 1) for one of the ports, the port becomes marked so that entries to the Display RAM from the CPU do not affect that port. Thus, if each nibble is input to a BCD decoder, the CPU may write a digit to the Display RAM without affecting the other digit being displayed. It is important to note that bit B₀ corresponds to bit D₀ on the CPU bus, and that bit A₃ corresponds to bit D₇.

If the user wishes to blank the display, the BL flags are available for each nibble. The last Clear command issued determines the code to be used as a "blank." This code defaults to all zeros after a reset. Note that both BL flags must be set to blank a display formatted with a single 8-bit port.

Clear

The C_D bits are available in this command to clear all rows of the Display RAM to a selectable blanking code as follows:


C		CD	\mathcal{L}_{i}
Ĩ	· 0	'x	All Zeros (X = Don't Care)
	1	0	AB = Hex 20 (0010 0000)
	1	1	All Ones
L		Enabl	le clear display when = 1 (or by $C_A = 1$)

During the time the Display RAM is being cleared (\sim 160 µs), it may not be written to. The most significant bit of the FIFO status word is set during this time. When the Display RAM becomes available again, it automatically resets.

If the C_F bit is asserted (C_F = 1), the FIFO status is cleared and the interrupt output line is reset. Also, the Sensor RAM pointer is set to row 0.

 C_A , the Clear All bit, has the combined effect of C_D and C_F ; it uses the C_D clearing code on the Display RAM and also clears FIFO status. Furthermore, it resynchronizes the internal timing chain.

End Interrupt/Error Mode Set



For the sensor matrix modes this command lowers the IRQ line and enables further writing into RAM. (The IRQ line would have been raised upon the detection of a change in a sensor value. This would have also inhibited further writing into the RAM until reset).

For the N-key rollover mode — if the E bit is programmed to "1" the chip will operate in the special Error mode. (For further details, see Interface Considerations Section.)

Status Word

The status word contains the FIFO status, error, and display unavailable signals. This word is read by the CPU when A_0 is high and \overline{CS} and \overline{RD} are low. See Interface Considerations for more detail on status word.

Data Read

Data is read when A_0 , \overline{CS} and \overline{RD} are all low. The source of the data is specified by the Read FIFO or Read Display commands. The trailing edge of \overline{RD} will cause the address of the RAM being read to be incremented if the Auto-Increment flag is set. FIFO reads always increment (if no error occurs) independent of AI.

Data Write

Data that is written with A_0 , \overline{CS} and \overline{WR} low is always written to the Display RAM. The address is specified by the latest Read Display or Write Display command. Auto-Incrementing on the rising edge of \overline{WR} occurs if AI set by the latest display command.

INTERFACE CONSIDERATIONS

Scanned Keyboard Mode, 2-Key Lockout

There are three possible combinations of conditions that can occur during debounce scanning. When a key is depressed, the debounce logic is set. Other depressed keys are looked for during the next two scans. If none are encountered, it is a single key depression and the key position is entered into the FIFO along with the status of CNTL and SHIFT lines. If the FIFO was empty, IRQ will be set to signal the CPU that there is an entry in the FIFO. If the FIFO was full, the key will not be entered and the error flag will be set. If another closed switch is encountered, no entry to the FIFO can occur. If all other keys are released before this one, then it will be entered to the FIFO. If this key is released before any other, it will be entirely ignored. A key is entered to the FIFO only once per depression, no matter how many keys were pressed along with it or in what order they were released. If two keys are depressed within the debounce cycle, it is a simultaneous depression. Neither key will be recognized until one key remains depressed alone. The last key will be treated as a single key depression.

Scanned Keyboard Mode, N-Key Rollover

With N-key Rollover each key depression is treated independently from all others. When a key is depressed, the debounce circuit waits 2 keyboard scans and then checks to see if the key is still down. If it is, the key is entered into the FIFO. Any number of keys can be depressed and another can be recognized and entered into the FIFO. If a simultaneous depression occurs, the keys are recognized and entered according to the order the keyboard scan found them.

Scanned Keyboard — Special Error Modes

For N-key rollover mode the user can program a special error mode. This is done by the "End Interrupt/Error Mode Set" command. The debounce cycle and key-validity check are as in normal N-key mode. If during a single debounce cycle, two keys are found depressed, this is considered a simultaneous multiple depression, and sets an error flag. This flag will prevent any further writing into the FIFO and will set interrupt (if not yet set). The error flag could be read in this mode by reading the FIFO STATUS word. (See "FIFO STATUS" for further details.) The error flag is reset by sending the normal CLEAR command with CF = 1.

Sensor Matrix Mode

In Sensor Matrix mode, the debounce logic is inhibited. The status of the sensor switch is inputted directly to the Sensor RAM. In this way the Sensor RAM keeps an image of the state of the switches in the sensor matrix. Although debouncing is not provided, this mode has the advantage that the CPU knows how long the sensor was closed and when it was released. A keyboard mode can only indicate a validated closure. To make the software easier, the designer should functionally group the sensors by row since this is the format in which the CPU will read them.

The IRQ line goes high if any sensor value change is detected at the end of a sensor matrix scan. The IRQ line is cleared by the first data read operation if the Auto-

Darametric Increment flag is set to zero, or by the End Interrupt command if the Auto-Increment flag is set to one,

Notice: This

Note: Multiple changes in the matrix Addressed by (SE0-a = 0) may cause multiple interrupts. (SL₀ = 0 in the Decoded S_{0} Mode). Reset may cause the 8279 to see multiple changes.

Data Format


in the Scanned Keyboard mode, the character entered into the FIFO corresponds to the position of the switch in the keyboard plus the status of the CNTL and SHIFT lines (non-inverted). CNTL is the MSB of the character and SHIFT is the next most significant bit. The next three bits are from the scan counter and indicate the row the key was found in. The last three bits are from the column counter and indicate to which return line the key was connected.

MSB				LSB
CNTL	SHIFT	SCAN	RETUR	RN
		SCANNED K	EYBOARD DATA	FORMAT

In Sensor Matrix mode, the data on the return lines is entered directly in the row of the Sensor RAM that corresponds to the row in the matrix being scanned. Therefore, each switch postion maps directly to a Sensor RAM position. The SHIFT and CNTL inputs are ignored in this mode. Note that switches are not necessarily the only thing that can be connected to the return lines in this mode. Any logic that can be triggered by the scan lines can enter data to the return line inputs. Eight multiplexed input ports could be tied to the return lines and scanned by the 8279.

MSB							LSB
RL7	RL ₆	RL5	RL4	RL3	RL ₂	RL1	RL ₀

In Strobed Input mode, the data is also entered to the FIFO from the return lines. The data is entered by the rising edge of a CNTL/STB line pulse. Data can come from another encoded keyboard or simple switch matrix. The return lines can also be used as a general purpose strobed input.




Display

Left Entry


Left Entry mode is the simplest display format in that each display position directly corresponds to a byte (or nibble) in the Display RAM. Address 0 in the RAM is the left-most display character and address 15 (or address 7 in 8 character display) is the right most display character. Entering characters from position zero causes the display to fill from the left. The 17th (9th) character is entered back in the left most position and filling again proceeds from there.

8279/8279-5



Right Entry

Right entry is the method used by most electronic calculators. The first entry is placed in the right most display character. The next entry is also placed in the right most character after the display is shifted left one character. The left most character is shifted off the end and is lost.



Note that now the display position and register address do not correspond. Consequently, entering a character to an arbitrary position in the Auto Increment mode may have unexpected results. Entry starting at Display RAM address 0 with sequential entry is recommended.


Auto Increment

In the Left Entry mode, Auto Incrementing causes the address where the CPU will next write to be incremented by one and the character appears in the next location. With non-Auto Incrementing the entry is both to the same RAM address and display position. Entry to an arbitrary address in the Auto Increment mode has no undesirable side effects and the result is predictable:


	Notice: the second
	0 1 2 3 4 5, 64, 5 ← Display
1st entry	Address
्रे सम्बद्धाः स्टब्स्ट्रेस्ट्	0 1 2 3 4 5 6 7 1 2 1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
2nd entry	1 2
	0 1 2 3 4 5 6 7
Command 10010101	1 2
10010101	Enter next at Location 5 Auto Increment
	0 1 2 3 4 5 6 7
3rd entry	
	0 1 2 3 4 5 6 7
4th entry	1 2 3 4

(AUTO INCREMENT)

In the Right Entry mode, Auto Incrementing and non Incrementing have the same effect as in the Left Entry except if the address sequence is interrupted:



Enter next at Location 5 Auto Increment



Entry appears to be from the initial entry point.

8/16 Character Display Formats


If the display mode is set to an 8 character display, the on duty-cycle is double what it would be for a 16 character display (e.g., 5.1 ms scan time for 8 characters vs. 10.3 ms for 16 characters with 100 kHz internal frequency).

G. FIFO Status


FIFO status is used in the Keyboard and Strobed Input modes to indicate the number of characters in the FIFO and to indicate whether an error has occurred. There are two types of errors possible: overrun and underrun. Overrun occurs when the entry of another character into a full FIFO is attempted. Underrun occurs when the CPU tries to read an empty FIFO.

The FIFO status word also has a bit to indicate that the Display RAM was unavailable because a Clear Display or Clear All command had not completed its clearing operation. In a Sensor Matrix mode, a bit is set in the FIBO status word to indicate that at least one sensor closure unitation is contained in the Sensor RAM.

In Special Error Mode the S/E bit is showing the error fundation and serves as an indication to whether a simultaneous multiple closure error has occurred.



APPLICATIONS



*Do not drive the keyboard decoder with the MSB of the scan lines.

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature	0°C to 70°C
Storage Temperature	-65°C to 125°C
Voltage on any Pin with	
Respect to Ground	-0.5V to +7V
Power Dissipation	1 Watt

*COMMENT: Stresses above those listed under, "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximumrating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

 $T_A = 0$ °C to 70 °C, $V_{SS} = 0V$, $V_{CC} = +5V \pm 5\%$, $V_{CC} = +5V \pm 10\%$ (8279-5)

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
V _{IL1}	Input Low Voltage for Return Lines	-0.5	1.4	V	
V _{IL2}	Input Low Voltage for All Others	-0.5	0.8	V	
V _{IH1}	Input High Voltage for Return Lines	2.2	· .	V	
VIH2	Input High Voltage for All Others	2.0		,V	
VOL	Output Low Voltage		0.45	V	Note 1
V _{OH1}	Output High Voltage on Interrupt Line	3.5		V	Note 2
V _{OH2}	Other Outputs	2.4			
I _{IL1}	Input Current on Shift, Control and Return Lines		+10 -100	μΑ μΑ	$V_{IN} = V_{CC}$ $V_{IN} = 0V$
I _{IL2}	Input Leakage Current on All Others		±10	μΑ	V _{IN} = V _{CC} to 0V
IOFL .	Output Float Leakage		±10	μΑ	V _{OUT} = V _{CC} to 0V
Icc	Power Supply Current		120	mA	

Notes:

8279, IOL = 1.6mA; 8279-5, IOL = 2.2mA.

8279, $I_{OH} = -100\mu A$; 8279-5, $I_{OH} = -400\mu A$.

CAPACITANCE

SYMBOL	TEST	TYP.	MAX.	UNIT	TEST CONDITIONS
C _{in}	Input Capacitance	5	10	рF	V _{in} =V _{CC}
Cout	Output Capacitance	10	20	pF	V _{out} =V _{CC}

A.C. CHARACTERISTICS

Bus Parameters

Read Cycle:

8279/8279-5									
-	ACTERISTICS , V _{SS} = 0V, (Note 1)								
s Parameter	8								
ad Cycle:									
		82	79	827	9-5				
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit			
t _{AR}	Address Stable Before READ	50		0		ns			
tRA	Address Hold Time for READ	5		0		ns			
t _{RR}	READ Pulse Width	420		250		ns			
t _{RD} [2]	Data Delay from READ		300		150	ns			
t _{AD} [2]	Address to Data Valid		450		250	ns			
t _{DF}	READ to Data Floating	10	100	10	100	ns			
tRCY	Read Cycle Time	1		1		μs			

Write Cycle:

		82	79	8279-5			
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
t _{AW}	Address Stable Before WRITE	50		0,		ns	
twa	Address Hold Time for WRITE	20	`````	0		ns	
tww	WRITE Pulse Width	400		250		ns	
t _{DW}	Data Set Up Time for WRITE	300		1 50		ns	
twd	Data Hold Time for WRITE	40		0		ns	
twcy	Write Cycle Time	1		1		μs	

Notes:


8279, V_{CC} = +5V ±5%; 8279-5, V_{CC} = +5V ±10%.
 8279, C_L = 100pF; 8279-5, C_L = 150pF.


Other Timings:

		82	8279		9-5	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
t _{φW}	Clock Pulse Width	230		120		nsec
tcy	Clock Period	50 <u>0</u>		320		nsec


Keyboard Scan Time:	5.1 msec	Digit-on Time:	480 µsec
Keyboard Debounce Time:	10.3 msec	Blanking Time:	160 µsec
Key Scan Time:	80 µsec	Internal Clock Cycle:	10 µsec
Display Scan Time:	10.3 msec		

Input Waveforms For A.C. Tests







Write Operation




Clock Input



8279 SCAN TIMING



DISPLAY WAVEFORMS



NOTE: SHOWN IS ENCODED SCAN LEFT ENTRY $$\rm S_2\cdot S_3$ are not shown but they are simply $\rm S_1$ divided by 2 and 4



8282/8283 **OCTAL LATCH**

- Fully Parallel 8-Bit Data Register and **Buffer**
- **Transparent during Active Strobe**
- Supports 8080, 8085, 8048, and 8086 Systems
- High Output Drive Capability for **Driving System Data Bus**

3-State Outputs

LOGIC DIAGRAMS

- 20-Pin Package with 0.3" Center
- No Output Low Noise when Entering or Leaving High Impedance State

Notice: This is not a kind specification Some RELIMINAR

The 8282 and 8283 are 8-bit bipolar latches with 3-state output buffers. They can be used to implement latches, buffers, or multiplexers. The 8283 inverts the input data at its outputs while the 8282 does not. Thus, all of the principal peripheral and input/output functions of a microcomputer system can be implemented with these devices.

PIN CONFIGURATIONS

8282 8283 DIO 20 _ vcc 19 DO0 2 DIo 000 (DO) DI2 3 18 DO1 DIO D ē D 002 CLH 4 17 DI4 🗌 5 16 8282 _ DO4 DI₅ 6 15 14 DO5 DI₆ 7 13 DO6 DI7 [8 DI1 DI1 DO ŌĒ 9 12 DO7 GND 10 11 STB 4 DI2 DO2 DI2 ์DO2 Г Г DO3 DI3 DI3 DO3 DI0 [b vcc 20 2 19 DOA DI4 DO4 18 🗖 DO1 Dl₂ [] 3 I DI3 17 DOS DIs DO5 DI5 Di4 🗌 5 16 ſ Г 8283 DI₅ 🗌 6 15 006 (DI6) D05 DI6 DO6 7 14 ł ł 13 DO6 DI7 [8 12 007 DI7 DI7 D07 007 ÕE 🗌 9 ł 🗆 STB GND 10 11 (STB DE (sтв OE) PIN NAMES DI0-DI7 DATA IN DO0-DO7 DATA OUT ŌE **OUTPUT ENABLE** STROBE STB

INTEL CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OF ANY CIRCUITRY OTHER THAN CIRCUITRY EMBODIED IN AN INTEL PRODUCT. NO OTHER CIRCUIT PATENT LICENSES ARE IMPLIED. © INTEL CORPORATION, 1979

1-208

Notice: This is not a find Specification Some 8286/8287 **OCTAL BUS TRANSCEIVER**


- Data Bus Buffer Driver for MCS-86TM. MCS-80TM, MCS-85TM, and MCS-48TM Families
- High Output Drive Capability for Driving System Data Bus
- Fully Parallel 8-Bit Transceivers

TRANSMIT

т

- **3-State Outputs**
- 20-Pin Package with 0.3" Center
- No Output Low Noise when Entering or Leaving High Impedance State

The 8286 and 8287 are 8-bit bipolar transceivers with 3-state outputs. The 8287 inverts the input data at its outputs while the 8286 does not. Thus, a wide variety of applications for buffering in microcomputer systems can be met.




INTEL CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OF ANY CIRCUITRY OTHER THAN CIRCUITRY EMBODIED IN AN INTEL PRODUCT. NO OTHER CIRCUIT PATENT LICENSES ARE IMPLIED. © INTEL CORPORATION 1979

8291 **GPIB TALKER/LISTENER**

- Designed to Interface Microprocessors (e.g., 8080, 8085, 8086, 8048) to an **IEEE Standard 488 Digital Interface** Bus
- Programmable Data Transfer Rate
- Complete Source and Acceptor Handshake
- Complete Talker and Listener **Functions with Extended Addressing**
- Service Request, Parallel Poll, Device Clear, Device Trigger, Remote/Local **Functions**
- Selectable Interrupts
- On-Chip Primary and Secondary **Address Recognition**
- Automatic Handling of Addressing and Handshake Protocol
- Provision for Software Implementation of Additional Features

- Notice. This is that a final specification so the states in this is that a final specification so the states is a subject to change. 1 – 8 MHz Clock Range
- 16 Registers (8 Read, 8 Write), 2 for Data Transfer, the Rest for Interface Function Control. Status. etc.
- Directly Interfaces to External Non-Inverting Transceivers for Connection to the GPIB
- Provides Three Addressing Modes, Allowing the Chip to be Addressed Either as a Major or a Minor Talker/ Listener with Primary or Secondary Addressing
- DMA Handshake Provision Allows for **Bus Transfers without CPU Intervention**
- Trigger Output Pin
- On-Chip EOS (End of Sequence) Message Recognition Facilitates Handling of Multi-Byte Transfers

The 8291 GPIB Talker/Listener is a microprocessor-controlled chip designed to interface microprocessors (e.g., 8048, 8080, 8085, 8086) to an IEEE Standard 488 Instrumentation Interface Bus. It implements all of the Standard's interface functions except for the controller.



INTEL CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OF ANY CIRCUITRY OTHER THAN CIRCUITRY EMBODIED IN AN INTEL PRODUCT. NO OTHER CIRCUIT PATENT LICENSES ARE IMPLIED. © INTEL CORPORATION, 1979 1-210

00229A


PIN DESCRIPTION

Symbol	I/O	Pin No.	Function
D0-D7	1/0	12-19	Data bus port, to be connected to microprocessor data bus.
RS ₀ -RS ₂	I	21-23	Register select inputs, to be con- nected to three non-multiplexed microprocessor address bus lines. Select which of the 8 in- ternal read (write) registers will be read from (written into) with the execution of $\overline{\text{RD}}$ ($\overline{\text{WR}}$).
ĊŚ	1	8	Chip select. When low, enables reading from or writing into the register selected by RS ₀ -RS ₂ .
RD	I	9	Read strobe. When low, selected register contents are read by the CPU.
WR	I	10	Write strobe. When low, data is written into the selected register.
INT (INT)	0	11	Interrupt request to the micro- processor, set high for request and cleared when the appropri- ate register is accessed by the CPU. May be software config- ured to be active low.
DMA REQ	0	6	DMA request, normally low, set high to indicate byte output or byte input, in DMA mode; reset by DMA ACK.
DMA ACK	I 	&	DMA acknowledge. When low, resets DMA REQ and selects data in/data out register for DMA data transfer (actual trans- fer done by RD/WR pulse).
TRIG	0	5	Trigger output, normally low; generates a triggering pulse cor- responding to the GET com- mand.
CLOCK	I	3	External clock input, used for internal time delays generator. May be any speed in 1-8 MHz range.
RESET	I 	4	Reset input. When high, forces the device into an "Idle" (initiali- zation) mode. The device will re- main at "Idle" until released by the microprocessor.
DIO1-DIO8	1/O	28-35	8-bit GPIB data port, used for bidirectional data byte transfer between 8291 and GPIB via non- inverting external line trans- ceivers.
DAV	I/O	36	Data valid; GPIB handshake control line. Indicates the avail- ability and validity of infor- mation on the DIO lines.

		· · · · · · ·	Motice: This is on
Symbol	1/0	Pin No.	Function
NRFD	1/0	37	Not ready for data GPIB hand shake control line. Indicates the condition of readiness of ade. Some vice(s) connected to the bus to accept data.
NDAC	I/O	38	Not data accepted; GPIB hand- shake control line. Indicates the condition of acceptance of data by the device(s) connected to the bus.
ÂTN	I	26	Attention; GPIB command line. Specifies how data on DIO lines are to be interpreted.
IFC	1	24	Interface clear; GPIB command line. Places the interface func- tions in a known quiescent state.
SRQ	0	27	Service request; GPIB command line. Indicates the need for attention and requests an inter- ruption of the current sequence of events on the GPIB.
REN	I	25	Remote enable; GPIB command line. Selects (in conjunction with other messages) remote or local control of the device.
EOI	1/0	39	End or identify; GPIB command line. Indicates the end of a multiple byte transfer sequence or, in conjunction with ATN, addresses the device during a polling sequence.
T/R1	O	1	External transceivers control line. Set high to indicate output data/signals on the DIO ₁ -DIO ₈ and DAV lines and input signals on the NRFD and NDAC lines (active source handshake). Set low to indicate input data/ signals on the DIO ₁ -DIO ₈ and DAV lines and output signals on the NRFD and NDAC lines (ac- tive acceptor handshake).
T/R2	0	2	External transceivers control line. Set high to indicate output signals on the EOI line. Set low to indicate expected input signal on the EOI line during parallel poll.
Vcc	P.S.	40	Positive power supply (5V \pm 10%).
GND	P.S.	20	Potential ground circuit.

Note: all signals on the 8291 pins are specified with positive logic. However, IEEE 488 specifies negative logic on its 16 signal lines.

4-044



THE GENERAL PURPOSE INTERFACE BUS (GPIB)

The General Purpose Interface Bus (GPIB) is defined in the IEEE Standard 488-1975 "Digital Interface for Programmable Instrumentation." Although a knowledge of this standard is assumed, Figure 1 provides the bus structure for quick reference. Also, Tables 1 and 2 reference the interface state mnemonics and the interface messages respectively. Modified state diagrams for the 8291 are presented in Appendix A.

GENERAL DESCRIPTION

The 8291 is a microprocessor controlled device designed to interface microprocessors e.g., 8048, 8080, 8085, 8086 to the GPIB. It implements all of the interface functions defined in the IEEE 488 Standard. If an implementation of the Standard's Controller function is desired, it can be connected with an Intel[®] 8292 to form a complete interface.

The 8291 handles communication between a microprocessor controlled device and the GPIB. Its capabilities include data transfer, handshake protocol, talker/listener addressing procedures, device clearing and triggering, service request, and both serial and parallel polling schemes. In most procedures, it does not disturb the microprocessor unless a byte is waiting on input or a byte sent on output (output buffer empty).

The 8291 architecture includes 16 registers. Eight of these registers may be written into by the microprocessor. The other eight registers may be read by the microprocessor. One each of these read and write registers is for direct data transfers. The rest of the write registers control the various features of the chip, while the rest of the read registers, various bus conditions, and device conditions.




Figure 1. Interface Capabilities and Bus Structure.

GPIB Addressing

Each device connected to the GPIB must have at least one address whereby the controller device in charge of the bus can configure it to talk, listen, or send status. An 8291 implementation of the GPIB offers the user three addressing modes from which the device can be initialized for each application. The first of these modes allows for the device to have two separate primary addresses. The second mode allows the user to implement a single talker/listener with a two byte address primary address + secondary address). The third mode again allows for two distinct addresses but in this instance, they can each have a two-byte address. However, this mode requires that the secondary addresses be passed to the microprocessor for verification. These three addressing schemes are described in more detail in the discussion of the Address registers.

TABLE 1. IEEE 488 INTERFACE STATE MNEMONICS

Mnemonic	State Represented	Mnemonic	State Represented
ACDS ACRS AIDS ANRS APRS AWNS CACS CACS CACS CACS CAVS CDS CSBS CSBS CSSS CSSS CSSS CSSS CSSS	Accept Data State Acceptor Ready State Acceptor Idle State Acceptor Not Ready State Affirmative Poll Response State Acceptor Wait for New Cycle State Controller Active State Controller Addressed State Controller Addressed State Controller Addressed State Controller Addressed State Controller Parallel Poll State Controller Parallel Poll State Controller Standby State Controller Service Not Requested State Controller Service Requested State Controller Synchronous Wait State Controller Transfer State	PACS PPAS PPIS PPSS PUCS REMS RWLS SACS SDYS SGNS SIAS SIDS SIIS SINS SINS SIWS SNAS	Parallel Poll Addressed to Configure State Parallel Poll Active State Parallel Poll Idle State Parallel Poll Standby State Parallel Poll Unaddressed to Configure State Remote State Remote With Lockout State System Control Active State Source Delay State Source Generate State System Control Interface Clear Active State System Control Interface Clear Idle State System Control Interface Clear Not Active State Source Idle Wait State System Control Not Active State
DCAS DCIS DTAS DTIS LACS LADS LIDS LOCS LPAS LPIS LWLS NPRS	Device Clear Active State Device Clear Idle State Device Trigger Active State Device Trigger Idle State Listener Active State Listener Addressed State Listener Idle State Local State Listener Primary Addressed State Listener Primary Idle State Local With Lockout State Negative Poll Response State	SPAS SPIS SPMS SRAS SRIS SRNS SROS STRS SWNS TACS TADS TIDS TPIS	Serial Poll Active State Serial Poll Idle State Serial Poll Mode State System Control Remote Enable Active State System Control Remote Enable Idle State System Control Remote Enable Not Active State Service Request State Source Transfer State Source Wait for New Cycle State Talker Active State Talker Addressed State Talker Idle State Talker Primary Idle State

- - - - - The Controller function is implemented on the Intel® 8292.

n

	e a l'internet. Na Argan a sa sa	y falling an	Para.	tice. The Thi
	en an de sie en generalise Reconstruction de la Reconstruction de la Reconstruction de la Reconstruction de la Reconstruction de la Recons Reconstruction de la Reconstruction de la Reconstruction de la Reconstruction de la Reconstruction de la Recons	TABLE 2. EE 488 INTERFACE MESSAGE RE	FERENCE LIST	tice: This is not a final specification
•	Mnemonic	Message	Interface Function(s)	specifice Specifice
	LOCAL MESSAG	GES RECEIVED (By Interface Fund		Changa Son
	• gts ist Ion Ipe nba	go to standby individual status listen only local poll enable new byte available	C PP L, LE PP SH	
	pon	power on	SH,AH,T,TE,L,LE,SR,F	RL.PP.C
	rdy * rpp * rsc rsv	ready request parallel poll request system control request service	AH C C SR	
	rtl • sic • sre • tca • tcs	return to local send interface clear send remote enable take control asynchronously take control synchronously	RL C C C AH, C T, TE	
	ton	talk only	1, 15	
	ATN DAB DAC DAV DCL END GET	AGES RECEIVED Attention Data Byte Data Accepted Data Valid Device Clear End Group Execute Trigger	SH,AH,T,TE,L,LE,PP,C (Via L, LE) SH AH DC (Via L, LE) DT	
	GTL IDY IFC	Go to Local Identify Interface Clear	RL L,LE,PP T,TE,L,LE,C	
	LLO MLA MSA MTA OSA	Local Lockout My Listen Address My Secondary Address My Talk Address Other Secondary Address	RL L,LE,RL,T,TE TE,LE,RL T,TE,L,LE TE	
in i e	OTA PCG † PPC † [PPD) † [PPE]	Other Talk Address Primary Command Group Parallel Poll Configure Parallel Poll Disable Parallel Poll Enable	T, TE TE,LE,PP PP PP PP	
N. Merio Bolinia Antonio Antonio	* PPR _N † PPU REN RFD RQS	Parallel Poll Response N Parallel Poll Unconfigure Remote Enable Ready for Data Request Service	(via C) PP RL SH (via L, LE)	
	[SDC] SPD SPD SPE Source SPE Source SCR Source STB	Select Device Clear Serial Poll Disable Serial Poll Enable Service Request Status Byte	DC T, TE T, TE (via C) (via L, LE)	
	*TCT or [TCT] UNL	Take Control Unlisten	C ^{bala} sta L, LE	

*These messages are handled only by intel's 8292.

†Undefined commands which may be passed to the microprocessor.

TABLE 2. (Cont'd) IEEE 488 INTERFACE MESSAGE REFERENCE LIST


	8291		Br	
·	TABLE 2. (Con EEE 488 INTERFACE MESSAG	•	Notice: This is not	a final specification Some
 Mnemonic	Message	** Interface Function	n(s)	suispens
REMOTE MESS	AGES SENT			rect to chation a
ATN DAB DAC DAV DCL	Attention Data Byte Data Accepted Data Valid Device Clear	C (via T, TE) AH SH (via C)		nge oome
END GET GTL IDY IFC	End Group Execute Trigger Go to Local Identify Interface Clear	(via T) (via C) (via C) C C		
LLO MLA or [MLA] MSA or [MSA] MTA or [MTA] OSA	Local Lockout My Listen Address My Secondary Address My Talk Address Other Secondary Address	(via C) (via C) (via C) (via C) (via C)		
OTA PCG PPC [PPD] [PPE]	Other Talk Address Primary Command Group Parallel Poll Configure Parallel Poll Disable Parallel Poll Enable	(via C) (via C) (via C) (via C) (via C)		· ·
PPR _N PPU REN RFD RQS	Parallel Poll Response N Parallel Poll Unconfigure Remote Enable Ready for Data Request Service	PP (via C) C AH T, TE	: X	
[SDC] SPD SPE SRQ STB	Selected Device Clear Serial Poll Disable Serial Poll Enable Service Request Status Byte	(via C) (via C) (via C) SR (via T, TE)		•
 TCT UNL	Take Control Unlisten	(via C) (via C)		


**All Controller messages must be sent via Intel's 8292.

8291 Registers

A bit-by-bit map of the 16 registers on the 8291 is presented in Table 3. A more detailed explanation of each of these registers and their functions follows. The access of these registers by the microprocessor is accomplished by using the CS, RD, WR, and RS0-RS2 pins.


Register	ĊŚ	RD	WR	RS0-RS2
All Read Registers	0	0	1	CCC
All Write Registers	0	1	0	CCC
Don't Care	1	х	х	XXX





			F		EGISTI	ERS			REG	ISTER COD		ЕСТ	e di Giring	n en	Ņ	RITE	REGIST	ERS		
									RS2	RS1		RS0		.*			. :			
	DI7	DI6	DI5	DI4	DI3	DI2	DI1	DIO	0	0		0	D07	DO6	D05	D04	D03	DO2	D01	D00
				DA	TA IN			-		÷.,÷						DAT	TA OUT			
	СРТ	ΑΡΤ	GET	END	DEC	ERR	во	ві	0	0		1	СРТ	АРТ	GET	END	DEC	ERR	во	ві
			INT	FERRU	PT STA	TUS 1									IN	ITERRI	UPT MA	ASK 1		
	INT	SPAS	LLO	REM	SPASC	LLOC	REMC	ADSC	0	1		0	0	0	DMAC	DMAI	SPASC	LLOC	REMC	ADSC
			INT	FERRU	PT STA	TUS 2		:							IN	ITERRI	UPT MA	ASK 2		
[S8	SRQS	S 6	S5	S4	S3	S2	S1	0	· 1		1	S8	rsv	S6	S5	S4	S3	S2	S1
			SE	RIALP	OLL ST	ATUS									SE	RIAL	POLLN	IODE		
	ton	lon	EOI	LPAS	TPAS	LA	ТА	MJMN	1	. 0		0	то	LO	0	0	0	0	ADM1	ADM0
ı			Ļ	DDRE	SS STA	TUS							1.			ADDR	ESS MC	DE		
ĺ	СРТ7	СРТ6	СРТ5	CPT4	СРТЗ	CPT2	CPT1	СРТО	1	0		1	CNT2	CNT1	CNTO	COM4	сомз	COM2	COM1	COM0
			COMM	AND F	ASS TH	IROUG	н				· •			• •			KMODE	E		
	x	DT0	DL0	AD5-0	AD4-0	AD3-0	AD2-0	AD1-0	1	1		0	ARS	DT	DL	AD5	AD4	AD3	AD2	AD1
				ADD	DRESS)										ADD	RESS 0	/1		
[x	DT1	DL1	AD5-1	AD4-1	AD3-1	AD2-1	AD1-1	1	1		1	EC7	EC6	EC5	EC4	EC3	EC2	EC1	EC0
l				ADD	DRESS 1	 I	•	· · ·									EOS			

Data Registers



DATA-OUT REGISTER (0W)

The data-in register is used to move data from the GPIB to the microprocessor or to memory when the 8291 is

addressed to listen. Incoming information is separately latched by this register, and its contents are not destroyed by a write to the data-out register. The RFD (Ready for Data) message is held false until the byte is removed from the data in register, either by the microprocessor or by DMA. The 8291 then completes the handshake automatically. In RFD/DAV holdoff mode (see Auxiliary Register A), the handshake is not finished until a command is sent telling the 8291 to release the holdoff. In this way, the same byte may be read several times, or an over anxious talker may be held off until all available data has been processed.

register.

When the 8291 is addressed to talk, it uses the data-out register to move data onto the GPIB. Upon a write to this register, the 8291 initiates and completes the handshake while sending the byte out over the bus. When the

Interrupt Registers

СРТ	ΑΡΤ	GET	END	DEC ERR		во	BI
		INTE	RRUPT	STAT	US 1 (1	R)	
	r1	LLO					

INTERRUPT STATUS 2 (2R)

The 8291 can be configured to generate an interrupt to the microprocessor upon the occurrence of any of 12 conditions or events on the GPIB. Upon receipt of an interrupt, the microprocessor must read the Interrupt Status registers to determine which event has occurred, and then execute the appropriate service routine (if necessary). Each of the 12 interrupt status bits has a matching mask bit in the interrupt mask registers. These mask bits are used to select the events that will cause the INT pin to be asserted. Writing a logic "1" into any of these bits enables the corresponding interrupt status bits to



RFD/DAV holdoff mode is in effect, data is held until the

release command is issued. Also, a read of the data-in


register does not destroy the information in the data-out

HOD Some

generate an interrupt. Bits in the Interrupt Status registers are set regardless of the states of the mask bits. The Interrupt Status registers are then cleared upon being read or when a local pon (power-on) message is executed. If an event occurs while one of the Interrupt Status registers is being read, the event is typically held until after its register is cleared and then placed in the register.

The mnemonics for each of the bits in these registers and a brief description of their respective functions appears in Table 4. This table also indicates how each of the interrupt bits is set.

TABLE 4. Interrupt Bits



*In ton (talk-only) and Ion (listen-only) modes, no ADSC interrupt is generated.

The BO and BI interrupts enable the user to perform data transfer cycles. BO indicates that a byte has been sent to the GPIB and a new data byte may be written into the Data Out register. It is set by the occurrence of TACS • (SWNS + SGNS). Hence, it is reset when a data byte is written into the Data Out register, when ATN is asserted on the GPIB, or when the device stops being addressed to talk. Similarly, BI is set when an input byte is accepted into the 8291 and reset when the microprocessor reads the Data In register. BO and BI are also reset by pon (power-on local message) and by a read of the Interrupt Status 1 register. However, if it is so desired, data transfer cycles may be performed without reading the Interrupt Status 1 register if all interrupts except for BO or BI are masked: BO and BI will automatically reset after each byte is transferred.

If the 8291 is used without DMA, the BO and BI interrupts may be enabled through the DMA REQ pin. The DMAO and DMAI bits in the Interrupt Mask 2 register would be the corresponding mask bits for this feature. Thus, implementing this feature, with BO and BI masked from the INT pin, allows for servicing of these interrupts without reading the Interrupt Status registers.

The ERR bit is set to indicate the bus error condition where the 8291 is an active talker, tries sending a byte to the GPIB, but there are no active listeners (e.g., all devices on the GPIB are in AIDS). The logical equivalent of (nba • TACS • DAC • RFD) will set this bit.

The DEC bit is set whenever DCAS has occurred. The user must define a known state to which all device functions will return in DCAS. Typically this state will be a power-on state. However, the state of the device functions at DCAS is at the designer's discretion. It should be noted that DCAS has no effect on the interface functions which are returned to a known state by the IFC (interface clear) message or the pon local message.

The End Interrupt bit may be used by the microprocessor to detect that a multi-byte transfer has been completed. The bit will be set when the 8291 is an active listener (LACS) and either EOS or EOI is received. EOS will generate an interrupt when the byte in the Data In register matches the byte in the EOS register. Otherwise the interrupt will be generated when a true input is detected at the EOI pin of the 8291.

The GET interrupt bit is used by the microprocessor to detect that DTAS has occurred. It is set by the 8291 when the GET message is received while it is addressed to listen. The TRIG output pin of the 8291 is also asserted when the GET message is received. Thus, the basic operation of the device may be started without involving the microprocessor.

The APT interrupt bit indicates to the processor that a secondary address is available in the CPT register for validation. This interrupt will only occur if Mode 3 addressing is in effect. (Refer to the section on addressing.) In Mode 2, secondary addresses will be 'recognized on the 8291. They will be ignored in Mode 1. The CPT interrupt bit flags the occurrence of an undefined command and of all secondary commands following an undefined command. The Command pass through feature is enabled by the BO bit of Auxiliary IXI. Theation, Some Pol to change. register B.

UDC = IUCG + ACG(TADS• PPC + LADS•TCT)]•undefined•BO

where.

ACG — Addressed Command Group

- UCG Universal Command Group
- SCG Secondary Command Group

Any message not decoded by the 8291 (not included in the state diagrams in Appendix B) becomes an undefined command. Note from the logic equation that any addressed command is automatically ignored when the 8291 is not addressed.

Undefined commands are read by the CPU from the Command Pass Through Register of the 8291. Until this register is read, the 8291 will hold off the handshake (only if the CPT feature is enabled).

An especially useful feature of the 8291 is its ability to generate interrupts from state transitions in the interface functions. In particular, the lower 4 bits of the Interrupt Status 2 register, if enabled by the corresponding mask bits, will cause an interrupt upon changes in the following states as defined in IEEE 488:

Bit 0	ADSC	change in LIDS or TIDS or MJMN
Bit 1	RLC	change in LOCS or REMS
Bit 2	LLOC	change in LWLS or RWLS
Bit 3	SPASC	change in SPAS

The upper 4 bits of the Interrupt Status 2 register are available to the processor as status bits. Thus, if one of the bits 1-3 generates an interrupt indicating a state change has taken place, the corresponding status bit (bits 5-7) may be read to determine what the new state is. To determine the nature of a change in addressed status (bit 0) the Address Status Register is available to be read. And finally, bit 7 monitors the state of the 8291 INT pin. Logically, it is an OR of all unmasked interrupt status bits. One should note that bits 4-7 of the Interrupt Status 2 Register do not generate interrupts, but are available only to be read as status bits by the processor.

Bits 4 and 5 (DMAI, DMAO) of the Interrupt Mask 2 Register are available to enable direct data transfers between memory and the GPIB, DMAI (DMA in) enables the DMA REQ (DMA request) pin of the 8291 to be asserted upon the occurrence of BI. Similarly, DMAO (DMA out) enables the DMA REQ pin to be asserted upon the occurrence of BO. One might note that the DMA REQ pin may be used as a second interrupt output pin, monitoring BI and/or BO and masked by DMAI and DMAO. One should note that the DMA REQ pin is not affected by a read of the Interrupt Status 1 Register. It is reset whenever a byte is written to the Data Out Register or read from the Data in Register.


To ensure that an interrupt status bit will not be cleared without being read, and will not remain uncleared after being read, the 8291 implements a special interrupt handling procedures. When an unmasked interrupt bit is set in either of the Interrupt Status Registers, the input of the registers are blocked until the set bit is read and reset by the microprocessor. Thus, potential problems arise when interrupt status changes while the register is being blocked. However, the 8291 stores all new interrupts in a temporary register and transfers them to the appropriate interrupt Status Register after the interrupt

Serial Poll Registers

S8	SROS	S6	S5	S4	S3	S2	S1
		SER	IAL PO	LL STA	TUS (3	R)	

The Serial Poll Mode Register is used to establish the status byte that the 8291 sends out on the GPIB data lines when it receives the SPE (Serial Poll Enable) message. Bit 6 of this register is reserved for the rsv (request service) local message. Setting this bit to 1 causes the 8291 to assert its SRQ line, indicating its need for attention from the controller-in-charge of the GPIB. When service has been granted, the bit should be cleared by the microprocessor. The other bits of this register are available for sending status information over the GPIB. Sometime after the microprocessor initiates a request for service by setting bit 6, the controller of the GPIB sends the SPE message and then addresses the 8291 to


Address Registers



The Address Mode Register is used to select one of the five modes of addressing available on the 8291. It determines the way in which the 8291 uses the information in the Address 0 and Address 1 registers:


-In Mode 1, the contents of the Address 0 Register constitute the "Major" talker/listener address while the Address 1 Register represents the "Minor" talker/listener address. In applications where only one address is needed, the major talker/listener is used, and the minor talker/listener should be disabled. Loading an addres via the Address 0/1 Register into Address Registers 0 and 1 enables the major and minor talker/listener functions respectively.

—In Mode 2 the 8291 recognizes two sequential address bytes: a primary followed by a secondary. Both address bytes must be received in order to enable the device to talk or listen. In this manner, Mode 2 addressing implements the extended talker and listener functions as defined in IEEE 488. has been reset. In the Interrupt Status 1 Register and in ADSC bit, this transfer takes place only if the corresponding bits were read as zeroes. For, the other status change bits in the Interrupt Status 2 Register, the transfer will always take place. However, even number of changes in these status bits during blocking time will cause no interrupt.



talk. At this point, one byte of status is returned by the 8291 via the Serial Poll Mode Register.

The Serial Poll Status Register is available for reading the status byte in the Serial Poll Mode Register. The processor may check the status of a request for service by polling bit 6 of this register, which corresponds to SRQS (Service Request State). When a Serial Poll is conducted and the controller-in-charge reads the status byte, the SRQS bit is cleared. The SRQ line is tied to this bit, so that a request for service is terminated when the 8291's status byte is read. The rsv bit of the Serial Poll Mode Register must then be cleared by the microprocessor.



To use Mode 2 addressing the primary address must be loaded into the Address 0 Register, and the Secondary address is placed in the Address 1 Register. With both primary and secondary addresses residing on chip, the 8291 can handle all addressing sequences without processor intervention.

—In Mode 3, the 8291 handles addressing just as it does in Mode 1, except that each Major or Minor primary address must be followed by a secondary address. All secondary addresses must be verified by the microprocessor when Mode 3 is used. When the 8291 is in TPAS or LPAS (talker/listener primary addresses state), and it does not recognize the byte on the DIO lines, an APT interrupt is generated (see section on Interrupt Registers) and the byte is available in the CPT (Command Pass-Through) Register. As part of its interrupt service routine, the microprocessor must read the CPT Register and write one of the following responses to the Auxiliary Mode Register:

- 1. 07H implies a non-valid secondary address
- 2. 0FH implies a valid secondary address

Setting the "ton" bit generates the local ton (talk-only) message and sets the 8291 to a talk-only mode. This mode allows the device to operate as a talker in an interface system without a controller.

Setting the "lon" bit generates the local lon (listen-only) message and sets the 8291 to a listen-only mode. This mode allows the device to operate as a listener in an interface system without a controller.

The mode of addressing implemented by the 8291 may be selected by writing one of the following bytes to the Address Mode Register:

Register Contents	Mode
1000000	Enable talk only mode (ton)
01000000	Enable listen only mode (lon)
11000000	The 8291 may talk to itself
0000001	Mode 1, (Primary-Primary)
0000010	Mode 2 (Primary-Secondary)
00000011	Mode 3 (Primary/APT-Primary/APT)

The Address Status Register contains information used by the microprocessor to handle its own addressing. This information includes status bits that monitor the address state of each talker/listener, "ton" and "lon" flags which indicate the talk only and listen only states, and an EOI bit which, when set, signifies that the END message came with the last data byte. LPAS and TPAS indicate that the listener or talker primary address has been received. The microprocessor can then use these bits when the secondary address is passed through to determine whether the 8291 is addressed to talk or listen. The LA (listener addressed) bit will be set when the 8291 is in LACS (Listener Active State) or in LADS (Listener Addressed State). Similarly, the TA (Talker Addressed bit will be set to indicate TACS or TADS, but also to indicate SPAS (Serial Poll Active State). The MJMN bit is used to determine whether the information in the other bits applies to the Major or Minor talker/listener. It is set to "1" when the Minor talker/listener is addressed. It should be noted that only one talker/listener may be active at any one time. Thus, the MJMN bit will indicate which, if either, of the talker/listeners is addressed or active.


The Address 0/1 Register is used for specifying the device's addresses according to the format selected in the Address Mode Register. Five bit addresses may be loaded into the Address 0 and Address 1 registers by writing into the Address 0/1 Register. The ARS bit is used to select which of these registers the other seven bits will be loaded into. The DT and DL bits may be used to disable the talker or listener function at the address signified by the other five bits. When Mode 1 addressing is used and only one primary address is desired, both the talker and the listener should be disabled at the Minor address.

As an example of how the Address 0/1 Register might be used, consider an example where two primary addresses are needed in the device. The Major primary address will be selectable only as a talker and the Minor primary address will be selectable only as a listener. This configuration of the 8291 is formed by the following sequence of writes by the microprocessor:

Notice					
Operation	CS	RD	WR	Data	RS2-RS0
1. Select addressing Mode 1	0	1	0 li	10000000	100
2. Load major address into Address 0 Register with listener function disabled.	0	1	0	001AAAAAA	to charlon
3. Load minor address into Address 1 Register with talker function disabled.	0	1	0	11088888	110 ^{0,00} /110

At this point, the addresses AAAAA and BBBBB are stored in the Address 0 and Address 1 registers respectively, and are available to be read by the microprocessor. Thus, it is not necessary to store any address information elsewhere. Also, with the information stored in the Address 0 and Address 1 registers, processor intervention is not required to recognize addressing by the controller. Only in Mode3, where secondary addresses are passed through, must the processor intervene in the addressing sequence.

Command Pass Through Register




The Command Pass Through Register is used to transfer undefined 8-bit remote message codes from the GPIB to the microprocessor. When the CPT feature is enabled (bit B0 in Auxiliary Register B), any message not decoded by the 8291 becomes an undefined command. When Mode 3 addressing is used secondary addresses are also passed through the CPT Register. In either case, the 8291 will holdoff the handshake until the microprocessor reads this register and issues the VSCMD auxiliary command.

The CPT and APT interrupts flag the availability of undefined commands and secondary addresses in the CPT Register. The details of these interrupts are explained in the section on Interrupt Registers.

An added feature of the 8291 is its ability to handle undefined secondary commands following undefined primaries. Thus, the number of available commands for user definition or future IEEE 488 definition is significantly increased; one undefined primary command followed by a sequence of as many as 32 secondary commands can be processed. However, it is recommended that users do not define their own commands since such definition would violate IEEE 488.

The recommended use of the 8291's undefined command capabilities is for a controller-configured Parallel Poll. The PPC message is an undefined primary command typically followed by PPE, an undefined secondary command. For details on this procedure, refer to the section on Parallel Poll Protocol.





AUX MODE (5W)

CNT0-2:CONTROL BITS COM0-:COMMAND BITS

The Auxiliary Mode Register contains a three-bit control field and a five-bit command field. It is used for several purposes on the 8291:

- 1. To load "hidden" auxiliary registers on the 8291.
- 2. To issue commands from the microprocessor to the 8291.
- 3. To preset an internal counter used to generate T1, delay in the Source Handshake function, as defined in IEEE 488.

Table 4 summarizes how these tasks are performed with the Auxiliary Mode Register. Note that the three control bits determine how the five command bits are interpreted.

TABLE 4

CO	DE				
CONTROL BITS	COMMAND BITS	COMMAND			
000	00000	Execute auxiliary command			
001	OFFFF	Preset internal counter to match external clock frequency of FFFF MHZ (FFFF - binary representation of 1 to 8 MHz)			
100	DDDDD	Write DDDDD into auxiliary register A			
101	0DDDD	Write DDDD into auxiliary register B			
011	USP3P2P1	Configure/unconfigure parallel poll $SP_3P_2P_1$ as defined in Std. 488. (Con- figure if U = 0, Unconfigure if U = 1). This command is the local poll enable (Ipe) message when U = 0.			

AUXILIARY COMMANDS

Auxiliary commands are executed by the 8291 whenever 0000CCCC is written into the Auxiliary Mode Register, where CCCC is the 4-bit command code.

4-Bit Code	Description				
0000	Immediate Execute pon — This command re- sets the 8291 to a power up state (local pon message as defined in IEEE 488).				
	The following conditions constitute the power up state: 1. All talkers and listeners are disabled. 2. No interrupt status bits are set.				

1	1 Alexandre
	Mori
4-Bit Code	
	The 8291 is designed to power up in certain states as specified in the IEEE 488 state dia- grams. Thus, the following states are in effect in the power up state: SIDS, AIDS, TIDS, LIDS, NPRS, LOCS, and PPIS.
•	The "0000" pon is an immediate execute command (a pon pulse). It is also used to release the "initialize" state generated by either an external reset pulse or the "0010" Chip Reset command.
0010	Chip Reset (Initialize) — This command has the same effect as a pulse applied to the Reset pin. (Refer to the section on Reset Procedure.)
0011	Finish Handshake — This command finishes a handshake that was stopped because of a holdoff on RFD or DAV. (Refer to Auxiliary Register A.)
0100	Trigger — A "Group Execute Trigger" is forced by this command. It has the same effect as a GET command issued by the controller- in-charge of the GPIB, but does not cause a GET interrupt.
0101	rtl ¹ — This command corresponds to the local rtl message as defined in IEEE 488. The 8291 will go to a local state if local lockout is not in effect.
0110	Send EOI — The EOI line of the 8291 may be asserted with this command. The command causes EOI to go true with the next byte trans- mitted. The EOI line is then cleared upon com- pletion of the handshake for that byte.
0111, 1111	Non-Valid/Valid Secondary Address or Command (VSCMD) — This command in- forms the 8291 that the secondary address re- ceived by the microprocessor was valid or invalid (0111 — invalid, 1111 — valid). If Mode 3 addressing is used, the processor must field each extended address and respond to it, or the GPIB will hang up. Note that the COM3 bit is the invalid/valid flag.
	The valid (1111) command is also used to tell the 8291 to continue from the command-pass- through state (immediate execute command).
0001, 1001	Parallel Poll Flag (local "ist" message) — This command sets (1001) or clears (0001) the parallel poll flag. A "1" is sent over the assigned data line (PPR-Parallel Poll Re- sponse true) only if the parallel poll flag

1. Subsequently the 8291 will include "set rtl" and "clear rtl" commands.

matches the sense bit from the Ipe local message (or indirectly from the PPE message). For a more complete description of the Parallel Poll features and procedures refer to the section on Parallel Poll Protocol.

INTERNAL COUNTER

The internal counter determines the delay time allowed for the settling of data on the DIO lines. This delay time is defined as T_1 in IEEE 488 and appears in the Source Handshake state diagram between SDYS and STRS. As such, DAV is asserted T_1 after the DIO lines are driven. Consequently, T_1 is a major factor in determining the data transfer rate of the 8291 over the GPIB (T_1 = TWROV2-TWROI5).

When open-collector transceivers are used for connection to the GPIB, T₁ is defined by IEEE 488 to be 2 μ sec. By writing 0010FFFF into the Auxiliary Mode Register, the counter is preset to match a f_C MHz clock input, where FFFF is the binary representation of N_F (1≤N_F≤8, N_F=(FFFF)₂). When N_F = f_C, a 2 μ sec T₁ delay will be generated before each DAV asserted.

$$T_{1(\mu \text{sec})} = \frac{2N_F}{f_C} + t_{\text{SYNC}} , \ 1 \leq N_F \leq 8$$

tsync is a synchronization error, greater than zero and smaller than the larger of T clock high and T clock low. (For a 50% duty cycle clock, tsync is less than half the clock cycle).

If it is necessary that T₁ be different from 2μ sec, N_F may be set to a value other than f_C. In this manner, data transfer rates may be programmed for a given system. In small systems, for example, where transfer rates exceeding GPIB specifications are required, one may set N_F < f_C and decrease T₁.

When tri-state transceivers are used, IEEE 488 allows a higher transfer rate (lower T₁). Use of the 8291 with such transceivers is enabled by setting B2 in Auxiliary Register B.In this case, setting NF = f_C causes a T₁ delay of 2µsec to be generated for the first byte transmitted — all subsequent bytes will have a delay of 500 nsec.

$$T_1(\text{High Speed}) \ \mu \text{sec} = \frac{N_F}{2f_C} + t_{\text{SYNC}}$$

Thus, setting $N_F = 1$ using a 4 MHz clock will generate for a 50% duty cycle clock (t_{SYNC} <125 nsec.):

$$T_1 = \frac{1}{2.4} + 0.125 = 0.250 \ \mu \text{sec} = 250 \ \text{nsec}$$

AUXILIÁRY REGISTER A

Auxiliary Register A is a "hidden" 5-bit register which is used to enable some of the 8291 features. Whenever a $100 A_4A_3A_2A_1A_0$ byte is written into the Auxiliary Register, it is loaded with the data $A_4A_3A_2A_1A_0$. Setting the respective bits to "1" enables the following features:

 $A_0 - RFD/DAV$ Holdoff on all Data: If the 8291 is listening, RFD will not be sent true until the "finish handshake" auxiliary command is issued by the microprocessor. If the 8291 is talking, DAV is not sent true until the "finish handshake" command is given. In both cases, the holdoff will be in effect for each data byte.

 $A_1 - RFD/DAV$ Holdoff on End: This feature enables the holdoff on EOI or EOS (if enabled). However, no holdoff will be in effect on any other data bytes.

A₂ — End on EOS Received: Whenever the byte in the Data In Register matches the byte in the EOS Register, the End interrupt bit will be set in the Interrupt Status 1 Register.

 A_3 — Output EOI on EOS Sent: Any occurrence of gata in the Data Out Register matching the EOS Register causes the EOI line to be sent true along with the data.

 A_4 — EOS Binary Compare: Setting this bit causes the EOS Register to function as a full 8-bit word. When it is not set, the EOS Register is a 7-bit word (for ASCII characters).

If $A_0 = A_1 = 1$, a special "continuous Acceptor Handshake cycling" mode is enabled. This mode should be used only in a controller system configuration, where both the 8291 and the 8292 are used. It provides a continuous cycling through the Acceptor Handshake state diagram, requiring no local messages from the microprocessor; the rdy local message is automatically generated when in ANRS. As such, the 8291 Acceptor Handshake serves as the controller Acceptor Handshake. Thus, the controller cycles through the Acceptor Handshake without delaying the data transfer in progress. When the tcs local message is executed, the 8291 is taken out of the "continuous AH cycling" mode, the GPIB hangs up in ANRS, and a BI interrupt is generated to indicate that control may be taken. A simpler procedure may be used when a "tcs on end of block" is executed; the 8291 may stay in "continuous AH cycling". Upon the end of a block (EOI or EOS received), a holdoff is generated, the GPIB hangs up in ANRS, and control may be taken.

AUXILIARY REGISTER B

Auxiliary Register B is a "hidden" 4-bit register which is used to enable some of the features of the 8291. Whenever a $1010B_3B_2B_1B_0$ is written into the Auxiliary Mode Register, it is loaded with the data $B_3B_2B_1B_0$. Setting the respective bits to "1" enables the following features:

 B_0 — Enable Undefined Command Pass Through: This feature allows any commands not recognized by the 8291 to be handled in software. If enabled, this feature will cause the 8291 to holdoff the handshake when an undefined command is received. The microprocessor must then read the command from the Command Pass Through Register and send the VSCMD auxiliary command. Until the VSCMD command is sent, the handshake holdoff will be in effect.

 B_1 — Send EOI in SPAS: This bit enables EOI to be sent with the status byte; EOI is sent true in Serial POII Active State. Otherwise, EOI is sent false in SPAS.

 B_2 — Enable High Speed Data Transfer: This feature may be enabled when tri-state external transceivers are used. The data transfer rate is limited by T₁ (delay time generated in the Source Handshake function), which is defined according to the type of transceivers used. When the "High Speed" feature is enabled, T₁ = 2 microseconds is generated for the first byte transmitted after each true to false transition of ATN. For all subsequent bytes, T₁ = 500 nanoseconds. Refer to the Internal Counter section for an explanation of T₁ duration as a function of B₂ and of clock frequency. B₃ — Enable Active Low Interrupt: Setting this bit causes the polarity of the INT pin to be reversed, providing an output signal compatible with Intel's MCS-48[™]. Interrupt registers are not affected by this bit.

PARALLEL POLL PROTOCOL

Writing a 011USP₃P₂P₁ into the Auxiliary Mode Register will configure (U=0) or unconfigure (U=1) the 8291 for a parallel poll. When U=0, this command is the "lpe" (local poll enable) local message as defined in IEEE 488. The "S" bit is the sense in which the 8291 is configured; only if the Parallel Poll Flag ("ist" local message) matches this bit will the Parallel Poll Response, PPR_N, be sent true. The bits P₃P₂P₁ specify which of the eight data lines PPR_N will be sent over. Thus, once the 8291 has been configured for Parallel Poll, whenever it senses both EOI and ATN true, it will automatically compare its PP flag with the sense bit and send PPR_N true or false according to the comparison.

If a PP2* implementation is desired, the "Ipe" and "ist" local messages are all that are needed. Typically, the user will configure the 8291 for Parallel PolI immediately after initialization. During normal operation the microprocessor will set or clear the Parallel PolI Flag (ist) according to the device's need for service. Consequently the 8291 will be set up to give the proper response to IDY (EOI • ATN) without directly involving the microprocessor.

If a PP1* implementation is desired, the undefined command features of the 8291 must be used. In PP1, the 8291 is indirectly configured for Parallel Poll by the active controller on the GPIB. The sequence at the 8291 being configured is as follows:

- 1. The PPC message is received true. Being an undefined command, it is loaded into the Command Pass Through Register, and a CPT interrupt is sent to the microprocessor. The handshake is automatically held off.
- 2. The microprocessor reads the CPT Register and sends VSCMD to the 8291, releasing the handshake.
- 3. Having received an undefined primary command, the 8291 is set up to receive an undefined secondary command, the PPE message. This message is also received into the CPT Register, the handshake is held off, and the CPT interrupt is generated.
- 4. The microprocessor reads the PPE message and decodes the SP₃P₂P₁ information. It then sends the appropriate "Ipe" local message to the 8291. Finally, the microprocessor sends VSCMD and the handshake is released.

*As defined in IEEE Standard 488.

End of Sequence (EOS) Register

EC7	EC6	EC5	EC4	EC3	ECZ	COEC1 ECO
		. E	OS REG	GISTER		e subje specie

The EOS Register and its features offer an alternative to some the "Send EOI" auxiliary command. A seven or eight bit byte (ASCII or binary) may be placed in the register to flag the end of a block or read. The type of EOS byte to be used is selected in Auxiliary Register bit A4.

If the 8291 is a listener, and the "End on EOS Received" is enabled at bit A_2 , then an End interrupt is generated in the Interrupt Status 1 Register whenever the byte in the Data-In Register matches the byte in the EOS Register.

If the 8291 is a talker, and the "Output EOI on EOS Sent" is enabled at bit A₃, then the EOI line is sent true with the next data byte whenever the contents of the Data Out Register match the EOS register.

Reset Procedure

The 8291 is reset to an initialization state either by a pulse applied to its Reset pin, or by a reset auxiliary command (02H written into the Auxiliary Command Register). The following conditions are caused by a reset pulse (or local reset command):

- 1. A "pon" local message as defined by IEEE 488 is held true until the initialization state is released.
- 2. The Interrupt Status Registers are cleared.
- 3. Auxiliary Registers A and B are cleared.
- 4. The Serial Poll Mode Register is cleared.
- 5. The Parallel Poll Flag is cleared.
- 6. The EOI bit in the Address Status Register is cleared.
- 7. N_F in the Internal Counter is set to 8 MHz. This setting causes the longest possible t_1 delay to be generated in the Source Handshake (16 µsec for 1 MHz clock).

The initiallization state is released by an "immediate execute pon" command (00H written into the Auxiliary Command Register).

The suggested initialization sequence is:

- 1. Apply a reset pulse or send the reset auxiliary command.
- 2. Set the desired initial conditions by writing into the Interrupt Mask, Serial Poll Mode, Address Mode, Address 0/1, and EOS Registers. Auxiliary Registers A and B, and the internal counter should also be initialized.
- 3. Send the "immediate execute pon" auxiliary command to release the initialization state.
- 4. If a PP₂ Parallel Poll implementation is to be used the "Ipe" local message may be sent, configuring the 8291 for a Parallel Poll Response on an assigned line. (Refer to the section on Parallel Poll Protocol.)

Using DMA

The 8291 may be connected to the Intel 8257 DMA Controller for DMA operation. The DMA REQ pin of the 8291 requests a DMA byte transfer from the 8257. It is set by BO or BI flip flops, masked by the DMAO and DMAI bits in the Interrupt Mask 2 Register. (After reading, the INT1 register BO and BI interrupts will be cleared but not BO and BI in DREQ equation.)

The DMA ACK pin is driven by the 8257 in response to the DMA request. When DMA ACK is true (active low) it sets CS = RS0 = RS1 = RS2 = 0 such that the RD and WR signals sent by the 8257 refer to the Data In and Data Out Registers. Also, the DMA request line is reset by DMA ACK.

DMA input sequence:

1. A data byte is accepted from the GPIB by the 8291.

- 2. A BI interrupt is generated and DMA REQ is set.
- 3. DMA ACK is asserted by the 8257 and DMA REQ is reset.
- 4. RD is driven by the 8257 and the contents of the Data In Register are transferred to MCS bus.
- 5. The 8291 sends RFD true on the GPIB and proceeds with the Acceptor Handshake protocol.

DMA output sequence:

1. A BO interrupt is generated (indicating that the Data Out Register is empty) and DMA REQ is asserted.

- 2. DMA ACK is asserted by the 8257 and DMA REQ is reset. 3. WR is driven by the 8257 and a byte is transferred from
- the MCS bus into the Data Out Register
- 4. The 8291 sends DAV true on the GPIB and proceeds with the Source Handshake protocol.

It should be noted that each time the device is addressed. the Address Status Register should be read, and the 8257 should be initialized accordingly. (Refer to the 8257 data sheet available in Intel's Peripheral Design Handbook.)

System Configuration

Microprocessor Bus Connection

The 8291 is 8080, 8048, 8085 and 8086 compatible. The three address pins (RS0, RS1, RS2) should be connected to the non-multiplexed address bus (for example: A8, A9, A10). In case of 8080, any address lines may be used.

External Transceivers Connection

8291 IEEE bus pins are TTL compatible. For IEEE Std. bus connection, external transceivers are required, 8291 supplies Transmit/Receive control pins: T/R1 controls DIO1-8, NRFD, NADC and DAV transceivers, T/R2 controls EOI transceiver. IFC, ATN, REN are always inputs and SRQ is always an output.

Logically, TR1 = TACS + SPAS + PPAS; TR2 = TACS + SPAS.

Refer to 8292 Data Sheet for 8291/8292 system configuration.

8291

DEVICE ELECTRICAL CHARACTERISTICS D.C. CHARACTERISTICS

		82	91		
.C. CHAI	LECTRICAL CHARACTER	ISTICS			Notice: Parametric innits is not a riner specification subject to straing, Some Test Conditions
= 0°C to 7 Symbol	0°C; V _{CC} = 5V ± 10%	Min.	Max.	Unit	Test Conditions
VIL	Input Low Voltage	-0.5	0.8	V	
VIH	Input High Voltage	2	Vcc+0.5	v	
Vol	Output Low Voltage	1.1.1	0.45	v	I _{OL} =2mA (4mA for TR1 pin)
Vон	Output High Voltage	2.4		v	$I_{OH} = -400 \mu A (-150 \mu A \text{ for SRQ pin})$
VOH-INT	Interrupt Output High Voltage	2.4		V	I _{OH} =-400μA
		3.5		v	Іон=-50μА
١L	Input Leakage		10	μA	VIN=0V to Vcc
ILOL	Output Leakage Current		-10	μΑ	V _{OUT} =0.45V
ILOH	Output Leakage Current		10	μΑ	Vout=Vcc
lcc	Vcc Supply Current		180	mA	T _A =0°C

A.C. CHARACTERISTICS


 $V_{CC}=5V\pm10\%$, Commercial: $T_A=0^\circ C$ to $70^\circ C$

Symbol	Parameter	Min.	Max.	Unit
tar	Address Stable Before READ	0		nsec ^[1]
tra	Address Hold After READ	0		nsec ^[1]
t _{RR}	READ width	250		nsec ^[2]
tad	Address Stable to Data Valid		250	nsec ^[1]
t _{RD}	READ to Data Valid		100	nsec ²
tRDF	Data Float After READ	0	60 ²	nsec
taw	Address Stable Before WRITE	0 -		nsec ^[1]
twa	Address Hold After WRITE	0		
tww	WRITE Width	250		nsec ^[1]
tow	Data Set Up Time to the Trailing Edge of WRITE	150		nsec ^[1]
twp	Data Hold Time After WRITE	0		nsec ^[1]
t AKRQ	DACKI to DREQI		130	nsec
tDKDA6	DACKI to Up Data Valid		200	nsec

Notes:

1. 8080 System $C_{Lmax} = 100 pF$; $C_{Lmin} = 15 pF$; 3 MHz clock.

2. 8085 System $C_L = 150 pF$; 4 MHz clock.



GPIB TIMINGS^[1]

B TIMINGS		T	- <u></u>	metric lin nat
Symbol	Parameter	Max.	Unit	Test Conditions
TEOT13	EOII to TR11	90	nsec	PPSS, ATN=0.45V
TEODI6	EOII to DIO Valid	130	nsec	PPSS, ATN=0.45V
TEOT12	EOII to TR11	130	nsec	PPSS, ATN=0.45V
TATND4	ATNI to NDACI	130	nsec	TACS, AIDS
TATT14	ATNI to TR1	130	nsec	TACS, AIDS
TATT24	ATNI to TR21	130	nsec	TACS, AIDS
TDNVD3-C	DAVI to NDAC1	350	nsec	AH, CACS
TNDDV1	NDACt to DAVt	300	nsec	SH, STRS
TNRDV2	NRFD1 to DAVI	300	nsec	SH, T1 True
TNDDR1	NDACt to DREQT	350	nsec	SH
TDVDR3	DAVI to DREQ1	350	nsec	AH, LACS, ATN=2.4V
TDVND2-C	DAVI to NDACI	350	nsec	AH,LACS
TDVNR1-C	DAVI to NRFDI	350	nsec	AH, LACS, rdy=True
TRDNR3	RD↓ to NRFD↑	500	nsec	AH, LACS
TWRDI5	WR to DIO Valid	200	nsec	SH, TACS, RS = 0.4V
TWRDV2	WR↑ to DAV↓	760	nsec	$\overline{\text{NRFD}} = 2.4\text{V}, \text{RS} = 0.4\text{V}, \text{SH},$

Notes:

1. All GPIB timings are at the pins of the 8291.

Appendix A

8291

MODIFIED STATE DIAGRAMS

Figure A.1 presents the interface function state diagrams. It is derived from IEEE Std. state diagrams, with the following changes:

- A. Controller function omitted.
- B. Addressing modes included in T,L state diagrams.

Note that in Mode 3, MSA, OSA are generated only after secondary address validity check by the microprocessor (APT interrupt).

- C. All remote messages sent true in each state are indicated.
- D. All remote multiline messages decoded are conditioned by ACDS. The multiplication by ACDS is not drawn to simplify the diagrams.

E. The symbol

indicates:

1. When event X occurs, the function will return to state S.

х

Notice: This is not a final Specification Some

2. X overrides any other transition condition in the function.

Statement 2 simplifies the diagram, avoiding the explicit use of \overline{X} to condition all transitions from S to other states.




Figure A.1. 8291 State Diagrams (Continued next page)





Figure A.1. 8291 State Diagrams (Continued next page)





Appendix B

IEEE 488 TIME VALUES

Time Value Identifier*	Function (Applies to)	Description	Value
·T1	SH	Settling Time for Multiline Messages	≥ 2µs†
t2	LC,IC,SH,AH,T,L	Response to ATN	≤ 200ns
T ₃	АН	Interface Message Accept Time +	> 0 δ
t4	T,TE,L,LE,C,CE	Response to IFC or REN False	< 100µs
t5	PP	Response to ATN+EOI	≤ 200ns
T ₆	C	Parallel Poll Execution Time	≥ 2µs
Τ7	С	Controller Delay to Allow Current Talker to see ATN Message	≥ 500ns
T ₈	C	Length of IFC or REN False	> 100μs
T9	С	Delay for EOI**	$\geq 1.5 \mu s^{\dagger\dagger}$

* Time values specified by a lower case t indicate the maximum time allowed to make a state transition. Time values specified by an upper case T indicate the minimum time that a function must remain in a state before exiting.

If three-state drivers are used on the DIO, DAV, and EOI lines, T1 may be:

1. ≥ 1100ns

2. Or \geq 700ns if it is known that within the controller ATN is driven by a three-state driver.

3. Or \geq 500ns for all subsequent bytes following the first sent after each false transition of ATN (the first byte must be sent in accordance with (1) or (2).

4. Or ≥ 350ns for all subsequent bytes following the first sent after each false transition of ATN under conditions specified in Section 5.2.3 and warning note. See IEEE Standard 488.

+ Time required for interface functions to accept, not necessarily respond to interface messages.

 δ Implementation independent.

** Delay required for EOI, NDAC, and NRFD signal lines to indicate valid states.

 $\dagger \dagger \ge 600$ ns for three-state drivers.






Figure C.1. 3-Wire Handshake Timing.





00229A





1-233

8292 GPIB CONTROLLER




FEATURES:

- Complete IEEE Standard 488 Controller Function.
- Interface Clear (IFC) Sending Capability Allows for Seizure of Control and/or Initialization of the Bus.
- Responds to Service Requests (SRQ).
- Sends (REN), Allowing Instruments to Switch to Remote Control.

- Complete Implementation of Transfer Control Protocol.
- Synchronous Control Seizure Prevents the Destruction of any Data Transmission in Progress.
- Connects with the 8291 to Form a Complete IEEE Standard 488 Interface Talker/Listener/Controller.

The 8292 GPIB CONTROLLER is a microprocessor-controlled chip designed to connect with the 8291 GPIB TALKER/LISTENER to implement the full IEEE Standard 488 controller function, including transfer control protocol. The 8292 is a pre-programmed UPI-41ATM



INTEL CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OF ANY CIRCUITRY OTHER THAN CIRCUITRY EMBODIED IN AN INTEL PRODUCT. NO OTHER CIRCUIT PATENT LICENSES ARE IMPLIED.

8292

PIN DESCRIPTION

Symbol	1/0	Pin No.	Function	Symbol	1/0
D ₀ -D ₇	I/O	12-19	8 bidirectional lines used for com- munication between the central processor and the 8292's data bus buffers and status register.	ATNO	0
A ₀	1	9	Address Line—Used to select be- tween the data bus and the status register during read operations and to distinguish between data and commands written into the 8292 during write operations.	SRQ	I
cs	1	6	Chip Select Input—Used to select the 8292 from other devices on the common data bus.	REN	0
RD	I	8	I/O write input which allows the master CPU to write to the 8292.		
WR	; I	10	I/O read input which allows the master CPU to read from the 8292.	TCI	о
RESET	I.	4	Used to initialize the chip to a known state during power on.		
DAV	1/0	37	DAV Handshake Line—Used only during parallel poll, configures to force the 8291 to accept the paral-	SPI	O
ATNI	I	22	lel poll status bits. Attention In—Used by the 8292 to		
		, » ¹ • •	monitor the GPIB ATN control line. It is used during "take control syn- chronously" execution and during the transfer control procedure.	CLTH	0
CIC	0	31	Controller In Charge—Controls the S/R input of the SRQ bus trans- ceiver. It can also be used to in- dicate that the 8292 is in charge of the bus.	IFCR	
EOI	I/O	34	End Or Identify—One of the GPIB management lines, as defined by IEEE Std. 488-1975. Used with ATN as Identify Message during paral- lel poll.	COUNT	i
IFC	I/O	23	Interface Clear—One of the GPIB management lines, as defined by IEEE Std. 488-1975, places all de- vices in a known guiescent state.		
SYC	ľ	24	System Controller—Monitors the system controller switch.		
OBFI	0	35	Output Buffer Full—Used as an in- terrupt to the central processor	X ₁ ,X ₂	्राः स्व
			while the output buffer of the 8292 is full. The feature can be enabled and disabled by the interrupt mask register.	- 1 <i>11</i> 2	
IBFI	0	36	terrupt the central processor while the input buffer of the 8292 is	SYNC	0
			empty. This feature is enabled and disabled by the interrupt mask register.	V _{CC} V _{SS}	P.S. P.S.

			Attention Out-Controls the ATN
		Dia Ma	ametric is is
	10	Pin No.	Function
	0	29	Attention Out-Controls the ATN control line of the bus through ex-
			ternal logic for tcs (take control Some
			Synchronously) purpose. (Arrivis a
			GPIB control line, as defined by IEEE Std. 488-1975.)
	I	21	Service Request—One of the IEEE control lines. Sampled by the 8292
			when it is controller in charge, if
			true—SPI interrupt to the monitor
			will be generated.
	0	38	The Remote Enable bus signal
			selects remote or local control of
			the device on the bus. A GPIB bus
			management line, as defined by . IEEE Std. 488-1975.
	0	32	Task Complete Interrupt-Inter-
			rupt to the control processor used
			to indicate that the task requested was completed by the 8292 and the
			information requested is ready in
			the data bus.
	0	33	Special Interrupt—Used as an in-
			terrupt on events not initiated by
			the central processor.
	0	27	CLEAR LATCH Output-Used to
			clear the IFCR after recognized by
			the 8292. Usually low (except after hardware Reset), will be pulsed
			low when IFCR is recognized by
			the 8292.
	ł	1 .	IFC Received (latched)—The 8292
			monitors the IFC Line (when not
			system controller) through this
-			pin.
	I	39	Count Input—When enabled by the proper command the internal
			counter will count external events
			through this pin. High to low tran-
			sition will increment the internal
			counter by one. The pin is sampled
			once per three internal instruction
	÷ .		cycles (7.5 μ sec when using 6 MHz
		:	XTAL). It can be used for byte counting when connected to
			NDAC line, or for block counting
			when connected to the EOI line.
	~ 1	2,3	Inputs for a crystal, LC or an ex-
			ternal timing signal to deter-
			mine the internal oscillator fre-
			quency.
	0	11	8041A instruction cycle syn-
			chronization signal; it is an out- put clock with a frequency of
			XTAL + 15.
	PS	40	ATRE = 10.

40 + 5V supply input.
7,20 Circuit ground potential.

00741A

8294 DATA ENCRYPTION UNIT

- Certified by National Bureau of **Standards**
- 80 Byte/Sec Data Conversion Rate
- 64-Bit Data Encryption Using 56-Bit Key
- DMA Interface
- 3 Interrupt Outputs to Aid in Loading and Unloading Data


- RELIMINAR 7-Bit User Output Port
- Nation: This is not a final specification. Some ■ Single 5V ± 10% Power Supply
- Peripheral to MCS-86TM, MCS-85TM, MCS-80TM and MCS-48TM Processors
- Implements Federal Information Processing Data Encryption Standard
- Encrypt and Decrypt Modes Available

DESCRIPTION

The Intel® 8294 Data Encryption Unit (DEU) is a microprocessor peripheral device designed to encrypt and decrypt 64-bit blocks of data using the algorithm specified in the Federal Information Processing Data Encryption Standard. The DEU operates on 64-bit text words using a 56-bit user-specified key to produce 64-bit cipher words. The operation is reversible: if the cipher word is operated upon, the original text word is produced. The algorithm itself is permanently contained in the 8294; however, the 56-bit key is user-defined and may be changed at any time.

The 56-bit key and 64-bit message data are transferred to and from the 8294 in 8-bit bytes by way of the system data bus. A DMA interface and three interrupt outputs are available to minimize software overhead associated with data transfer. Also, by using the DMA interface two or more DEUs may be operated in parallel to achieve effective system conversion rates which are virtually any multiple of 80 bytes/second. The 8294 also has a 7-bit TTL compatible output port for user-specified functions.

Because the 8294 implements the NBS encryption algorithm it can be used in a variety of Electronic Funds Transfer applications as well as other electronic banking and data handling applications where data must be encrypted.



INTEL CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OF ANY CIRCUITRY OTHER THAN CIRCUITRY EMBODIED IN AN INTEL PRODUCT. NO OTHER CIRCUIT PATENT LICENSES ARE IMPLIED. © INTEL CORPORATION, 1979 1-236 00230A

8294

			82		. D.			
Pin #	Pin Name	1/0	Pin Description	Pin #	Pin Name	1/0	 Pin Description +5 volt power input: +5V ± 10%. No connection. DMA acknowledge. Input: signal from the 8257 DMA Controller acknowledging that the 	
1	NC		No connection.	40	V _{CC}		+5 volt power input: +5V	
2	X1	T	Inputs for crystal, L-C or exter-				± 10%.	
3	X2		nal timing signal to determine	39	NC		No connection.	
			internal oscillator frequency.	38	DACK	1	DMA acknowledge. hput	
4	RESET	1.	A low signal to this pin resets the 8294.		en al.			
5	NC		No connection.				requested DMA cycle has been	
6	CS	I,	A low signal to this pin enables reading and writing to the 8294.	37	DRQ	0	granted. DMA request. Output signal to	
7	GND		This pin must be tied to ground.				the 8257 DMA Controller requesting a DMA cycle.	
8.	RD	I	An active low read strobe at this pin enables the CPU to read data and status from the internal DEU registers.	38	SRQ	0	Service Request. Interrupt to the CPU indicating that the 8294 is awaiting data or com- mands at the input buffer.	
9	. A ₀	I	Address input used by the CPU				SRQ = 1 implies $IBF = 0$.	
			to select DEU registers during read and write operations.	35	OAV	0	Output Available. Interrupt to the CPU indicating that the	
.10	WR	I	An active low write strobe at				8294 has data or status avail-	
	an Arren		this pin enables the CPU to send data and commands to	••			able in its output buffer. OAV=1 implies OBF=1.	
			the DEU.	34	NC		No connection.	
11	SYNC	о	High frequency (Clock÷15)	33	P6	0	User output port lines. Output	
			output. Can be used as a strobe	32	P5		lines available to the user via a	
			for external circuitry.	31	P4		CPU command which can as-	
12	Do	1/O	Three-state, bi-directional data	30 、	P3		sert selected port lines. These	
13	D ₁	•	bus lines used to transfer data	29	P2		lines have nothing to do with	
14	D ₂		between the CPU and the 8294.	28	P1		the encryption function. At	
15	D ₃			27	P0		power-on, each line is in a 1	
16	D ₄						state.	
17	D ₅			26	V _{DD}		+ 5V power input. (+ 5V ± 10%)	
18	D ₆						Low power standby pin.	
19	D ₇			- 25	NC		No connection.	
20	GND		This pin must be tied to ground.	24	ССМР	0	Conversion Complete. Interrupt to the CPU indicating that the encryption/decryption of an 8-byte block is complete.	
		- 5		23	NC		No connection.	
	• *			22	NC		No connection.	
				21	NC		No connection.	

- No connection. NC NC
 - No connection.

BASIC FUNCTIONAL DESCRIPTION OPERATION

The data conversion sequence is as follows:

- 1. A Set Mode command is given, enabling the desired interrupt outputs.
- 2. An Enter New Key command is issued, followed by 8 data inputs which are retained by the DEU for encryption/decryption. Each byte must have odd parity.
- 3. An Encrypt Data or Decrypt Data command sets the DEU in the desired mode.

After this, data conversions are made by writing 8 data bytes and then reading back 8 converted data bytes. Any of the above commands may be issued between data conversions to change the basic operation of the DEU: e.g., a Decrypt Data command could be issued to change the DEU from encrypt mode to decrypt mode without changing either the key or the interrupt outputs enabled.

INTERNAL DEU REGISTERS

Four internal registers are addressable by the master processor: 2 for input, and 2 for output. The following table describes how these registers are accessed.

RD	WR	CS	A ₀	Register
1	0	0	0	Data input buffer
0	1	0	0	Data output buffer
1	0	0	1	Command input buffer
0	1	0	1	Status output buffer
: X	x	1	х	Don't care

The functions of each of these registers are described below.

Data Input Buffer - Data written to this register is interpreted in one of three ways, depending on the preceding command sequence.

- 1. Part of a key.
- 2. Data to be encrypted or decrypted.
- 3. A DMA block count.

Data Output Buffer - Data read from this register is the output of the encryption/decryption operation.

Command Input Buffer - Commands to the DEU are written into this register. (See command summary below.)

Status Output Buffer - DEU status is available in this register at all times. It is used by the processor for polldriven command and data transfer operations.

STATUS BIT:	7	6	5	4	3	2	1	0
FUNCTION:	X	х	х	KPE	CF	DEC	IBF	OBF

OBF Output Buffer Full; OBF = 1 indicates that output from the encryption/decryption function is available in the Data Output Buffer. It is reset when the data is read.

- Input Buffer Full; A write to the Data Input Buffer IRF or to the Command Input Buffer sets IBF = 1. The DEU resets this flag when it has accepted the input byte. Nothing should be written when Decific, IBF = 1
- Decrypt; indicates whether the DEU is in an en the DEU is in an en the becaution of the state of DEC decrypt mode. DEC = 0 implies the encrypt mode.

CF Completion Flag: This flag may be used to indicate any or all of three events in the data transfer protocol.

- 1. It may be used in lieu of a counter in the processor routine to flag the end of an 8byte transfer.
- 2. It must be used to indicate the validity of the KPE flag.
- 3. It may be used in lieu of the CCMP interrupt to indicate the completion of a DMA operation.
- KPE Key Parity Error; After a new key has been entered, the DEU uses this flag in conjunction with the CF flag to indicate correct or incorrect parity.

COMMAND SUMMARY

1 - Enter New Key

OP CODE:		0	1	0	0	0	0	0	0	
		MS	в					1	LSE	3

This command is followed by 8 data byte inputs which are retained in the key buffer (RAM) to be used in encrypting and decrypting data. These data bytes must have odd parity represented by the LSB.

2 — Encrypt Data

OP CODE:

This command puts the 8294 into the encrypt mode.

3 — Decrypt Data

OP CODE:

0 0 0 0 MSB I SB

This command puts the 8294 into the decrypt mode.

4 — Set Mode

OP CODE:	0	0	0	0	A	в	С	D	
	MS	в						LSE	3

0

where:

A is the OAV (Output Available) interrupt enable B is the SRQ (Service Request) interrupt enable C is the DMA (Direct Memory Access) transfer enable D is the CCMP (Conversion Complete) interrupt enable This command determines which interrupt outputs will be enabled, A "1" in bits A. B. or D will enable the OAV. SRQ, or CCMP interrupts respectively. A "1" in bit C will allow DMA transfers. When bit C is set the OAV and SRQ interrupts should also be enabled (bits A,B=1). Following the command in which bit C, the DMA bit, is set, the 8294 will expect one data byte to specify the number of 8-byte blocks to be converted using DMA.

5 - Write to Output Port


OP CODE:	1	P ₆	P ₅	P ₄	P ₃	P2	P ₁	Po
	MS	в						LSB


This command causes the 7 least significant bits of the command byte to be latched as output data on the 8294 output port. The initial output data is 1111111. Use of this port is independent of the encryption/decryption function.

PROCESSOR/DEU INTERFACE PROTOCOL

ENTERING A NEW KEY

The timing sequence for entering a new key is shown in Figure 1. A flowchart showing the CPU software to accommodate this sequence is given in Figure 2.





Since the CF bit is used in this protocol to indicate the validity of the KPE flag, it may not be used to flag the end of the 8 byte key entry. CF = 1 only as long as KPE is invalid. Therefore, the CPU might not detect that CF = 1 and the key entry is complete before KPE becomes valid. Thus, a counter should be used, as in Figure 2, to flag the end of the new key entry. Then, CF is used to indicate a valid KPE flag.




Figure 1. Entering a New Key

Figure 2. Flowchart for Entering a New Key

ENCRYPTING OR DECRYPTING DATA

Figure 3 shows the timing sequence for encrypting or decrypting data. The CPU writes 8 data bytes to the DEU's data input buffer for encryption/decryption. CF then goes true (CF = 1) to indicate that the DEU has accepted the 8-byte block. Thus, the CPU may test for IBF = 0 and CF = 1 to terminate the input mode, or it may use a software counter. When the encryption/decryption is complete, the CCMP and OAV interrupts are asserted and the OBF flag is set true (OBF = 1). OAV and OBF are set false again after each of the converted data bytes is read back by the CPU. The CCMP interrupt is set false, and remains false, after the first read. After 8 bytes have been read back by the CPU, CF goes false (CF = 0). Thus, the CPU may test for CF = 0 to terminate the read mode. Also, the CCMP interrupt may be used to initiate a service routine which performs the next series of 8 data reads and 8 data writes.






Figure 3. Encrypting/Decrypting Data

Figure 4 offers two flowcharts outlining the alternative means of implementing the data conversion protocol. Either the CF flag or a software counter may be used to end the read and write modes.

SRQ = 1 implies IBF = 0, OAV = 1 implies OBF = 1. This allows interrupt routines to do data transfers without checking status first. However, the OAV service routine must detect and flag the end of a data conversion.









USING DMA

The timing sequence for data conversions using DMA is shown in Figure 5. This sequence can be better understood when considered in conjunction with the hardware DMA interface in Figure 6. Note that the use of the DMA feature requires 3 external AND gates and 2 DMA channels (one for input, one for output). Since the DEU has only one DMA request pin, the SRQ and OAV outputs are used in conjunction with two of the AND gates to create separate DMA request outputs for the 2 DMA channels. The third AND gate combines the two active-low DACK inputs.








DMAR0 IS FOR MEMORY TO DEU DATA TRANSFER DMAR1 IS FOR DEU TO MEMORY DATA TRANSFER USE OF CCMP IS OPTIONAL

Figure 6. DMA Interface


To initiate a DMA transfer, the CPU must first initialize the two DMA channels as shown in the flowchart in Figure 7. It must then issue a Set Mode command to the DEU enabling the OAV, SRQ, and DMA outputs. The CCMP interrupt may be enabled or disables, a straight on whether that output is desired. Following the Set on the straight by a data byte giving the Some number of 8-byte blocks of data (n<256) to be converted. The DEU then generates the required number of DMA requests to the 2 DMA channels with no further CPU intervention. When the requested number of blocks has been converted, the DEU will set CF and assert the CCMP interrupt (if enabled). CCMP then goes false again with the next write to the DEU (command or data). Upon completion of the conversion, the DMA mode is disabled and the DEU returns to the encrypt/decrypt mode. The enabled interrupt outputs, however, will remain enabled until another Set Mode command is issued.






SINGLE BYTE COMMANDS

Figure 8 shows the timing and protocol for single byte commands. Note that any of the commands is effective as a pacify command in that they may be entered at any time, except during a DMA conversion. The DEU is thus set to a known state. However, if a command is issued out of sequence, an additional protocol is required (Figure 9). The CPU must wait until the command is accepted (IBF = 0). A data read must then be issued to clear anything the preceding command sequence may have left in the Data Output Buffer.



1-242

00230A




DMARO IS FOR MEMORY TO DEU DATA TRANSFER DMAR1 IS FOR DEU TO MEMORY DATA TRANSFER USE OF CCMP IS OPTIONAL

Figure 13. DMA Interface

OSCILLATOR AND TIMING CIRCUITS

The 8294's internal timing generation is controlled by a self-contained oscillator and timing circuit. A choice of crystal, L-C or external clock can be used to derive the basic oscillator frequency.


The resident timing circuit consists of an oscillator, a state counter and a cycle counter as illustrated in Figure 14.





OSCILLATOR

The on-board oscillator is a series resonant circuit with a frequency range of 1 to 6 MHz. Pins X1 and X2 are input and output (respectively) of a high gain amplifier stage. A crystal or inductor and capacitator connected between X1 and X2 provide the feedback and proper phase shift for oscillation. Recommended connections for crystal or L-C are shown in Figure 15.






Figure 15. Recommended Crystal and L-C Connections

A recommended range of inductance and capacitance combinations is given below:

- L = 130 μ H corresponds to 3 MHz
- L = 40 μ H corresponds to 5 MHz

An external clock signal can also be used as a frequency reference to the 8294; however, the levels are *not* compatible. The signal must be in the 1 MHz–6 MHz frequency range and must be connected to pins X1 and X2 by buffers with a suitable pull-up resistor to guarantee that a logic "1" is above 3.0 volts. Two recommended connections are shown in Figure 16.




Figure 16. Recommended Connections for External Clock Signal

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias	0°C to 70°C
Storage Temperature	65°C to + 150°C
Voltage on Any Pin With	
Respect to Ground	0.5V to +7V
Power Dissipation	1.5 Watt

D.C. AND OPERATING CHARACTERISTICS

 $T_A = 0$ °C TO 70 °C, $V_{CC} = V_{DD} = +5V \pm 10\% V_{SS} = 0V$

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

			Limits				
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions	
V _{IL}	Input Low Voltage (All Except X ₁ , X ₂ , RESET)	- 0.5		0.8	V		
V _{IH1}	Input High Voltage (All Except X ₁ , X ₂ RESET)	2.0		V _{cc}	V		
V _{IH2}	Input High Voltage (X ₁ ,X ₂ RESET)	3.0		V _{cc}	V		
V _{OL1}	Output Low Voltage (D ₀ -D ₇ , Sync)			0.45	V	l _{OL} = 2.0 mA	
V _{OL2}	Output Low Voltage All Other Outputs			0.45	V	l _{OL} = 1.6 mA	
V _{OH1}	Output High Voltage (D ₀ -D ₇)	2.4			V	I _{OH} = -400 μA	
V _{OH2}	Output High Voltage (All Other Outputs)	2.4			V	I _{OH} = -50 μA	
I _{IL}	Input Leakage Current RD, WR, CS, A ₀ ,			± 10	μA	V _{SS} ≼V _{IN} ≼V _{CC}	
loz	Output Leakage Current (D ₀ -D ₇ , High Z State)			± 10	μA	V _{SS} +0.45≤V _{IN} ≤V _{CC}	
DD	V _{DD} Supply Current		10	25	mA		
DD+ICC	Total Supply Current		65	135	mA		
LIT	Low Input Load Current Pins 24, 27-38	-		0.4	mA	V _{IL} = 0.8V	
LI2	Low Input Load Current RESET		·	0.2	mA	$V_{1L} = 0.8V$	

No

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t _{AR}	CS,A ₀ Setup to RD ↓	0		ns	Dierz to Citicay
t _{RA}	CS, A₀ Hold After RD ↑	0		· ns	Chang
t _{RR}	RD Pulse Width	250		ns	
t _{AD}	\overline{CS} , A ₀ to Data Out Delay		150	ns	
t _{RD}	RD ↓ to Data Out Delay		150	ns	
t _{RDF}	RD ↑ to Data Float Delay	10		ns	
NUF .			100	ns	
t _{RV}	Recovery Time Between Reads and/or Write	1	••••	μs	
t _{CY}	Cycle Time	2.5	- <u></u>	μS	6 MHz Crystal

DBB WRITE

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t _{AW}	CS, A ₀ Setup to WR ↓	0		ns	
t _{WA}	CS, A ₀ Hold After WR ↑	0		ns	
t _{WW}	WR Pulse Width	250		ns	
t _{DW}	Data Setup to WR ↑	150		ns	
t _{WD}	Data Hold to WR ↑	0	······································	ns	


DMA AND INTERRUPT TIMING

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t _{KC}	DACK Setup to Control	50		ns	
t _{ск}	DACK Hold After Control	0		ns	· · · ·
t _{CR}	Control L.E. to DRQ T.E.		150	ns	
t _{CI.}	Control T.E. to Interrupt T.E.		t _{CY} + 500	ns	

A.C. TEST CONDITIONS

 D_7-D_0 Outputs $C_L = 150 \text{ pF}$

1-245



00230A

Notice: This is not a third specification, Some 8295 DOT MATRIX PRINTER CONTROL

- Interfaces Dot Matrix Printers to MCS-48[™], MCS-80/85[™], MCS-86[™] **Systems**
- 40 Character Buffer On Chip
- Serial or Parallel Communication with Host
- DMA Transfer Capability
- Programmable Character Density (10 or 12 Chararcters/Inch)

- Programmable Print Intensity
- Single or Double Width Printing
- Programmable Multiple Line Feeds

BLOCK DIAGRAM

STE

MOT DEM HOME PFEED

GP1

GP2

- 3 Tabulations
- 2 General Purpose Outputs

The Intel® 8295 Dot Matrix Printer Controller provides an interface for microprocessors to the LRC 7040 Series dot matrix impact printers. It may also be used as an interface to other similar printers.

The chip may be used in a serial or parallel communication mode with the host processor. In parallel mode, data transfers are based on polling, interrupts, or DMA. Furthermore, it provides internal buffering of up to 40 characters and contains a 7 x 7 matrix character generator accommodating 64 ASCII characters.

PIN CONFIGURATION

PIN NAMES

		~ ~		1			1	INTER		
PFEED	t	0		Pvcc	PIN NAME	FUNCTION	4		5	•
×10 X20				DHOME	D0-D7 RD, WR	DATA BUS READ, WRITE STROBES				CHARACTER
RESET	4		37	DRO/CTS	CS RESET	CHIP SELECT RESET INPUT	BUS BUFFERS	$\neg 1$		BUFFER
NC	5		36]IRO/SER	X1, X2	FREQUENCY REFERENCE INPUTS) · · L	
CS [6		35		SYNC MOT, PFM	HIGH FREQUENCY OUTPUT				
GND 🗌	7		34	⊐sтв	DRQ, DACK	MAIN, PAPER FEED MOTOR DRIVES DMA REQUEST, ACKNOWLEDGE	BD		[
RD [8		33	D 57	SIN, CTS	SERIAL INPUT, CLEAR-TO-SEND	W8			
Vcc⊡	9		32	□S6	IRQ/SER S1-S7	INTERRUPT REQUEST, SERIAL GROUND SOLENOID DRIVE OUTPUTS	<u>CS</u> to			
WRC	10	8295	31	<u>⊐s</u> ₅	PFEED	PAPER FEED INPUT	CONTROL	-	N - N	PRINTER
SYNC	11	8295	30	<u>54</u>	HOME, TOF STB	HOME, TOP-OF-FORM INPUTS SOLENOID STROBE OUTPUT	DACK/SIN	-		INTERFACE
D0 []	12		29	<u>s₃</u>	GP1, GP2	GENERAL PURPOSE OUTPUTS		1	1 1	
P1 0	13		28	3 52	VCC, VDD, GND	+ 5V POWER, GND	RESET			
D2	14		27	51						
D3	15		26				Ī			1 1
D4	16		25	Пис			SYNC -		l ſ	
D5 []	17		24	GP1						CHARACTER
	18		23	GP2			X2	1		GENERATOR
며디	19		22	TOF			~			
GND	20		21	PFM					-	
•										OUTPUT BUFFERS

INTEL CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OF ANY CIRCUITRY OTHER THAN CIRCUITRY EMBODIED IN AN INTEL PRODUCT. NO OTHER CIRCUIT PATENT LICENSES ARE IMPLIED. INTEL CORPORATION, 1979 1-247 00231A

PIN DESCRIPTION

PIN DE	SCR	IPTI	ON		Name I/O Pin # Description HOME I 39 Home input switch, used 8295 to detect that the print				
Name	1/0	Pin #	Description		Name	I/O	Pin#	Description	
PFEED	1	1	Paper feed input switch.	-	HOME	I	39	Home input switch, used by the	
X1 X2	I	2 3	Inputs for a crystal to set interna oscillator frequency. For prope					8295 to detect that the print head is in the home position.	
RESET	I	4	operation use 6 MHz crystal. Reset input, active low. After	r. r	DACK/SIN		38	In the parallel mode used as DMA acknowledgement; in the serial	
			reset the 8295 will be set for 12		DRQ/CTS	0	37	mode, used as input for data. In the parallel mode used as DMA	
			characters/inch single width printing, solenoid strobe at 320 msec.			0	37	request output pin to indicate to the 8257 that a DMA transfer is re-	
	<u> </u>	-	No connection.	. :	,			quested; in the serial mode used as clear-to-send signal.	
S	I	6	Chip select input used to enable the RD and WR inputs except dur ing DMA.		IRQ/SER	0	36	In parallel mode it is an interrupt request input to the master CPU; in serial mode it should be	
AND	-	7	This pin must be tied to ground.					strapped to V _{SS}	
RD.	1	8.	Read input which enables the		MOT	0	35	Main motor drive, active low.	
			master CPU to read data and status. In the serial mode this pir must be tied to V_{CC} .		STB	0	34	Solenoid strobe output. Used to determine duration of solenoids activation.	
cc		9	+ 5 volt power input: + 5V \pm 10%		S ₇	0	33	Solenoid drive outputs; active	
VR	- I .	10	Write input which enables the		57 59 55 54 33 54 54 54 55 54 55 54 55 55 55		32 31	low.	
			master CPU to write data and		S ₅		30	 Market and the second states of second se Second second sec	
		5 - S -	commands to the 8295. In the serial mode this pin must be tied		$\overline{S_3}$	• •	29	and the second second second second	
	••		to V_{SS} .		$\overline{S_2}$		28	$(x_{i})_{i} = (x_{i})_{i} = $	
SYNC	0	11	2.5 μ s clock output. Can be use	d		- 1-	27	· · · · · · · · · · · · · · · · · · ·	
D _o	1/0	12	as a strobe for external circuitry Three-state bidirectional data but		V _{DD}	-	26	$+ 5V$ power input ($+ 5V \pm 10\%$). Low power standby pin.	
20 D ₁	1/0	13	buffer lines used to interface the		NC		25	No connection.	
) ₂		14	8295 to the host processor in the		GP1	о	24	General purpose output pins.	
3		15	parallel mode. In the serial mode		GP2	0	23		
) ₄) ₅		16 17	$D_0 - D_2$ sets up the baud rate	5.	TOF	Т	22	Top of form input, used to sense	
) ₆) ₇		18	(1920) a gradu s					top of form signal for type T printer.	
AND	-	20	This pin must be tied to ground.		PFM	0	21	Paper feed motor drive, active	
/ _{cc}	-	40	+ 5 volt power input: $+5V \pm 10\%$			J	21	low.	

1-248

00231A

Н

FUNCTIONAL DESCRIPTION

The 8295 interfaces microcomputers to the LRC 7040 Series dot matrix impact printers, and to other similar printers. It provides internal buffering of up to 40 characters. Printing begins automatically when the buffer is full or when a carriage return character is received. It provides a modified 7x7 matrix character generator. The character set includes 64 ASCII characters.

COMMAND SUMMARY

Hex Code

Description

- 00 Clear GP1. This command brings the GP1 pin to a logic low state. After power on it is automatically set high.
- 01 Clear GP2. Same as the above but for GP2.
- 02 Set GP1. Sets GP1 pin to a logic high state, inverse of command 00.
- 03 Set GP2. Same as above but for GP2. Inverse command 01.
- 04 Software Reset. This is a pacify command. This command is not effective immediately after commands requiring a parameter, as the Reset command will be interpreted as a parameter.
- 05 Print 10 characters/in. density.
- 06 Print 12 characters/in. density.
- 07 Print double width characters. This command prints characters at twice the normal width, that is, at either 17 or 20 characters per line.
- 80 Enable DMA mode: must be followed by two bytes specifying the number of data characters to be fetched. Least significant byte accepted first.

PROGRAMMABLE PRINTING OPTIONS

CHARACTER DENSITY

The character density is programmable at 10 or 12 characters/inch (32 or 40 characters/line). The 8295 is automatically set to 12 characters/inch at power-up. Invoking the Print Double-Width command halves the character density (5 or 6 characters/inch). The 10 char/in or 12 char/in command must be re-issued to cancel the Double-Width mode. Different character density modes may not be mixed within a single line of printing.

PRINT INTENSITY

The intensity of the printed characters is determined by the amount of time during which the solenoid is on. This on-time is programmable via the Set Strobe-Width command. A byte following this command sets the solenoid on-time according to Table 1. Note that only the three least significant bits of this byte are important.

Communication between the 8295 and the host processor can be implemented in either a serial or parallel mode. The parallel mode allows for character transfers into the buffer via DMA cycles. The serial mode features Ba. Decifica selectable data rates from 110 to 4800 baud

The 8295 also offers two general purpose output pins? which can be set or cleared by the host processor. They can be used with various printers to implement such functions as ribbon color selection, enabling form release solenoid, and reverse document feed.

lex Code	Description
09	Tab character.
0A	Line feed.
0B	Multiple Line Feed; must be followed by a byte specifying the number of line feeds.
0C	Top of Form. Enables the line feed output until the Top of Form input is activated.
0D	Carriage Return. Signifies end of a line and enables the printer to start printing.
0E	Set Tab #1, followed by tab position byte.
0F	Set Tab #2, followed by tab position byte. Should be greater than Tab #1.

- 10 Set Tab #3, followed by tab position byte. Should be greater than Tab #2.
- 11 Print Head Home on Right. On some printers the print head home position is on the right. This command would enable normal left to right printing with such printers.
- Set Strobe Width; must be followed by 12 strobe width selection byte. This command adjusts the duration of the strobe activation.

D7—D3	D2	D1	D0	Solenoid On (microsec)
x	0	0	0	200
Χ.	0	0	່ 1	240
x	0	1	Ó	280
x	0	1	1	320
x	1	0	0	360
x	1	0	1	400
x	. 1 .	1	0	440
X	1	. 1	1	480

Table 1.

TABULATIONS

Up to three tabulation positions may be specified with the 8295. The column position of each tabulation is selected by issuing the Set Tab commands, each followed by a byte specifying the column. The tab positions will then remain valid until new Set Tab commands are issued.

Sending a tab character (09H) will automatically fill the character buffer with blanks up to the next tab position. The character sent immediately after the tab character will thus be stored and printed at that position.

CPU TO 8295 INTERFACE

Communication between the CPU and the 8295 may take place in either a serial or parallel mode. However, the selection of modes is inherent in the system hardware; it is not software programmable. Thus, the two modes cannot be mixed in a single 8295 application.

PARALLEL INTERFACE

Two internal registers on the 8295 are addressable by the CPU: one for input, one for output. The following table describes how these registers are accessed.

RD WR CS			Register				
1	0	0	Input Data Register				
0	1,	0	Output Status Register				

Input Data Register—Data written to this register is interpreted in one of two ways, depending on how the data is coded.

- 1. A command to be executed (0XH or 1XH).
- 2. A character to be stored in the character buffer for printing (2XH, 3XH, 4XH, or 5XH). See the character set, Table 2.

Output Status Register—8295 status is available in this register at all times.

						-			
STATUS BIT:	7	6	5	4	3	2	1	0	
FUNCTION:	X	x	PA	DE	×	x	IBF	x	

PA—Parameter Required; PA = 1 indicates that a command requiring a parameter has been received. After the necessary parameters have been received by the 8295, the PA flag is cleared.

DE—DMA Enabled; DE = 1 whenever the 8295 is in DMA mode. Upon completion of the required DMA transfers, the DE flag is cleared.

IBF—Input Buffer Full; IBF = 1 whenever data is written to the Input Data Register. No data should be written to the 8295 when IBF = 1.

A flow chart describing communication with the 8295 is shown in Figure 1.

The interrupt request output (IRQ, Pin 36) is available on the 8295 for interrupt driven systems. This output is asserted true whenever the 8295 is ready to receive data.

To improve bus efficiency and CPU overhead, data may be transferred from main memory to the 8295 via DMA cycles. Sending the Enable DMA command (08H) activates the DMA channel of the 8295. This command must be followed by two bytes specifying the length of the data string to be transferred (least significant byte first). The 8295 will then assert the required DMA requests to the 8257 DMA controller without further CPU intervention. Figure 2 shows a block diagram of the 8295 in DMA mode.




Figure 1. Host to 8295 Protocol Flowchart




Figure 2. Parallel System Interface

Data transferred in the DMA mode may be either commands or characters or a mixture of both. The procedure is as follows:

- 1. Set up the 8257 DMA controller channel by sending a starting address and a block length.
- Set up the 8295 by issuing the "Enable DMA" command (08H) followed by two bytes specifying the block length (least significant byte first).

The DMA enabled flag (DE) will be true until the assigned data transfer is completed. Upon completion of the transfer, the flag is cleared and the interrupt request (IRQ) signal is asserted. The 8295 then returns to the non-DMA mode of operation.

SERIAL INTERFACE

The 8295 may be hardware programmed to operate in a serial mode of communication. By connecting the IRQ/SER pin (pin 36) to logic zero, the serial mode is enabled immediately upon power-up. The serial Baud rate is also hardware programmable; by strapping pins 14, 13, and 12 according to Table 2, the rate is selected. \overline{CS} , RD, and WR must be strapped as shown in Figure 3.

Pin 14	Pin 13	Pin 12	Baud Rate
0	0.	0	110
0	Ó	1	150
0	1	0	300
0	1	1	600
1	0	0	1200
1	0	1	2400
1	1	0	4800
1	1	1	4800

Table 2.

The serial data format is shown in Figure 3. The CPU should wait for a clear to send signal $(\overline{\text{CTS}})$ from the 8295 before sending data.




Figure 3. Serial Interface to UART (8251A)

8295 TO PRINTER INTERFACE

The strobe output signal of the 8295 determines the duration of the solenoid outputs, which hold the data to the printer. These solenoid outputs cannot drive the printer solenoids directly. They should be buffered through solenoid drivers as shown in Figure 4. Recommended solenoid and motor driver circuits may be found in the printer manufacturer's interface guide.





Figure 4. 8295 To Printer Solenoid Interface

OSCILLATOR AND TIMING CIRCUITS

The 8295's internal timing generation is controlled by a self-contained oscillator and timing circuit. A 6 MHz crystal is used to derive the basic oscillator frequency. The resident timing circuit consists of an oscillator, a state counter and a cycle counter as illustrated in Figure 5. The recommended crystal connection is shown in Figure 6.








Figure 6. Recommended Crystal Connection

	ARACTER SE	T				parana. This	
Hex Code	Print Char.	Hex Code	Print Char.	Hex Code	Print Char.	Hex Code	Print Char.
20	space	30	0	40	@	50 ¹⁸ 3/	a linar R
21	1	31	1	41	A	51	Subject Qr
22	11	32	2	42	В	52	R
23	#	33	3	43	C	53	S ange Som
24	\$	34	4	44	D	54	T
25	%	35	5	45	E	55	U
26	&	36	6	46	F	56	V
27	· · · ·	37	7	47	G	57	W
28	(38	8	48	H .	58	Х
29)	39	9	49	1	59	Y
2A	*	3A	:	5A	^{ter} J r	5A	Z
2B	+	3B	;	4B	ĸ	5B	1 - E
2C	3	3C	<	4C	L	5C	$\sim 10^{10}$ M \odot
2D		3D	-	4D	M	5D]
2E		3E	· · >	4E	N	5E	1
2F		4F	?	4F	0	5F	

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias0°C to 70°C
Storage Temperature – 65° to + 150°C
Voltage on Any Pin With
Respect to Ground
Power Dissipation 1.5 Watt

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

20

D.C. AND OPERATING CHARACTERISTICS

 $T_A = 0$ °C to 70 °C, $V_{CC} = V_{DD} = +5V \pm 10\% V_{SS} = 0V$

		Lin	nits		
Symbol	Parameter	Min.	Max.	Unit	Test Conditions
V _{IL}	Input Low Voltage (All Except X ₁ , X ₂ , RESET)	- 0.5	0.8	V	
V _{IH1}	Input High Voltage (All Except X ₁ , X ₂ RESET)	2.2	V _{CC}	V	3
V _{IH2}	Input High Voltage (X ₁ , X ₂ RESET)	3.0	V _{CC}	V	
V _{OL1}	Output Low Voltage (D ₀ – D ₇ , Sync)		0.45	V	I _{OL} = 2.0 mA
V _{OL2}	Output Low Voltage All Other Outputs		0.45	V	I _{OL} = 1.6 mA
V _{OH1}	Output High Voltage (D ₀ – D ₇)	2.4		V	I _{OH} = - 400 μA
V _{OH2}	Output High Voltage (All Other Outputs)	2.4		V	I _{OH} = - 50 μA
l _i r	Input Leakage Current RD, WR, CS, A ₀		± 10	μΑ	V _{SS} ≼V _{IN} ≼V _{CC}
I _{OZ}	Output Leakage Current (D ₀ – D ₇ , High Z State)		± 10	μA	V _{SS} +0.45≤V _{IN} ≤V _{CC}
I _{DD}	V _{DD} Supply Current		15	mA	
I _{DD} +I _{CC}	Total Supply Current		125	mA	
ILI1	Low Input Load Current Pins 24, 27-38		0.5	mA	V _{IL} =0.8V
I _{LI2}	Low Input Load Current RESET		0.2	mA	V _{IL} = 0.8V

A.C. CHARACTERISTICS

		8295			D.
	ACTERISTICS C, V _{CC} = V _{DD} = +5V ± 10%, V _{SS} =	• 0V		A Paj	atree: This is not a final sheeting
Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t _{AR}	CS, A ₀ Setup to RD ↓	0		ns	se ona
t _{RA}	CS, A ₀ Hold After RD ↑	0		ns	
t _{RR}	RD Pulse Width	250		ns	
t _{AD}	\overline{CS} , A ₀ to Data Out Delay		225	ns	
t _{RD}	RD ↓ to Data Out Delay		225	ns	
t _{RDF}	RD ↑ to Data Float Delay	10	100	ns	
T _{RV}	Recovery Time Between Reads and/or Write	300		μS	
t _{CY}	Cycle Time	2.5	15	μS	

DBB WRITE


Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t _{AW}	CS, A₀ Setup to WR ↓	0		ns	-
t _{WA}	CS, A ₀ Hold After WR t	0		ns	·····
t _{WW}	WR Pulse Width	250		ns	<u></u>
t _{DW}	Data Setup to WRt	150		ns	
t _{WD}	Data Hold to WR 1	0		ns	· · · · · · · · · · · · · · · · · · ·


DMA AND INTERRUPT TIMING


Symbol	Parameter	Min.	Max.	Unit	Test Conditions
t _{KC}	DACK Setup to Control	0		ns	
t _{ск}	DACK Hold After Control	0		ns	
t _{CRQ}	WR to DRQ Cleared		200	ns	

A.C. TEST CONDITIONS

 $D_7 - D_0$ Outputs $C_L = 150 \text{ pF}$








Symbol	Parameter	Typical	
P _{DH}	Print delay from home inactive	1.8 ms	
S _{DS}	Solenoid data setup time before strobe active	25 µs	
S _{HS}	Solenoid data hold after strobe inactive	>1 ms	
M _{HA}	Motor hold time after home active	3.2 ms	
P _{SP}	PFEED setup time after PFM active	58 ms	
P _{HP}	PFM hold time after PFEED active	9.75 ms	

SECTION 2 PERIPHERAL APPLICATION NOTES



Introduction to the UPI-41A

by John Beaston and Robin Jigour

		2-2
UPI/MASTER PROTOCOL	· · · · · · · · · · · · · · · · · · ·	2-4
EXAMPLE APPLICATIONS	· · · · · · · · · · · · · · · · · · ·	2-8
8-Digit Multiplexed LED Display Controller Sensor Matrix Controller Combination I/O Device	·····	2-13 2-17
DEBUG TECHNIQUES	21 ¹	2-24
CONCLUSION		2-25

Intel Corporation assumes no responsibility for the use of any circuitry or software other than circuitry or software embodied in an Intel product. No other circuit patent licenses are implied.

INTRODUCTION

Since the introduction in 1974 of the second generation of microprocessors, such as the 8080, a wide range of peripheral interface devices have appeared. At first, these devices solved application problems of a general nature; i.e., parallel interface (8255), serial interface (8251), timing (8253), interrupt control (8259), However, as the speed and density of LSI technology increased, more and more intelligence was incorporated into the peripheral devices. This allowed more specific application problems to be solved, such as floppy disk control (8271), CRT control (8275), and data link control (8273). The advantage to the system designer of this increased peripheral device intelligence is that many of the peripheral control tasks are now handled externally to the main processor in the peripheral hardware rather than internally in the main processor software. This reduced main processor overhead results in increased system throughput and reduced software complexity.

In spite of the number of peripheral devices available, the pervasiveness of the microprocessor has been such that there is still a large number of peripheral control applications not yet satisfied by dedicated LSI. Complicating this problem is the fact that new applications are emerging faster than the manufacturers can react in developing new, dedicated peripheral controllers. To address this problem, a new microcomputer-based Universal Peripheral Interface (UPI-41A) device was developed.

In essence, the UPI-41A acts as a slave processor to the main system CPU. The UPI contains its own processor, memory, and I/O, and is completely user programmable; that is, the entire peripheral control algorithm can be programmed locally in the UPI, instead of taxing the master processor's main memory. This distributed processing concept allows the UPI to handle the real-time tasks such as encoding keyboards, controlling printers, or multiplexing displays, while the main processor is handling non-real-time dependent tasks such as buffer management or arithmetic. The UPI relies on the master only for initialization, elementary commands, and data transfers. This technique results in an overall increase in system efficiency since both processors — the master of CPU and the slave UPI — are working in parallel.

This application note presents three UPI-41A applications which are roughly divided into two groups: applications whose complexity and UPI code space requirements allow them to either stand alone or be incorporated as just one task in a "multi-tasking" UPI, and applications which are complete UPI applications in themselves. Applications in the first group are a simple LED display and sensor matrix controllers. A combination serial/parallel I/O device is an application in the second group. Each application illustrates different UPI config-

UPI-41 vs. UPI-41A

The UPI-41A is an enhanced version of the UPI-41. It incorporates several architectural features not found on the "non-A" device:

- · Separate Data In and Data Out data bus buffer registers
- User-definable STATUS register bits
- Programmable master interrupts for the OBF and IBF flags
- · Programmable DMA interface to external DMA controller.

The separate Data In (DBBIN) and Data Out (DBBOUT) registers greatly simplify the master/UPI protocol compared to the UPI-41. The master need only check IBF before writing to DBBIN and OBF before reading DBBOUT. No data bus buffer lock-out is required.

The most significant nibble of the STATUS register, undefined in the UPI-41, is user-definable in UPI-41A. It may be loaded directly from the most significant nibble of the Accumulator (MOV STS, A). These extra four STATUS bits are useful for transferring additional status information to the master. This application note uses this feature extensively.

A new instruction, EN FLAGS, allows OBF and IBF to be reflected on Port 2 bit 4 and Port 2 bit 5 respectively. This feature enables interrupt-driven data transfers when these pins are interrupt sources to the master.

By executing an EN DMA instruction Port 2 bit 6 becomes a DRQ (DMA Request) output and Port 2 bit 7 becomes DACK (DMA Acknowledge). Setting DRQ requests a DMA cycle to an external DMA controller. When the cycle is granted, the DMA controller returns DACK plus either RD (Read) or WR (Write). DACK automatically forces \overline{CS} and A0 low internally and clears DRQ. This selects the appropriate data buffer register (DBBOUT for DACK and RD, DBBIN for DACK and WR) for the DMA transfer.

Like the "non-A", the UPI-41A is available in both ROM (8041A) and EPROM (8741A) Program Memory versions. This application note deals exclusively with the UPI-41A since the applications use the "A"s enhanced features.

urations and features. However, before the application details are presented, a section on the UPI/master proto col requirements is included. These protocol requirements are key to UPI software development. It is suggested that the reader not already familiar with the architecture and instruction set of the UPI-41A read the "Intel UPI-41 User's Manual" before proceeding with this document. For convenience, the UPI block diagram and instruction set summary are reproduced in Figures 1 and 2.




Figure 1A. Program Memory Map






Figure 1C. UPI-41A Block Diagram

UPI INSTRUCTION SET


Mnemonic	Description	Bytes	Cycl	98	ODI. De Hidata	OR immediate to port	· • • •	· , ·		S
ACCUMULATOR		1			ORL Pp.#data IN A DBB	Input DBB to A, clear IBF	1	1.	e	
			1.00	. .	OUT DBB.A	Output A to DBB, set OBF	1.5	. 1		
ADD A Rr	Add register to A Add data memory to A			1	MOVD A.Pp	Input Expander port to A	1	. 2 .		
ADD A.@Rr	Add immediate to A	2	•	1 . 1	MOVD Pp.A	Output A to Expander port	1	2	1.11	1.111
ADD A.#data		2		2	ANLD PD.A	AND A to Expander port	1	2		
ADDC A.Rr	Add immed to A with carry	· · · · -	~	· · ·	ORLD Pp.A	OR A to Expander port		2		
ADDC A.@Rr	Add immed to A with carry					on A to Expander port		-		
ADDC A.#data	Add immed. to A with carry	2		2	DATA MOVES	· · · · · · · · · · · · · · · · · · ·				
ANL A.Rr	AND register to A				MOV A.Br	Move register to A	1 -	1		
ANL A.@Rr	AND data memory to A	1		1	MOV A @Rr	Move data memory to A	1	-1		
ANL A.#data	AND immediate to A	2		2 .	MOV A #data	Move immediate to A	2	2		
ORL A.Rr	OR register to A	1		1	MOV Br.A	Move A to register	1	1		
ORL A.@Rr	OR data memory to A	1		1	MOV @Rr.A	Move A to data memory	1	1		
ORL A,#data	OR immediate to A	2		2	MOV Rr.#data	Move immediate to register		2		
XRLA.Rr	Exclusive OR register to A	<u> </u>		1		Move immediate to data memory	2	2		
XRL A.@Rr	Exclusive OR data memory to	A 1		1	MOV A PSW	Move PSW to A	1	.1		
XRL A.#data	Exclusive OR immediate to A	2		2	MOV PSW.A	Move A to PSW	1	1		
INC A	Increment A	1		1	XCH A.Rr	Exchange A and register	1	1		
	Decrement A	1		1	XCH A.@Rr	Exchange A and data memory	i	1		
	Clear A	1		1	XCHD A.@Rr	Exchange digit of A and register	- i ···	1 I I		
CPL A	Complement A	1		1	MOVP A.@A	Move to A from current page	i	2		
DA A	Decimal Adjust A	1		1	MOVP3, A.@A	Move to A from page 3	i	2		
SWAP A	Swap digits of A	1		1	MOTO, A.CA	move to A nom page o	•		1.1	
RL A	Rotate A left	· 1		1				:		
RLC A	Rotate A left through carry	1		1	TIMER/COUNTE	0				
RR A	Rotate A right	1		1						
RRC A	Rotate A right through carry	1		1	MOV A,T	Read Timer/Counter	1	- 1		
					MOV T,A	Load Timer/Counter	1	1		
NPUT/OUTPUT					STRT T	Start Timer	1	1		
					STRT CNT	Start Counter	1	1		
	Input port to A	. 1		2	STOP TONT	Stop Timer/Counter	11	1		
	Output A to port	1		2	EN TONTI	Enable Timer/Counter Interrupt	1	1		
ANL Pp.#data	AND immediate to port	2		2	DIS TONTI	Disable Timer/Counter Interrupt	1	1	1.14	
Inemonic	Description	8	ytes	Cycles	Mnemonic	Description		Bytes	Cycle	B

Mnemonic	Description	Bytes	Cycles	Mnemonic	Description	Bytes	Cycles
CONTROL				CLR F1	Clear F1 Flag	1	1
EN DMA	Enable DMA Handshake Lines	1	1	CPL F1	Complement F1 Flag	1	1
EN I	Enable IBF Interrupt	1	1	MOV STS, A	A ₄ -A ₇ to Bits 4-7 of Status	. 1 .	1
DISI	Disable IBF Interrupt	1	1				
EN FLAGS	Enable Master Interrupts	1	1				
SEL RB0	Select register bank 0	.1	1	BRANCH			
SEL RB1	Select register bank 1	1	1	JMP addr	Jump unconditional	·	2
NOP	No Operation	1	1	JMPP @A	Jump indirect	1	2
				DJNZ R.addr	Decrement register and skip	2	2
REGISTERS				JC addr	Jump on Carry = 1	2	2
NC Rr	Increment register	1	1	JNC addr	Jump on Carry = 0	2	2
INC @Rr	Increment data memory	1	1	JZ addr	Jump on A Zero	5	2
DEC Rr	Decrement register	1	1	JNZ addr	Jump on A not Zero	2	2
SUBROUTINE				JT0 addr	Jump on $T0 = 1$	2	2
	lines to anti-article .	•	~	JNT0 addr	Jump on $T0 = 0$	2	2
CALL addr	Jump to subroutine	. 2	2	JT1 addr	Jump on $T1 = 1$	2	2
RET	Return		2	JNT1 addr	Jump on $T1 = 0$	2	5
RETR	Return and restore status	1	2	JF0 addr	Jump on F0 Flag = 1	5	5
FLAGS				JF1 addr	Jump on F1 Flag = 1	2	5
CLR C	Clear Carry	1	. 1	JTF addr	Jump on Timer Flag = 1, Clear Flag	-	5
CPL C	Complement Carry	4		JNIBF addr	Jump on IBF Flag = 0	5	5
CLR F0	Clear Flag 0	1		JOBF addr	Jump on OBF Flag = 1	2	2
CPL F0	Complement Flag 0			JBb addr	Jump on Accumulator Bit	2	···· 2
	Complement ring 0	•					-

Figure 2. UPI-41A Instruction Set Summary

UPI/MASTER PROTOCOL

As in most closely coupled multiprocessor systems, the various processors communicate via a shared resource. This shared resource is typically specific locations in RAM or in registers through which status and data are passed. In the case of a master processor and a UPI-41A, the shared resource is 3 separate, master-addressable, registers internal to the UPI. These registers are the STATUS register (STATUS), the Data Bus Buffer Input register (DBBIN), and the Data Bus Output register (DBBOUT). [Data Bus Buffer direction is relative to the UPI]. To illustrate this register interface, consider the 8085A/UPI system in Figure 3.



Looking into the UPI from the 8085A, the 8085A sees only the three registers mentioned above. If the 8085A wishes to issue a command to the UPI, it does so by writing the command to the DBBIN register according to the decoding of Figure 4. Data for the UPI is also passed via the DBBIN register. (The UPI differentiates commands and data by examining the A0 pin. Just how this is done is covered shortly.) Data from the UPI for the 8085A is passed in the DBBOUT register. The 8085A may interrogate the UPI's status by reading the UPI's STATUS register. Four bits of the STATUS register act as flags and are used to handshake data and commands into and out of the UPI. The STATUS register format is shown in Figure 5.

Bit 0 is OBF (Output Buffer Full). This flag indicates to the master when the UPI has placed data in the DBBOUT register. OBF is set when the UPI writes to DBBOUT and is reset when the master reads DBBOUT. The master finds meaningful data in the DBBOUT register only when OBF is set.

The Input Buffer Full (IBF) flag is bit 1. The UPI uses this flag as an indicator that the master has written to the DBBIN register. The master uses IBF to indicate when the UPI has accepted a particular command or data byte. The master should examine IBF before outputting anything to the UPI. IBF is set when the master writes to DBBIN and is reset when the UPI reads DBBIN. The master must wait until IBF=0 before writing new data or commands to DBBIN. Conversely, the UPI must ensure IBF = 1 before reading DBBIN.

The third STATUS register bit is F0 (Flag 0). This is general purpose flag that the UPI can set, reset, and test. It is typically used to indicate a UPI error or busy condition to the master.

Flag 1 (F1) is the final dedicated STATUS bit. Like F0 the UPI can set, reset, and test this flag. However, in addition, F1 reflects the state of the A0 pin whenever the master writes to the DBBIN register. The UPI uses this flag to delineate between master command and data writes to DBBIN.





Figure 4. Register Decoding




The remaining four STATUS register bits are user definable. Typical uses of these bits are as status indicators for individual tasks in a multitasking UPI or as UPI generated interrupt status. These bits find a wide variety of uses in the upcoming applications.

Looking into the 8085A from the UPI, the UPI sees the two DBB registers plus the IBF, OBF, and F1 flags. The UPI can write from its accumulator to DBBOUT or read DBBIN into the accumulator. The UPI cannot read OBF, IBF, or F1 directly, but these flags may be tested using conditional jump instructions. The UPI should make sure that OBF is reset before writing new data into DBBOUT to ensure that the master has read previous DBBOUT data. IBF should also be tested before reading DBBIN since DBBIN data is valid only when IBF is set. As was mentioned earlier, the UPI uses F1 to differentiate between command and data contents in DBBIN when IBF is set. The UPI may also write the upper 4-bits of its accumulator to the upper 4-bits of the STATUS register. These bits are thus user definable.

The UPI can test the flags at any time during its internal program execution. It essentially "polls" the STATUS register for changes. If faster response is needed to master commands and data, the UPI's internal interrupt structure can be used. If IBF interrupts are enabled, a master write to DBBIN (either command or data) sets IBF which generates an internal CALL to location 03H in program memory. At this point, working register contents can be saved using bank switching, the accumulator saved in a spare working register, and the DBBIN register read and serviced. The interrupt logic for the IBF interrupt is shown in Figure 6. A few observations concerning this logic are appropriate. Note that if the master writes to DBBIN while the UPI is still servicing the last IBF interrupt (a Return (RETR) instruction has not been executed), the IBF Interrupt Pending line is made high which causes a new CALL to 03H as soon as the first RETR is executed. No EN I (Enable Interrupt) instruction is needed to rearm the interrupt logic as is needed in an 8080 or 8085A system; the RETR performs this function. Also note that executing a DIS I to disable further IBF interrupts does not clear a pending interrupt. Only a CALL to location 03H or RESET clears a pending IBF interrupt.

Keeping in mind that the actual master/UPI protocol is dependent on the application, probably the best way to illustrate correct protocol is by example. Let's consider using the UPI as a simple parallel I/O device. (This is a trivial application but it embodies all of the important protocol considerations.) Since the UPI may be either interrupt or non-interrupt driven internally, both cases are considered.

Let's take the easiest configuration first; using the UPI Port 1 as an 8-bit output port. From the UPI's point-ofview, this is an input-only application since all that is required is that the UPI input data from the master. Once the master writes data to the UPI, the UPI reads the DBBIN register and transfers the data to Port 1. No testing for commands vs data is needed since the UPI "knows" it only performs one task — no commands are needed.



Non-interrupt driven UPI software is shown in Figure 7A while Figure 7B shows interrupt based software. For Figure 7A, the UPI simply waits until it sees IBF go high indicating the master has written a data byte to DBBIN. The UPI then reads DBBIN, transfers it to Port 1, and returns to waiting for the next data. For the interruptdriven UPI, Figure 7B, once the EN I instruction is executed, the UPI simply waits for the IBF interrupt before handling the data. The UPI could handle other tasks during this waiting time. When the master writes the data to DBBIN, an IBF interrupt is generated which performs a CALL to location 03H. At this point the UPI reads DBBIN (no testing of IBF is needed since an IBF interrupt implies that IBF is set), transfers the data to Port 1, and executes an RETR which returns program flow to the main program.

Software for the master 8085A is included in Figure 7C. The only requirement for the master to output data to the UPI is that it check the UPI to be sure the previous data had been taken before writing new data. To accomplish this the master simply reads the STATUS register looking for IBF = 0 before writing the next data.

> UPI INPUT ONLY EXAMPLE · PORT 1 USED AS OUTPUT PORT UPI POLLS IBE FOR DATA

RESEI:	A, DBB P1, A RESET	; WAIT ON INF FOR IMPOT ; INPUT THERE, SO READ IT ; TRANSFER DATA TO PORT 1 ; GO WAIT FOR NEXT DATA

Figure 7A. Single Output Port Example - Polling

UPI INPUT ONLY EXAMPLE · PORT 1 USED AS OUTPUT PORT DATA INPUT IS INTERRUPT DRIVEN ON IRE

;			and the second
RESET:	EN	1	: ENABLE IBF INTERRUPTS
	JMP	RESET + 1	; LOOP WAITING FOR INPUT
IBFINT:	IN	A, DBB	; READ DATA FROM DBBIN
	OUTL	P1. A	TRANSFER DATA TO PORT 1
	RETR		; RETURN WITH RESTORE

Figue 7B. Single Output Port Example - Interrupt

8085 SOFTWARE FOR UPI INPUT ONLY EXAMPLE DATA FOR OUTPUT IS PASSED IN REG. C

:		
UPIOUT:	IN	STATUS
	ANI	IBF
	JNZ	UPIOUT
	MOV	A, C
	OUT	DBBIN
	ŖET	

READ UPI STATUS LOOK AT IBF WAIT FOR IBF = 0 GET DATA FROM C OUTPUT DATA TO DBBIN DONE RETURN

Figure 7C. 8085A Code for Single Output Port Example

Figure 8A illustrates the case where UPI Port 2 is used as an 8-bit input port. This configuration is termed UPI output-only as the master does not write (input) to the UPI but simply reads either the STATUS or the DBBOUT registers. In this example only the OBF flag is used. OBF signals the master that the UPI has placed new port data in DBBOUT. The UPI loops testing OBF. When OBF is clear, the master has read the previous data and UPI then reads its input port (Port 2) and places this data in DBBOUT. It then waits on OBF until the master reads DBBOUT before reading the input port again. When the master wishes to read the input port data, Figure 8B, it simply checks for OBF being set in the STATUS register before reading DBBOUT. While this technique illustrates proper protocol, it should be noted that it is not meant to be a good method of using the UPI as an input port since the master would never get the newest status of the port.

The above examples can easily be combined. Figure 9 shows UPI software to use Port 1 as an output port simultaneously with Port 2 as an input port. The program starts with the UPI checking IBF to see if the master has written data destined for the output port into DBBIN. If IBF is set, the UPI reads DBBIN and transfers the data to the output port (Port 1). If IBF is not set or once the data is transferred to the output port if it was, OBF is tested. If OBF is reset (indicating the master has read DBBOUT), the input port (Port 2) is read and transferred to DBBOUT. If OBF is set, the master has yet to read DBBOUT so the program just loops back to test IBF.

UPI OUT	TPUT ONLY EX			NPUT PORT	
;	PORT DATA IS	AVAILABLE	IN DBBOUT		
; RESET:	JOBF RE	SET ; LO	OOP IF OBF = 1	(DATA NOT RE	ĒA

RESET:	JOBF .	RESET	; LOOP IF OBF = 1 (DATA NOT READ)
	IN	A, P2	; DBBOUT CLEAR, READ PORT
	OUT	DBB, A	; TRANSFER PORT DATA TO DBBOUT
	JMP	RESET	; WAIT FOR MASTER TO READ DATA

Figure 8A. Single Input Port Example

8085 SOFTWARE FOR UPI OUTPUT-ONLY EXAMPLE INPUT DATA RETURNED IN REG. A

PIIN:	IN	STATUS	; READ UPI STATUS
	ANI	OBF	; LOOK AT OBF
	JZ	UPIIN	WAIT UNTIL OBF = 1
· · · ·	IN	DBBOUT	; READ DBBOUT
1.00	RET		; RETURN WITH DATA

ù

Figure 8B, 8085A Single Input Port Code

H DATA IN A

UPLINPUT/OUTPUT EXAMPLE - PORT 1 OUTPUT, PORT 2 INPUT

RESET:	JNIBF	OUT1 A. DBB	; IF IBF = 0, DO OUTPUT ; IF IBF = 1, READ DBBIN
	OUTL	P1, A	; TRANSFER DATA TO PORT 1
OUT1:	JOBF IN	RESET A. P2	; IF OBF = 1, GO TEST IBF ; IF OBF = 0, READ PORT 2
	OUT	DBB, A	; TRANSFER PORT DATA TO DBBOUT
	JMP	RESET	; GO CHECK FOR INPUT

The master software is identical to the separate input/ output examples; the master must test IBF and OBF before writing output port data into DBBIN or before reading input port data from DBBOUT respectively.

In all of the three examples above, the UPI treats information from the master solely as data. There has been no need to check if DBBIN information is a command rather than data since the applications do not require commands. But what if both Port 1 and 2 were used as output ports? The UPI needs to know into which port to put the data. Let's use a command to select which port.

Recall that both commands and data pass through DBBIN. The state of the A0 pin at the time of the write to DBBIN is used to distinguish commands from data. By convention, DBBIN writes with A0 = 0 are for data, and those with A0 = 1 are commands. When DBBIN is written into, F1 (Flag 1) is set to the state of A0. The UPI tests F1 to determine if the information in the DBBIN register is data or a command.

For the case of two output ports, let's assume that the master selects the desired port with a command prior to writing the data. (We could just use F1 as a port select but that would not illustrate the subtle differences between commands and data.) Let's define the port select commands such that bit 1 = 1 if the next data is for Port 1 (Write Port $1 = 0000\ 0010$) and bit 2 = 1 if the next data is for Port 2 (Write Port 2 = 0000 0100). (The number of the set bit selects the port.) Any other bits are ignored. This assignment is completely arbitrary; we could use any command structure, but this one has the advantage of being simple.

Note that the UPI must "remember" from DBBIN write to write which port has been selected. Let's use F0 (Flag 0) for this purpose. If a Write Port 1 command is received, F0 is reset. If the command is Write Port 2, F0 is set. When the UPI finds data in DBBIN, F0 is interrogated and the data is loaded into the previously selected port. The UPI software is shown in Figure 10A.

	COMMAN WRITE PC	D SELECTS	MPLE BOTH PORT 1 AND 2 OUTPUTS 5 DESIRED PORT 9 0010 (02H) 0 100 (04H)
	FLAG 0 U		MEMBER WHICH PORT WAS SELECTED
RESET:	JNIBF IN JF1 JF0 OUTL JMP	RESET A, DBB CMD PORT2 P1, A RESET	; WAIT FOR MASTER INPUT ; READ INPUT ; IF F1 = 1, COMMAND INPUT ; INPUT IS DATA, TEST F0 ; F0=0, SO OUTPUT TO PORT 1 ; WAIT FOR NEXT INPUT
PÓRT2:	OUTL JMP	P2, A RESET	; F0 = 1, SO OUTPUT TO PORT 2
CMD:	JB1 JB2 JMP	PT1 PT2 RESET	; TEST COMMAND BITS (BIT 1) ; TEST BIT 2 ; NEITHER BIT SET, WAIT FOR INPUT
PT1:	CLR	F0	; PORT 1 SELECTED, CLEAR FO
PT2:	JMP CLR CPL	RESET F0 F0	; WAIT FOR INPUT ; PORT 2 SELECTED, SET FO
	JMP	RESET	; WAIT FOR INPUT

Figure 9. Combination Output/Input Port Example

Figure 10A, Dual Output Port Example

Initially, the UPI simply waits until IBF is set indicating the master has written into DBBIN. Once IBF is set, DBBIN is read and F1 is tested for a command. If F1 = 1, the DBBIN byte is a command. Assuming a command, bit 1 is tested to see if the command selected port 1. If so, F0 is cleared and the program returns to wait for the data. If bit 1 = 0, bit 2 is tested. If bit 2 is set, Port 2 is selected so F0 is set. The program then loops back waiting for the next master input. This input is the desired port data. If bit 2 was not set, F0 is not changed and no action is taken.

When IBF = 1 is again detected, the input is again tested for command or data. Since it is necessarily data, DBBIN is read and F0 is tested to determine which port was previously selected. The data is then output to that port, following which the program waits for the next input. Note that since F0 still selects the previous port, the next input could be more data for that port. The port selection command could be thought of as a port select flip-flop control; once a selection is made, data may be repeatedly written to that port until the other port is selected. Master software, Figure 10B, simply must check IBF before writing either a command or data to DBBIN. Otherwise, the master software is straightforward.

For the sake of completeness, UPI software for implementing two input ports is given in Figure 11. This case is simpler than the dual output case since the UPI can assume that all writes to DBBIN are port selection commands so no command/data testing is required. Once the Port Read command is input, the selected port is read and the port data is placed in DBBOUT. Note that in this case F0 is used as a UPI error indicator. If the master happened to issue an invalid command (a command without either bit 1 or 2 set), F0 is set to notify the master that the UPI did not know how to interpret the command. F0 is also set if the master commanded a port read before it had read DBBOUT from the previous command. The UPI simply tests OBF just prior to loading DBBOUT and if OBF = 1, F0 is set to indicate the error.

All of the above examples are, in themselves, rather trivial applications of the UPI although they could easily be incorporated as one of several tasks in a UPI handling multiple small tasks. We have covered them primarily to introduce the UPI concept and to illustrate some master/UPI protocol. Before moving on to more realistic UPI applications, let's discuss two UPI features that do not directly relate to the master/UPI protocol but greatly enhance the UPI's data transfer capability.

In addition to the OBF and IBF bits in the STATUS register, these flags can also be made available directly on two port pins. These port pins can then be used as interrupt sources to the master. By executing an EN FLAGS instruction, Port 2 pin 4 reflects the condition of OBF and Port 2 pin 5 reflects the inverted condition of IBF (IBF). These dedicated outputs can then be enabled or disabled via their respective port bit values; i.e., P24 reflects OBF as long as an instruction is executed which sets P24 (i.e. ORL P2,#10H). The same action applies to the IBF output except P25 is used. Thus P24 may serve as a DATA AVAILABLE interrupt output. Likewise for P25 as a READY-TO-ACCEPT-DATA interrupt. This greatly simplifies interrupt-driven master-slave data transfers.

8085 5	THIS RO	UTINE WRITI	OUTPUT PORT EXAMPLE ES DATA IN REG. C TO PORT 1 } PORT 2 - JUST CHANGE COMMAND)
PORT1: P1:	IN ANI JNZ MVI OUT IN ANI JNZ MOV OUT RET	STATUS IBF PORT1 A,0000001 UPICMD STATUS IBF P1 A, C DBBIN	; READ UPI STATUS ; LOOK AT IBF ; WAIT UNTIL IBF=0 0B; LOAD WRITE PORTI CMD ; OUTPUT TO UPI COMMAND PORT ; READ UPI STATUS AGAIN ; LOOK AT IBF ; WAIT UNTIL COMMAND ACCEPTED ; GET DATA FROM C ; OUTPUT TO DBBIN ; DONE, RETURN
Fic	iure 10B.	8085A Dua	al Output Port Example Code

; UPI C	DUAL INPUT PORT EXAMPLE · BOTH PORT 1 AND 2 INPUTS
;	COMMAND SELECTS WHICH PORT IS TO BE READ
	FLAG 0 USED AS ERROR FLAG

; RESET:	JNIBF	RESET	: WAIT FOR INPUT
	CLR	FO	CLEAR ERROR FLAG
	IN	A. DBB	: READ INPUT (COMMAND)
	JB1	PT1	; TEST BIT 1 (PORT1)
	JB2	PT2	; TEST BIT 2 (PORT2)
ERROR:	CPL	F0	; ERROR · COMPLEMENT F0
	JMP	RESET	; WAIT FOR INPUT
PT1:	IN	A, P1	; READ PORT 1
	JOBF	ERROR	; TEST OBF BEFORE LOADING DBBOUT
	OUT	DBB, A	; LOAD PORT1 DATA INTO DBBOUT
	JMP	RESET	; WAIT FOR INPUT
PT2:	IN	A, P2	; READ PORT 2
	JOBF	ERROR	; TEST OBF BEFORE LOADING DBBOUT
	OUT	DBB, A	; LOAD PORT2 DATA INTO DBBOUT
	JMP ·	RESET	; WAIT FOR INPUT

Figure 11. Dual Input Port Example

The UPI also supports a DMA transfer interface. If an EN DMA instruction is executed, Port 2 pin 6 becomes a DMA Request (DRQ) output and P27 becomes a high impedance DMA Acknowledge (DACK) input. Any instruction which would normally set P26 now sets DRQ. DRQ is cleared when DACK is low and either RD or WR is low. When DACK is low, CS and A0 are forced low internally which allows data bus transfers between DBBOUT or DBBIN to occur, depending upon whether WR or RD is true. Of course, the function requires the use of an external DMA controller.

Now that we have discussed the aspects of the UPI protocol and data transfer interfaces, let's move on to the actual applications.

EXAMPLE APPLICATIONS

Each of the following three sections present the hardware and software details of a UPI application. Each application utilizes one of the protocols mentioned in the last section. The first example is a simple 8-digit LED display controller. This application requires only that the UPI perform input operations from the DBBIN; DBBOUT is not used. The reverse is true for the second application: a sensor matrix controller. The final application involves both DBBOUT and DBBIN operations: a combination serial/parallel I/O device.

The core master processor system with which these applications were developed is the iSBC 80/30 single board computer. This board provides an especially convenient UPI environment since it contains a dedicated socket specifically interfaced for the UPI-41A. The 80/30 uses the 8085A as the master processor. The I/O and peripheral compliment on the 80/30 include 12 vectored priority interrupts (8 on an 8259 Programmable Interrupt Controller and 4 on the 8085A itself), an 8253 Programmable Interval Timer supplying three 16-bit programmable timers (one is dedicated as a programmable baud rate generator), a high speed serial channel provided by a 8251 Programmable USART, and 24 parallel I/O lines implemented with an 8255A Programmable Parallel Interface. The memory compliment contains 16K bytes of RAM using 2117 16K bit Dynamic RAMs and the 8202 Dynamic RAM Controller, and up to 8K bytes of

ROM/EPROM with sockets compatible with 2716, 2758, or 2332 devices. The 80/30's RAM uses a dual port architecture. That is, the memory can be considered a global system resource, accessible from the on-board 8085A as well as from remote CPUs and other devices via the MULTIBUS. The 80/30 contains MULTIBUS control logic which allows up to 16 80/30s or other bus masters to share the same system bus. (More detailed information on the ISBC 80/30 and other iSBC products may be found in the latest Intel Systems Data Catalog.)

A block diagram of the iSBC 80/30 is shown in Figure 12. Details of the UPI interface are shown in Figure 13. This interface decodes the UPI registers in the following format:

Register	Operations
Read STATUS	IN E5H
Write DBBIN (command)	OUT E5H
Read DBBOUT (data)	IN E4H
Write DBBIN (data)	OUT E4H




Figure 12. iSBC 80/30 Block Diagram




Figure 13. UPI Interface on iSBC 80/30

8-Digit Multiplexed LED Display

The traditional method of interfacing an LED display with a microprocessor is to use a data latch along with a BDC-to-7-segment decoder for each digit of the display. Thus two ICs, seven current limiting resistors, and about 45 connections are required for each digit. These requirements are, of course, multiplied by the total number of digits desired. The obvious disadvantages of this method are high parts count and high power dissipation since each digit is "ON" continuously. Instead, a scheme of time multiplexing the display can be used to decrease both parts count and power dissipation.

Display multiplexing basically involves connecting the same segment (a, b, c, d, e, f, or g) of each digit in parallel and driving the common digit element (anode or cathode) of each digit separately. This is shown schematically in Figure 14. The various digits of the display are not all on at once; rather, only one digit at a time is energized. As each digit is energized, the appropriate segments for that digit are turned on. Each digit is enabled in this way, in sequence, at a rate fast enough to ensure that each digit appears to be "ON" continuously. This implies that the display must be "refreshed" at periodic intervals to keep the digits flicker-free. If the CPU had to handle this task, it would have to suspend normal processing, go update the display, and then return to its normal flow. This extra burden is ideally handled by a UPI. The master CPU could simply give characters to the UPI and let the UPI do the actual segment decoding, display multiplexing, and refreshing.





Figure 14. LED Multiplexing

As an example of this technique, Figure 15 shows the UPI controlling an 8-digit LED display. All digit segments are connected in parallel and are driven through segment drivers by the UPI's Port 1. The lower 3 bits of Port 2 are inputs to a 3-to-8 decoder which selects an individual digit through a digit driver. A fourth Port 2 line is used as a decoder enable input. The remaining Port 2 lines plus the T0 and T1 inputs are available for other tasks.

Internally, the UPI uses the counter/timer in the interval timer mode to define the interval between display refreshes. Once the timer is loaded with the desired interval and started, the UPI is free to handle other tasks. It is only when a timer overflow interrupt occurs that the UPI handles the short display multiplexing routine. The display multiplexing can be considered a background task which is entirely interrupt-driven. The amount of time spent multiplexing is such that there is ample time to handle a non-timer task in the UPI foreground. (We'll discuss this timing shortly.)

When a timer interrupt occurs, the UPI turns off all digits via the decoder enable. The next digit's segment contents are retrieved from the internal data memory and output via Port 1 to the segment drivers. Finally, the next digit's location is placed on Port 2 (P20-P22) and the decoder enabled. This displays the digit's segment information until the next interrupt. The timer is then restarted for the next digit in sequence.

As a prelude to discussing the UPI software, let's examine the internal data memory structure used in this application, Figure 16. This application requires only 14 of the 64 total data memory locations. The top eight locations are dedicated to the Display Map; one location for each digit. These locations contain the segment and decimal point information for each character. Just how characters are loaded into this section of memory is covered shortly. Register R7 of Register Bank 1 is used as the temporary Accumulator store during the interrupt service routines. Register R3 stores the digit number of the next digit to be displayed. R2 is a temporary storage register for characters during the character input routine. R0 is the offset pointer pointing to the Display Map location of the next digit. That makes 12 locations so far. The remaining two locations are the two stack locations required to store the return address plus status during the timer and input interrupt service routines. The remaining unused locations, all of Register Bank 0, 14 bytes of stack, 4 in Register Bank 1, and 24 general purpose RAM locations, are all available for use by any foreground task.









Figure 15. UPI Controlled 8-Digit LED Display

The UPI software consists of only three short routines. One, INIT, is used strictly during initialization. DISPLA is the multiplexing routine called at a timer interrupt. INPUT is the character input handler called at an IBF interrupt. The flow charts for these routines are shown in Figures 17A thru 17C.









Figure 17B. INPUT Routine Flow



INIT initializes the UPI by simply turning off all segment and digit drivers, filling the Display Map with blank characters, loading and starting the timer, and enabling both timer and IBF interrupts. Although the flow chart shows the program looping at this point, it is here that the code for any foreground task is inserted. The only restrictions on this foreground task are that it not use I/O lines dedicated to the display and that it not require dedicated use of the timer. It could share the timer if precautions are taken to ensure that the display will still be refreshed at the required interval.

The INPUT routine handles the character input. It is called when an IBF interrupt occurs. After the usual swapping of register banks and saving of the accumulator, DBBIN is read and stored in register R2. DBBIN contains the Display Data Word. The format for this word. Figure 18, has two fields: Digit Select and Character Select. The Digit Select field selects the digit number into which the character from the Character Select field is placed. Notice that the character set is not limited strictly to numerics, some alphanumeric capability is provided. Once DBBIN is read, the offset for the selected digit is computed and placed in the Display Map Pointer R0. Next the segment information for the selected character is found through a look-up table starting in page 3 of the program memory. This segment information is then stored at the location pointed at by the Display Map Pointer. If the Character Select field specified a decimal point, the segment correponding the decimal point is ANDed into the present segment information for that digit. After the accumulator is restored, execution is returned to the main program.

	7	_	DIS B	9L/ 5	AY D	ATA W	_) 1	•
	D 7 0 0 0 1 1 1 1	IGI 6 0 1 1 0 1 1	5 0 1 0 1 0 1 0 1 0 1		CT GIT 1 2 3 4 5 6 7 8				- - -
F	4	CH 3 0	AR/ 2 0	ACT 1 0	ER S	CHA			
	0000000	0000000	0 0 0 1 1	0 1 1 0 1	1 0 1 0 1 0	01234557 1024557			
	000000	0 1 1 1 1	1 0 0 0 1	100110	1 0 1 0 1	9 9 8			
	0 0 1 1 1	1 1 0 0 0 0	1 1 0 0 0 0	0 1 1 0 0 1 1	1 0 1 0 1 0	C d E F · G H			
	11111	000011	0 1 1 1 1 0 0	001100	, 0 1 0 1 0 1				
	1 1 1 1	11111	0 0 1 1 1	1 0 0 1	0 1 0 1 0 1	ਮ ਪ ਤ - blan	k		

Figure 18. LED Display Controller Display Data Word Format

The DISPLA routine simply implements the multiplexing actions described earlier. It is called whenever a timer interrupt occurs. After saving pre-interrupt status by switching register banks and storing the Accumulator, all digit drivers are turned off. The Display Map Pointer is then updated using the Current Digit Register to point at that digit's segment information in the Display Map. This information is output to Port 1; the segment drivers. The number of the current digit, R3, is then sent to the digit select decoder and the decoder is enabled. This turns on the current digit. The digit counter is incremented and tested to see if all eight digits have been refreshed. If so, the digit counter is reset to zero. If not, nothing is done. Finally, the timer is loaded and restarted, the Accumulator is restored, and the routine returns execution to the main program. Thus DISPLA refreshes one digit each time it is CALLed by the timer interrupt. The digit remains on until the next time **DISPLA** is executed.

The UPI software listing is included as Appendix A1. Appendix A2 shows the 8085A test routine used to display the contents of a display buffer on the display. The 8085A software takes care of the display digit numbering. Since the application is input-only for the UPI, the only protocol required is that the master must test IBF before writing a Display Data Word into DBBIN.

On the iSBC 80/30, the UPI frequency is at 5.5296 MHz. To obtain a flicker-free display, the whole display must be refreshed at a rate of 50 Hz or greater. If we assume a 50 Hz refresh rate and an 8-digit display, this means the DISPLA routine must be CALLed 50×8 or 400 times/ sec. This translates, using the timer interval of $87 \ \mu s$ at 5.5296 MHz, to a timer count of 227. (Recall from the UPI-41 User's Manual that the timer is an "8-bit up-counter".) Hence the TIME equate of 227D in the UPI listing. Obviously, different frequency sources or display lengths would require that this equate be modified.

With the UPI running at 5.5296 MHz, the instruction cycle time is 2.713 μ s. The DISPLA routine requires 28 instruction cycles, therefore, the routine executes in 76 μ s. Since DISPLA is CALLed 400 times/sec, the total time spent refreshing the display during one second is then 30 ms or 3% of the total UPI time. This leaves 97.0% for any foreground tasks that could be added.

While the basic UPI software is useful just as it stands, there are several enhancements that could be incorporated depending on the application. Autoincrementing of the digit location could be added to the input routine to alleviate the need for the master to keep track of digit numbers. This could be (optionally) either right-handed or left-handed entry a la TI or HP calculators. The character set could be easily modified by simply changing the lookup table. The display could be expanded to 16 digits at the expense of one additional Port 2 digit select line, the replacement of the 3-to-8 decoder with a 4-to-16 decoder, and 8 more Display Map locations.

Now let's move on to a slightly more complex application that is UPI output-only — a sensor matrix controller.

Sensor Matrix Controller

Quite often a microprocessor system is called upon to read the status of a large number of simple SPST switches or sensors. This is especially true in a process or industrial control environment. Alarm systems are also good examples of systems with a large sensor population. If the number of sensors is small, it might be reasonable to dedicate a single input port pin for each sensor. However, as the number of sensors increase, this technique becomes very wasteful. A better arrangement is to configure the sensors in a matrix organization like that shown in Figure 19. This arrangement of 16 sensors requires only 4 input and 4 output lines; half the number needed if dedicated inputs were used. The line saving becomes even more substantial as the number of sensors increases.

In Figure 19, the basic operation of the matrix involves scanning individual row select lines in sequence while reading the column return lines. The state of any particular sensor can then be determined by decoding the row and column information. The typical configuration pulls up the column return lines and the selected row is held low. Deselected rows are held high. Thus a return line remains high for an open sensor on the selected row and is pulled low for a closed sensor. Diode isolation is used to prevent a phantom closure which would occur when a sensor is closed on a selected row and there are two or more closures on a deselected row. Germanium diodes are used to provide greater noise margin at the return line input.


If the main processor was required to control such a matrix it would periodically have to output at the row port and then read the column return port. The processor would need to maintain in memory a map of the previous state of the matrix. A comparison of the new return information to the old information would then be made to determine whether a sensor change had occurred. Any changes would be processed as needed. A row counter and matrix map pointer also require maintenance each scan. Since in most applications sensors change very slowly compared to most processing actions, the processor probably would scan the rows only periodically with other tasks being processed between scans.

Rather than require the processor to handle the rather mundane tasks of scanning, comparing, and decoding the matrix, why not use a dedicated processor? The UPI is perfect.

COLUMN RETURN LINES $1^{3} + V$ $1^{2} +$

Figure 19. 4 x 4 Sensor Matrix

Figure 20 shows a UPI configuration for controlling up to 128 sensors arranged in a 16 x 8 matrix. The 4-to-16 line decoder is used as the row selector to save port pins and provides the expansion to 128 sensors over the maximum of 64 sensors if the port had been used directly. It also helps increase the port drive capability. The column return lines go directly into Port 1. Features of this design include complete matrix management. As the UPI scans the matrix it compares its present status to the previous scan. If any change is detected, the location of the change is decoded and loaded, along with the sensor's present state, into DBBOUT. This byte is called a Change Word. The Master processor has only to read one byte to determine the status and coordinate of a changed sensor. If the master had not read a previous Change Word in DBBOUT (OBF = 1) before a new sensor change is detected, the new Change Word is loaded into an internal FIFO. This FIFO buffers up to 40 changes before it fills. The status of the FIFO and OBF is made available to the master either by polling the UPI STATUS register, Figure 21A, or as interrupt sources on port pins P24 and P25 respectively, Figure 20. The FIFO NOT EMPTY pin and bit are true as long as there are changes not yet read in the FIFO. As long as the FIFO is not empty, the UPI monitors OBF and loads new Change Words from the FIFO into DBBOUT. Thus, the UPI provides complete FIFO management.



2-14

Internally, the matrix scanning software is programmed to run as a foreground task. This allows the timer/ counter to be used by any background task although the hardware configuration leaves only 2 inputs (T0 and T1) plus 2 I/O port pins available. Also, to add a background task, the FIFO would have to be made smaller to accommodate the needed register and data memory space. (It would be possible however to turn the table here and make the scanning software timer/counter interruptdriven where the timer times the scan interval.)

The data memory organization for this application is shown in Figure 22. The upper 16 bytes form the Matrix Map and store the sensor states from the previous scan; one bit for each sensor. The Change Word FIFO occupies the next 40 locations. (The top and bottom addresses of this FIFO are treated as equate variables in the program so that the FIFO size may easily be changed to accommodate the register needs of other tasks.) Register R0 serves as a pointer into the matrix map area for comparisons and updates of the sensor status. R1 is a general FIFO pointer. The FIFO is implemented as a circular buffer with In and Out pointer registers which are stored in R4 and R5 respectively. These registers are moved into FIFO pointer R1 for actual transfers into or out of the FIFO. R2 is the Row Select Counter, It stores the number of the row being scanned.




Figure 22. Sensor Matrix Data Memory Map

Register R3 is the Column Counter. This counter is normally set to 00H; however, when a change is detected somewhere in a particular row, it is used to inspect each sensor status bit individually for a change. When a changed sensor bit is found, the Row Select Counter and Column Counter are combined to give the sensor's matrix coordinate. This coordinate is temporarily stored in the Change Word Store, register R6. Register R7 is the Compare Result. As each row is scanned, the return information is Exclusive-OR'd with the return information from the previous scan of that row. The result of this operation is stored in R7. If R7 is zero, there have been no changes on that row. A non-zero result indicates at least one changed sensor.

The basic program operation is shown in the flow chart of Figure 23. At RESET, the software initializes the working registers, the ports, and clears the STATUS register. To get a starting point from which to perform the sensor comparisons, the current status of the matrix is read and stored in the Matrix Map. At this point, the UPI begins looking for changed sensors starting with the first row.

Before delving further into the flow, let's pause to describe the general format of the operation. The UPI scans the matrix one row at a time. If no changes are detected on a particular row, the UPI simply moves to the next row after checking the status of DBBOUT and the FIFO. If a change is detected, the UPI must check each bit (sensor) within the row to determine the actual sensor location. (More than one sensor on the scanned row could have changed.) Rather than test all 8 bits of the row before checking the DBBOUT and FIFO status again, the UPI performs the status check in between each of the bit tests. This ensures the fastest response to the master reading previous Change Words from DBBOUT and the FIFO.

With this general overview in mind, let's go first thru the flow chart assuming we are scanning a row where no changes have occurred. Starting at the Scan-and-Compare section, the UPI first checks if the entire matrix has been scanned. If it has, the various pointers are reset. If not, the address of the next row is placed on Port 20 thru 23. This selects the desired row. The state of the row is then read on Port 1; the column return lines. This present state is compared to the previous state by retrieving the previous state from the matrix map and performing an Exclusive-OR with the present state. Since we are assuming that no change has occurred, the result is zero. No coordinate decoding is needed and the flow branches to the FIFO-DBBOUT Management section.

The FIFO-DBBOUT Management section simply maintains the FIFO and loads DBBOUT whenever Change Words are present in the FIFO and DBBOUT is clear (OBF = 0). The section first tests if the FIFO is full. (If we assume our "no-change" row is the first row scanned, the FIFO obviously would not be full.) If it is, the UPI waits until OBF = 0, at which point the next Change Word is retrieved from the FIFO and placed in DBBOUT. This "unfills" the FIFO making room for more Change Words. At this point, the Column Counter, R3, is checked. For rows with no changes, the Column




Figure 23. Sensor Matrix Controller Flow Chart


Counter is always zero so the test simply falls through. (We cover the case for changes shortly.) Now the FIFO is tested for being empty. If it is, there is no sense in any further tests so the flow simply goes back up to scan the next row. If the FIFO is not empty, DBBOUT is tested again through OBF. If a Change Word is in DBBOUT waiting for the master to read it, nothing can be done and the flow likewise branches up for the next row. However, if the DBBOUT is free and remembering that the previous test showed that the FIFO was not empty, DBBOUT is loaded with the next Change Word and the last two conditional tests repeat.

Now let's assume the next row contains several changed sensors. Like before, the row is selected, the return lines read, and the sensor status compared to the previous scan. Since changes have occurred, the Exclusive-OR result is now non-zero. Any 1s in the result reflect the positions of the changed sensors. This nonzero result is stored in the Compare Result register, R7. At this point, the Column Counter is preset to 8. To determine the changed sensors' locations, the Compare Result register is shifted bit-by-bit to the left while decrementing the Column Counter. After each shift, bit 7 of the result is tested. If it is a one, a changed sensor has been found. The Column Counter then reflected the sensor's matrix column position while the Scan Row Select register holds it row position. These registers are then combined in R6, the Change Word Store, to form the sensor's matrix coordinate section of the Change Word. The 8th bit of the Change Word Store is coded with the sensor's present state (Figure 21). This byte forms the complete Change Word. It is loaded into the next available FIFO position. If bit 7 of the Compare Result had been a zero, that particular sensor had not changed and the coordinate decoding is not performed.

In between each shift, test, and coordinate encode (if necessary), the FIFO-DBBOUT Management is performed. It is the Column Counter test within this section that routes the flow back up to the Change Word Encoding section if the entire Compare Result (row) has not been shifted and tested.

The FIFO is implemented as a circular buffer with IN and OUT pointers (R4 and R5 respectively). The operations of the FIFO is best understood using an example, Figure 24. This series of figures show how the FIFO, DBBOUT, and OBF interact as changes are detected and Change Words are read by the master. The letters correspond to sequential Change Words being loaded into the FIFO. Note that the figures show only a 4×8 FIFO however, the principles are the same in the 40×8 FIFO.

Figure 24A shows the condition where no Change Words have been loaded into the FIFO or DBBOUT. In Figure 24B a change, "A", has been detected, decoded, and loaded into the FIFO at the location equal to the value of the FIFO-IN pointer. The FIFO-IN pointer is then incremented and the FIFO-OUT pointer is reset to the bottom of the FIFO since it had reached the FIFO top. Now that a Change Word is in the FIFO, OBF is checked to see if DBBOUT is empty. Because OBF = 0, DBBOUT is empty and the Change Word is loaded from the FIFO location pointed at by the FIFO-OUT pointer. This is shown in Figure 24C. Loading DBBOUT automatically sets OBF. OBF remains set until the master reads DBBOUT. Figures 24D and 24E show two more Change Words loaded into the FIFO. In Figure 24F the first Change Word is finally read by the master resetting OBF. This allows the next Change Word to be loaded into DBBOUT. Note that each time the FIFO is loaded, the FIFO-IN pointer increments. Each time DBBOUT is read the FIFO-OUT pointer increments unless there are no more Change Words in the FIFO. Both pointers wraparound to the bottom once they reach the FIFO top. The remaining figures show more Change Words being loaded into the FIFO. When the entire FIFO fills and DBBOUT can not be loaded (OBF = 1), scanning stops until the master reads DBBOUT making room for more Change Words.



As was mentioned earlier, two interrrupt outputs to the master are available: Change Word Ready (P25, OBF) and FIFO NOT EMPTY (P24). The Change Word Ready interrupt simply reflects OBF and is handled automatically by the UPI since an EN FLAGS instruction is executed during initialization. The FIFO NOT EMPTY interrupt is generated and cleared as appropriate, each pass through the FIFO management code.

No debouncing is provided although it could be added. Rather, the scan time is left as an equate variable so that it could be varied to account for both debounce time and expected sensor change rates. The minimum scan time for this application is 2 msec when using a 6 MHz clock. Since the matrix controller is coded as a foreground task, scan time simply uses a software delay loop.

The UPI software is included as Appendix B1. Appendix B2 is 8085A test software which builds a Change Word buffer starting at BUFSRT. This software simply polls the STATUS register looking for Change Word Ready to go true. DBBOUT is then read and loaded into the buffer. Now let's move on to an application which combines both the foreground and background concepts.

Combination I/O Device

The final UPI application was designed especially to add additional serial and parallel I/O ports to the iSBC 80/30. This UPI simulates a full-duplex UART (Universal Asynchronous Receiver/Transmitter) combined with an 8-bit parallel I/O port. Features of the UART include: software selectable baud rates (110, 300, 600, or 1200 baud), double buffering for both the transmitter and receiver, and receiver testing for false state bit, framing, and overrun errors. For parallel I/O, one 8-bit port is programmable for either input or output. The output port is statically latched and the input port is sampled.

Figure 25 shows the interface of this combination I/O device to the dedicated UPI socket on the iSBC 80/30. The only external requirement is a 76.8 kHz source which serves as the baud rate standard. The internal baud rates are generated as multiples of this external clock. This clock is obtained from one of the 8253 counters. Otherwise, an RS-232 driver and receiver already available for UPI use in serial I/O applications. Sockets are also provided for termination of the parallel port.




Figure 24A-J. FIFO Operation Example

There are three commands for this application. Their format is shown in Figure 26. The CONFIGURE command specifies the serial baud rate and the parallel I/O direction. Normally this command is issued once during system initialization. The I/O command causes a parallel I/O operation to be performed. If the parallel port direction is output, the UPI expects the data byte immediately following an I/O command to be data for the output port. If the port is in the input direction, an I/O command causes the port to be read and the data placed in DBBOUT. The RESET ERROR command resets the serial receiver error bits in the STATUS register.

The STATUS register format is shown in Figure 27. Looking at each bit, bit 0 (OBF) is the DATA AVAILABLE flag. It is set whenever the UPI places data into DBBOUT. Since the data may come from either the receiver or the parallel input port, the F0 and F1 flags (bits 2 and 3) code the source. Thus, when the master finds OBF set, it must decode F0 and F1 to determine the source.

Bit 1 (IBF) functions as a busy bit. When IBF is set, no writes to DBBIN are allowed. Bit 5 is the TxINT (Transmitter Interrupt) bit. It is asserted whenever the transmitter buffer register is empty. The master uses this bit to determine when the transmitter is ready to accept a data character.





Figure 26. Combination I/O Command Fo	rmat
---------------------------------------	------



Bits 6 and 7 are receiver error flags. The framing error flag, bit 6, is set whenever a character is received with an invalid stop bit. Bit 7, overrun error, is set if a character is received before the master has read a previous character. If an overrun occurs, the previous character is overwritten and lost. Once an error occurs, the error flag remains set until reset by a RESET ERROR command. A set error flag does not inhibit receiver operation however.

Figure 28 shows the port pin definition for this application. Port 1 is the parallel I/O port. The UART uses Port 2 and the Test inputs. P20 is the transmitter data out pin. It is set for a mark and reset for a space. P23 is a transmitter interrupt output. This pin has the same timing as the TxINT bit in the STATUS register. It is normally used in interrupt-driven systems to interrupt the master processor when the transmitter is ready to accept a new data character.

The OBF flag is brought out on P24 as a master interrupt when data is available in DBBOUT. P26 is a diagnostic pin which pulses at four times the selected baud rate. (More about this pin later.) The receiver data input uses the T0 input. One of the Port 2 pins could have been used, however, the software can test the T0 in one instruction without first reading a port.

The T1 input is the baud rate external source. The UART divides this input to determine the timing needed for the selected baud rate. The input is a non-synchronous 76.8 kHz source.

Internally, when the CONFIGURE command is received and the selected baud rate is determined, the internal timer/counter is loaded with a baud rate constant and started in the event counter mode. Timer/counter interrupts are then enabled. The baud rate constant is selected to provide a counter interrupt at four times the desired baud rate. At each interrupt, both the transmitter and receiver are handled. Between interrupts, any new commands and data are recognized and executed.

	POI	RT PIN DEFINITION
PORT	BIT	FUNCTION
1	0-7	PARALLEL //O
2	0 1 2 3 4 5 6 7	TX DATA NOT USED NOT USED TX INTERRUPT OBF INTERRUPT NOT USED NOT USED (TICK SAMPLE) NOT USED
то		Rx DATA
T1		EXTERNAL CLOCK (76.8 kHz)

Figure 27. STATUS Register Format

Figure 28. Combination I/O Port Definition

As a prelude to discussing the flow charts, Figure 29 shows the register definition. Register Bank 0 serves the UART receiver and parallel I/O while Register Bank 1 handles the UART transmitter and commands. Looking at RB0 first, R3 is the receiver status register, RxSTS, Reflected in the bits of this register is the current receiver status in sequential order. Figure 30 shows this bit definition. Bit 0 is the Rx flag. It is set whenever a possible start bit is received. Bit 1 signifies that the start bit is good and character construction should begin with the next received bit. Bit 1 is the Good Start flag. Bit 2 is the Byte Finished flag. When all data bits of a character are received, this flag is set. When all the bits, data and stop bits are received, the assembled character is loaded into the holding register (R4 in Figure 29) bit 3, the Data Ready flag, is set. The foreground routine which looks for commands and data continuously, looks at this bit to determine when the receiver has received a character. Bits 4 and 5 signify any error conditions for a particular character.

The parallel I/O port software uses bits 6 and 7. Bit 6 codes the I/O direction specified by the last CON-FIGURE command. Bit 7 is set whenever an I/O command is received. The foreground routine tests this bit to determine when an I/O operation has been requested by the master.

As was mentioned, R4 is the receiver holding register. Assembled characters are held in this register until the foreground routine finds DBBOUT free, at which time the data is transferred from R4 to DBBOUT. R5 is the receiver tick counter. Recall that counter interrupts occur at four times the baud rate. Therefore, once a start bit is found, the receiver only needs to look at the data every four interrupts or tick counts. R5 holds the current tick count.





Figure 29. Combination I/O Register Map





R6 is the receiver de-serializing register. Data characters are assembled in this register. R6 is preset to 80H when a good start bit is received. As each bit is sampled every four timer ticks, they are rotated into the leftmost bit of R6. The software knows the character assembly is complete when the original preset bit rotates into the carry.

An image of the upper 4 bits of the STATUS register is stored in R7. These bits are the TXINT, Framing and Overrun bits. This image is needed since the UPI may load the upper 4 STATUS register bits from its accumulator; however, it cannot read STATUS directly.

In Register Bank 1 (Figure 29), R1 holds the baud rate constant which is found from decoding the baud rate select bits of the CONFIGURE command. The counter is reloaded with this constant every timer tick. Like the receiver, the transmitter only needs to update the transmitter output every four ticks. R2 holds the transmitter tick count. The value of R2 determines which portion of the data is being transmitted; start bit, data bits, or stop bit. The transmit serializer is R3. R3 holds the data character as each character bit is transmitted.

R4 is the transmitter holding register. It provides the double buffering for the transmitter. While transmitting one character, it is possible to load the next character into R4 via DBBIN. The TxINT bit in STATUS and pin on Port 2 reflect the "fullness" of R4. If the holding register is empty, the interrupt bit and pin are set. They are reset when the master writes a new data byte for the transmitter into DBBIN. The transmitter Status register (Tx-STS) is R5. Like RxSTS, TxSTS contains flag bits which indicate the current state of the transmitter. This flag bit format is shown in Figure 31.

TxSTS bit 0 is the Tx flag. It is set whenever the transmitter is transmitting a character. It is set from the beginning of the start bit until the end of the stop bit. Bit 1 is the Tx Request flag. This bit is set by the foreground routine when it transfers a new character from DBBIN to the Tx Holding register, R4. The transmitter software uses this flag to tell if new data is available. It is reset when the transmitter transfers the character from the holding register to the serializer.

Bit 2 is the Pipelined Tx Data Bit. The transmitter uses a pipelining technique which sets up the next output level in bit 2 after processing the current timer tick. The output level is always changed at the same point after a timer tick interrupt. This technique ensures that no bit timing distortion results from different length processing paths through the receiver and transmitter routines.






Figure 31. TxSTS Register

Bit 3 of TxSTS is the Start Bit flag. It is set by the transmitter when the start bit space is set up in the Pipelined Data Bit. This allows the transmitter to differentiate between the start bit and data bits on following timer ticks.

The flow charts for this application are shown in Figures 32A-F. At reset, the INIT routine is executed which initializes the registers and port pins. After initialization, IBF and OBF are tested in MNLOOP. These flags are tested continually in this loop. If IBF is set, F1 is tested for command or data and execution is transferred to the appropriate routine (CMD or DATA). If IBF = 0, OBF is checked. If OBF = 0 (DBBOUT is free), the Rx Data Ready and I/O flags in RxSTS are tested. If Rx Data Ready is set, the received data is retrieved from the Rx Holding register and transferred to DBBOUT. Any error flags associated with that data are also transferred to STATUS. If the I/O flag is set and the I/O direction is input. Port 1 is read and the data transferred to DBBOUT. In either case, F0 and F1 are set to indicate the data source.

If IBF is set by a command write to DBBIN, CMD reads the command and decodes the desired operation. If an





I/O operation is specified, the I/O flag is set to indicate to the MNLOOP and DATA routines that an I/O operation is to be performed. If the command is a CONFIGURE command, the constant for the selected baud rate is loaded into both Baud Rate Constant register and the timer/counter. The timer/counter is started in the event counter mode and timer/counter interrupts are enabled. In addition, the I/O port is initialized to all 1's if the I/O direction bit specifies an input port. If the command is a RESET ERROR command, the two error flags in STATUS are cleared.

If the IBF flag is set by a data write, the DATA routine reads DBBIN and places the data in the appropriate place. If the I/O flag is set, the data is for the output port so the port is loaded. If the I/O flag is reset, the data is for the UART transmitter. Data for the transmitter resets the TxINT bit and pin plus sets the Tx Request flag in TxSTS. The data is transferred to the Tx Holding register, R4.

Once a CONFIGURE command is received and the counter started, timer/counter interrupts start occurring at four times the selected baud rate. These interrupts cause a vector to the TIMINT routine, Figure 32D. A 76.8 kHz counter input provides a 13.02 μ s counter resolution. Since it requires several UPI instruction cycles to reload the counter, the counter is set to two counts less than the desired baud rate and the counter is reloaded in TIMINT synchronous with the second low-going transition after the interrupt. Once the counter is reloaded, an output port (P26) is toggled to give an external indication of internal counter interval. This is a helpful diag-

nostic feature. After the tick sample output, the pipelined transmitter data in TxSTS is output to the TxD pin. Although this occurs every timer tick, the pipelined data is changed only every fourth tick.




Figure 32C. Data Flow Chart




Figure 32D. TIMINT Flow Chart

The receiver is now handled, Figure 32E. The RX flag in RxSTS is examined to see if the receiver is currently in the process of receiving a character. If it is not, the RxD input is tested for a space condition which might indicate a possible start bit. If the input is a mark, no start bit is possible and execution branches to the transmitter flow, XMIT. If the input is a space, the Rx flag is set before proceeding with XMIT.

If the Rx flag is found set when entering RCV, the receiver is in the process of receiving a character. If so, the Start Bit flag is then tested to determine if a good start bit so the Start Bit flag is set, the Rx Tick Counter is initialized to four, and the Rx De-serializer initialized to 80H. A mark indicates a bad start bit so the Rx flag is reset to abort the reception.

start bit so the Start Bit flag is set, the Rx tick counter is initialized to four, and the Rx deserializer initialized to 80H. A mark indicates a bad start bit so the Rx flag is reset to abort the reception.

If the Start Bit flag is set, the program is somewhere in the middle of the received character. Since the data should be sampled every fourth timer tick, the Tick Counter is decremented and tested for zero. If non-zero no sample is needed and execution continues with




Figure 32E. RCV Flow Chart

XMIT. If zero, the tick counter is reset to four. Now the Byte Finished flag is tested to determine if the data sample is a data or stop bit. If reset, the sample is a data bit. The sample is done and the new bit rotated into the Rx deserializer. If this rotate sets the carry, that data bit was the last so the Byte Finished flag is set. If the carry is reset, the data bit is not the last so execution simply continues with XMIT.

Had the Byte Finished flag been set, this sample is for the stop bit. The RxD input is tested and if a space, the Framing Error flag is set. Otherwise, it is reset. Next, the Rx Data Ready flag is tested. If it is set, the master has not read the previous character so the Overrun Error flag is set. Then the Rx Data Ready flag is set and the received data character is transferred into the Rx Holding register. The Rx, Start Bit, and Byte Finished flags are reset to get ready for the next character. Execution of the transmitter routine, XMIT, follows the receiver, Figure 32F. The transmitter starts by checking the Start Bit flag in TxSTS. Recall that the actual transmit data is output at the beginning of the timer routine. The Start Bit flag indicates whether the current timer tick interrupt started the start bit. If it is set, the pipelined data output earlier in the routine was the start of the start bit so the flag is reset and the Tx tick counter is initialized. Nothing else is done this timer tick so the routine returns to the foreground.

If the Start Bit flag is reset, the Tx tick counter is incremented and tested. The test is performed module 4. If the counter mod 4 is not zero, it has not been four ticks since the transmitter was handled last so the routine simply returns. If the counter mod 4 is zero, it is time to handle the transmitter and the Tx flag is tested.




Figure 32F. XMIT Flow Chart

The Tx flag indicates whether the transmitter is active. If the transmitter is inactive, no character is currently being transmitted so the Tx Request flag is tested to see if a new character is waiting in the Tx buffer. If no character is waiting (Tx Request Flag = 0), the Tx interrupt pin and bit are set before returning to the foreground. If there is a character waiting, it is retrieved from the buffer and placed in the Tx serializer. The Tx Request flag is reset while the Tx and Start Bit flags are set. A space is placed in the Tx Pipelined Data bit so a start bit will be output on the next tick. Since the Tx buffer is now empty, the Tx interrupt bit and pin are set to indicate the availability of the buffer to the master. The routine then returns to the foreground.

If the tick counter mod 4 is zero and the Tx flag indicates the transmitter is in the middle of a character, the tick counter is checked to see what transmitter operation is needed. If the counter is 28H (40D), all data bits plus the stop bits are complete. The character is therefore done and the Tx flag is reset. If the counter is 24H (36D), the data bits are complete and the next output should be a mark for the stop bit so a mark is loaded into the Tx Pipelined Data bit.

If neither of the above conditions are met for the counter, the transmitter is some place in the data field, so the next data bit is rotated out of the Tx serializer into the Pipelined Data bit. The next tick outputs this bit.

At this point the program execution is returned to the foreground.

That completes the discussion of the combination I/O device flow charts. The UPI software listing is shown in Appendix C1. Appendix C2 is example 8085A driver software.

Several observations concerning the drivers are appropriate. Notice that since the receiver and input port of the UPI use the OBF flag and interrupt output, the interrupt and flag are cleared when the master reads DBBOUT. This is not true for the transmitter. There is always some time after a master write of new transmitter data before the transmitter interrupt bit and pin are cleared. Thus in an interrupt-driven system, edgesensitive interrupts should be used. For polled-systems, the software must wait after writing new data for IBF = 0 before re-examining the Tx Interrupt flag in STATUS.

Notice that this application uses none of the user Data Memory above Register Bank 1 and only 361 bytes of Program Memory. This leaves the door open for many improvements. Improvements that come to mind are increased buffering of the transmit or received data, modem control pins, and parallel port handshaking inputs.

This completes our discussion of specific UPI applications. Before concluding, let's look briefly at two debug techniques used during the development of these applications that you might find useful in your own designs.

DEBUG TECHNIQUES

Since the UPI is essentially a single-chip microcomputer, the classical data, address, and control buses are not available to the outside world during normal operation. This fact normally makes debugging a UPI design difficult; however, certain "tricks" can be included in the UPI software to ease this task.

If a UPI is handling multiple tasks, it is usually easier to code and debug each task individually. This is fairly standard procedure. Since each task usually utilizes only a subset of the total number of I/O pins, coding only one task leaves some I/O pins free. Port output instructions can then be added in the task code being debugged which toggle these unused pins to determine which section of task code is being executed at any particular time. The task can also be made to "wait" at various points by using an extra pin as an input and adding code to loop until a particular input condition is met.

One example of using an extra pin as an output is included in the combination serial/parallel device code. During initial development the receiver was not receiving characters correctly. Since this could be caused by incorrect sampling, three lines of code were added to toggle bit 6 of Port 2 at each tick of the sample clock. This code is at lines 184 and 185 of the listing. Thus by looking at the location of the tick sample pulse with respect to the received bit, the UPI sampling interval can be observed. The tick sample time was incorrect and the code was modified accordingly. Similar techniques could be applied at other locations in the program.

The EPROM version of the UPI (8741A) also contains another feature to aid in debug: the capability to single step thru a program. The user may step thru the program instruction-by-instruction. The address of the next instruction to be fetched is available on Port 1 and the lower 2 bits of Port 2. Figure 33 shows the timing used in the discussion below. When the Single Step input, SS, is brought low, the internal processor responds by stopping during the fetch portion of the next instruction. This action is acknowledged by the processor raising the SYNC output. The address of the instruction to be fetched is then placed on the port pins. This state may be held indefinitely. To step to the next instruction, SS is raised high, which causes SYNC to go low, which is then used to return SS low. This allows the processor to advance to the next instruction. If SS is left high, the processor continues to execute at normal speed until SS goes low.




Figure 33. Single Step Timing

To preserve port functionality, port data is valid while SYNC is low. Figure 34 shows the external circuitry required to implement single step while preserving port functionality. S1 is the RUN/STOP switch. When in the RUN position, the 7474 is held preset so \overline{SS} is high and the UPI executes normally. When switched to STOP, the preset is removed and the next low-going transition of SYNC causes the 7474 to clear, lowering \overline{SS} . While SYNC is low, the port data is valid and the current instruction is executing. Low SYNC is also used to enable the tri-state buffers when the ports are used as inputs. When execution is complete, SYNC goes high. This transition latches the valid port data in the 74LS374s. SYNC going high also signifies that the address of the next instruction will appear on the port pins. This state can be held indefinitely with the address data displayed on the LEDs.

When the S2 is depressed, the 7474 is set which causes SS to go high. This allows the processor to fetch and execute the instruction whose address was displayed. SYNC going low during execution, clears the 7474 low-ering SS. Thus the processor again stops when execution is complete and the next fetch is started.

All UPI functions continue to operate while single stepping (the processor is actually executing NOPs internally while stopped). Both IBF and timer/counter interrupts can be serviced. The only change is that the interval timer is prescaled on single stepped instructions and, of course, will not indicate the correct intervals in real time. The total number of instructions which would have been executed during a given interval is the same however. The single step circuitry can be used to step through a complete program; however, this might be a timeconsuming job if the program is long or if only a portion is to be examined. The circuitry could easily be modified to incorporate the output toggling technique to determine when to run and stop. If you would like to step thru a particular section of code, an extra port pin could replace switch S1. Extra instructions would then be added to lower the port when entering the code section and raise the port when exiting the section. The program would then stop when that section of code is reached allowing it to be stepped through. At the end of the section, the program would execute at normal speed.

CONCLUSION

Well, that's it. Machine readable (floppy disk or paper tape) source listings of UPI software for these applications are available in Insite, the Intel library of userdonated programs. Also available in Insite are the source listings for some of Intel's pre-programmed UPI products. These products are:

- 8278 Keyboard Display Controller
- 8295 Dot Matrix Printer Controller.

Other pre-programmed UPIs are the 8294 Data Encryption Unit and the 8292 GPIB (IEEE-488) Controller.

For information about Insite, write to:

Insite Intel Corp. 3065 Bowers Ave. Santa Clara, Ca 95051




Figure 34. Single Step External Circuitry

APPENDIX A1

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V2.0

LOC	BJ	SEQ	SOURCE	STATEMENT			n an airte an an ann an 1929 - Ann an 1920 - Ann an 1930 - Ann an Anna
		1	j kokokoka	*****		****	
	1.	2	; * . l	JPI-41 8-DIGIT I	ED DISPLAY CONTRO	LLER *	and and a state of the second s
		3	j., *****	****	****	******	· · · · · ·
		4	1 Carlos Alfra		en en transmissionen en	an a	
		5	🚛 👘 🖓 👘 👘		1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -		$(x_{i}) \in \{1, 1, \dots, n\}$
No. 1		6	a de la constru			• • • • • •	5 9 <u>1</u> 5
					l as a led display		
		-			ight seven-segment		
					By Input From A MA		£
				EIGHT.BIT WORD	PER DIGIT-CHARACTE	R SELECTION.	
	1.1.1	11		····			et en
	·	12	•		a dita di se	n da serie de la composición de la comp En esta de la composición de la composic	
	1.4.1	13	•		****		
		19		******	******	*****	******
			, ; REGISTER DEF		e en la compañía de la	and states	1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 -
	1 20	10			RB1	RBØ	site a singa site a
		18				·····	an a
ere di	1997 - 19	19	 The second s	DISP	Lay hap pointer	NOT	USED
		20	이 아이 아이 아이들 것이 같아.	NOT			USED
		21			HORD AND CHARACTE	R STORAGE NOT	USED
		22	; R3	DIGI	T COUNTER	NOT	USED
		23	; R4	NOT	USED	NOT	USED
		24	; R5 .	NOT	USED	NOT	USED
		25	; R6	NOT	USED	NOT	USED
		26	; R7	ACCU	MULATOR STORAGE	NOT	USED
· •		27	; ***** *****	*****	******	****	*****
		28	;				
		29	; PORT PIN DEF	INITIONS:	· · · · · · · · · · · · · · · · · · ·	1. A.	and the second second
	÷	30		PORT	1 FUNCTION	PORT 2 FUNC	TION
		31	-				
		32		SEGN	ent driver control	. DIGIT DRIVE	r control
		33	1 - 1				
			\$EJECT				

APPENDIX A1 (Continued)

LOC OBJ

ÆQ	SOURCE	STATE	HENT								
	*****						*****	i di	*****	******	*******
	DISPLAY DATA	NURD	BII								
37;	BIT			FUN	CTIC	N					
38;	 84				0001	- 	ELECT				
39; 48;	5-7					ER 3 ELEC					
41;	J-L			DIG	11 2	CLEU	1				
	Character sei	FCT ·									
43;		D4	D3	D2	D1	DØ	CHARACT	TER			
44;		0	0	0	0	0	0				
45;		0	0	0	0	1	1				
46 ;		0	0	0	1	Ø	2				
47;		8	0	0	1	1	3				
48;		9	0	1	9	0	4				
49 j		8	0	1	0	1	5				
50;		0	0	1	1	0	6				
51;		0	0	1	1	1	7				
52;		0	1	0	0	0	8				
53;		0	1	0 0	0 1	1	9				
54; 55;		0 0	1	0	1	0. 1	A B				
56;		9	1	1	Ø	- Ø	C				
57;		ø	.1	1	0	1	Ď				
58;		ě	1	ī	1	ē	Ē				
59;		0	1	1	1	1	F				
60;		1	0	0	0	0		. :			
61;		1	0	0	9	1	G			· · · ·	
62;		1	0	0	1	9	H				
63 i		1	0	0	1	1	I				
64 ;		1	0	1	0	0	J				
65 ;		1	0	1	0	1	L				
66;		1	0	1	1	0	N				
67;		1	0	1	1	1	0				
68;		1	1	0	0	0	P				
69; 79;		1	1	0 0	0 1	1 0	R				
71;		1	1	0	1	1	່ມ				
72;		1	1	1	0	ø	Ŷ				
73;		. 1	1	1	0	1	· -				
74;		1	1	1	1	ē	1				
75 ;		1	1	1	1	1	"BL	ANK*			
76											
77;											
78;	DIGIT SELECT										
79;		D7	D6	05	D	IGIT	NUMBER				
899;		0	0	0			L -				
81;		0	0	1		í					
82;		9	1	9		3					
83;		0		1							
84;		1		0			5 -				
85; oc.		1	-	1		6					
86; 87;		1	1 1	0 1			7 B				
	*****	-	-				-	او ماد بران و	استد بک بار بار بار با	سلسل بل بل بل بل بل بل بل بل	خىرىنى بويۇرۇپۇرۇ

LOC	OBJ	SEQ	SOURCE S	STATEMENT	i tysinifer oo soosoo T	
•.•	ant saires	90 ;*****	******		*****	****
		91 ;		EQ	URTES	the start of the second se
		92 ; THE FO	DLLOWING	CODE DESIGN	RTES "TIME" AS A VARIA	BLE. THIS
		93 ; ADJUS	is the A	IOUNT OF CYC	LES THE TIMER COUNTS B	EFORE
		94 ; A TIM	ER INTER	RUPT OCCURS	AND REFRESHES THE DISP	LAY, APPROXIMATELY
		95 ; 50 TI	HES PER S	SECOND.	1. T	
FFF1		96 TIME	EQU	-01FH ;T	imer value 2.5MSEC	
		97;*****	takakakakakaka			****
		98;		IN	TERRUPT BRANCHING	
		99 ; THIS I	PORTION		DEDICATED FOR USE OF	RESET AND
		100 ; INTER	RUPT BRAN	CHING, WHEN	THE INTERRUPTS ARE ENA	BLED THE
					Ignated spots are exec	
				TERRUPT OCCU		
6666		103	ORG	8	;	
0000	0409	104	JMP	START	RESET	
0002	98	105	NOP		;	
0003		106	JMP	INPUT	; IBF INTERRUPT	
0005	00	107	NOP		;	
8886		108	NOP		;	
8997		109	JMP	DISPLA	TIMER INTERRUPT	

		111 ;		·.	ITIALIZATION	
		1	DLLOWING		P THE UPI-41 AND DISPL	ay hardware
					THE DISPLAY IS TURNED	
					" Characters, the) ime	
		115 ; INTER				
		116 ;			• •	 4.1
8889	D5	117 START:	SEL	RB1	· ;	
999A		118	ORL	P2, #08H	TURN DIGIT DRIV	ERS OFF
899C		119	MOV	R0, #38H		NTER, BOTTOM OF DISPLAY MAP
999E		120 BLKMAP		AL #OFFH	; FF="BLANK"	
0010		121	MOY	ero, A	BLANK TO DISPLA	Y MAP
0010		122	INC	RØ	INCREMENT DISPL	
0012		123	MOV	A, RØ		NTER TO ACCUMULATOR
0012	-	123	JB5	BLKMAP	BLANK DISPLAY M	
8015		127	MOV	R3, #00H	SET DIGIT COUNT	
0013 0017		125	MOY	RJ #TIME	TIMER VALUE	ER IU Ø
8019		120	MOY		LORD TIMER	· . · ·
0019 001A		127 128	STRT	T, H T		4
001B		128			START TIMER	TEDDINDT
			EN	TCNTI	ENABLE TIMER IN	
001C	0J	130	EN	I	; Enable IBF inte	
			*******			*****
		132 ;	-		ER PROGRAM	
				2	11ALIZE AT THIS POINT.	
			IS USED .	to take the	PLACE OF A POSSIBLE US	er program.
		135 ;				
		136 ;				•
991 D	041D	137 LOOP:	JMP	LOOP	HAIT FOR INTERR	UPT
		138 ; *****	*****	iokokokokokokokokokoko		***
		139 \$EJECT				
				.*		4 T. M. 1997

and a

LOC OBJ	SEQ	SOURCE	STATEMENT	

	141 ;			PLAY ROUTINE
				RAM IS AN INTERRUPT ROUTINE WHICH IS
				Count is completed. The routine updates
				DISPLAY MAP PER INTERKUPT SEQUENTIALLY,
				s will have refreshed the entire display.
				d and the accumulator is saved upon
				The display has been refreshed the timer
		reset and	THE ACCUMULAT	ur and pre-interrupt register bank is restored.
	149;			
001F D5	150 DISPL		RB1	; REGISTER BANK 1
0020 AF	151	HOY		SAVE ACCUMULATOR
0021 8808	152	ORL.	P2, #08H	TURN DIGIT DRIVERS OFF
0023 FB	153	NOV	ft, R3	; DIGIT COUNTER TO ACCUMULATOR
0024 4338	154	ORL	A. #38H	; "OR" TO GET DISPLAY MAP ADDRESS
0026 A8	155	MOY	R0, fi	; DISPLAY MAP POINTER
0027 F0	156	MOY	A, ero	; get character from display map
0028 39	157		P1, A	OUTPUT CHARACTER TO SEGMENT DRIVERS
0029 FB	158	MOY	A, R3	; digit counter value to accunulator
002A 3A	159	OUTL	P2, A	; OUTPUT TU DIGIT DRIVERS
002B 1B	160	INC	R3	; INCREMENT DIGIT COUNTER
002C D307	161	XRL	A, #07H	CHECK IF AT LAST DIGIT
882E 9632	162	jnz	SETIME	RESET TIMER IN NOT LAST DIGIT
9030 BB90	163	MOV	R3, #00H	RESET DIGIT COUNTER
0032 23F1		HE: HOY		; TIMER VALUE
0034 62	165	MOY	TJA 👘	JLOAD TIMER
0035 55	166	STRT	Т	; start timer
0036 FF	167	MOY	A, R7	; restore accumulator
00 37 93	168	RETR		; RETURN
	- 169 ; ***	ioka kokakakaka	*****	********
	470 45 154	oT.		

170 \$EJECT

	171 ;			
	172;**	******	*******	***************************************
	173 ;		INPUT CHARA	ICTER AND DIGIT ROUTINE
	174 ; T	HIS PORTION	of the progr	AM IS AN INTERRUPT ROUTINE WHICH
· · ·	175 ; IS	ACTED UPON	WHEN THE IBP	BIT IS SET. THE ROUTINE GETS THE
	176 ; DI	Splay data	word from the	DBB AND DEFINES BOTH THE DIGIT AND
	- 177 ; TH	e character	TO BE DISPLE	IVED. THIS IS DONE BY MEANS OF A
				ID A DISPLAY MAP FOR DIGIT AND CHARACTER
	179 ;LO	CATION. SPE	CIAL CONSIDER	ATION IS TAKEN FOR A DECIMAL POINT WHICH IS
	180 ; SI	MPLY ADDED	TO THE EXISTI	ING CHARACTER IN THE DISPLAY MAP. REGISTER
				E ACCUMULATOR IS SAVED UPON ENTERING
				HORD HAS BEEN FULLY DEFINED THE ACCUMULATOR
		d the pre-i	NTERRUPT REGI	Ister Brink is restored.
0000 PF	184 ;			
9038 D5		UT: SEL	RB1	REGISTER BANK 1
0039 AF	186	MOV	R7, A	SAVE ACCUMULATOR
003A 22	187	IN	A, DBB	; GET DATA
003B AA	188	MOY	R2, A	SAVE DATA WORD
003C 47	189	SHAP	A	; DEFINE DIGIT LOCATION
003D 77	190	RR	8	;
003E 5307	191	ANL	A, #07H	j
0040 4338	192	ORL	A, #38H	
0042 R8	193	MOV	R0, A	DIGIT LOCATION IN DIGIT POINTER
0043 FA	194	MOV	A, R2	SAVED DATA WORD TO ACCUMULATOR
0044 531F	195	ANL	A, #1FH	(); DEFINE CHARACTER LOOK-UP-TABLE LOC.
0046 E3	196	MOYP3	A, ea	GET CHARACTER
0047 AR	197	MOY	R2, R	SAVE CHARACTER
0048 D37F	198	XRL	A, #7FH	; IS CHARACTER DECIMAL POINT
004A C650	199	JZ	DPOINT	
004C FR	200	MOV	A, R2	; SAVED CHARACTER TO ACCUMULATOR
004D A0	201	MOY	ero, a	; CHARACTER TO DISPLAY MAP
004E 0453	202	JMP	RETURN	
0050 FA		DINT: MOY	A, R2	SAVED CHARACTER TO ACCUMULATOR
0051 50	204	ANL	A, ero	; "AND" WITH OLD CHARACTER
0052 R0	205	NON NON	ero, A	BACK TO DISPLAY MAP
0053 FF		URN: MOY	A, R7	RESTORE ACCUMULATOR
0054 93	207	RETR		****

LOC		SEQ			STATEME													
				******	******				**	icikajaje	***	ajaja	*****	ininininini	cicicicis			
			1; э.тшт	C 100K-U	P TABLE (K-UP TAB		7 (ж т	uc		-44 00	MADOM				
					S USED T													
					POINT FO										Æ.			
					C IS USE													
		21	6;A1	ON A GIV	EN SEGNEI	NT MEA	NS IT IS	OFF	AN) A	0 1	EA	IS IT 1	s on.				
		21	7;															
÷.,		21	8				; **	****	SEC	THEN	TSI	ojoja	****					
0300		21	9	ORG	3 90H		; DP	G			D	-	BA					
0300			19 CH10:	DB	0C0H		;1	-	0	-		0	00					
0301			1 CH1:	DB	0F9H		;1	-	1		_	0	0 1					
0302			2 CH2:	DB	004H		;1	-	1	-	-	1	00					
0303			3 CH3:	DB	ØBØH		;1	-	1	-	-	0	00					
0304			4 CH4:	DB	99H		;1	-			1		01 10					
0305			5 CH5:	DB	92H		:1	-		-	-	0						
0306			6 CH6:	D8	82H 8C9U		;1 .4		0	0		0	10					
0307			7 CH7:	DB	0F8H			•	1 0	_	1 0	0	88 88					
0308			18 CH8: - 19 CH9: -	08 NP	80H 98H		;1 ;1		0	-		0	00					
0309			19 CH9:	DB NP	.88H		;1	-	8		1	8	8 8					
030A			1 CHB:	DB DB	83H		,1 ;1		8	-	-	0	1 1			ъ.		
0308 030C			2 CHC:	08	0C6H		;1		0	8		1						
0300			3 CHD:	DB	0A1H		;1		1		0	0	0 1					
030E			A CHE:	DB	86H		;1	-	0		-	1						
030E			SCHF:	DB	SEH		;1					1						
0310			S CHOP:		7FH		;0		1			1	1 1					
0311			87 CHG:	DB	0C2H		;1	_	0		8	0	1 0					
0312			8 CHH:	DB	89H		;1		0	0	1	0	0 1					
0313			39 CHI:	DB	ØFBH		;1		1		1	0	1 1					
0314			HO CHJ:	DB	ØE1H		;1	1	1	0	8	0	0 1					
0315			11 CHL:	DB	9C7H		;1	1	0	0	0	1	1 1					
8316			2 CHN:	08	RABH	:	;1	0	1	0	1	0	1 1					
0317	A3	24	3 CHO:	DB	0A3H		;1	0	1	0	8	0	1 1					
0318	38	24	14 CHP:	DB	8CH		;1	0	0.	8	1	1	0 0					
0319	AF	24	15 CHR:	DB	ØRFH		;1	0	1	0	1	1	1 1					
031A	87	24	6 CHT:	DB	87H		;1	0	0	0	0	1	1 1					
031B	C1	24	7 CHU:	DB	. 0C1H		;1	1	0	0	0	0	01					
031C	91	24	18 CHY:	≻ DB	91H		· ;1	· 0	8	1	0	0	01			1.1		
031D	BF	24	19 CHIDRS	ih: DB	ØBFH		;1	0	1	1	1	1	1 1					
031E	FD .	25	50 Chapo	IS: DB	ØFDH		;1	1	1	1	1	1	0 1					
031F	FF	25	51 BLANK	(:DB	ØFFH		;1	1	1	1	1	1	1 1					
		25	52 ;****	okakakakakaka	kakakakakaka		ajajajajajaja	ka ka ka ka ka	***	okakolo	ojoje	***	****	olaioloiaid	*****	*		
		25	53	END														
	YMBOLS												· •					
Blank		Blkmap		CHIO		CH1.	0301	CH2		03			CH3	0303	CH4	0304	CHI5	0305
CH6	0306		0307	CH8		CH9	0309	CHR		03			Chapos		CHB	030B	CHC	8380
Chid	030D	Chidrish	031D	Chidp		Che	030E	CHF		03			CHG	0311	CHH	0312	CHI	031
CHJ	0314	CHL	0315	CHIN		Chio	0317	CHP		Ø 3:			CHIR	8319	CHI	031A	CHU	031
CHY	031C	displa	991 F	DPOINT	0050	INPUT	00 38	L00	P	00:	LD		RETURN	0053	SETIME	66 32	start	000
TIME	FFF1																	

LOC	OBJ	SEQ	. :	Source :	Statement		
		. 1	; : }				
						THE 8-DIGIT BUFFER STARTING	
						BY MSGSRT ON THE UPI-CONTROLLED	
			LED DI			BY IDUSKI ON THE UPI-CONTROLLED	
		5			in an suis Thean suis	frantska stranska se sa slavanska se s	
						RT LOCATION POINTER	
					F/F'S		
			; CALLS :	UUTCHR	• •		
		9	-				
4000			÷	ORG	4000H		
00E5			status		0E5H	; UPI STATUS PORT	
0002			IBF			; UP1 IBF FLAG MASK	
00E4		13	DBBIN	EQU	0E4H	UPI DBBIN PORT	
			;		3 N 1	and the state of the state of the	
4000	E5	15	DSPLAY:	PUSH	Н	SRVE HL	
4001	C5			PUSH		SAVE BC	
4002	282840	17			MSGSRT	LOAD HE WITH MESSAGE START ADR	
4005	9699	18		MYI		; INITIALIZE DIGIT COUNTER	
4007	7E	19	51:	MOV	A, M	GET CHR FROM BUFFER	
4008	E61F				1FH -	MAKE IT 5 BITS	
4000					B	ADD IN DIGIT COUNTER	
4008		22				SAVE TOTAL IN C	
	CD1D40	23		COLL:	c, a Outchr	OUTPUT CHR PLUS LOCATION TO UPI	
	78	24		MOU	A, B	GET DIGIT COUNTER	
	C620	25			2011	INC FOR NEXT DIGIT	
	DA1A40	25			EXIT		
						DONE IF CARRY SET	
	47				B, A	RESTORE DIGIT COUNTER	
	23	28		INX	H	INC MESSAGE POINTER	
4017	C30740	29		JMP	51	GO GET NEXT CHR	
		30					
401A					B to 11 to 1	RESTORE BC	
401B	E1	32		POP	H	RESTORE HL	
401C	C9	33		RET		; RETURN	
		34	;		2 · ·		
		35	; SUBROU	TINE TO	OUTPUT CHR TO	D UPI	
		36	;		1 <u>1</u> 111		
401D	DBE5		OUTCHR:		STATUS	; Read upi status	
401F	E602	- 38		ANI	IBF	LOOK AT IBF	
4021	C21D40	39			OUTCHR	WAIT UNTIL IBF=0	
	79	40		MOY	A, C	GET CHR	
	D3E4				DBBIN	JOUTPUT CHR TO UPI DBBIN	
4027		42		RET		RETURN	
TVEI		43		KE I			
8882	1.1.1.1.1.1.1		•		000	LOCATION OF MECCOOF CTOPT POINTED	
0002			MSGSRT :	V5	0211	LOCATION OF MESSAGE START POINTER	
		45					

APPENDIX A2

APPENDIX B1

ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V2.0

OC OBJ	SEQ	Source stateme	NT			
	1;	*****	*****	*****	*****	
	2;	* UPI-4	18 SENSOR	MATRIX CON	troller *	
	3;	*******	*****	ojojojojojojojojoj	*****	
	4;					
	5;				a sensor matrix	
		5 MONITORING CR				he coordinate
					E IS AVAILABLE	
					FIFO QUEUE IS	
						ods can be used
	10 / 10 NU	rify the master		CIED SENSU	K unnige.	
		ir sir sir sir sir sir sir sir sir sir s		rakente ale ale ale ale ale ale ale ale ale al	****	****
	13;		*********			in and and and and and and and and and an
		TER DEFINITIONS				
	15 ;	REGISTER	R	0	RBI	
	16					
	17;	R9	MATRIX M	P POINTER	NOT USED	
	18 ;	R1.	FIFO POIN	ITER	NOT USED	
	19;	R2	SCAN ROW	SELECT	NOT USED	
	269;	R3	COLUMN CO	UNTER	NOT USED	
	21;	R4	FIFO-IN		NOT USED	
	22;	R5 🕓	FIF0-OUT		NOT USED	
	23;	R6 .	Change hi)RD	NOT USED	
	24;	R7	Compare		NOT USED	
	25;					
	·	****	**	i akakakakakakakakakak	****	****
	27;				· · · ·	
		PIN DEFINITIONS	5:			
	29;	0007 4 CIA	OT TON	DYN		~
	30 ; PIN 31 ;	PORT 1 FUN	CITON	PIN	PORT 2 FUNCTI	UN
	32;P9-7	COLUMN LIN		 P0-3	RON SELECT OU	
	33;	COLORN LIN	E INFUIS	P4	FIFO NOT EMPT	
	34;			P5	OBF INTERRUPT	
	35;			PG-7	NOT USED	
	36;			101	NOT USED	
		****	ajajajajajajajaja	kajkajkajkajkajkajkajkajkajka	*****	****
	38;					
	39 \$EJECT					

LOC 0	BJ	SEQ	Source state	HENT		gines inte	$\frac{1}{2} = \frac{1}{2} $	• • • • •
			,**********	****	****	*****		ckalakalak .
		41	•		N 10 1		the second se	
			; CHANGE WORD BIT DE					
			≱to de la servición dest		1.55	CINOTION		
		44		BIT de la region		FUNCTION		
		40	• • • • •	 D06		SENSOR COORDI	NOTE	
		47	•	D7		SENSOR STATUS		
		48				SCHOOK STITIO	,	
	•		, ********** ******	****	******	*****	****	******
		50	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;		жі н 13			
· · ·		51	STATUS REGISTER BI	T DEFINITION:		e e		
		52	🚛 – kušanstvo – tet	1	1. A.	en forskere		
		53		BIT		FUNCTION		
11	. 1		•		din an	· · · · · · · · · · · · · · · · · · ·		
		55		D0		OBF		
		56		D1-3	1.	IBF, F0, F1 (
		57	•	D4		FIFO NOT EMPT		
		58	•	D5-7		USED DEFINED	(NO) USED)	
		59	•	Suburna Ste				
			;**************** **	****	*****	aka ka	cikalizikakakakakakak	******
		61 62	•	Equat	FC			
		63	•	EROUT	5			
			; THE FOLLOWING CODE	NECTONOTES T	LIDEE VO			
			; AND FIFOTA. SCANT					
			SCANNING SWITCH			•••••••		
			; IS THE BOTTOM ADDR					
	110		OF THE FIFO. THIS					
		69	BYTES IN LENGTH.					
		70	;		·			
		71	;******	*****	*****	***	kirke kara kara kara kara kara kara kara k	******
		72	↓ y = 0.1			10 - A	ν.	
888F		73	SCRNTM EQU OFF			ime adjust		
8998		. 74	FIFOBA EQU 08H	l prime in	; FIFO, B	ottom address		
002F		75	FIFOTA EQU 2FH			OP ADDRESS		
		76) (1997) (1997)					
		77	\$EJECT					

LOC	UBJ	-	æQ	2	SOURCE ST	HIERENI				1.1.1
			• •	• • •		*****	*******	*****	******	ŧ
			79							
			89			111	TIALIZATION			
			81			NOTE OF THE ED		IDON DECET	TUIN	
								JPON RESET. W THAT MAINTAIN		
								RT 1 IS SET HI		
			04	OC ON .	TNDHT DA	DA SCHMAING NA DT END THE MAI	LINNISTATIKS I	BIT 4 OF STATU	S REGISTER IS	
								THE INITIAL		
			97	:OF ALL		s in the senso	R MATRIX IS T	HEN READ INTO	THE MATRIX	
								BF INTERRUPT (
				ENABLE						
			90							
					******	*****	****	*****	****	***
			92	;						
8888			93	$(x_{i}, y_{i}) \in \mathbb{R}^{n}$	ORG	0		÷		
0000	883F		94	INITMX:	MOV	R0, #3FH	; ; HATRIX MA	p pointer regi	Ster, Top Addr	ESS
0002	BAOF		95		MOV	R2, #0 FH	: ; SCAN_ROW :	SELECT REGISTE	R, TOP RON	
0004	8038		96		HOY	R4, #FIFOBA	;FIFO INPU	t address regi	STER BOTTOM O	F FIF
9996	802F		97	•	MOV	R5, #FIFOTA	FIFO OUTP	ut address reg	ister, top of i	FIFO
8998	89FF		98		orl.	P1, #0FFH	; INITIALIZ	E PORT 1 HIGH	FOR INPUTS	
999A	2380		99	18.1	MOV.	r, #00H	; INITIALIZ	e status regis	STER, FIFO EMP	1Y -
999C	90	· • · · ·	100	211	MOY	STS, A		STATUS REGISTE		
000D			101	FILLMX:	MOV	A, R2		select to accl		
900E	38		102		OUTL	P2, A		AN ROW SELECT		
000F	89		103		IN	A. P1		umn status por		
001 0	80		104		MOY	eru, A		IX MAP WITH CO		
0011			105		MOV	A, R2		n row select f		FOR
	C618		106		JZ	OBFINT		le obf interri		
0014			107		DEC	R0		TO NEXT MATRI		•
001 5			108		DEC			to scrin next		•
	040D		109		JMP	FILLMX		MATRIX MAP A		·.
	BA10			OBFINT:		R2, #10H		h in row scrin		
001A	• • •	1,	111		MOV	A, R2		SELECT VALUE		
001B			112		OUTL	P2, A		E PORT 2, BIT		כט:
901C	F5		113		EN	Flags	; ENIABLE OB	F INTERRUPT PO	JRI 25 BIT 4	
				;						
			115	\$EJECT						
	1.1									

LOC OBJ	SEQ SI	Durce statement	
	116 ; ******	*****	*********
	117;		
	118;	SCAN AN	id compare
	119;		
	120 ; THE FOL	Lowing code is the so	AN AND COMPARE SECTION OF THE PROGRAM.
			I CHECK IS MADE TO SEE IF THE ENTIRE MATRIX
			REGISTERS THAT MAINTAIN THE MATRIX MAP AND ROW
			GINNING OF THE SENSOR MATRIX. IF THE ENTIRE
			ie registers increment to scan the next rom.
			CRN SELECT REGISTER IS USED FOR TWO FUNCTIONS.
			ITS 4 AND 5 FOR THE EXTERNAL INTERRUPTS. THUSLY
			IS DONE BY LOGICALLY MASKING IT SO AS TO ONLY
			ONCE THE REGISTERS ARE RESET, ONE ROW OF THE
			n delay is executed to adjust for scan time.
			THE STATUS IS COMPARED TO THE OLD. THE RESULT IS
			THE PROGRAM IS THEN ROUTED ACCORDING 10
		OR NOT A CHANGE WAS	
	134 ;	OK NUT IT CHINGE MID	
			**
	136 ;		
001D FR	137 ADJREG:	NOV AJR2	; scan ron select to accumulator
001E 530F	138	RNL A, #OFH	; CHECK FOR Ø SCAN VALUE ONLY, NOT INTERRUPT
0020 C626	139	JZ RSETRG	; IF 0 RESET REGISTERS
8922 C8	140	DEC RO	; DECREMENT MATRIX MAP POINTER
0023 CR	141	DEC R2	; DECREMENT SCAN ROW SELECT
0024 042C	142	JMP SCANMX	; SCAN MATRIX
0026 B83F	143 RSETRG:	NOV RØ, #3FH	; RESET MATRIX MAP POINTER REGISTER, TOP ADDRESS
0028 FA	144	MOY A, R2	; SCAN ROW SELECT TO ACCUMULATOR
0029 430F	145	orl a, #9Fh	; RESET SCAN ROW SELECT, NO INTERRUPT CHANGE
002B AA	146	NOV R2, A	SCAN ROW SELECT REGISTER
002C FA	147 SCRIMX:	MOV A, R2	; SCAN ROW SELECT TO ACCUMULATOR
002D 3A	148	OUTL P2, A	; OUTPUT SCAN ROW SELECT TO PORT 2
002E BB0F	149	NOV R3, #SCANTH	; set delay for duiput scan time
0030 EB30	150 DELRY2:	DJNZ R3, DELAY2	; DELAY
0032 09	151	IN A, P1	; Input column status from port 1 to accumulator
0033 20		XCH A, erg	; STORE NEW COLUMN STATUS SAVE OLD IN ACCUMULATOR
0034 D0		XRL A, ero	; Compare old with New Column Status
0035 AF		NOV R7,A	; SAVE COMPARE RESULT IN COMPARE REGISTER
0036 C669		jz chfful	; IF THE SAME, CHECK IF FIFO IS FULL
	156;		
	157 \$EJECT		

LOC OBJ	SEQ	source statement	
	158 ; *****	****	***********
	159 ;		
	160 ;	CHP	NGE WORD ENCODING
	161 ;		
			E CHANGE WORD ENCODING SECTION. THIS
) IF A CHANGE WAS DETECTED. THE COLUMN COUNTER
			to designate each of the 8 columns. The compare
			E BIT AT A TIME TO FIND THE EXACT LOCATION OF
			CHANGE IS FOUND IT IS ENCODED BY GIVING IT A
			TION. THIS IS DONE BY COMBINING THE PRESENT VALUE
			Register and the column counter. The actual status
			lished by Looking at the corresponding byte in Fatus is combined with the coordinate to establish
			HANGE WORD IS THEN STORED IN THE CHANGE WORD REGISTER.
	171 ; inc u 172 ;	ATTRACE NUKU. INC OF	TRACE NORD IS THEN STORED IN THE CHINGE NORD REDISTER.

	173 ;		
0038 BB08		MOV R3, #08H	SET COLUMN COUNTER REGISTER TO 8
9038 CB	176 RRL00K		DECREMENT COLUMN COUNTER
8038 F0	177	MOV ALERO	COLUMN STATUS TO ACCUMULATOR
993C 77		RR A	ROTATE COLUMN STATUS RIGHT
003D R0	179	MOV ERO, A	Rotated Column Status Back 10 Matrix Map
903E FF	180	MOY A, R7	; COMPARE REGISTER VALUE TO ACCUMULATOR
993F 77	181	RR A	; Rotate compare value right
0040 AF	182	NOV R7, A	; ROTATED COMPARE VALUE TO COMPARE REGISTER
0041 F245	183	JB7 ENCODE	; 1EST BIT 7 IF CHANGE DETECTED ENCODE CHANGE WORD
00 43 0469	184	JMP CHIFFUL	; IF NO CHANGE IS DETECTED CHECK FOR FIFO FULL
0045 FA	185 ENCODE	E: MOV AJ R2	; SCAN ROW SELECT TO ACCUMULATOR 0000XXXX
0046 530F	185	ANL A, #OFH	; Rotate only scan value
0048 E7	187	RL A	; ROTATE LEFT 000XXXX0
0049 E7	188	RL A	; ROTATE LEFT 00XXXX80
004R E7	189	RL A	; ROTATE LEFT 0XXXX000
004B 4B	190	ORL A, R3	; ESTABLISH MATRIX COORDINANT @XXXXXXX
	191		; (OR) COLUMN COUNTER VALUE WITH ACCUMULATOR
004C AE .	192	Mov R6, A	SRVE COORDINANT IN CHANGE WORD REGISTER
004D F0	193	Nov Ajero	; Column Status From Matrix Map to accumulator
004E 5380	194	ANL A, #80 H	;0 ALL BIIS BUT BIT 7
9050 4E	195	ORL A, R6	; (OR) SENSOR STATUS WITH COORDINATE FOR COMPLETED CHANGE WORD
0051 AE	196	Mov R6, A	; SRVE CHANGE WORD XXXXXXX
	197 ;		
	198 \$EJECT	ſ	

LOC	OBJ		SEQ		SOURCE S	TATEMENT		er		· ·
				•	******	******	*****	****	****	• .
			200			CTC0 0000				
			201			FIFU-DBBU	ut management			
			202			CODE TE TUE E		NUMBER CECTION	УГ ^с тия	
							ifo-debout manages 5 an encoded chi			
					1.1.1		TY INTERRUPT IS			
							0 FULL CONDITIO			
							H THE FIFO AND			
							HRS CHANGED.			
							OBF CONDITIONS			
						•	S LORDED IF THE			
			211	; SET.	IF THIS	ISNT THE SITU	ATION, PROGRAM	FLOW IS ROUTED	BACK 10 THE	
			212	; THE SC	an and c	OMPARE SECTIO	n to scan the N	ext Rom.	and and a second se	
		-	213)						
			214	;*****	******	****		kaleskaledeskaledeskaledeskaledeskaledeskaledeskaledeskaledeskaledeskaledeskaledeskaledeskaledeskaledeskaledesk		
			215	1						
00 52				Londff:	Moy	A, R4		ADDRESS TO ACC		
0053			217		MOY	R1, A		er used for inp		
0054			218		MOY	A, R6		d to accumulato		
0055			219		MOY	eri, A		RT FIFO INPUT A	XDRESS .	
	2310			STATNE:	A 1.1	A #10H		FIFO NOT EMPTY	CTCO NOT CHOTH	
0058			221		MOV	STS, A		TATUS REGISTER		
	8A20			INTRH1:		P2, #20H		NPTY INTERRUPT		
005B	4320		223		MOV ORL	A, R2 A, #20H	14 C	elect to accumu Rupt; no change		1
005E			225		MOV	R2, A		ELECT REGISTER	IU SUNN YNLUC	
	232F			ADJFIN:		R, #FIFOTA		DRESS TO ACCUM		
0061			227	TRAFTIN.	XRL	8, R4	•	Th Current FIFO		
	C667		228		JZ	RSFFIN		E RESET FIFO IN		
8964			229		INC	R4		INPUT ADDRESS		$T \geq 1/2$
	0469		230		JMP	CHFFUL	CHECK FIFO			
	BC08			RSFFIN:		R4, #FIFOBR		INPUT REGISTER	BOTTOM OF FILO	÷ .
0069				CHEFUL		A, R4		ADDRESS TO ACC		
006A	DD		233		XRL	A, R5	COMPARE IN	PUT WITH OUTPUT	FIFO ADDRESS	
006B	967D		234		JNZ	CHCNTR	; IF NOT SAM	e check column i	Counter Value	
006D	866D		235	CHOBF1:	JOBF	CHOBF1	; IF OBF IS :	1 THEN CHECK OB	-	
006F	232F		236	ADJFOT:	MOV	A, #FIFOTA	FIFO TOP A	ddress to accum	ULATOR	
0071	. DD		237		XRL	A, R5	; Compare 10	p to output fif	D ADDRESS	
0072	C677		238		JZ	RSFFOT	; if the sam	e reset fifo ou	IPUT REGISTER	
0074	10		239		INC	R5	NEXT FIFO	output address		
	6479		240		JHP	LOADDB	; Load Dbbou			
	' BD08			RSFFOT:		R5, #FIFOBA			TO BOTTOM OF FIFO	
0079				LOHDDB:		A, R5		o address to ac		
007F			243		MOY	R1 A		er used for out		
0078			244		MOY	A, @R1		d to accumulato	R	
0070			245		OUT	DBB, A	; Chringe Wor			
0070				CHCNTR :		A, R3		NTER TO ACCUMUL		
	E 963A		247		JNZ	RRLOOK		INISH CHANGE WO		
	2308			CHFFEM:		A, #FIFOBA		M ADDRESS TO AC		ONDECC
0082			249		XRL	A, R4			S WITH FIFO BOTTOM	nu/kess
	3 C68C		250		JZ Mnu	Adjfen 0 da			CK FOR FIFO EMPTY	
6685			251		MOV	A, R4		ADDRESS TO ACC		
0086 0087			252		DEC	A 0.05		put to output f	ESS IN ACCUMULATOR	
000(~~~		253		XRL	A, R5	CONFIRE IN		ILO UNKERCE	

LOC	OBJ	SEQ	SOURCE	STATEMENT	
9988	C691	254	JZ	STRIMT	; IF SAME, WRITE STATUS REGISTER FOR FIFO EMPTY
008A	049C	255	JMP	CHOBF2	; Check obf
008C	232F	256 ADJFEI	1: MOV	A. #FIFOTA	FIFO TOP ADDRESS 10 ACCUNULATOR
008E	DD	257	XRL	A. R5	; compare top to output FIFO address
808F	969C	258	JNZ	CHOBF2	; if not same then fifo is not empty, check obf
0091	2300	259 statm	r: Mov	A, #00H	; Clear bit 0 for fifo empty
0093	90	269	MOY	STS, A	HRITE TO STATUS REGISTER
0094	9ADF	261 INTRL): ANL	P2, #00FH	FIFO EMPTY, INTERRUPT PORT 2-5 LOW
0096	FA	262	MOY	A, R2	; SCAN ROW SELECT 10 ACCUMULATOR
0097	530F	263	ANL	a, #Odfh	; Save interrupt, no change to scan value
8899	AA	264	MOV	R2, A	; SCRN RON SELECT REGISTER
009A	041D	265	JMP	ADJREG	; ADJUST REGISTERS
009C	861D	266 CHOBF2	2: JOBF	ADJREG	; IF OBF=1 THEN ADJUST REGISTERS
009E	046F	267	JN₽	adjfot	; Adjust FIFO out address to load dbbout
		268 ;		•	
		269	END		

adjfem øørc	ADJFIN 005F	ADJFOT 006F	ADJREG 001D	CHCNTR 007D	CHIFFEN 0080	CHEFUL 0069	CH08F1 006D
CH08F2 009C	DELAY2 0030	ENCODE 0045	FIFOBR 0008	FIFOTA 802F	FILLMX 000D	INITMX 0000	INTRH1 0059
INTRLO 0094	LOADDB 0079	LOADFF 0052	OBFINT 0018	rrlook 003A	RSETRG 0026	RSFFIN 0067	RSFF0T 0077
scanmx 002C	SCRNTM 000F	STATMT 0091	statne 0056				

ASSEMBLY COMPLETE, NO ERRORS

APPENDIX B2

· · ·			STATEMENT	
1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -	1;			• •
	2; SUBR	OUTINE TO) read all chinge	es in the upi and build a buffer
				Contains the Number of Changes
	4 ; UPON	EXIT. 1	rhe maximum numbi	er of changes in any one call
	5;IS 2	55.		
	6;			
		its: Nothi		
			NGE WORD BUFFER I	
	9;		NGE WORD COUNT I	NREG. B
		S: NOTHIN	NG	5
at the set	11;			
4000	12	ORG	4000H	•
00E5	13 STATL		0E5H	JUPI STATUS PORT
00E4	14 DBBOU		ØE4H	; upi dbbout port
0010	15 FIF0		10H	FIFO NOT EMPTY MASK
0001	16 OBF	EQU	01H	; OBF MASK
4300	17 BUFSF	er equ	4300H	BUFFER START LOCATION
	18 ;			
4000 210043	19 START		H, BUFSRT	; INITIALIZE BUFFER POINTER
4003 0600	20	MYI	B, 00H	CLEAR CHANGE WORD COUNTER
4005 DBE5	21 POLLS		STATUS	READ UPI STATUS
4007 E611	22	ANI	FIFO OR OBF	
4009 C8	23	RZ	67071/C	RETURN IF ZERO
400A DBE5	24	IN	STATUS	READ UPI STATUS
400C E601	25	ani Jz	obf Poll1	;TEST OBF FLAG ;WAIT IF NOT READY
400E CR0540	26		DBBOUT	; READ CHANGE WORD
4011 DBE4	27	IN MOV	DBBUUI	; Kend Chinnge Murd ; Lord Buffer With Change Word
4013 77	28 29	INX	н	JINC BUFFER POINTER
4014 23 4015 04	29 30	INA	B	; INC CHANGE WORD COUNTER
4015 04 4016 C8	30 31	RZ	D	EXIT IF COUNTER = 256

33 ; 34 END ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V2.0 AP-41 COMBINATION I/O DEVICE

LOC	obj	SEQ	SOURCE	STATEMENT	
		1 \$100-			
		;+++ 3;	totatokokokokokokoko	· · · · · · · · · · · · · · · · · · ·	**********
			5 UPI-41	PROGRAM IMPLEMENTS & FUI	LL-DUPLEX UART WITH ON-CHIP
					WITH AN 8-BIT PARALLEL 1/0
		6 ; POR	T. THE	Shud Rate is selectable i	FROM 110 10 1200 BRUD. THE
			ALLEL 170) Port 15 programmable F(or either input or output.
		8;			
					Data available on the receiver Ister must be read to determine
					THE FLAGS FO AND F1 CODE THE
					IVE AN INDICATION OF COMMAND
		13 ; ERR			
		14;			
			, se ele se e		*********
		16;	ister def		
		17 3 KEG 18 3	ISTER DEP	RB0	RB1
		10; 19;			RD1
		20;	0	NOT USED	NOT USED
		21;	1	NOT USED	BAUD RATE CONSTANT
		22;	2	NOT USED	TX TICK COUNTER
		23;	3	RX STATUS (RXSTS)	TX SERIALIZER
		24; 25;	4 5	RX HOLDING RX TICK COUNTER	tx Buffer Tx Status (txsts)
		25 ;	-	RX DESERIALIZER	COMPIAND STORE
		20; 27;	7	STATUS REG STORE	ACC. INTERRUPT SAVE
		28;			
		29;***	*****	n kalender der sicher d	*****
		30);			
		31 \$ EJE	CT		.0

LOC	obj	SEQ	SOURCE	statemen	Γ.	$(1 + 1) = \frac{1}{2} \left(\frac{1}{2} \left(\frac{1}{2} \right) + \frac{1}{2} \left(\frac{1}{2} \right) \right) = \frac{1}{2} \left(\frac{1}{2} \left(\frac{1}{2} \right) + \frac{1}{2} \left(\frac{1}{2} \right) \right)$
		32	;			
			-	ninininininini	***	*****
		34	-			
			; commands			• <u>.</u>
		36				
		37	-	INIRF A A	ØABCDP	
		38				A - 1200 BAUD SELECT
		39				B - 600 BRUD SELECT
		40				C - 300 BRUD SELECT
		41	•			D - 110 BRUD SELECT
		42	-			E - PARALLEL 1/0 DIRECTION
		43	-			0 - INPUT
		44			· · · · ·	1 - OUTPUT
		45	-			
		- 46	•	4		
		47		_	L 0 0 0 0 0 0 0 0	
		48		CKKUK:1:		0 (RESET RX ERROR IN STATUS)
						· · · · · · · · · · · · · · · · · · ·
				okokokokokokokokoko	kakakakakakakakakakaka	***********
		50				
			; STATUS REGIS	HER DEFIN	ITION	
		52	•			
		53			DEFINITION	
		54	•			
		55	· •		obf - data	
		56	· –		IBF - BUSY	
		57	· · · =		F0	
		58			F1	
		59	• •		NOT USED	
		60			TXINT - TX	
		61			FRAMING ER	
		62			overrun er	ROR
		63	•		tin generalise	
		64		F1	OPERATION	
		65				
		66		0	X	
2		67		1		/O DATA AVAILABLE
		68		0) data available
		69	· –	1	command er	ROR
		70	•			
		71	; ********	, , , , , , , , , , , , , , , , , , ,	****	***********
		72	;			
		77	\$EJECT			

LOC	OBJ	SEQ	Source statement		
		74	;		
		.75	, **********************		******
		76	;		
		77	STATUS REGISTER DEFINI	TIONS	
		78			
		79		RXSTS	TXSTS
		80	-		
		81		RX FLAG - SPACE	TX FLAG - TRANSMITTING CHR
		82			REQUEST BYTE - CHR IN BUFFER
		83			TX PIPELINED DATA BIT
		84		data ready	start bij flag
		85		FRAMING ERROR	NOT USED
		86		OVERRUN ERROR	NOT USED
		87		IO DIRECTION	NOT USED
		88	1	IO FLAG	NOT USED
		89) .		
			•		******
		91			
			PORT 2 DEFINITIONS		and the second
		93	-		
		94		DEFINITION	
		95			
		96		tx data	
		97	· . – .	NOT USED	
		98	. –	NOT USED	
		. 99	; 3	TX INTERRUPT	21 C
		100	· ·	UBF INTERRUPT (RX OR I/	o data available)
		101		NOT USED	
			; 6 °	NOT USED (TICK SAMPLE)	
		103	· · · · · · · · · · · · · · · · · · ·	NOT USED	
		104	•		
			and the second	*****	k a kataka ka
		106	·	e de la companya de l	
			HISC.		
		108			
		109		TO INPUT	
		110		T1 INPUT 76. 8KHZ (1. 220	58MHZ/16)
		111	•		

		113			
		114	\$EJECT		

LOC OBJ	SEQ. SOURCE STATEMENT
	115 ;
(1,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2	116 ;***********************************
	117 ;
	118 ; SYSTEM EQUATES:
	119 ;
9991	120 RXFLG EQU 01H ; RECEIVE FLAG IN RXSTS
0002	121 SRIFLG EQU 02H ; START BIT FLAG IN RXSTS
8004	122 BFFLG EQU 04H ; BYTE FINISHED FLRG IN RXSTS
0008	123 DATROY EQU 08H ; DATA REHOY FLAG IN RX515
0010	124 FRAMER EQU 10H ; FRAMING EXROR FLAG IN RXSTS
0020	125 OVRUN EQU 20H ; OVERRUN ERROR FLAG IN RXSTS
0040	126 10DIR EQU 40H ; 1/0 DIRECTION FLAG IN RXS15
0080	127 IOFLG EQU 80H ; I/O REQUEST FLAG IN RXSTS
6661	128 TXFLG EQU 01H ; TX FLAG IN TXSTS
999 2	129 REQFLG EQU 02H REQUEST BYTE FLAG IN TXSTS
0040	130 TICOUT EQU 40H ; TICK SAMPLE BIT IN PORT 2
0080	131 RXINTL EQU 80H ; RX DESERIALIZER INITIALIZATION
0004	132 TICSRT EQU 04H ; TICK INITIALIZATION
007F	133 ASCMSK EQU 7FH ASCII MASK
0003	134 TXTIC EQU 03H ;TX TICK MOD MASK
0028	135 TXEND EQU 40D ; TICK COUNT AT END OF TX CHARACTER
0024	136 STPEND EQU 36D) ICK COUNT AT END OF 1X DATA
.0004	137 MARK EQU 04H ; MARK OUTPUT
00FB	138 SPACE EQU ØFBH ; SPACE OUTPUT
9999	139 ZERO EQU 00H ; GENERAL CLEAR
8998	140 TXINT EQU 08H ; TX INTERRUPT OUTPUT IN PORT 2
8828	141 TXBIT EQU 20H ; TX INTEKRUPT BIT IN STATUS
88 28	142 TIMCON EQU 32D ; TIMER CONSTANT RAM LOCATION
003F	143 RSTERR EQU 3FH ; RESET ERROR MASK FOR STATUS
0040	144 FESTS EQU 40H ; FRAMING ERROR BIT IN STATUS
0080	145 OVSTS EQU 80H ; OVERRUN ERROR BIT IN STATUS
0001	146 MKOUT EQU 01H ; MARK OUTPUT TO PORT
00FE	147 SPOUT EQU OFEN ; SPACE OUTPUT TO PORT
0008	148 SBIT EQU 08H ; 1X START BIT FLAG
0003	149 RXSTS EQU R3 ;RX STATUS REGISTER
0005	150 TXSTS EQU R5 ; TX STATUS REGISTER
	151 ;
	152 \$EJECT

LOC (DBJ	SEQ	500	rce str	TEMENT	
		153;*	******	okokokokokoko	****	~*************************************
		154 ;				
		155 ; R	eset yeo	TOR LO	CATION	
		156 ;				
		157 ; 4	a a a a a a a a a a a a a a a a a a a	*****	*****	*************
		158 ;				
0000		159	0	RG	0000H	
		160 ;				
9999	ជ	161 RE	Set: S	EL	REØ	; Get into RB0 at reset
0001	4400	162	J	MP	INIT -	; GO TO INITIALIZATION
		163;				
		164 ;*	******	*****	*****	
		165 ;				
		166 ; 1	TINER IN	TERRUPT	LOCATION -	TIMER IS SET TO 4 TIMES THE BRUD RATE. THE
		167 ; 1	RECEIVER	AND TR	ANSHITTER A	RE SERVICED EVERY FOUR TIMER TICKS. SOFTHARE
		168 ; l	Xelay Lo	OP IS U	ISED FOR TIM	ING FINE-JUNING. RB1 R1 PUINTS AT DELAY
		169 ;(CONSTRNT	AT INT	ERRUPT. R1	-1 Points at timer constant,
		170;				
		171 ;*	******	*****		******
		172;				
0007		173	0	RG	0007H	and the second
		174;				
8997	D5	175 T	IMINT: S	EL	RB1	; INTERRUPT PROCESSING IN RB1
8008	AF	176	· • • •	07	R7, A	; SAVE ACCUMULATOR IN R7
8669	F9	177	. M	OV	A, R1	GET TIMER CONSTANT
800A	88	178	N	OP		; DELAY TO GET INTO T1 HIGH
	5608	179 I	NT1: J	T1	INT1	; WAIT UNTIL T1 IS LOW
0000		180	M	OY	T, A	; Then lord counter
		181 ;				
			TICK SAM	PLE OUT	TPUT	
		183 ;				
ARAE	9ABF	184		NL.	P2, #NOT T10	DUT
	8840	185	Ċ	RL	P2, #TICOUT	
		186				
				nakakakaka	****	**********
		188;				
				TER OU	TPUT - TIME	CRITICAL TASKS DONE FIRST. DATA BIT OUTPUT
						is output now.
		191;				
		192;	******	-	****	na ny managana ana ana ana ana ana ana ana ana
		193;				
8912	FD	194 T	XOUT: N	10Y	r. TXSTS	; GET TX STATUS
8013	5219	195		1B2	MOUT	; test pipelined data
	9AFE	196	F	WL.	P2, #SPOUT	; output space if reset
	041B	197		IMP	RCV	DO RECEIVER
	8801	198 M	IDUT: C)RL	P2, #MKOUT	; output mark is set
		199 ;				
				oppop	****	
		201;				
				RECET	ver flow -	RXSTS REGISTER
					STATUS.	
		204;				
				*****	***	********
		206				• •
001 B	: 05	207 6		SEL .	RBØ	; Switch to RX Bank
0010		201 1		a' ka ha		·

LOC	OBJ	SEQ	source s	TATEMENT		
		~~~	-	O DUCTO	OFT DUCTO	
001C	이상에 가지 않는 것 않는 것이 없다.	208	MOY	A, RXSTS	; Get RXSTS ; Test receive flag	
<b>661</b> 0	1226	209	JB0	RCV1	; 0 - NO CHR BEING RECEIVED	
		210			;1 - POSSIBLE START BIT, DO TEST	
		211				
001F	3668	212	JT0	XMIT	TEST RXD INPUT	
		213			0 - SPACE, SET RX FLAG	
		214			;1 - MARK, GO CHECK XMIT	
	4301	215	orl.	A, #RXFLG	; SPACE - SET RX FLAG	
0023	AB		er, Mov	RXSTS, A	RESTORE RXSTS	· · · · · ·
<b>00</b> 24	0468	217	JMP	XMIT	GO HANDLE XMTR	
		218;			41g	
	y se generals	219 ; Star	I BIT TEST	the second second		
		220;				
0026	3238	221 RCV1:	JB1	RCV3	FIRST 1EST START BIT FLAG	
0028	3633	222	JT0	RCY2	; TEST RXD INPUT	
		223			;0 - SPACE, GOOD STARI BIT	
	The set	224	·		1 - MARK, BAD START BIT, IGNORE	
002H	4302	225	ORL	A, #SRTFLG	; GOOD START - SET START BIT FLAG	
<b>99</b> 20	AB	226	MOY	RXSTS, A	RESTORE RXSTS	
	BE80	227	MOY	R6, #RXINTL	SETUP RX DESERIALIZER	
002F	BD04	228	MOY	R5, #TICSRT	LOAD RX 1 ICK COUNTER	ing.
0031	0468	229	JMP	XMIT	; go handle xmtr	
		230 ;				
	• '	ALC: NOT THE REPORT	TART BIT	- RESET FLAGS		n de state Historie
		232;				
8977	53FE	233 RCV2:	ANL	A, #NOT RXFLG	RESET RECEIVE FLAG	
	i AB	234	MOY	RXSTS/ A	RESTORE RXSTS	n an
	0468		JMP	XMIT	GO HANDLE XMTR	
0050		236;	•••			
			IDDLE OF	chr - Sample eve	RY 4 TIMER TICKS	
		238;			and the second	
6038	3 ED68	239 RCV3:	DJNZ	R5, XMIT	WAIT UNTIL 4TH TICK	
	BD04	240	MOV	R5, #TICSRT	; RELOAD RX TICK COUNTER	
	C 524D	241	JB2	RCV5	; TEST BYTE FINISHED FLAG	
	· · · · · · · · · · · · · · · · · · ·	242	e i ka e		;0 - MIDDLE OF CHR, CONTINUE	
		243			1 - DONE WITH STOP BITS	
003	E 97	244	CLR		; Clear Chrry Before Rotate	
	F 2642	245	JNTØ	RCV4	FIEST RXD INPUT	
	1 87	246	CPL	C	; RXD IS MARK, SET CARRY	
	2 FE	247 RCV4:	MOV	A, R6	GET DESERIALIZER	
	3 67	248	RRC	A	ROTATE IN NEW BIT	
	4 <del>R</del> E	249	MOY	R6, A	RESTORE DESERIALIZER	
	5 E668	250	JNC	XMIT	; Test carry after rotate	
		054				
		252			1 - STOP BUT COMING NEXT	19 - E.
884	7 FB	253	MOV	A, RXSTS	GET RXSTS	
	8 4304	254	ORL	A, #BFFLG	SET BYTE FINISHED FLAG	
	A AB	254 255	MOV	RXSTS, A	; GET RXSTS ; SET BYTE FINISHED FLAG ; RESTORE RXSTS	
	B 0468	256	JMP	XMIT	GO HANDLE XMTR	
004		257;	411			
		258 : BYTI	E FINISHE	- DO STOP BIT	TEST	
		259;				
004	D 2668			RCV8	; TEST RXD INPUT	
004	~ COOD.	261			;0 - SPACE, INVALID STOP BIT	
					1 - MARK, VALID STOP BIT	
		CUE				al († 1977) 1977 - Maria († 1977)

.00 (	OBJ	SEQ	9	SOURCE S	TATEMENT		
304F \$	53ef	263 264		ANL	a, HNOT Framer	; No Framing Error, reset flag	
				I TECT			
		265		N 1651 -	IF KA UHIH KEHL	Y STILL SET, OVERRUN ERROR	
2054	7761		•	103	00100		
9953 :	7264			JB3	KLYY	; IF DATA READY STILL SET, ERROR	
2002	J.SDF	268		HNL.	H, #NUT UYKUN	; NO OVERRUN, RESET FLAG	
		269	-			_	
				UP KXSIS	at chr complete	E .	
OFF	4700	271		0.01		· · · · · · · · · · · · · · · · · · ·	
	4308				A, #DATRDY	; set data ready	
	53F8	273		HNL.	H, #NUT (RXFLG (	UR SRTFLG OR BFFLG) ; Reset other ; restore rxsts	FLA
9959		274		FIUY	RXSTS, R A, R6		
005A		275				; GET DESERIALIZER REG	
	537F			ANL	r, #rschsk r4, r	; MAKE IT 7 BI15	
005D		277		MOY	R4, A	; put data into holding reg	
605E	<b>046</b> 8	278			XMIT	; go handle xntr	
			$J_{1} = \{1, 2\}$				
		280	; BAD st	op – Set	FRAMING ERROR F	FLAG	
		281				No. I have a second	
0060	4310	282	RCV8:	orl.	A, #FRAMER	; SET FRAMING ERROR FLAG	
0062	0451	283		JMP.		CONTINUE	
		284	<b>3</b>				
		285	; Overru	n Error	- SET OVERRUN H	LAG Contraction of the	• .
		286	<b>;</b> .				÷ 1
DOCA	4320	287	RCV9:	ORL	a, #oyrun	; set overrun flag	
0007							
	0455	288				CONTINUE	
	0455						
	0455	288 289	;	JMP	RCY7		iakakokok
	0455	288 289	; ; ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;	JMP	RCY7	; CONTINUE	isisisi
	0455	288 289 290 291	j jskakajaskaja j	JMP *******	RCY7	; CONTINUE	isiojojoj
	0455	288 289 290 291 291	; ; ****** ; ; START	jmp ********* Of trans	RCY7 ************************************	; CONTINUE	
	0455	288 289 290 291 292 292	; ; ######## ; ; START ; THE TX	JMP Holosofold OF TRANS TICK CC	rcv7 ************************************	; Continue ************************************	
	0455	288 289 290 291 292 293 293 294	; ; ******** ; ; START ; THE TX ; IS HEL	JMP Holosofold OF TRANS TICK CC	RCY7 ************************************	; Continue ************************************	
	0455	288 289 290 291 292 293 293 294 295	; ; ******** ; START ; THE TX ; IS HEL ;	JMP OF TRANS TICK CC D IN THE	RCY7 MIITTER FLOW - TH WNTER SERVES AS TXSTS REGISTER	; Continue ************************************	rus
	0455	288 289 290 291 292 293 294 295 295	; ; ********* ; START ; THE TX ; IS HEL ; ; ******	JMP OF TRANS TICK CC D IN THE	RCY7 MIITTER FLOW - TH WNTER SERVES AS TXSTS REGISTER	; Continue ************************************	rus
0066		288 289 299 291 292 293 293 294 295 296 297	; ; ******** ; START ; THE TX ; IS HEL ; *******	JNP OF TRANS TICK CC D IN THE	RCY7 MIITTER FLOW - TI UNTER SERVES AS TXSTS REGISTER	; Continue RANSMI)TER IS SERVICED EVERY 4 TICKS. THE TX BI) COUNTER. TRANSMI)TER STAT	rus
0068 0068	D5	288 289 299 291 292 293 294 295 296 297 296	; ; ******* ; START ; THE TX ; IS HEL ; ; ****** ; XMIT:	JMP OF TRANS TICK CC D IN THE SEL	RCY7 MIITTER FLOW - TH WNTER SERVES AS TXSTS REGISTER RB1	; Continue RANSMI)TER IS SERVICED EVERY 4 TICKS. THE TX BI) COUNTER. TRANSMI)TER STAT	rus
0068 0069	D5 FD	288 289 299 291 292 293 294 295 296 297 298 299	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	JHP OF TRANS TICK CC D IN THE SEL HOV	RCY7 MITTER FLOW - TI WNTER SERVES AS TXSTS REGISTER RB1 A. TXSTS	; Continue RANSMI)TER IS SERVICED EVERY 4 TICKS. THE TX BI) COUNTER. TRANSMI)TER STAT ; BE SURE WE'RE IN RB1 ; GET TX STATUS	rus
0068 0069 006A	D5 FD 72B3	288 289 299 291 292 293 294 295 296 297 298 299 380	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	JNP OF TRANS TICK CC D IN THE SEL MOV JB3	RCV7 MIITTER FLOW - TI WNTER SERVES AS TXSTS REGISTER RB1 A. TXSTS SRTBIT	; Continue RANSMI)TER IS SERVICED EVERY 4 TICKS. THE TX BI) COUNTER. TRANSMI)TER STAT ; BE SURE NE'RE IN RB1 ; GET TX STATUS ; THIS IS START OF START BIT	rus
0966 0968 0969 096A 096C	D5 FD 72B3 1A	288 289 299 291 292 293 294 295 296 297 298 299 300 381	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	JNP OF TRANS TICK CC D IN THE SEL MOV JB3	RCV7 MIITTER FLOW - TI WNTER SERVES AS TXSTS REGISTER RB1 A. TXSTS SRTBIT	; Continue RANSMI)TER IS SERVICED EVERY 4 TICKS. THE TX BI) COUNTER. TRANSMI)TER STAT ; BE SURE NE'RE IN RB1 ; GET TX STATUS ; THIS IS START OF START BIT ; INC TX TICK COUNTER	rus
0066 0068 0069 006A 006A 006C 006D	D5 FD 72B3 1A 2303	288 289 299 291 292 293 294 295 296 297 298 299 300 301 302	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	JNP OF TRANS TICK CC D IN THE SEL HOY JB3 INC HOY	RCY7 MITTER FLOW - TH UNTER SERVES AS TXSTS REGISTER RB1 A. TXSTS SRTBIT R2 A. #1XTIC	; CONTINUE RANSMI)TER IS SERVICED EVERY 4 TICKS. THE TX BI) COUNTER. TRANSMI)TER STAT ; BE SURE WE'RE IN RB1 ; GET TX STATUS ; THIS IS START OF START BIT ; INC TX TICK COUNTER ; TEST TICK COUNTER MOD 4	rus
0066 0068 0069 0069 0060 0060 0060 0066	D5 FD 72B3 1A 2303 5A	288 289 299 291 292 293 294 295 296 297 298 299 300 301 302 303 303	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	JHP ********** OF TRANS TICK CC D IN THE ********* SEL HOY JB3 INC MOY ANL	RCV7 MITTER FLOW - TH UNTER SERVES AS TXSTS REGISTER RB1 A. TXSTS SRTBIT R2 A. #1XTIC A. R2	; CONTINUE RANSMI)TER IS SERVICED EVERY 4 TICKS. THE TX BI) COUNTER. TRANSMI)TER STAT ; BE SURE NE'RE IN RB1 ; GET TX STATUS ; THIS IS START OF START BIT ; INC TX TICK COUNTER ; TEST TICK COUNTER MOD 4	rus
88666 88666 80669 80669 80669 80669 80669 80669 80669 80669 80669 80669 80669 80669 80669 80669 80669 80669 80669	D5 FD 72B3 1A 2303 5A 96B0	288 289 296 291 293 294 295 296 297 298 299 300 301 302 303 303 304	; ; ; ******** ; ; ; ; ; ; ; ; ; ; ; ; ;	JNP ************************************	RCV7 MITTER FLOW - TI JUNTER SERVES AS TXSTS REGISTER RB1 A. TXSTS SRTBIT R2 A. #1XTIC A. R2 RETURN	; CONTINUE RANSMI)TER IS SERVICED EVERY 4 TICKS. THE TX BI1 COUNTER. TRANSMI)TER STAT ; BE SURE WE'RE IN RB1 ; GET TX STATUS ; THIS IS START OF START BIT ; INC TX TICK COUNTER ; TEST TICK COUNTER MOD 4 ; IF NON-ZERO, MIDDLE OF BIT	rus
88666 88669 88669 88669 88669 88660 88660 88660 88670 8872 8872	D5 FD 72B3 1A 2303 5A 96B0 FD	288 289 296 291 293 294 295 296 297 298 300 301 302 303 304 304 305	; ; ******** ; START ; THE TX ; IS HEL ; ; ******* ; XMIT:	JHP WHEN OF TRANS TICK CC D IN THE SEL HOY JB3 INC MOY ANL JN2 MOY	RCV7 MITTER FLOW - TH UNTER SERVES AS TXSTS REGISTER RB1 A. TXSTS SRTBIT R2 A. #1XTIC A. R2 RETURN A. TXSTS	; CONTINUE RANSMI)TER IS SERVICED EVERY 4 TICKS. THE TX BI) COUNTER. TRANSMI)TER STAT ; BE SURE WE'RE IN RB1 ; GET TX STATUS ; THIS IS START OF START BIT ; INC TX TICK COUNTER ; TEST TICK COUNTER MOD 4 ; IF NON-ZERO, MIDDLE OF BIT ; ZERO, GET 1XSTS	rus
88666 88666 8868 8869 8860 8860 8860 886	D5 FD 72B3 1A 2303 5A 96B0 FD 37	288 289 296 291 293 294 295 296 297 298 300 301 302 303 304 303 304 305 306 306 306 306	; ; ; ******** ; ; START ; THE TX ; IS HEL ; ; ******** ; XMIT:	JHP CF TRANS TICK CC D IN THE SEL HOV JB3 INC HOV ANL JNZ MOV CPL	RCV7 MITTER FLOW - TH UNTER SERVES AS TXSTS REGISTER RB1 A. TXSTS SRTBIT R2 A. #1XTIC A. R2 RETURN A. TXSTS A	; CONTINUE RANSHITTER IS SERVICED EVERY 4 TICKS. THE TX BIT COUNTER. TRANSHITTER STAT ; BE SURE WE'RE IN RB1 ; GET TX STATUS ; THIS IS START OF START BIT ; INC TX TICK COUNTER ; TEST TICK COUNTER MOD 4 ; IF NON-ZERO, MIDDLE OF BIT ; ZERO, GET TXSTS ; COMPLEMENT FOR 0 TEST	rus
88666 88669 88669 88669 88669 88660 88660 88660 88670 8872 8872	D5 FD 72B3 1A 2303 5A 96B0 FD 37	288 289 296 291 293 294 295 296 297 298 300 301 302 303 304 303 304 305 306 307	; ; ; ******** ; ; START ; THE TX ; IS HEL ; ; ******** ; XHIT:	JHP CF TRANS TICK CC D IN THE SEL HOV JB3 INC HOV ANL JNZ MOV CPL	RCV7 MITTER FLOW - TH UNTER SERVES AS TXSTS REGISTER RB1 A. TXSTS SRTBIT R2 A. #1XTIC A. R2 RETURN A. TXSTS	; CONTINUE RANSMI)TER IS SERVICED EVERY 4 TICKS. THE TX BI1 COUNTER. TRANSMI)TER STAT ; BE SURE WE'RE IN RB1 ; GET TX STATUS ; THIS IS START OF START BIT ; INC TX TICK COUNTER ; TEST TICK COUNTER MOD 4 ; IF NON-ZERO, MIDDLE OF BIT ; ZERO, GET 1XSTS ; COMPLEMENT FOR Ø TEST ; TEST TX FLAG	rus
88666 88666 8868 8869 8860 8860 8860 886	D5 FD 72B3 1A 2303 5A 96B0 FD 37	288 289 296 291 293 294 295 296 297 298 380 381 382 384 381 382 384 385 386 387 388	; ; ; ******** ; ; ; ; ; ; ; ; ; ; ; ; ;	JHP CF TRANS TICK CC D IN THE SEL HOV JB3 INC HOV ANL JNZ MOV CPL	RCV7 MITTER FLOW - TI JUNTER SERVES AS TXSTS REGISTER RB1 A. TXSTS SRTBIT R2 A. #1XTIC A. #1XTIC A. R2 RETURN A. TXSTS A XMT4	; CONTINUE RANSMI)TER IS SERVICED EVERY 4 TICKS. THE TX BII COUNTER. TRANSMITTER STAT ; BE SURE WE'RE IN RB1 ; GET TX STATUS ; THIS IS START OF START BIT ; INC TX TICK COUNTER ; TEST TICK COUNTER MOD 4 ; IF NON-ZERO, MIDDLE OF BIT ; ZERO, GET 1XSTS ; COMPLEMENT FOR 0 TEST ; TEST TX FLAG ; 0 - NOT TXING, CHECK FOR NEW CHR	rus
88666 88669 88669 88669 88660 88660 88667 88670 88670 88670 88670 88670 88670 88670 88670 88670 88670 88670 88660 88660	D5 FD 72B3 1A 2303 56 9680 FD 37 129C	288 289 296 291 293 294 295 296 297 298 380 381 382 384 385 386 386 387 388 389 389 389 389 389 389 389 389 389	; ; ; ******** ; ; ; ; ; ; ; ; ; ; ; ; ;	JHP ************************************	RCV7 MITTER FLOW - TI JUNTER SERVES AS TXSTS REGISTER RB1 A. TXSTS SRTBIT R2 A. #1XTIC A. R2 RETURN A. TXSTS A XMT4	; CONTINUE RANSMI)TER IS SERVICED EVERY 4 TICKS. THE TX BII COUNTER. TRANSMITTER STAT ; BE SURE WE'RE IN RB1 ; GET TX STATUS ; THIS IS START OF START BIT ; INC TX TICK COUNTER ; TEST TICK COUNTER MOD 4 ; IF NON-ZERO, MIDDLE OF BIT ; ZERO, GET 1XSTS ; COMPLEMENT FOR 0 TEST ; TEST TX FLAG ; 0 - NOT TXING, CHECK FOR NEW CHR ; 1 - CURRENTLY IN CHR	rus
88666 88666 8868 8869 8860 8860 8860 886	D5 FD 72B3 1A 2303 56 9680 FD 37 129C	288 289 296 291 293 294 295 296 297 298 380 381 382 384 381 382 384 385 386 387 388	; ; ; ******** ; ; ; ; ; ; ; ; ; ; ; ; ;	JHP ************************************	RCV7 MITTER FLOW - TI JUNTER SERVES AS TXSTS REGISTER RB1 A. TXSTS SRTBIT R2 A. #1XTIC A. R2 RETURN A. TXSTS A XMT4	; CONTINUE RANSMI)TER IS SERVICED EVERY 4 TICKS. THE TX BII COUNTER. TRANSMITTER STAT ; BE SURE WE'RE IN RB1 ; GET TX STATUS ; THIS IS START OF START BIT ; INC TX TICK COUNTER ; TEST TICK COUNTER MOD 4 ; IF NON-ZERO, MIDDLE OF BIT ; ZERO, GET 1XSTS ; COMPLEMENT FOR 0 TEST ; TEST TX FLAG ; 0 - NOT TXING, CHECK FOR NEW CHR	rus
88666 89688 89689 89669 89660 89660 89670 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778	D5 FD 72B3 1A 2303 5A 96B0 9FD 37 129C 2328 DA	288 289 296 291 293 294 295 296 297 298 300 381 302 303 304 305 306 307 308 309 309 310 311	; ; ; ******** ; ; ; ; ; ; ; ; ; ; ; ; ;	JHP CF TRANS TICK CC D IN THE SEL HOY JB3 INC HOY ANL JNZ MOY CPL JB0 MOY XRL	RCV7 MITTER FLOW - TI JUNTER SERVES AS TXSTS REGISTER RB1 A. TXSTS SRTBIT R2 A. #1XTIC A. R2 RETURN A. TXSTS A XMT4 A. #TXEND A. R2	; CONTINUE RANSMI)TER IS SERVICED EVERY 4 TICKS. THE TX BII COUNTER. TRANSMITTER STAT ; BE SURE WE'RE IN RB1 ; GET TX STATUS ; THIS IS START OF START BIT ; INC TX TICK COUNTER ; TEST TICK COUNTER MOD 4 ; IF NON-ZERO, MIDDLE OF BIT ; ZERO, GET 1XSTS ; COMPLEMENT FOR 0 TEST ; TEST TX FLAG ; 0 - NOT TXING, CHECK FOR NEW CHR ; 1 - CURRENTLY IN CHR	rus
88666 88669 88689 8869 8866 88660 88660 88660 88676 8878 8878	D5 FD 72B3 1A 2303 5A 96B0 9FD 37 129C 2328 DA	288 289 290 291 292 293 294 295 296 297 298 300 381 302 303 304 305 306 307 308 309 310 311 312	; ; ; ******** ; ; ; ; ; ; ; ; ; ; ; ; ;	JNP OF TRANS TICK CC D IN THE SEL MOV JB3 INC MOV JB3 INC MOV JB2 MOV XRL JNZ	RCV7 MITTER FLOW - TI UNTER SERVES AS TXSTS REGISTER RE1 A. TXSTS SRTBIT R2 A. #1XTIC A. #1XTIC A. TXSTS A XMT4 A. #TXEND A. R2	; CONTINUE RANSMI)TER IS SERVICED EVERY 4 TICKS. THE TX BI) COUNTER. TRANSMI)TER STAT ; BE SURE WE'RE IN RB1 ; GET TX STATUS ; THIS IS START OF START BIT ; INC TX TICK COUNTER ; TEST TICK COUNTER MOD 4 ; IF NON-ZERO, MIDDLE OF BIT ; ZERO, GET 1XSTS ; COMPLEMENT FOR 0 TEST ; TEST TX FLAG ; 0 - NOT TXING, CHECK FOR NEW CHR ; 1 - CURRENTLY IN CHR ; CHECK FOR END OF DATA AND STOP ; XOR WITH CURRENT TICK COUNT ; NOT DONE, CONTINUE	rus
88666 89688 89689 89669 89660 89660 89670 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89878 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89978 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778 89778	D5 FD 72B3 1A 2303 5A 96B0 37 129C 2328 DA 9681	288 289 296 291 293 294 295 296 297 298 300 381 302 303 304 305 306 307 308 309 309 310 311	; ; ; ******** ; ; ; ; ; ; ; ; ; ; ; ; ;	JHP CF TRANS TICK CC D IN THE SEL HOY JB3 INC HOY ANL JNZ MOY CPL JB0 MOY XRL	RCV7 MITTER FLOW - TI JUNTER SERVES AS TXSTS REGISTER RB1 A. TXSTS SRTBIT R2 A. #1XTIC A. R2 RETURN A. TXSTS A XMT4 A. #TXEND A. R2	; CONTINUE RANSMI)TER IS SERVICED EVERY 4 TICKS. THE TX BII COUNTER. TRANSMITTER STAT ; BE SURE WE'RE IN RB1 ; GET TX STATUS ; THIS IS START OF START BIT ; INC TX TICK COUNTER ; TEST TICK COUNTER MOD 4 ; IF NON-ZERO, MIDDLE OF BIT ; ZERO, GET 1XSTS ; COMPLEMENT FOR 0 TEST ; TEST TX FLAG ; 0 - NOT TXING, CHECK FOR NEW CHR ; 1 - CURRENTLY IN CHR ; CHECK FOR END OF DATA AND STOP ; XOR WITH CURRENT TICK COUNT	rus
88666 88666 8868 8869 8866 8866 8866 88	D5 FD 7283 1A 2303 5A 9680 FD 37 129C 2328 DA 9681 FD 53FE	288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313	; ; ; ******** ; ; ; ; ; ; ; ; ; ; ; ; ;	JNP OF TRANS TICK CC D IN THE SEL MOV JB3 INC MOV JB3 INC MOV JB2 MOV XRL JNZ	RCV7 MITTER FLOW - TI JUNTER SERVES AS TXSTS REGISTER RB1 A. TXSTS SRTBIT R2 A. #1XTIC A. R2 RETURN A. TXSTS A XMT4 A. #TXEND A. R2 XMT1	; CONTINUE RANSMI)TER IS SERVICED EVERY 4 TICKS. THE TX BI) COUNTER. TRANSMI)TER STAT ; BE SURE WE'RE IN RB1 ; GET TX STATUS ; THIS IS START OF START BIT ; INC TX TICK COUNTER ; TEST TICK COUNTER MOD 4 ; IF NON-ZERO, MIDDLE OF BIT ; ZERO, GET 1XSTS ; COMPLEMENT FOR 0 TEST ; TEST TX FLAG ; 0 - NOT TXING, CHECK FOR NEW CHR ; 1 - CURRENTLY IN CHR ; CHECK FOR END OF DATA AND STOP ; XOR WITH CURRENT TICK COUNT ; NOT DONE, CONTINUE	rus
88666 89668 8069 8066 8066 8067 8073 8074 8073 8074 8073 8073 8079 9078	D5 FD 7283 1A 2303 5A 9680 FD 37 129C 2328 DA 9681 FD 53FE	288 289 290 291 292 293 294 295 296 297 298 300 301 302 303 304 305 306 307 308 309 310 311 312 313	; ; ; ******** ; ; ; ; ; ; ; ; ; ; ; ; ;	JNP OF TRANS TICK CC D IN THE SEL MOV JB3 INC MOV JB3 INC MOV JB3 INC MOV JB3 INC MOV XRL JNZ MOV XRL JNZ MOV	RCV7 MITTER FLOW - TH JUNTER SERVES AS TXSTS REGISTER RETURN A. TXSTS SRTBIT R2 A. #1XTIC A. R2 RETURN A. TXSTS A XMT4 A. #TXEND A. R2 XMT1 A. TXSTS	; CONTINUE RANSMI)TER IS SERVICED EVERY 4 TICKS. THE TX BI) COUNTER. TRANSMI)TER STAT ; BE SURE WE'RE IN RB1 ; GET TX STATUS ; THIS IS START OF START BIT ; INC TX TICK COUNTER ; TEST TICK COUNTER MOD 4 ; IF NON-ZERO, MIDDLE OF BIT ; ZERO, GET 1XSTS ; COMPLEMENT FOR 0 TEST ; TEST TX FLAG ; 0 - NOT TXING, CHECK FOR NEW CHR ; 1 - CURRENTLY IN CHR ; CHECK FOR END OF DATA AND STOP ; XOR WITH CURRENT TICK COUNT ; NOT DONE, CONTINUE ; DONE, GET TXSTS	rus
88666 88666 8868 8869 8866 8866 8866 88	D5 FD 7283 1A 2303 5A 9680 FD 37 129C 2328 DA 9681 FD 53FE AD	288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313	; ; ; ******** ; ; ; ; ; ; ; ; ; ; ; ; ;	JNP CF TRANS TICK CC D IN THE SEL MOV JB3 INC MOV JB3 INC MOV JB3 INC MOV JB3 INC MOV JB3 INC MOV JB3 INC MOV JB3 INC MOV ANL JNZ MOV XRL JNZ MOV ANL	RCV7 HITTER FLOW - TH JUNTER SERVES AS TXSTS REGISTER RB1 A. TXSTS SRTBIT R2 A. #1XTIC A. R2 RETURN A. TXSTS A XMT4 A. #TXEND A. R2 XMT4 A. #TXEND A. R2 XMT1 A. TXSTS A. #NOT TXFLG	; CONTINUE RANSMI)TER IS SERVICED EVERY 4 TICKS. THE TX BI) COUNTER. TRANSMI)TER STAT ; BE SURE WE'RE IN RB1 ; GET TX STATUS ; THIS IS START OF START BIT ; INC TX TICK COUNTER ; TEST TICK COUNTER MOD 4 ; IF NON-ZERO, MIDDLE OF BIT ; ZERO, GET 1XSTS ; COMPLEMENT FOR 0 TEST ; TEST TX FLAG ; 0 - NOT TXING, CHECK FOR NEW CHR ; 1 - CURRENTLY IN CHR ; CHECK FOR END OF DATA AND STOP ; XOR WITH CURRENT TICK COUNT ; NOT DONE, CONTINUE ; DONE, GET TXSTS ; RESET TX FLAG	rus

LOC OBJ	SEQ	SOURCE S	STATEMENT		
	318. ; CHECK	F IF IT'S	TIME FOR STOP BI	T a training and the	
	319 ;				•
0081 2324	320 XMT1:		A, #STPEND	CHECK FOR STOP BIT TIME	
0083 DA	321		A, R2	COMPARE WITH TICK COUNTER	
0084 968C	322		XMT2	, NOT TIME, DO NEXT BIT	
	323 ;				
	324 ; TRANS	MIT STOP	BIT		
	325 ;				
0086 FD	326		A, TXSTS	GET TX STATUS	
0087 4304	327	ORL	a, #Mark	SETUP PIPELINED STOP BIT	
0089 AD	328			RESTORE TX STATUS	
008A 04B0	329	JMP	RETURN	RETURN	
	330 ;		,	· · · · · · · · · · · · · · · · · · ·	
		iddle of (	CHR TRANSMIT NE	XT BIT	
	332 ;				
008C FB	333 XMT2:	MOY	A, R3	GET TX SERIALIZER	
008D 67	334	RRC	A.	; Rotate Next Bit into carry	
008E HB	335	MOV	R3, A	RESTORE SERIALIZER	
008F FD	336	MOY	A, TXSTS	GET TX STATUS FOR PIPELINED DATA	
0090 F697	337	JC	XM13	; output a mark if 1	
0092 53FB	338	ANL	A, #Space	;reset txdata bit	
0094 AD	339	MOY	TXSTS, A	; Restore TX status	
0095 04B0	340	JMP	RETURN	GO EXIT	
0097 4304	341 XM73:	ORL	A, #MARK	; SET TXDATA BI1	
0099 AD	342	MOY	TXSTS, A	RESTORE TX STATUS	
009R 0480	343	JMP	RETURN	GO EXIT	
	344 ; 345 ; TEST 346 ;	Request	Flag since not c	URRENTLY TRANSMITTING	
009C 32R8	347 XMT4:	JB1	XMT5	; test tx request flag	
	348			;0 - NO CHR WAITING IN BUFFER	
	349		1 A	1 - CHR WAITING IN BUFFER	
889E FC	350	MOV	A, R4	; CHR WAITING, GET IT FROM HOLDING	
009F AB	351	MOV	R3, A	; PUT IN SERIALIZER	
	352	MOV	A, TXSTS	; GET TXSTS	
0080 FD		Moy ANL	A, TXSTS	; get txsts ; reset request flag	
00A0 FD 00A1 53FD	352 353		a, txsts a, #Not reqflg	; RESET REQUEST FLAG	
00A0 FD 00A1 53FD 00A3 4309	352 353 354	ANL	r, TXSTS r, #Not reqflg r, #TXFLg or SB	; Reset request flag ht ; set tx and start bit flags	
00R0 FD 00R1 53FD 00R3 4309 00R5 53FB	352 353 354 355	anl. Orl	r, TXSTS r, #Not reqflg r, #TXFLg or SB	; RESET REQUEST FLAG	
00A0 FD 00A1 53FD 00A3 4309	352 353 354 355 356	anl Orl Anl	A, TXSTS A, #NOT REQFLG A, #TXFLG OR SB A, #SPACE	; Reset request flag IT ; set tx and start bit flags ; setup txdata for start bit	
00R0 FD 00R1 53FD 00R3 4309 00R5 53FB	352 353 354 355 356 357;	anl Orl Anl Moy	A, TXSTS A, #NOT REQFLG A, #TXFLG OR SB A, #SPACE TXSTS, A	; Reset request flag it ; set tx and start bit flags ; setup txdata for start bit ; restore txsts	
00R0 FD 00R1 53FD 00R3 4309 00R5 53FB	352 353 354 355 356 357 ; 358 ; TX E	anl Orl Anl Moy	A, TXSTS A, #NOT REQFLG A, #TXFLG OR SB A, #SPACE	; Reset request flag it ; set tx and start bit flags ; setup txdata for start bit ; restore txsts	
00A0 FD 00A1 53FD 00A3 4309 00A5 53FB 00A7 AD	352 353 354 355 356 357 ; 358 ; TX E 359 ;	anl Orl Anl Moy Buffer em	A, TXSTS A, #NOT REGFLG A, #TXFLG OR SB A, #SPACE TXSTS, A PTY - SET TXINT F	; RESET REQUEST FLAG IT ; SET TX AND START BIY FLAGS ; SETUP TXDATA FOR START BIT ; RESTORE TXSTS PIN AND BIT	
00A0 FD 00A1 53FD 00A3 4309 00A5 53FB 00A7 AD 00A8 8A08	352 353 354 355 356 357 ; 358 ; TX E 359 ; 360 XMT5:	ANL ORL ANL MOY BUFFER EM	A, TXSTS A, #NOT REGFLG A, #TXFLG OR SB A, #SPACE TXSTS, A PTY - SET TXINT F P2, #TXINT	; RESET REQUEST FLAG IT ; SET TX AND START BIY FLAGS ; SETUP TXDATA FOR START BIT ; RESTORE TXSTS PIN AND BIT ; SET TXINT PIN	
00A0 FD 00A1 53FD 00A3 4309 00A5 53FB 00A7 AD 00A8 8A08 00AA C5	352 353 354 355 356 357 358 357 358 358 359 360 XMT5 361	ANL ORL ANL MOY SUFFER EM ORL SEL	A, TXSTS A, #NOT REQFLG A, #TXFLG OR SB A, #SPACE TXSTS, A PTY - SET TXINT F P2, #TXINT RB0	;RESET REQUEST FLAG PIT ; SET TX AND START BIY FLAGS ; SETUP TXDATA FOR START BIT ; RESTORE TXSTS PIN AND BIT ; SET TXINT PIN ; SWITCH FOR STS	
00A0 FD 00A1 53FD 00A3 4309 00A5 53FB 00A7 AD 00A8 8A08 00AA C5 00AB FF	352 353 354 355 356 357 ; 358 ; TX E 359 ; 360 XMT5 361 362	ANL ORL MOY BUFFER EM ORL SEL MOY	A, TXSTS A, #NOT REQFLG A, #TXFLG OR SB A, #SPACE TXSTS, A PTY - SET TXINT F P2, #TXINT RB0 A, R7	;RESET REQUEST FLAG PIT ; SET TX AND START BIY FLAGS ; SETUP TXDATA FOR START BIT ; RESTORE TXSTS PIN AND BIT ; SET TXINT PIN ; SWITCH FOR STS ; GET STS	
00A0 FD 00A1 53FD 00A3 4309 00A5 53FB 00A7 AD 00A8 8A08 00AA 8A08 00AA C5 00AB FF 00AC 4320	352 353 354 355 356 357 ; 358 ; TX E 359 ; 360 XMT5 361 362 363	ANL ORL MOY BUFFER EM ORL SEL MOY ORL	A, TXSTS A, #NOT REQFLG A, #TXFLG OR SB A, #SPACE TXSTS, A PTY - SET TXINT F P2, #TXINT RB0 A, R7 A, #TXBIT	;RESET REQUEST FLAG PIT ; SET TX AND START BIY FLAGS ; SETUP TXDATA FOR START BIT ; RESTORE TXSTS PIN AND BIT ; SET TXINT PIN ; SWITCH FOR STS ; GET STS ; SET TXINT BIT	
00A0 FD 00A1 53FD 00A3 4309 00A5 53FB 00A7 AD 00A8 8A08 00AA C5 00AB FF 00AC 4320 00AE AF	352 353 354 355 356 357 ; 358 ; TX E 359 ; 360 XMT5 361 362 363 364	ANL ORL ANL MOY SUFFER EM ORL SEL MOY ORL MOY	A, TXSTS A, #NOT REQFLG A, #TXFLG OR SB A, #SPACE TXSTS, A PTY - SET TXINT F P2, #TXINT RB0 A, R7 A, #TXBIT R7, A	; RESET REQUEST FLAG PIT ; SET TX AND START BIY FLAGS ; SETUP TXDATA FOR START BIT ; RESTORE TXSTS PIN AND BIT ; SET TXINT PIN ; SWITCH FOR STS ; GET STS ; SET TXINT BIT ; RESTORE STS	
00A0 FD 00A1 53FD 00A3 4309 00A5 53FB 00A7 AD 00A8 8A08 00AA C5 00AB FF 00AC 4320	352 353 354 355 356 357 ; 358 ; TX E 359 ; 360 XMT5 361 362 363 364 365	ANL ORL MOY BUFFER EM ORL SEL MOY ORL	A, TXSTS A, #NOT REQFLG A, #TXFLG OR SB A, #SPACE TXSTS, A PTY - SET TXINT F P2, #TXINT RB0 A, R7 A, #TXBIT R7, A	;RESET REQUEST FLAG PIT ; SET TX AND START BIY FLAGS ; SETUP TXDATA FOR START BIT ; RESTORE TXSTS PIN AND BIT ; SET TXINT PIN ; SWITCH FOR STS ; GET STS ; SET TXINT BIT	
00A0 FD 00A1 53FD 00A3 4309 00A5 53FB 00A7 AD 00A8 8A08 00AA C5 00AB FF 00AC 4320 00AE AF	352 353 354 355 356 357 ; 358 ; TX E 359 ; 360 XMT5 361 362 363 364 365 366 ;	ANL ORL ANL MOY BUFFER EM ORL SEL MOY ORL MOY MOY	A, TXSTS A, #NOT REQFLG A, #TXFLG OR SB A, #SPACE TXSTS, A PTY - SET TXINT P P2, #TXINT RB0 A, R7 A, #TXBIT R7, A STS, A	; RESET REQUEST FLAG PIT ; SET TX AND START BIY FLAGS ; SETUP TXDATA FOR START BIT ; RESTORE TXSTS PIN AND BIT ; SET TXINT PIN ; SWITCH FOR STS ; GET STS ; SET TXINT BIT ; RESTORE STS ; LOAD STATUS	
00A0 FD 00A1 53FD 00A3 4309 00A5 53FB 00A7 AD 00A8 8A08 00AA 8A08 00AA C5 00AB FF 00AC 4320 00AE AF	352 353 354 355 356 357; 358; TX E 359; 360 XMT5: 361 362 363 364 365 366; 366; 367; ****	ANL URL ANL MOY SUFFER EM ORL SEL MOY ORL MOY MOY	A, TXSTS A, #NOT REQFLG A, #TXFLG OR SB A, #SPACE TXSTS, A PTY - SET TXINT P P2, #TXINT RB0 A, R7 A, #TXBIT R7, A STS, A	; RESET REQUEST FLAG PIT ; SET TX AND START BIY FLAGS ; SETUP TXDATA FOR START BIT ; RESTORE TXSTS PIN AND BIT ; SET TXINT PIN ; SWITCH FOR STS ; GET STS ; SET TXINT BIT ; RESTORE STS	
00A0 FD 00A1 53FD 00A3 4309 00A5 53FB 00A7 AD 00A8 8A08 00AA C5 00AB FF 00AC 4320 00AE AF	352 353 354 355 356 357; 358; TX E 359; 360 XMT5; 361 362 363 364 365 366; 366; 366; 367; **** 368;	ANL ORL ANL MOY SUFFER EM ORL SEL MOV ORL MOY MOY	A, TXSTS A, #NOT REQFLG A, #TXFLG OR SB A, #SPACE TXSTS, A PTY - SET TXINT P P2, #TXINT RB0 A, R7 A, #TXBIT R7, A STS, A	; RESET REQUEST FLAG PIT ; SET TX AND START BIY FLAGS ; SETUP TXDATA FOR START BIT ; RESTORE TXSTS PIN AND BIT ; SET TXINT PIN ; SWITCH FOR STS ; GET STS ; SET TXINT BIT ; RESTORE STS ; LOAD STATUS	
00A0 FD 00A1 53FD 00A3 4309 00A5 53FB 00A7 AD 00A8 8A08 00AA C5 00AB FF 00AC 4320 00AE AF	352 353 354 355 356 357; 358; TX E 359; 360 XMT5: 361 362 363 364 365 366; 366; 366; 366; 366; 368; 369; EXI	ANL ORL ANL MOY SUFFER EM ORL SEL MOV ORL MOY MOY	A, TXSTS A, #NOT REQFLG A, #TXFLG OR SB A, #SPACE TXSTS, A PTY - SET TXINT P P2, #TXINT RB0 A, R7 A, #TXBIT R7, A STS, A	; RESET REQUEST FLAG PIT ; SET TX AND START BIY FLAGS ; SETUP TXDATA FOR START BIT ; RESTORE TXSTS PIN AND BIT ; SET TXINT PIN ; SWITCH FOR STS ; GET STS ; SET TXINT BIT ; RESTORE STS ; LOAD STATUS	
00A0 FD 00A1 53FD 00A3 4309 00A5 53FB 00A7 AD 00A8 8A08 00AA C5 00AB FF 00AC 4320 00AE AF	352 353 354 355 356 357; 358; TX E 359; 360 XMT5; 361 362 363 364 365 366; 366; 366; 366; 366; 368; 369; EXI' 370;	ANL ORL ANL MOY SUFFER EM ORL SEL MOY ORL MOY MOY	A, TXSTS A, #NOT REQFLG A, #TXFLG OR SB A, #SPACE TXSTS, A PTY - SET TXINT P P2, #TXINT RB0 A, R7 A, #TXBIT R7, A STS, A ********************	; RESET REQUEST FLAG PIT ; SET TX AND START BIY FLAGS ; SETUP TXDATA FOR START BIT ; RESTORE TXSTS PIN AND BIT ; SET TXINT PIN ; SWITCH FOR STS ; GET STS ; SET TXINT BIT ; RESTORE STS ; LOAD STATUS	nt. Lite

LOC OBJ	seq s	ource statement	
9969 05	373 RETURN:	SEL RB1	; MAKE SURE WE'RE IN RB1
0081 FF	374	MOV AL R7	RESTORE A
0082 93	375	RETR	RETURN WITH RESTORE
	376 ;		
1. B	377 ; ******	, a po de la posta de la po	****
	378;		
	, = -,	RE IF INTERRUPT IS FIR	si for start bit - clear start bit flag in
		ND SETUP TX TICK COUN	
	381;		
	382 ; #######	in in state at the state of the	si na kalenda
· · · · · ·	383 ;		
00B3 53F7	384 SRTBIT:	ANL A #NOT SBIT	RESET START BIT FLAG IN TXSTS
9985 RD	385	NOV TXSTS/R	RESTORE TX STATUS
6686 B991	386	MOV R2, #01H	; INITIALIZE TX TICK COUNTER
0068 0480	387	JMP RETURN	RETURN
0000 0400			
	388;		
	389 <b>\$</b> EJECT		

	LOC OBJ	SEQ	SOURCE	STRTEMENT	
		390 ;	•		
		391 ;***	kakakakakakaka	****	*****
		392 ;			
					FROM IBF WRITE WITH F1 SET. COMMAND
					ELECTION BITS ARE EVALUATED RIGHT TO LEFT.
					MINES THE BRUD RATE. IF AN INVALID COMMAND
					Re set and no action is taken.
				id rate constant	is set to two counts less than the desired
		398 ; NUM	BEK.		
		399 ; 400			· · · · · · · · · · · · · · · · · · ·
			, Arakrakrakrakrakrakrakrakrakrakrakrak		deletateletetetetetetetetetetetetetetetet
	0400	401 ; 402	.000	040041	
	0100	402	ORG	0100H	
	0100 D5	403 ) 404 CMD:	SEL	RB1	; SELECT RB1
	0101 22	404 UND. 405	IN	A, DBB	READ COMMAND
	0102 AE	406	MOV	R6, A	
	0102 HE 0103 F227	405	JB7	IOER	SAYE COMMAND IN R6
	0105 53E0	407	ANL	10ER Av #ØE0H	; IF BIT 7 SET, IO OPERATION ; TEST TOP 3 BITS
	0107 9638	409	JNZ	ERROR	; IF NON-ZERO, ERROR
	0109 C5	410	SEL	RBØ	; 10 FLAG IN RBO
	010A 1221	411	JB0	CMD2	; IF BIT 0=1, OUTPUT PORT
	010C 89FF	412	ORL	P1, #0FFH	; INPUT PORT, SET ALL HIGH
	010E FB	413	MOY	A, RXSTS	GET RXSTS
	010F 53BF	414	ANL	A, #NOT IODIR	RESET ID DIRECTION FLAG
	0111 AB	415	MOY	RXSTS, A	RESTORE RXSTS
	0112 D5	416 CMD1	: SEL	RB1	; BRUD RATE CONSTANTS IN RB1
	0113 B920	417	MOV	R1, #TIMCON	POINT AT TIMER CONSTANT LOCATION
	0115 FE	418	MOV	A, R6	; Get command
	0116 323E	419	JB1	B110	; 110 BAUD SELECTED
	0118 5242	420	JB2	B300	; 300 BAUD SELECTED
	011A 7246	421	JB3	B600	; 600 BRUD SELECTED
	011C 924A	422	JB4	B1200	; 1200 BRUD SELECTED
	011E B5	423	CPL	F1	RESET F1
	011F 4414	424	JMP	MNLP1	; DONE, JUMP BACK TO MAIN LOOP
		425 ;			
			rt is sele	cted as output p	ORT - SET IO DIRECTION FLAG
		427 ;	MAL	O DUCTO	OFT DUCTO
	0121 FB	428 CMD2		A, RXSTS	GET RXSTS
	0122 4340	429	ORL Moy	A, #IODIR RXSTS, A	; SET IO DIRECTION FLAG ; RESTORE RXSTS
	0124 AB	430			CONTINUE
	0125 2412	431	JMP	CMD1	CONTINUE
		432;			EDOD COMMOND
			(E MI IN EI	THER IO OR RESET	ERRUR CUTIFITINU
	0127 D231	434 ; 435 IOE	R: <b>JB6</b>	ERRST	; IF BIT 6 SET, RESET ERROR FLAGS
	0127 0231	435 106	SEL	RBØ	; IO FLAG IN RXSTS
	0129 CS	437	MOY	A, RXSTS	GET RXSTS
	012B 4380	438	ORL	A, #IOFLG	SET IO FLAG
,	012D AB	439	MOY	RXSTS, A	RESTORE RXSTS
	012E B5	440	CPL	F1	RESET F1
	012F 4414	441	JMP	MNLP1	; DONE, JUMP BACK TO MAIN LOOP
,		442;	•••		
			SET ERROR	CUMMOND	
		773 766	JEI ENNUN	COLUBRE ST.	

LOC	0BJ	SEQ	S	OURCE 5	IATEMENT	
<b>01</b> 31	C5	445	ERRST	SEL	RBØ	;STS IN RB0
0132	FF	446		MOV	A. R7	GET STS
	533F	447		ANL	A, R7 A, #RSTERR	; Reset error flags
<b>01</b> 35	AF	448			R7, A	RESTORE STS
<b>01</b> 36	90	449		MOV	STS, A	LOAD STATUS
0137	-85	450		CPL		RESET F1
0138	4414	451		JMP	MNLP1	; DONE, BACK TO MAIN LOOP
		452				
		453	; Commani	) Error	- set both F1 AN	D FØ
		454	;			
	85	455		CLR	FØ	;SET F0
<b>01</b> 3B		456			F0	
013C	4414	457		JMP	MNLP1	; Done, Back to Main Loop
		458	•			
				JD CONST	ants	
		460				
	B954		B110:			; Lord 110 Brud Constant
<b>0140</b>	2440			JMP	STTIMR	; GO START TIMER
		463				
				JD CONST	ants	
	-	465				
	B9C2		<b>B300</b> :			; Luad 300 Baud Constant
0144	244C	467		JMP	SITIMR	; GO STARI COUNTER
		468	•		OUTC	
				ud const	HNIS	
04.47	0050	470	; B600:	MOU	D4 # (200 00)	LOOD COO DOUD CONCTONT
	89E2 244C	472				; load 600 baud constant ; go start counter
0140	2446	473		111F	211108	JOU SINKI COUNTER
			-	RUD CONS	TONTC	
		475			10012	
0140	89F2			MOV	P1.#-(16D-2D)	; Lord 1200 Brud Constant
01-01	DAE	477		THUT	KT)# (100 507	1200 1200 UND CONSTANT
			; ; start (	COLINTED		
		479		COUNTER		
014C	F9		, STTIMR:	MOV	A, R1	GET COUNTER CONSTANT
014D				MOY		LOHD COUNTER
014E		482				; START COUNTER
014F		483		EN		ENABLE TIMER INTERRUPTS
0150		484		CPL		RESET F1
	4414	485		JMP	MNLP1	DONE BACK TO MAIN LOOP
		486				···· ····· ···· ····
		487	\$EJECT			

LOC OBJ	SEQ	source sta	TEMENT		
	488 ;		÷ ,		
	489;*****	***	*****	*****	***
	<b>490</b> ;		• • •		· · · · · · · · · · · · · · · · · · ·
				IBF WRITE WITH F1 RE	
					Register. If SO, the D
	493 ; IS FC	ir the outpu	t port. Othe	RWISE, THE DATA IS I	for the transmitter and
	494 ; IS PL	ACED IN THE	TX BUFFER RE	GISTER. THE TXINT I	BIT AND PIN ARE RESET.
	495 ;				
	496 ; ****	okalokakakakakakaka	*****	****	*****
	497 ;				
0153 CS	498 DATA:	SEL R	B0	; data handled mos	TLY IN RB0
0154 FB	499	Moy A	RXSTS	GET RXS15	
0155 F267	500	JB7 I	odata	ः if to flag set, i	data in for 1/0
0157 FF	501	MOY F	6 R7	GET STS	
0158 53DF	562	ANL F	#NOT TXBIT	RESET TXINT BIT	IN' STS
015A AF	503	MOV R	7. A	RESTORE STS	
015B 90	504	MOY S	TS, A	; Load Status	1*
015C 9 <del>NF</del> 7	505	ANL P	2,#NOT TXINT	RESET TXINT PIN	
015E D5	506	SEL R	81	; TXSTS IN RB1	
015F 22	507	IN F	DBB	; Read data	
0160 AC	508	MOV R	4, A	; put data in tx b	UFFER
0161 FD	509	. MÓV F	TXSTS	GET 1XSTS	•
0162 4302	510	ORL P	, #REQFLG	; SET REQUEST FLAG	IN TXSTS
0164 AD	511	MOY 1	XSTS, A	RESTORE 1XSTS	
9165 4414	512	JMP P	NLP1	BACK TO MAIN LOO	P
	513 ;				
	514 ; IO D	ATA ROUTINE			
	515 ;				
0167 537F	516 IODAT	A: ANL I	r, #NOT IOFLG	RESET IO FLAG	
0169 AB	517	MOV	RXSTS, A	RESTORE RXSTS	
016A 22	518		a, deb	; read 10 data fro	
016B 39	519		P1, A	OUTPUT TO PORT 1	
016C 4414	520	JMP	MNLP1	; Done, Bhck to Mf	ain loop
	521;				
	522 \$EJEC	T			

	seq sour	ce statement	
	523 ;	1. S.	
	524 ;*********	*****	******
	525 ;	1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -	
	526 ; INITIALIZA	TION - GET HERE A	IT RESET. THIS ROUTINE RESETS THE INTERRUPT
	527 ; Outputs An	id enables them, a	NO CLEARS THE APPROPRIATE STATUS AND DATA
	528 ; REGISTERS.		
	529;		
	530 ;********	****	*******
	531;		
02 <del>00</del>	532 ORG	i 0200H	
	533 ;		
0200 9AF7	534 INIT: ANL	. P2, #0F7H	RESED TXIND PIN
0202 F5	535 EN		ENABLE INTERRUPTS OUTPUT
0203 2300	536 MOV		CLEAR A
0205 AB	537 MOV		CLEAR RXSTS
0206 AD	538 MOV		CLEAR RX TICK COUNTER
0207 AF	539 MOV		CLEAR STS
0208 D5	540 SEL		SWITCH BANKS
0209 AE	541 MOV		CLEAR CONFIGURE STORE
020A BD04	542 MOV		
	543 ;		· · · · · · · · · · · · · · · · · · ·
		*****	****
	545 ;		
		- IBF AND OBF ARE	E HANDLED IN THIS LOOP. IF IBF=1, THE
			DONTINE IS ACCESSED IE IDE-A THEN ODE
			ROUTINE IS ACCESSED. IF IBF=0, THEN OBF
	548 ; 15 TESTED.	IF OBF=1. IBF 1	IS TESTED AGAIN. AS SOON AS OBF=0, RXSTS
	548 ; 15 TESTED. 549 ; 15 EXAMINE	IF OBF=1, IBF I D TO SEE IF DATA	IS TESTED AGAIN. AS SOON AS OBF=0, RXSTS IS WAITING FOR OUTPUT. WHEN RX DATA
	548 ; 15 TESTED. 549 ; 15 EXAMINE 550 ; READY IS 9	IF OBF=1, IBF 1 ED TO SEE IF DATA SET, FØ IS SET AND	IS TESTED AGAIN. AS SOON AS OBF=0, RXSTS IS WAITING FOR OUTPUT. WHEN RX DATA D F1 IS CLEARED, AND THE DATA IS TRANSFERRED
	548;15 TESTED. 549;15 EXAMINE 550;READY IS 9 551;FROM THE F	IF 08F=1, 18F 1 ED TO SEE IF DATA SET, FØ IS SET AND XX HOLDING REGIST	IS TESTED AGAIN. AS SOON AS OBF=0, RXSTS IS WAITING FOR OUTPUT. WHEN RX DATA D F1 IS CLEARED, AND THE DATA IS TRANSFERRED ER INTO DBBOUT AFTER TESTING FOR ERROR
	548 ; 15 TESTED. 549 ; 15 EXAMINE 550 ; READY IS 5 551 ; FROM THE F 552 ; FLAGS. AM	IF OBF=1, IBF 1 ED TO SEE IF DATA SET, FØ IS SET AND XX HOLDING REGISTE VY ERROR FLAGS SET	IS TESTED AGAIN. AS SOON AS OBF=0, RXSTS IS WAITING FOR OUTPUT. WHEN RX DATA D F1 IS CLEARED, AND THE DATA IS TRANSFERRED ER INTO DBBOUT AFTER TESTING FOR ERROR T ARE TRANSFERRED TO THE STATUS REGISTER.
	548 ; 15 TESTED. 549 ; 15 EXAMINE 550 ; READY IS 5 551 ; FROM THE F 552 ; FLAGS. AN 553 ; IF THE 1/0	IF OBF=1, IBF 1 ED TO SEE IF DATA SET, FØ IS SET AND XX HOLDING REGISTE VY ERROR FLAGS SET	IS TESTED AGAIN. AS SOON AS OBF=0, RXSTS IS WAITING FOR OUTPUT. WHEN RX DATA D F1 IS CLEARED, AND THE DATA IS TRANSFERRED ER INTO DBBOUT AFTER TESTING FOR ERROR
	548 ; 15 TESTED. 549 ; 15 EXAMINE 550 ; READY 15 5 551 ; FROM THE F 552 ; FLAGS. AN 553 ; 1F THE 1/0 554 ; DBBOUT.	IF OBF=1, IBF 1 ED TO SEE IF DATA SET, FØ IS SET AND XX HOLDING REGISTE VY ERROR FLAGS SET	IS TESTED AGAIN. AS SOON AS OBF=0, RXSTS IS WAITING FOR OUTPUT. WHEN RX DATA D F1 IS CLEARED, AND THE DATA IS TRANSFERRED ER INTO DBBOUT AFTER TESTING FOR ERROR T ARE TRANSFERRED TO THE STATUS REGISTER.
	548 ; 15 TESTED. 549 ; 15 EXAMINE 550 ; READY 15 5 551 ; FROM THE F 552 ; FLAGS. AN 553 ; 1F THE 1/0 554 ; DBBOUT. 555 ;	IF OBF=1, IBF 1 ED TO SEE IF DATA SET, FØ IS SET AND RX HOLDING REGISTE IV ERROR FLAGS SET D FLAG IS SET, THE	IS TESTED AGAIN. AS SOON AS OBF=0, RXSTS IS WAITING FOR OUTPUT. WHEN RX DATA D F1 IS CLEARED, AND THE DATA IS TRANSFERRED ER INTO DBBOUT AFTER TESTING FOR ERROR T ARE TRANSFERRED TO THE STATUS REGISTER. E PORT IS READ AND THE DATA TRANSFERRED TO
	548 ; 15 TESTED. 549 ; 15 EXAMINE 550 ; READY 15 5 551 ; FROM THE F 552 ; FLAGS. AN 553 ; 1F THE 1/0 554 ; DBBOUT. 555 ; 556 ; **********	IF OBF=1, IBF 1 ED TO SEE IF DATA SET, FØ IS SET AND RX HOLDING REGISTE IV ERROR FLAGS SET D FLAG IS SET, THE	IS TESTED AGAIN. AS SOON AS OBF=0, RXSTS IS WAITING FOR OUTPUT. WHEN RX DATA D F1 IS CLEARED, AND THE DATA IS TRANSFERRED ER INTO DBBOUT AFTER TESTING FOR ERROR T ARE TRANSFERRED TO THE STATUS REGISTER.
	548 ; 15 TESTED. 549 ; 15 EXAMINE 550 ; READY 15 5 551 ; FROM THE F 552 ; FLAGS. AN 553 ; IF THE 1/0 554 ; DBBOUT. 555 ; 556 ; **********	IF OBF=1, IBF 1 ED TO SEE IF DATA SET, FØ IS SET AND RX HOLDING REGISTE IV ERROR FLAGS SET D FLAG IS SET, TH	IS TESTED AGAIN. AS SOON AS OBF=0, RXSTS IS WAITING FOR OUTPUT. WHEN RX DATA D F1 IS CLEARED, AND THE DATA IS TRANSFERRED ER INTO DBBOUT AFTER TESTING FOR ERROR T ARE TRANSFERRED TO THE STATUS REGISTER. E PORT IS READ AND THE DATA TRANSFERRED TO
	548 ; 15 TESTED. 549 ; 15 EXAMINE 550 ; READY 15 9 551 ; FROM THE F 552 ; FLAGS. AN 553 ; IF THE 1/0 554 ; DBBOUT. 555 ; 556 ; *********** 557 ; 558 MNLOOP: JN1	IF 08F=1, 18F 1 ED TO SEE IF DATA SET, FØ IS SET AND RX HOLDING REGISTE IV ERROR FLAGS SET D FLAG IS SET, TH SEF MALP1	IS TESTED AGAIN. AS SOON AS OBF=0, RXSTS IS WAITING FOR OUTPUT. WHEN RX DATA D F1 IS CLEARED, AND THE DATA IS TRANSFERRED ER INTO DBBOUT AFTER TESTING FOR ERROR T ARE TRANSFERRED TO THE STATUS REGISTER. E PORT IS READ AND THE DATA TRANSFERRED TO ; IF IBF=0, TEST OBF
020E 7612	548 ; 15 TESTED. 549 ; 15 EXAMINE 550 ; READY 15 9 551 ; FROM THE F 552 ; FLAGS. AN 553 ; IF THE 1/0 554 ; DBBOUT. 555 ; 556 ; ************ 557 ; 558 MNLOOP: JN1 559 JF1	IF OBF=1, IBF 1 ED TO SEE IF DATA SET, FØ IS SET AND RX HOLDING REGISTE IV ERROR FLAGS SET D FLAG IS SET, TH SEF MALP1 L CHDJ1	IS TESTED AGAIN. AS SOON AS OBF=0, RXSTS IS WAITING FOR OUTPUT. WHEN RX DATA D F1 IS CLEARED, AND THE DATA IS TRANSFERRED ER INTO DBBOUT AFTER TESTING FOR ERROR T ARE TRANSFERRED TO THE STATUS REGISTER. E PORT IS READ AND THE DATA TRANSFERRED TO ; IF IBF=0, TEST OBF ; IBF=1, TEST F1 FOR COMMAND
020E 7612 0210 2453	548 ; 15 TESTED. 549 ; 15 EXAMINE 550 ; READY 15 9 551 ; FROM THE F 552 ; FLAGS. AN 553 ; IF THE 1/0 554 ; DBBOUT. 555 ; 556 ; ************* 557 ; 558 MNLOOP: JN1 559 JF1 560 JNF	IF OBF=1, IBF 1 ED TO SEE IF DATA SET, FØ IS SET AND RX HOLDING REGISTE IV ERROR FLAGS SET D FLAG IS SET, THE SEF MNLP1 L CHDJ1 P DATA	IS TESTED AGAIN. AS SOON AS OBF=0, RXSTS IS WAITING FOR OUTPUT. WHEN RX DATA D F1 IS CLEARED, AND THE DATA IS TRANSFERRED ER INTO DBBOUT AFTER TESTING FOR ERROR T ARE TRANSFERRED TO THE STATUS REGISTER. E PORT IS READ AND THE DATA TRANSFERRED TO ; IF IBF=0, TEST OBF ; IBF=1. TEST F1 FOR COMMAND ; F1=0, JUMP TO DATA ROUTINE
020E 7612 0210 2453 0212 2400	548 ; 15 TESTED. 549 ; 15 EXAMINE 550 ; READY 15 9 551 ; FROM THE F 552 ; FLAGS. AN 553 ; IF THE 1/0 554 ; DBBOUT. 555 ; 556 ; ************ 557 ; 558 MNLOOP: JN1 559 JF1 560 JNF 561 CMDJ1: JNF	IF OBF=1, IBF 1 ED TO SEE IF DATA SET, FØ IS SET AND RX HOLDING REGISTE AV ERROR FLAGS SET D FLAG IS SET, THE SET MNLP1 L CHDJ1 DATA DATA CHD	IS TESTED AGAIN. AS SOON AS OBF=0, RXSTS IS WAITING FOR OUTPUT. WHEN RX DATA D F1 IS CLEARED, AND THE DATA IS TRANSFERRED ER INTO DBBOUT AFTER TESTING FOR ERROR T ARE TRANSFERRED TO THE STATUS REGISTER. E PORT IS READ AND THE DATA TRANSFERRED TO ; IF IBF=0, TEST OBF ; IBF=1. TEST F1 FOR COMMAND ; F1=0, JUMP TO DATA ROUTINE ; OUT-OF-PAGE COMMAND JUMP
020E 7612 0210 2453 0212 2400 0214 860C	548 ; 15 TESTED. 549 ; 15 EXAMINE 550 ; READY 15 9 551 ; FROM THE F 552 ; FLAGS. AN 553 ; IF THE 1/0 554 ; DBBOUT. 555 ; 556 ; ************ 557 ; 558 MNLOOP: JN1 559 JF1 560 JMF 561 CMDJ1: JAF 562 MNLP1: JOE	IF OBF=1, IBF 1 ED TO SEE IF DATA SET, FØ IS SET AND RX HOLDING REGISTE IV ERROR FLAGS SET D FLAG IS SET, THE SEF MNLP1 L CHDJ1 P DATA P CHD SF MNLOOP	IS TESTED AGAIN. AS SOON AS OBF=0, RXSTS IS WAITING FOR OUTPUT. WHEN RX DATA D F1 IS CLEARED, AND THE DATA IS TRANSFERRED ER INTO DBBOUT AFTER TESTING FOR ERROR T ARE TRANSFERRED TO THE STATUS REGISTER. E PORT IS READ AND THE DATA TRANSFERRED TO ; IF IBF=0, TEST OBF ; IBF=1. TEST F1 FOR COMMAND ; F1=0, JUMP TO DATA ROUTINE ; OUT-OF-PAGE COMMAND JUMP ; WAIT UNTIL DBBOUT IS FREE
020E 7612 0210 2453 0212 2400 0214 860C	548 ; 15 TESTED. 549 ; 15 EXAMINE 550 ; READY 15 9 551 ; FROM THE F 552 ; FLAGS. AN 553 ; IF THE 1/0 554 ; DBBOUT. 555 ; 556 ; ************ 557 ; 558 MNLOOP: JN1 559 JF1 560 JNH 561 CMDJ1: JNF 562 MNLP1: JOE 563 SEL	IF OBF=1, IBF 1 ED TO SEE IF DATA SET, FØ IS SET AND RX HOLDING REGISTE IV ERROR FLAGS SET D FLAG IS SET, THE IBF MNLP1 L CHDJ1 P DATA P CHD SF MNLOOP - RB0	IS TESTED AGAIN. AS SOON AS OBF=0, RXSTS IS WAITING FOR OUTPUT. WHEN RX DATA D F1 IS CLEARED, AND THE DATA IS TRANSFERRED ER INTO DBBOUT AFTER TESTING FOR ERROR T ARE TRANSFERRED TO THE STATUS REGISTER. E PORT IS READ AND THE DATA TRANSFERRED TO ; IF IBF=0, TEST OBF ; IBF=1. TEST F1 FOR COMMAND ; F1=0, JUMP TO DATA ROUTINE ; OUT-OF-PAGE COMMAND JUMP
020E 7612 0210 2453 0212 2490 0214 860C 0216 C5	548 ; 15 TESTED. 549 ; 15 EXAMINE 550 ; READY IS 5 551 ; FROM THE F 552 ; FLAGS. AN 553 ; 1F THE 1/0 554 ; DBBOUT. 555 ; 556 ; **********************************	IF OBF=1, IBF 1 ED TO SEE IF DATA SET, FØ IS SET AND RX HOLDING REGISTE IV ERROR FLAGS SET D FLAG IS SET, THE SEF MNLP1 L CHDJ1 P DATA P CHD SF MNLOOP	IS TESTED AGAIN. AS SOON AS OBF=0, RXSTS IS WAITING FOR OUTPUT. WHEN RX DATA D F1 IS CLEARED, AND THE DATA IS TRANSFERRED ER INTO DBBOUT AFTER TESTING FOR ERROR T ARE TRANSFERRED TO THE STATUS REGISTER. E PORT IS READ AND THE DATA TRANSFERRED TO ; IF IBF=0, TEST OBF ; IBF=1. TEST F1 FOR COMMAND ; F1=0, JUMP TO DATA ROUTINE ; OUT-OF-PAGE COMMAND JUMP ; WAIT UNTIL DBBOUT IS FREE
020E 7612 0210 2453 0212 2400 0214 860C 0216 C5 0217 FB	548 ; 15 TESTED. 549 ; 15 EXAMINE 550 ; READY 15 9 551 ; FROM THE F 552 ; FLAGS. AN 553 ; IF THE 1/0 554 ; DBBOUT. 555 ; 556 ; ************ 557 ; 558 MNLOOP: JN1 559 JF1 560 JNH 561 CMDJ1: JNF 562 MNLP1: JOE 563 SEL	IF OBF=1, IBF 1 ED TO SEE IF DATA SET, FØ IS SET AND RX HOLDING REGISTE AV ERROR FLAGS SET D FLAG IS SET, THE SET MALP1 L CHDJ1 D ATA D ATA D CHD SF MALOOP - RB0 V A, RXSTS	IS TESTED AGAIN. AS SOON AS OBF=0, RXSTS IS WAITING FOR OUTPUT. WHEN RX DATA D F1 IS CLEARED, AND THE DATA IS TRANSFERRED ER INTO DBBOUT AFTER TESTING FOR ERROR T ARE TRANSFERRED TO THE STATUS REGISTER. E PORT IS READ AND THE DATA TRANSFERRED TO ; IF IBF=0, TEST OBF ; IBF=1. TEST F1 FOR COMMAND ; F1=0, JUMP TO DATA ROUTINE ; OUT-OF-PAGE COMMAND JUMP ; WAIT UNTIL DBBOUT IS FREE ; RXSTS IN RB0
0206 7612 0210 2453 0212 2490 0214 860C 0216 C5 0217 FB 0218 721E	548 ; 15 TESTED. 549 ; 15 EXAMINE 550 ; READY IS 5 551 ; FROM THE F 552 ; FLAGS. AN 553 ; 1F THE 1/0 554 ; DBBOUT. 555 ; 556 ; **********************************	IF OBF=1, IBF 1 ED TO SEE IF DATA SET, FØ IS SET AND RX HOLDING REGISTE IV ERROR FLAGS SET D FLAG IS SET, THE IBF MNLP1 L CHDJ1 P DATA P CHD SF MNLOOP - RB0 V A, RXSTS 3 RXRDY	IS TESTED AGAIN. AS SOON AS OBF=0, RXSTS IS WAITING FOR OUTPUT. WHEN RX DATA D F1 IS CLEARED, AND THE DATA IS TRANSFERRED ER INTO DBBOUT AFTER TESTING FOR ERROR T ARE TRANSFERRED TO THE STATUS REGISTER. E PORT IS READ AND THE DATA TRANSFERRED TO ; IF IBF=0, TEST OBF ; IBF=1. TEST F1 FOR COMMAND ; F1=0, JUMP TO DATA ROUTINE ; OUT-OF-PAGE COMMAND JUMP ; WAIT UNTIL DBBOUT IS FREE ; RXSTS IN RB0 ; GET. RXSTS
9206 7612 9210 2453 9212 2490 9214 869C 9216 C5 9217 FB 9217 FB 9218 721E 9218 723C	548 ; 15 TESTED. 549 ; 15 EXAMINE 550 ; READY 15 9 551 ; FROM THE F 552 ; FLAGS. AN 553 ; IF THE 1/0 554 ; DBBOUT. 555 ; 556 ; ************* 557 ; 558 MNLOOP: JN1 559 JF1 560 JNF 561 CMDJ1: JNF 562 MNLP1: JOE 563 SEL 564 MON 565 JB3	IF OBF=1, IBF 1 ED TO SEE IF DATA SET, FØ IS SET AND X HOLDING REGISTE V ERROR FLAGS SET D FLAG IS SET, THE MALP1 L CHDJ1 D DATA D CHD SF MINLOOP - RB0 V A, RXSTS 3 RXRDY 7 IOFLAG	IS TESTED AGAIN. AS SOON AS OBF=0, RXSTS IS WAITING FOR OUTPUT. WHEN RX DATA D F1 IS CLEARED, AND THE DATA IS TRANSFERRED ER INTO DBBOUT AFTER TESTING FOR ERROR T ARE TRANSFERRED TO THE STATUS REGISTER. E PORT IS READ AND THE DATA TRANSFERRED TO ; IF IBF=0, TEST OBF ; IBF=1. TEST F1 FOR COMMAND ; F1=0, JUMP TO DATA ROUTINE ; OUT-OF-PAGE COMMAND JUMP ; WAIT UNTIL DBBOUT IS FREE ; RXSTS IN RB0 ; GET RXSTS ; TEST RX DATA READY FLAG
9206 7612 9210 2453 9212 2490 9214 869C 9216 C5 9217 FB 9217 FB 9218 721E 9218 723C	548 ; 15 TESTED. 549 ; 15 EXAMINE 550 ; READY IS 5 551 ; FROM THE F 552 ; FLAGS. AN 553 ; 1F THE 1/0 554 ; DBBOUT. 555 ; 556 ; *********** 557 ; 558 MNLOOP: JN1 559 JF1 560 JMF 561 CMDJ1: JMF 562 MNLP1: JOE 563 SEL 564 MOV 565 JB3 566 JB7	IF OBF=1, IBF 1 ED TO SEE IF DATA SET, FØ IS SET AND X HOLDING REGISTE V ERROR FLAGS SET D FLAG IS SET, THE MALP1 L CHDJ1 D DATA D CHD SF MINLOOP - RB0 V A, RXSTS 3 RXRDY 7 IOFLAG	IS TESTED AGAIN. AS SOON AS OBF=0, RXSTS IS WAITING FOR OUTPUT. WHEN RX DATA D F1 IS CLEARED, AND THE DATA IS TRANSFERRED ER INTO DBBOUT AFTER TESTING FOR ERROR T ARE TRANSFERRED TO THE STATUS REGISTER. E PORT IS READ AND THE DATA TRANSFERRED TO ; IF IBF=0, TEST OBF ; IBF=1. TEST F1 FOR COMMAND ; F1=0, JUMP TO DATA ROUTINE ; OUT-OF-PAGE COMMAND JUMP ; WAIT UNTIL DBBOUT IS FREE ; RXSTS IN RB0 ; GET RXSTS ; TEST RX DATA READY FLAG ; TEST TO FLAG
0206 7612 0210 2453 0212 2490 0214 860C 0216 C5 0217 FB 0218 721E 0218 721E	548 ; 15 TESTED. 549 ; 15 EXAMINE 550 ; READY IS 5 551 ; FROM THE F 552 ; FLAGS. AN 553 ; IF THE I/C 554 ; DBBOUT. 555 ; 556 ; **********************************	IF OBF=1, IBF 1 ED TO SEE IF DATA SET, FØ IS SET AND X HOLDING REGISTE V ERROR FLAGS SET D FLAG IS SET, THE MALP1 L CHDJ1 D DATA D CHD SF MINLOOP - RB0 V A, RXSTS 3 RXRDY 7 IOFLAG	IS TESTED AGAIN. AS SOON AS OBF=0, RXSTS IS WAITING FOR OUTPUT. WHEN RX DATA D F1 IS CLEARED, AND THE DATA IS TRANSFERRED ER INTO DBBOUT AFTER TESTING FOR ERROR T ARE TRANSFERRED TO THE STATUS REGISTER. E PORT IS READ AND THE DATA TRANSFERRED TO ; IF IBF=0, TEST OBF ; IBF=1. TEST F1 FOR COMMAND ; F1=0, JUMP TO DATA ROUTINE ; OUT-OF-PAGE COMMAND JUMP ; WAIT UNTIL DBBOUT IS FREE ; RXSTS IN RB0 ; GET RXSTS ; TEST RX DATA READY FLAG ; LOOP
9206 7612 9210 2453 9212 2490 9214 869C 9216 C5 9217 FB 9217 FB 9218 721E 9218 723C	548 ; 15 TESTED. 549 ; 15 EXAMINE 550 ; READY IS 5 551 ; FROM THE F 552 ; FLAGS. AN 553 ; IF THE I/C 554 ; DBBOUT. 555 ; 556 ; **********************************	IF OBF=1, IBF 1 ED TO SEE IF DATA SET, FØ IS SET AND X HOLDING REGISTE V ERROR FLAGS SET D FLAG IS SET, THE CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1	IS TESTED AGAIN. AS SOON AS OBF=0, RXSTS IS WAITING FOR OUTPUT. WHEN RX DATA D F1 IS CLEARED, AND THE DATA IS TRANSFERRED ER INTO DBBOUT AFTER TESTING FOR ERROR T ARE TRANSFERRED TO THE STATUS REGISTER. E PORT IS READ AND THE DATA TRANSFERRED TO ; IF IBF=0, TEST OBF ; IBF=1. TEST F1 FOR COMMAND ; F1=0, JUMP TO DATA ROUTINE ; OUT-OF-PAGE COMMAND JUMP ; WAIT UNTIL DBBOUT IS FREE ; RXSTS IN RB0 ; GET RXSTS ; TEST RX DATA READY FLAG ; LOOP
0206 7612 0210 2453 0212 2490 0214 860C 0216 C5 0217 FB 0218 721E 0218 721E 0218 F23C 021C 440C	548 ; 15 TESTED. 549 ; 15 EXAMINE 550 ; READY IS 5 551 ; FROM THE F 552 ; FLAGS. AN 553 ; IF THE I/C 554 ; DBBOUT. 555 ; 556 ; **********************************	IF OBF=1, IBF 1 ED TO SEE IF DATA SET, FØ IS SET AND X HOLDING REGISTE IV ERROR FLAGS SET D FLAG IS SET, THE CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1	IS TESTED AGAIN. AS SOON AS OBF=0, RXSTS IS WAITING FOR OUTPUT. WHEN RX DATA D F1 IS CLEARED, AND THE DATA IS TRANSFERRED ER INTO DBBOUT AFTER TESTING FOR ERROR T ARE TRANSFERRED TO THE STATUS REGISTER. E PORT IS READ AND THE DATA TRANSFERRED TO ; IF IBF=0, TEST OBF ; IBF=1. TEST F1 FOR COMMAND ; F1=0, JUMP TO DATA ROUTINE ; OUT-OF-PAGE COMMAND JUMP ; WAIT UNTIL DBBOUT IS FREE ; RXSTS IN RB0 ; GET RXSTS ; TEST RX DATA READY FLAG ; LOOP D DBBOUT
020C D614 020E 7612 0210 2453 0212 2400 0214 860C 0216 C5 0217 FB 0218 721E 0218 721E 0218 F23C 021C 440C	548 ; 15 TESTED. 549 ; 15 EXAMINE 550 ; READY IS 5 551 ; FROM THE F 552 ; FLAGS. AN 553 ; IF THE I/C 554 ; DBBOUT. 555 ; 556 ; **********************************	IF OBF=1, IBF 1 ED TO SEE IF DATA SET, FØ IS SET AND X HOLDING REGISTE IV ERROR FLAGS SET D FLAG IS SET, THE CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1	IS TESTED AGAIN. AS SOON AS OBF=0, RXSTS IS WAITING FOR OUTPUT. WHEN RX DATA D F1 IS CLEARED, AND THE DATA IS TRANSFERRED ER INTO DBBOUT AFTER TESTING FOR ERROR T ARE TRANSFERRED TO THE STATUS REGISTER. E PORT IS READ AND THE DATA TRANSFERRED TO ; IF IBF=0, TEST OBF ; IBF=1. TEST F1 FOR COMMAND ; F1=0, JUMP TO DATA ROUTINE ; OUT-OF-PAGE COMMAND JUMP ; WAIT UNTIL DBBOUT IS FREE ; RXSTS IN RB0 ; GET RXSTS ; TEST RX DATA READY FLAG ; LOOP
0206 7612 0210 2453 0212 2490 0214 860C 0216 C5 0217 FB 0218 721E 0218 721E 0218 721E 0210 440C 0216 85 021F 95	548 ; 1S TESTED. 549 ; 1S EXAMINE 550 ; READY IS 5 551 ; FROM THE F 552 ; FLAGS. AN 553 ; IF THE I/C 554 ; DBBOUT. 555 ; 556 ; **********************************	IF OBF=1, IBF 1 ED TO SEE IF DATA SET, FØ IS SET AND X HOLDING REGISTE IV ERROR FLAGS SET D FLAG IS SET, THE CHD IS CHD	IS TESTED AGAIN. AS SOON AS OBF=0, RXSTS IS WAITING FOR OUTPUT. WHEN RX DATA D F1 IS CLEARED, AND THE DATA IS TRANSFERRED ER INTO DBBOUT AFTER TESTING FOR ERROR I ARE TRANSFERRED TO THE STATUS REGISTER. E PORT IS READ AND THE DATA TRANSFERRED TO ; IF IBF=0, TEST OBF ; IBF=1. TEST F1 FOR COMMAND ; F1=0, JUMP TO DATA ROUTINE ; OUT-OF-PAGE COMMAND JUMP ; WAIT UNTIL DBBOUT IS FREE ; RXSTS IN RB0 ; GET RXSTS ; TEST RX DATA READY FLAG ; LOOP D DBBOUT ; SET F0
0206 7612 0210 2453 0212 2490 0214 860C 0216 C5 0217 FB 0218 721E 0218 721E 0218 F23C 021C 440C 021E 85 021F 95 0220 R5	548 ; 15 TESTED. 549 ; 15 EXAMINE 550 ; READY IS 5 551 ; FROM THE F 552 ; FLAGS. AN 553 ; IF THE I/C 554 ; DBBOUT. 555 ; 556 ; **********************************	IF OBF=1, IBF 1 ED TO SEE IF DATA SET, FØ IS SET AND X HOLDING REGISTE IV ERROR FLAGS SET D FLAG IS SET, THE CHD IS CHD	IS TESTED AGAIN. AS SOON AS OBF=0, RXSTS IS WAITING FOR OUTPUT. WHEN RX DATA D F1 IS CLEARED, AND THE DATA IS TRANSFERRED ER INTO DBBOUT AFTER TESTING FOR ERROR I ARE TRANSFERRED TO THE STATUS REGISTER. E PORT IS READ AND THE DATA TRANSFERRED TO ; IF IBF=0, TEST OBF ; IBF=1. TEST F1 FOR COMMAND ; F1=0, JUMP TO DATA ROUTINE ; OUT-OF-PAGE COMMAND JUMP ; WAIT UNTIL DBBOUT IS FREE ; RXSTS IN RB0 ; GET RXSTS ; TEST RX DATA READY FLAG ; LOOP D DBBOUT ; SET F0 ; RESET F1
0206 7612 0210 2453 0212 2490 0214 860C 0216 C5 0217 FB 0218 721E 0218 721E 0218 F23C 021C 440C 021E 85 021F 95 0220 A5 0221 922E	548 ; 15 TESTED. 549 ; 15 EXAMINE 550 ; READY IS 5 551 ; FROM THE F 552 ; FLAGS. AN 553 ; IF THE I/C 554 ; DBBOUT. 555 ; 556 ; **********************************	IF OBF=1, IBF 1 ED TO SEE IF DATA SET, FØ IS SET AND X HOLDING REGISTE Y ERROR FLAGS SET D FLAG IS SET, THE CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 C	IS TESTED AGAIN. AS SOON AS OBF=0, RXSTS IS WAITING FOR OUTPUT. WHEN RX DATA D F1 IS CLEARED, AND THE DATA IS TRANSFERRED ER INTO DBBOUT AFTER TESTING FOR ERROR I ARE TRANSFERRED TO THE STATUS REGISTER. E PORT IS READ AND THE DATA TRANSFERRED TO ; IF IBF=0, TEST OBF ; IBF=1. TEST F1 FOR COMMAND ; F1=0, JUMP TO DATA ROUTINE ; OUT-OF-PAGE COMMAND JUMP ; WAIT UNTIL DBBOUT IS FREE ; RXSTS IN RB0 ; GET RXSTS ; TEST RX DATA READY FLAG ; LOOP D DBBOUT ; SET F0 ; RESET F1 ; CHECK FRAMING ERROR FLAG
0206 7612 0210 2453 0212 2490 0214 860C 0216 C5 0217 FB 0218 721E 0218 721E 0218 F23C 021C 440C 021E 85 021F 95 0220 R5	548 ; 15 TESTED. 549 ; 15 EXAMINE 550 ; READY IS 5 551 ; FROM THE F 552 ; FLAGS. AN 553 ; IF THE I/C 554 ; DBBOUT. 555 ; 556 ; **********************************	IF OBF=1, IBF 1 ED TO SEE IF DATA SET, FØ IS SET AND X HOLDING REGISTE Y ERROR FLAGS SET D FLAG IS SET, THE CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDJ1 CHDC CHDC CHDC CHDC CHDC CHDC CHDC CHDC CHDC CHDC CHDC CHDC CHDC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC CHCC	IS TESTED AGAIN. AS SOON AS OBF=0, RXSTS IS WAITING FOR OUTPUT. WHEN RX DATA D F1 IS CLEARED, AND THE DATA IS TRANSFERRED ER INTO DBBOUT AFTER TESTING FOR ERROR I ARE TRANSFERRED TO THE STATUS REGISTER. E PORT IS READ AND THE DATA TRANSFERRED TO ; IF IBF=0, TEST OBF ; IBF=1. TEST F1 FOR COMMAND ; F1=0, JUMP TO DATA ROUTINE ; OUT-OF-PAGE COMMAND JUMP ; WAIT UNTIL DBBOUT IS FREE ; RXSTS IN RB0 ; GET RXSTS ; TEST RX DATA READY FLAG ; LOOP D DBBOUT ; SET F0 ; RESET F1

LOC	08J	. 9	5EQ		SOURCE	STATEME	NT		1 <b>-</b>							
6227	5307		578		ANL .	'A, #NO	t (datro	YORF	RAMER OF	r ovrun:	) ;R	eset si	ume flags	;		
8229	AB		579		MOY	RXSTS	, A	; RI	STORE RA	KSTS						
022A	FC		580		MOV	A, R4		; G	t data f	-rom hoi	DING REG	i				
022B	<i>8</i> 2		581		OUT	DBB, A		; Pl	IT IN DBE	BOUT						
022C	440C		582		JMP	MNLOO	Р	;L(	0P							
			583													
			584	FRAM	ing erro	r flag s	ET									
			585													
022E	FF			RXF :	MOY	A, R7		; G	et sts							
	4340		587		ORL	A, #FE	STS		T FRAMI	NG ERRO	r Flag					
0231			588		MOY	R7, A			STORE 5							
0232			589		MOV	515, A	L C L		DAD STATI			· .				
	4423		590		JMP	RXRDY			INTINUE							
0233	1123		591			NON/ I	*		ANTINUC							
						r flag s	εT									
			593		CON ERRO	K FLNU D	C1				•					
0235	CC				MOL	0.07		~	-							
			•	RX0:	MOV	A, R7			T STS							
	4389		595		ORL	A. #0V	515		T OVERRI		r flag					
0238			596		MOY	R7, A			STORE 5							
0239			597		MOY	STS, A			Dad Stati	US						
02.SH	4426		598		JMP	RXRDY	2	; Ci	NTINUE							
			599					_								
					lag set	- TEST D	IRECTION									
_			601													
023C				IOFLAC		A, RXS	TS	ូ ដ	et RXS15							
	D20C		603		JB6	MNLOC	P	; P	ORT IS O	U1PU1 -	NO ACTIC	N				
023F			604		CLR	FØ			ESET FØ							
0240			605		CLR	F1		۶i	ET F1							
0241			606		CPL	F1										
	537F		607		anl		ot ioflg		ESET IO							
0244			608		Moy	RXSTS	5, A		estore r							
0245			609		IN	A, P1			ead port							
0246			616		OUT	DBB' I			ut data	IN DBBC	UT					
0247	440C		611		JMP	MINLO	NP .	۶L	00P							
			61.													
			613	3	END											
	YMBOLS			14												
	007F	B110		91.3E	B1200	014R		0142	8600	0146	BFFLG		CMD	0100	CMD1	0112
MD2	0121	CMDJ			data	<b>01</b> 53	DATRDY		ERROR		ERRST		FESTS	0040	FRAMER	
INIT	0200	INT	. (	300B	Iodata	0167	IODIR	0040	IOER	0127	IOFLAG	023C	IOFLG	<b>8888</b>	hark	0004
<b>1KOUT</b>	0001	MNLC	IOP (	329C	MNLP1	0214	MOUT	0019	ovrun	<b>0020</b>	OVSTS	0080	RCV	<b>001B</b>	RCV1	<b>00</b> 26
RCV2	0033	RCV3		9938	RCV4	0042	RCV5	604D	RCV6	0051	RCV7	0055	RCV8	0060	RCV9	0064
REQFLO	i 0002	RESE	T (	9999	RETURN	0080	RSTERR	003F	RXF	922E	RXFLG		RXINTL	8888	RXO	0235
RXRDY	021E	RXRD			RXRDY2			0003	SBIT	0008	SPACE		SPOUT	OOFE	SRIBIT	
	6 0002	STPE			STTIMR		TICOUT		TICSRT		TIMCON		TIMINT		IXBIT	
KILL																
IXEND	<b>00</b> 28	TXFI	.G (	2001	TXINT	6668	TXOUT	0012	TXSTS	0005	TXTIC	<b>8993</b>	XMIT	0068	XH11	0081

ASSEMBLY COMPLETE, NO ERRORS

### APPENDIX C2

 LOC	OBJ	SEQ	Source	STATEMENT		· · · · · ·
		1;				
		2 ; TEST	ROUTINE	WHICH OUTPUTS TH	ie ascii character set to the	
		3;UPI	TRANSMIT	TER AND DISPLAYS	on the 80/30 console any	
		4 ; CHAR	ACTERS RE	CEIVED BY THE UP	PI RECEIVER.	
		5;		الم الم الم		
		6; INPL	its: Noth	ING		
		7;0UTF	UTS: CHA	RACTERS TO CONSOL	E	
		8 ; Call	S: NOTHI	VG ·		
		9;				
4000		10	ORG	4000H		
000F		11 MODES	iz equ	ØDFH	\$8253 CONTROL PORT	
990C		12 CNT8	EQU	ØDCH	; 8253 CNT 0 PORT	
00E5		13 CMD	EQU	0E5H	; UPI COMMAND PORT	·*
00E5		14 STATU	is equ	ØE5H	UP1 STATUS PORT	
80E4		15 DBBIN		0E4H	UPI DBBIN PORT	1
00E4		16 DBBOU		0E4H	UPI DBBOUT PORT	
0020		17 TXIN		201	TXINT MASK	
0001		18 OBF	EQU	01H	OBF MASK	
0002		19 IBF	EQU		; IBF MASK	
<b>ØØED</b>		20 STATS		ØEDH	8251 STATUS PURT	
ØØEC		21 DATA			8251 DATA PORT	
0001		22 TXRD		01H	8251 TXRDY MASK	
		23;	240	0211	VOLUL TINDI TIDIX	
4000	3E36	24 STAR	E MVI -	A, 36H	\$8253 CNTO MODE WORD	5
	D3DF	25	OUT	MODE53	; 8253 CONTROL PORT	
	3E10	26	MYI	A, 10H	DIVIDE BY 16D	
	D3DC	27	OUT	CNTO	; 8253 CNTØ PORT LSB	
	3E00	28	MYI	R, 00H	j	
	D3DC	29	OUT	CNTØ	, ; 8253 CNTØ PORT MSB	
	0620	30	MYI	B, 20H	; INITIALIZE OUTPUT CHR	
	3E10	31	MVI	A, 10H	; CONFIGURE COMMAND - 1200 BAUD	
	D3£5	32	OUT	CMD	UP1 CONMAND PORT	
	DBE5	33 POLLS		STATUS		
	E621	33 FOLC	ANI	TXINT OR OBF	READ UPI STATUS	
	CA1240	35	JZ	POLL1	TEST TXINT AND OBF	
	DBE5	36	JZ IN	STATUS	WAIT UNTIL ONE IS SET	
	E601	37	ANI	08F	; Read upi status again ; Nas It obf?	
	C23849	38	JNZ	RX	; YES, GO DO RECEIVER	
TOID	023040	39	JINZ	κ <b>ο</b>		
4020	70	40		0.0	, NO, MUST BE TRANSMITTER	
	D3E4	40	MOV	A, B	GET NEXT CHR FOR OUTPUT	
	FESA	42	OUT CPI	DBBIN 'Z'	;output 10 upi dbbin ;wrs it lrst chr?	
	CA3340	43	JZ	NEWB	YES, RESET REG. B	
4028		44	INR	B	OTHERWISE, INC B	
	DBE5	45 POLL		status	TEST IF IBF STILL SET	
	E602	45 FOLL 46	∠: IN ANI			
		40 47		IBF POLLO	;TEST IBF ;WAIT UNTIL IBF=0	
	C22940		JNZ TMD	POLL2 POLL1	BEFORE LOOKING AT STATUS AGAIN	
4030	C31240	48	JMP	FULLI	DELOKE FOOVIUM UI DIUIO2 UMUTU	
4000	0.000	- 49 ;				
	0620	50 NEWB		B, 20H	RESET REG. B	
4030	C32940	51	JMP	POLL2	; go Back	
		52;				

LOC OBJ	SEQ	SOURCE STATEMENT		
4038 DBE4 4038 4F 4038 DBED 403D E601 403F CA3B40 4042 79 4043 D3EC 4045 C31240	53 RX: 54 55 RX1: 56 57 58 59 60	IN D8BOUT MOY C, A IN STAT51 ANI TXRDY JZ RX1 MOY A, C OUT DATA51 JMP POLL1	; READ DOBOUT FOR RECEIVED CHR ; SAVE IT IN C ; READ 8251 STATUS ; TEST TXRDY ; NAIT UNTIL READY ; GET CHR ; OUTPUT CHR TO CONSOLE ; GO TEST UPI AGAIN	~
PUBLIC SYMBOLS	61 ; 62 END			
EXTERNAL SYMBOLS		The Art at the		

USER SYMBOLS				
				LBF A 0002 MODE53 A 00DF
NEHB A 4033	08F A 9091		A 4029 RX A 4038	RX1 A 403B START A 4000
stat51 a 00ed	status a ooes	TXINT A 0020 TXRDY	A 0001	
			and the second	

### RSSEMBLY COMPLETE, NO ERRORS

# Using the 8202 Dynamic RAM Controller

INTRODUCTION
FUNCTIONAL DESCRIPTION2-59
Overview
MEMORY SPEED SELECTION AND LAYOUT
Compatible Memories
APPLICATION EXAMPLES2-68
8085A
SUMMARY
APPENDIX 1. DYNAMIC RAM OVERVIEW2-76
APPENDIX 2. POWER GRIDDING AND DECOUPLING2-78
APPENDIX 3. 8202/MEMORY SPEC COMPATIBILITY

Intel Corporation assumes no responsibility for the use of any circuitry or software other than circuitry or software embodied in an Intel product. No other circuit patent licenses are implied.

00203A

# 

### the second part of the second pa

A set of the Association of t 

and the second second

and the second second

### INTRODUCTION

Dynamic RAMs have always been somewhat of a problem for system designers. The problems associated with refreshing, timing, and interfacing have caused many RAM intensive microprocessor applications to utilize only static memory. This is unfortunate because dynamic memory is more attractive on the basis of cost, power consumption, and bit density. The Intel 8202 was designed to eliminate the bulk of the problems associated with dynamic RAMs and to make interfacing simple and cost effective.

The 8202 provides for address decoding, multiplexing and all the timing needed to refresh 16 pin dynamic (multiplexed address) RAMs. All refresh operations are handled by the 8202 and refreshing is *not* dependent on the state of the controlling system. This means that long reset times, single stepping, or extended bus holds will not destroy RAM contents, as would be the case with processor controlled refreshing. In essence, the 8202 has the ability to make dynamic memory look static to the user.

This note will describe in detail the Intel 8202 and illustrate its use. Broken into three major sections, each successive section discusses a different aspect on using the 8202. The first section describes the functionality of the 8202 and illustrates its use in general. The second section is more specific and discusses, as an overview, the interface, decoupling and speed selection of the memory array. The last section illustrates 8085A application examples and an interconnect of the 8086 max mode system with 128K bytes of dynamic RAM.

For those readers who are unfamiliar with dynamic RAM or would like to "refresh" their memory, some basics about dynamic RAM are attached in Appendix 1. Appendix 2 details the basics on laying out a MOS array, a critical area of importance when trying to develop a troublefree system. Also attached is Appendix 3, an exhaustive analysis of 8202's compatibility with the Intel industry standard dynamic RAMs. If you've never worked with dynamic RAM before, it is highly recommended that you obtain and read the dynamic RAM sections of the Intel Memory Design Handbook. Also, for a comparison and supplemental background, you may want to refer to Intel Application Report #1, "Simplify Your Dynamic RAM/Microprocessor Interface," and Application Note #38. "Application Techniques for the Intel 8085A Bus." These notes illustrate the complexities that used to be involved when interfacing to dynamic RAM. An 8202 data sheet will prove very beneficial when reading this note.

### FUNCTIONAL DESCRIPTION

#### Overview

The 8202 is a bipolar device packaged in a 40 pin dual-inline package. This Dynamic RAM controller performs all the system control support needed to operate and refresh up to 16K bytes of 2104A ( $4K \times 1$ ), 64K bytes of 2117, 2118 (16K  $\times$  1) in an 8080A, 8085A system or 128K bytes for 8086. To accomplish this the 8202 has the following features:

- Provides address bus multiplexing, compatible with address multiplexed RAMs.
- Provides sufficient output drive for up to 4 banks of 8 2104A's, 2117's or 2118's. All necessary CAS (Column Address Strobe), RAS (Row Address Strobe), WE (Write Enable) and CS (Chip Select) signals are generated.
- Provides failsafe refresh. Memory is refreshed in a distributed manner (RAS only refresh) without using the inefficient method of asking the processor to relinquish the bus. The processor is asked to wait if it requests a memory cycle when a refresh cycle is being performed.
- Provides externally controlled refresh option for those who want sync or hidden refresh.
- Allows direct interface with the 8080A bus, the demultiplexed 8085A bus, the 8086 maximum mode bus, and DMA controllers.
- Allows convenient and compatible debugging with ICE modules and µScope.
- Allows all memory and refresh requests to be asynchronously requested.

A block diagram of the 8202 is given in Figure 1 illustrating how these features are integrated. Each function is described below.

#### Oscillator

The Intel 8202 generates its timing from a crystal* controlled internal shift register technique. This method provides highly accurate control of the fine resolution of timing required for dynamic RAM. This is far superior to a monostable multivibrator approach where glitches and unit to unit timing accuracies are difficult to control.


#### Arbiter

The arbiter resolves all conflicts between any cycles that are requested. These cycle requests can be generated from one of four places:

- A. Read cycle request RD/S1 input
- B. Write cycle request WR input
- C. External refresh request REFRQ/ALE
- D. Internal refresh request (refresh timer shown in block diagram)

If a refresh cycle is in progress and another cycle is requested, the requesting device is asked to wait until the present cycle is completed. After completion of the present refresh cycle a response from a system acknowledge output, called SACK, will notify the

^{*} An external TTL clock can also be used.



requesting device of availability for use. If a read or write request occurs simultaneously with a refresh request, the read or write cycle will be performed first, then the refresh cycle. Read and write cycle requests should not occur simultaneously during normal operation. If the 8202 is deselected, only an internal or external refresh cycle request will be accepted; however, it will continue with the present memory cycle if one is being performed. (Hence the chip select input is called protected chip select, PCS, because the current cycle is always completed regardless of any other pending request.)

### Refresh Timer and Counter

The refresh timer increments on each pulse from the clock input until it reaches a preset number that causes an internal refresh request to occur. Note that this causes the refresh rate to be 8202 clock cycle dependent. External refresh requests will cause the refresh timer to reset, but not disable it.

The internal counter contains the  $\overline{RAS}$  address that will be used during the refresh. The counter is incremented after each refresh, resetting to zero after all  $\overline{RAS}$ addresses have been refreshed.

### Multiplexer

The multiplexer is controlled by the timing and control logic. It presents to the address bus one of the following;

- 1. The refresh counter when there is a refresh cycle
- 2.  $AL_{0-6}$  on a RAS pulse ( $AL_{0-5}$ ,  $AH_6$  for CS on 4K 2104A's)
- 3.  $AH_{0-6}$  on a CAS pulse (AH₆ is still used as  $\overline{CS}$  for 2104A)

The outputs from the multiplexer are inverted from the address inputs. This is immaterial to the dynamic RAM array and does *not* require inversion for proper system operation.

#### Timing and Control

The timing and control logic allows either a read, write or refresh cycle to occur. After any read or write cycle request, SACK (System ACKnowledge) goes active if the cycle was not requested during a refresh cycle. If it was, SACK is delayed until XACK, thereby requesting wait states from the cycle requester.

#### Support Functions


### Generation of RAS, CAS, WE and CS

All the dynamic RAM controlling signals are taken from taps off an internal traveling ones shift register. This internal shift register is driven by the clock given at the 8202 X₀, X₁ inputs, whether it is crystal or external drive. The taps on this internal shift register provide integral increments of the clock period, giving accurate control of the RAS, CAS, WE and CS signals, as illustrated in Figure 2. Timing begins after the internal shift register clock is synchronized with the processor, DMA or refresh request control signals.

#### Cycle Start

Externally, starting a cycle can occur from one of three inputs: RD, WR or a high pulse on the REFRQ input. Internally, memory cycles can also be initiated from an internal refresh request. Arbitration between memory or refresh cycles is performed internally in the 8202.

To perform this arbitration, a refresh request (internal or external using REFRQ) is clocked in on the rising edge



of the  $X_{in}$  clock input as shown in Figure 3 (note 1). The internal refresh logic is then activated on the following rising edge of the clock (note 5), if no memory cycle is currently in progress. At this time, the refresh address (taken from the internal refresh counter) is multiplexed out to the memory and refresh control is set up (note 6, 7). If a memory cycle is in progress, the refresh request is latched until serviced (at the end of the current memory cycle).

Conversely, if no refresh is in progress, a RD or WR could be setting up while the clock is low (note 2). On the next rising edge of the clock a cycle is started. If RD, WR setup time was not met, the request will synchronize with the next cycle (if no refresh is requested). If both a refresh and a memory cycle were requested simultaneously, the cycle performed will be a memory cycle as this will be recognized a half cycle earlier (please refer to Figure 3 for clarification). If a refresh request was made during a memory cycle, it is postponed until after the memory cycle is completed, as refresh requests are *latched* until serviced.

When refresh cycles occur, any requested memory cycle is delayed through the use of the SACK output. This output is typically NANDed with other system acknowledge signals to the ready pin of the processor, asking the processor to wait until the refresh is completed. If no dynamic RAM memory cycle is requested during a refresh, the processor operation will not be disturbed as SACK only responds after a cycle is requested from the 8202. This is a more efficient method than using the hold input as overhead cycles are needed to recognize hold, generate HLDA and later regain control of the system bus.


With this type of arbitration, there is less contention between a refresh or memory cycle request as it is eliminated through the synchronization with different 8202 clock edges. This arbitration method also results in the 8202 clock, system clock, refresh requests, and memory read and write requests being totally asynchronous with respect to each other. Reads and writes, however, should not be requested simultaneously.

Another area of concern with arbiters is the hangup that can occur when an input edge corresponds exactly with the clock edge. All systems have this problem but the 8202 is designed to statistically eliminate this problem. Compared to a standard TTL flip flop, the 8202 (if the input edge was exactly in sync with the clock edge) is estimated to be 10–15 orders of magnitude improvement in mean time to failure (i.e., years). This is accomplished by the fact that internally, the 8202 has 3 flip flops and 1 latch in series to resolve the arbitration. For hangup to occur, all four logic elements must hangup — statistically not feasible.

#### **Refresh Modes**

As was shown in the block diagram in Figure 1, the refresh logic is broken into two blocks: The refresh address counter and the timer. The counter contains the address of the next RAM location to be refreshed while the timer controls as to when a refresh is needed. This refresh timer is basically a frequency divider that divides the input clock frequency down to the refresh rate required.

With this type of refresh logic, internal refresh control is done in a distributed manner, i.e., a refresh cycle is per-



1 REFRESH TIMER TIMES OUT ON A POSITIVE CLOCK EDGE.

2 A RD OR WR SETS UP TO REQUEST A CYCLE WHEN THE CLOCK IS LOW.

3 A MEMORY CYCLE STARTS WHEN THE XIN GOES HIGH.

4 TIMING LOGIC IS STARTED AND THE RAS STROBE IS GENERATED.

5 IF THERE IS NO CYCLE IN PROGRESS, THE CYCLE MODE IS SWITCHED TO REFRESH FROM THE RISING CLOCK EDGE. A REFRESH CYCLE IS NOW REQUESTED. REFRESH ADDRESSES ARE SET UP.

6 REFRESH CYCLE IS STARTED.

7 TIMING LOGIC HAS STARTED AND THE REFRESH RAS STROBE IS GENERATED.



formed approximately every 2 ms/#  $\overline{\text{RAS}}$  addresses period of time. It is performed as a  $\overline{\text{RAS}}$  only refresh, the preferred approach as this does not turn on all the internal memory circuitry as would a  $\overline{\text{RAS}}/\overline{\text{CAS}}$  refresh. Less circuitry that is on means less power consumption, and less noise spiking in the system. Remembering that 4K dynamic RAMs require 64 cycle refresh for each 2 ms of time and 16K dynamic RAMs require 128 cycle (as they are organized as 128 rows x 128 columns) it was necessary to have different refresh rates for the different RAMs. The 8202 knows it should perform a 64 cycle versus a 128 cycle refresh due to the 4K/16K option selected on input pin AL₆. Looking at the 8202 refresh specifications, the exact amount of delay between refresh requests can be determined as follows:

For 2104A Configuration:	
Min	Max
548 × EXTERNAL 8202 Clock period	576 × EXTERNAL 8202 Clock period
For 2117, 2118 Configuration:	
Min	Max
264 × EXTERNAL 8202 Clock period	288 × EXTERNAL 8202 Clock period

The refresh timing is generated after the internal refresh counter has incremented the above number of cycles. It may seem odd that there is a range of counts between min and max. This was designed as such to reduce power consumption. The lower three bits in the counter are indeterminant when reset, which occurs every time the counter reaches terminal count. The maximums above were selected to give proper refresh for the 2104A and 2117 at the 18.432 MHz frequency associated with the 8080A system and above to 25 MHz (top operating frequency of the 8202). To illustrate this, the following example is given:

### For 8080A clock frequency of 18.432 MHz Clock Period = 1/18.432 MHz = 54.25 ns

For 2104A

Max time between refresh = 576 (54.25 ns) = 31.25  $\mu$ sec

which is the same as 2 ms/64 =  $31.25 \ \mu sec.$ 

For 2117

Max time between refresh =  $288 (54.25 \text{ ns}) = 15.625 \mu \text{sec.}$ 

which is the same as 2 ms/128 = 15.625  $\mu$ sec.

For frequencies above 18.432 MHz a similar exercise can be performed to determine the internal refresh rate. Note that these internally generated refresh cycles are generated religiously if you have power and a clock supplied to the 8202. Regardless of reset, processor being in a hold or halt state, or even DMA transfers, the 8202 is going to refresh memory when it needs it.

#### External Refresh


An input is provided (REFRQ/ALE) that allows a user to externally command the 8202 to perform a refresh. This input is high level sensitive and only requires a 20 ns pulse width for a request. After the refresh cycle is started the internal refresh counter is reset, but it is not disabled! This feature guarantees data integrity in the memory array if the external requests fail to occur, such as might be the case in a processor controlled refresh system. To use the external refresh pin to *totally* avoid having an asynchronous, internal refresh requests that may generate random wait states, you must provide the 8202 with an external refresh pulse more often than the 8202 will want to do the refresh. This rate is dependent on the clock frequency of the 8202 and can be calculated with the *min* equations in the last section.

#### Hidden or Sync Refresh


A user may want to squeeze out a little more processor efficiency by doing an external refresh that is hidden in opcode decode. If not enough time is available during opcode decode, and program memory is not in dynamic RAM, the whole fetch cycle can be used to refresh RAM by pulsing the REFRQ/ALE pin when fetch occurs. Refreshing as often as an opcode fetch occurs has the advantage of gaining a little processor efficiency, with the disadvantage of increasing memory array power usage. The designer should trade off the relative importance of these two aspects when considering external or sync refresh.

#### Addressing and Control to the System Bus

Processor addressing to the 8202 is simple and direct, with the 8202 taking care of the address multiplexing necessary for the dynamic RAM. To illustrate the addressing schemes, a few examples are given. In Figure 4 the simplest is shown, mapping a 16 bit address bus onto 64K of memory.




WHERE A0-A6 WILL BE THE RAS ADDRESSES AND A7-A13 ARE THE CAS ADDRESSES





With this simple configuration, all the address lines from the 8080A bus or 8085A demultiplexed bus are presented to the 8202 for 64K bytes of dynamic RAM. If using this addressing scheme, it would be necessary to memory overlay the program memory to start the processor. With this simple method of addressing, memory will be organized as shown in Figure 5.

If the system requires it, the addresses to the 8202 can be scrambled *anyway* desired (be careful with B₀, B₁). This may seem confusing at first but RAM means what it says, *R*andom Access Memory! Many RAMs don't have a logical mapping of address space even internally. Even though the program will go through consecutive locations, scrambling the addresses to the 8202 will present no problems as it will map it into the dynamic RAM. You may have noticed that the output addresses are inverted from the inputs. Taking advantage of the irrelevance of the addresses, the 8202 inverts its outputs to provide for faster operation. When isolating a *physical* location in RAM (software only sees relative addresses) you must take this into consideration with any address scrambling you may do. To do refresh efficiently, however, you must step through the lower RAS addresses of the RAM to refresh every row. Again the user need not be concerned as the 8202 automatically does this.



If not all the memory is wanted, say only 48K bytes instead of 64K so that program memory (such as ROM or EPROM) could reside in 0000H-3FFFH, all that is needed is to gate the prohibited memory space of A₁₄ and A₁₅ and input this to the 8202 PCS pin (Figure 6). This PCS pin is a Protected Chip Select pin. When it is low, WR and RD/S₁ inputs are enabled. If high, it will not recognize any read or write cycles, but it is protected against terminating a cycle in progress and allows any future refresh cycles to occur. As in this case mentioned here, its purpose is to disable the 8202 when accessing the first quadrant of address space. With the PCS pin you can segment your memory as desired by decoding the proper enabling signal.





The control interface to the 8202 is just as simple. In most applications all that is needed is a read or write command. The falling edge of these signals start the memory cycle to be performed. During write cycles it is up to the user that data is provided at the proper time to the memory array. This is discussed in more detail in the application and processor interface sections.

The 8202 generates two control outputs in addition to all the dynamic RAM controlling signals. One, which has already been discussed, is SACK (System ACKnowledge). The other signal provided is called XACK and can be used to latch data buffers with the information from the dynamic RAM. This XACK signal disappears after 2 clock cycles if read or write and PCS terminate beforehand, otherwise it remains low until read or write and PCS disappear. XACK can also be used as an alternative SACK to guarantee that wait states occur in some specific designs.

# SACK, XACK and READY

This is one area that is easily confused and requires special attention. SACK (System ACKnowledge) is a system concept that is similar to a DMA acknowledge when a DMA request is made in a system with DMA. If a memory cycle request is made, the 8202 will respond on SACK when it is available for use. SACK signifies when a cycle request has been accepted. It is delayed when there is a refresh cycle in progress until the refresh is complete. SACK *does not* tell you whether or not wait states are needed to be access compatible with the memory! Since SACK is gated into the READY input of the processor (this is more efficient than a request/request granted type of structure) you must make sure you don't mix the two concepts of acknowledge and memory wait states.

How to treat SACK can divided into two topic areas for its understanding; one, when a memory wait state is not needed to guarantee memory access and two; when it is.

1. Wait state not needed

To guarantee <u>a wait</u> state free environment (except during refresh)  $\overrightarrow{SACK}$  must return in time to guarantee READY set up at the processor.  $\overrightarrow{SACK}$  will only respond after both  $\overrightarrow{PCS}$  and a control signal has been presented to the 8202. If the set up time is not met, you may or may not have a wait state. To avoid this you may want to try to use advanced controls to gain additional response time.

The common configuration that has been shown up until this point in time for SACK is to NAND it with other system acknowledges to the READY input of the processor. This concept only works if every addressable adress space has associated with it a system acknowledge, which would be common in a general bus environment. If this is not the case, a little care must be taken for the logic on the READY input. Take for example: Single board, a few memory mapped peripherals, ROM and RAM, with the only system acknowledge coming from an 8202

If a user was to take this case and simply invert (the "logical" thing to do with only one SACK) SACK into READY, he would get wait states till ad nauseum when any address space except the 8202 was accessed. The user may then be tempted to not invert SACK and input this into READY. Sorry, but this will not perform the function properly either. The correct way is shown in Figure 7 where PCS is OR'ed with positive SACK (or by using DeMorgan's theorem, PCS can be inverted and NANDed with SACK). Since READY is active high, the processor will always see the address space as "ready" (because  $\overrightarrow{PCS}$  will be high) until it accesses the 8202 address space. At this point in time, READY will not be active until SACK returns.

# 2. Wait state is needed to be memory access compatible

If SACK returns in time to guarantee ready setup and a wait state is needed, it will be necessary to delay SACK or gate it with some form of wait state generator. Example schematics of wait state generators for the various Intel processors are published in the various Intel Ap Notes and User Manuals. Another technique would be to use XACK (Transfer ACKnowledge) instead of SACK to produce the refresh and memory wait states needed. Depending on the buffering delays, processor and 8202 cycle speeds, XACK may introduce more than one wait state.

If SACK does not return in time to guarantee READY set up, it is sometimes very tempting to use this as your wait state generator. *Don't*! This will *not* always guarantee a wait state. READY set up is specified as a minimum for guaranteed recognition, <u>not</u> a maximum for guaranteed nonrecognition. Again XACK (in addition to its duty of latching data buffers) could be the answer for a simple low cost wait state generator. The same discussion in the previous section about not having SACKs associated with the entire memory space also applies here. (If you had trouble understanding this section, reread it, it will be well worth your time.)

# Clocking the 8202

The 8202 can be clocked in a variety of ways. The crystal inputs can be used with series resonant, fundamental crystals up to 25 MHz. The specifications for this crystal and their explanation are given in Intel Application Note #35, Crystals: Specifications for Intel Components. When working with such high frequencies, certain precautions should be observed. The crystal should be as close to the 8202 inputs as possible to reduce the parasitic effects associated with leads and board traces. The ground plane if possible. A trimming decoupling capacitor on the order of 10 pF is helpful to prevent DC across the crystal and trim the frequency.




Figure 7. Ready Logic when Not All Address Space has SACKs

Tying the  $X_0$  input to + 12V through a 1K ohm resistor allows for operation of an external clock driver. Again this clock driver should be as close to the 8202 as possible! If it is necessary to bus the clock signal to other components, you will want to buffer it (with a buffer that can easily handle 25 MHz) and possibly devote a layer on your board just for the clock to prevent clock and signal interaction. Unlike other NMOS components, the 8202 clock input can be driven directly with TTL levels (i.e., no pullup resistors) when this option is selected.

## Power Up Reset

The 8202 is designed such that no external reset is necessary. To understand this, it is helpful to look at the five groups of logic which could have required a reset, as listed below:

- 1. Refresh timer logic
- 2. Refresh address logic
- 3. XACK and SACK logic
- 4. Control timing logic
- 5. Cycle start logic
  - The refresh timer can't count more cycles than it is set for. Therefore, after power up, a refresh cycle will occur within the required amount of time for the dynamic RAM. If it is desired to provide some synchronization with external refresh (to insure that an internal refresh will not occur in a wait state free system, for example) pulsing the REFRQ refresh request input will cause a refresh cycle to start and reset the timer.
  - 2. In reference to the refresh address logic, dynamic RAM does not care which row in the array is refreshed first, just as long as all of them are before 2 ms. As a result, it doesn't matter as to what location is used for a starting point after power up. However, pulling both read and write inputs low at the same time will cause the refresh address counter to reset to zero. This may be useful for testing purposes but it is *not* recommended for normal operation.
- 3,4,5. XACK, SACK and control timing logic are all reset when RD, WR are both high and no cycle is requested. After power up, three memory cycles amount of time must elapse before a valid memory cycle can occur. This is due to the reset nature of the cycle start logic. The cycle start

logic consists of several flip-flops, each of which is able to request a start of a cycle. If one of these is set at powerup, a cycle will start. Hence, it is possible that three "memory" cycles could occur, an internal and external requested refresh and a pseudo memory cycle. At the end of these pseudo initial cycles, the control timing and cycle start logic will reset itself and become available for normal use.

### MEMORY SPEED SELECTION AND LAYOUT

#### **Compatible Memories**

The 8202 was defined to give the widest possible range of compatibility with memory devices, as will be noted shortly. This section strictly discusses the 8202 compatibility with the dynamic RAM, not the processor compatibility. This will be dealt with in an upcoming section.

An exhaustive approach can be performed to show the extent of compatibility of the 8202 to the actual memory device by comparing each individual specification. This has been done for you in defining the 8202 (and is reproduced in Appendix 3) with the Intel industry standard 2104A and 2117 dynamic RAM parts.

TABLE 1

MEMORY	RAS ACCESS	CAS ACCESS	8202 compatible freq
16K (2117)			
2117-2	150 ns	100 ns	18.432 MHz-25 MHz
2117-3	200 ns	135 ns	18.432 MHz-25 MHz
2117-4	250 ns	165 ns	18.432 MHz-22.222 MHz
4K (2104A)*		÷.,	
S6047	150 ns	100 ns	18.432 MHz-25 MHz
S6048	200 ns	135 ns	18.432 MHz-25 MHz
S6049	250 ns	165 ns	18.432 MHz-22.222 MHz

•NOTE: Do not use 2104A-1, 2, 3, 4 with the 8202. The 8202 does a RAS only refresh which requires the use of the S6047-6049 speed selections.

Since the 8202 specs, for the most part, are frequency dependent, equations can be set up to determine the lowest and highest frequency possible for the compatibility of the specs. Doing this, the 8202 frequencies (at the X₀, X₁ clock inputs) can be obtained for the above dynamic RAMs and the results are summarized in Table 1. The upper limit of 25 MHz is the frequency limit of the 8202 itself, not the dynamic RAMs. The lower limit of 18.432 MHz is established by the refresh rate of the 8202. At 8202 frequencies below this limit, the dynamic RAM will not be refreshed adequately, as it will be below the 128 row/2 ms of 64 row/2 ms rate necessary, respectively.

With the 2117-4 and S6049, the upper frequency limit is established by the  $t_{\text{RAH}}$  (row address hold time). To illustrate the frequency cut off due to this spec, let's calcu-

late the allowable 8202 frequency range using  $t_{\text{RAH}} \text{ as the limiting factor:} }$ 

have for your memory component and compare them to the ones used in Appendix 3.

2117-4 t_{RAH} is 35 ns

Setting the 8202 min spec  $t_{RAH} = t_P - 10$  (where  $t_P = 1/8202$  clock frequency) the upper limit can be established.

 $t_P - 10 \text{ ns} = 35 \text{ ns}$  $t_P = 45 \text{ ns}$  Therefore f8202 upper =  $1/t_P = 22.222 \text{ MHz}$ 

You may want to check a current data sheet and reestablish this limit (check other parameters also). Note that this range of 18.432 MHz-22.222 MHz allows you to work with slower memories and includes the frequency 22.1184 MHz, a convenient source for BAUD rates. (There are also 2109s available which have the same pinout as the 2117 but are 8K × 1 memories.) Again, please note that this is the frequency range of compatibility with the 8202, not the processor. Noting that specs change from time to time, a complete analysis is given in Apendix 3. Take the current specifications that you Layout, Decoupling

The need for adequate decoupling when working with dynamic RAM cannot be overstressed. Because of its dynamic nature, internal circuitry is turned off when deselected to limit the use of power. Large switching currents occur when turning on a group of dynamic RAMs all at once, which must be furnished by the power supply and bypass/decoupling capacitors. Any memory cycle will turn on at least 8 components, with a refresh using up to 32 components. Therefore, large bulk decoupling capacitors should be used to prevent power supply droop, with many small capacitors to filter out the high frequency noise by minimizing the current spiking as much as possible. Reproduced in Figure 8 is a suggested 2117, 2104A layout (with 2104A, AH6 is CS). To make this layout compatible with the 8202, the CAS, WE and address lines should be tied together to form one  $\overline{\text{WE}}$ ,  $\overline{\text{CAS}}$  and set of address lines.




Figure 8. Recommended 2104A, 2117 Array Layout

Figure 8 also illustrates the proper method for gridding and placement of decoupling for a dynamic memory board. Locations B, C, and D in the array are strategic locations for placing capacitors to minimize noise to the memories. Gridding of the power supplies, not normally done with standard TTL boards, usually requires a multilayer board (double layer shown). Gridding is imperative with MOS dynamic RAMs. Gridding helps lower the effective impedance of the supply bus and works toward eliminating power supply drops throughout the array. (Refer to primer in Appendix 2.)

The 8202 itself should be decoupled by capacitors. It is recommended that three capacitors (the bulk capacitor could be at where the power enters the board) be used, as close to the component power pin as possible, with the following values:

Quantity	Value
· · · <b>1</b> . · ·	4.7 microfarad (for supply droop)
· 1	.1 microfarad (for filtering)
1	.001 microfarad (for filtering)

It is necessary to have these capacitors to insure proper operation of the 8202, especially under heavy loading conditions. In addition to the decoupling capacitors, it is sometimes helpful to use series resistors with the 8202 outputs to reduce reflections and match impedance levels with that of the dynamic RAM. There already exists 20 ohms internal in the 8202 for this purpose.

#### Checking Out the Memory Array

After you blessed out the tech and draftsmen for the layout mistakes and wiring errors, it's time to see how well you did your homework. The first step is to determine if a simple write then read can be performed. If this doesn't happen correctly, you usually haven't found all the wiring errors. Afterwards, a simple test can be performed to determine if you have any gross noise or fundamental problems.

An example test pattern that does functional and some level of address checking is a checkerboard/checkerboard bar pattern. This pattern, which is an alternating 1's and 0's test, can check if there is a "stuck" bit, if the addressing is stepping from one location to another and basically if the entire memory array is functional. Writing all 1's or 0's will not be sufficient as addressing is not really checked in this case. A flow chart for this type of test is given in Figure 9. This chart steps through the entire memory by first writing the pattern and then reading, comparing the read to what was written. If there is an error, both the address and erred data are stored in static RAM. (If you are not using the full memory space). If you are using the full address space, you may want to check out the array in sections. A second pass can be performed with the opposite data pattern.




Figure 9. Example 8080A, 8085A/8202 Test

There are several items that must be taken into consideration when interpreting the information obtained from the above test. One is that the data byte written covers 8 components, making it imperative to determine which bit corresponds to which column of components. If there is one totally failing RAM, it will cause 16,384 bytes to be wrong (if using 16Ks). The other consideration is the addressing scheme. Remember that RAS's are decoded from the B₀, B₁ inputs and the output addresses of the 8202 are *inverted* from the input. Therefore the software addresses are not the same as your hardware addresses. With these considerations in mind, let's continue on to some helpful hints as to where to look if problems arise.

**No errors** — Great! Time for a beer. But the true test is over temperature, supply tolerance and time under random read/write conditions. If you are using Intel components, they were thoroughly tested individually before they were shipped to you.

Single bit — This may be the result of a bad component, but may not. Retest the memory to see if the error repeats. If so, *move* the failing component to another location and see if the error follows. If it doesn't, you have a random error. If it does, replace the component and try again.

**Random errors** — First off, many errors that are claimed to be random really aren't. Obtain the total information of failures (even if they are different from one pass to another, work with one or two passes) and determine if there is any consistency. A few helpful hints can be followed to isolate most problems.

- (1) Is there a consistent address involved? Most problems of this nature are due to noise on the address lines. By using a scope, determine if the address levels are met before the required set up time to RAS and CAS. Is there ringing in the address lines? Series damping resistors on the order of 10 ohms can help reduce this problem.
- (2) Make sure that all address and control lines make it to the RAM array and are not shorted together anywhere. Surprisingly, this is often a source of random errors.
- (3) Ground noise may be the problem. Look at this with the scope grounded properly. Make sure ground is well gridded as suggested in Appendix
   2. After noise levels are cleaned up, try again.
- (4) If the errors are truly random, you will want to look at the  $V_{DD}$  bus in dynamic RAM array. Is it free from droop (especially during refresh) and severe noise spikes? Supply droop can be minimized by using large bulk decoupling capacitors. Also look at the V_{BB} and V_{CC} lines. Intel 12V dynamic RAMs are relatively insensitive to V_{CC} as only the output buffer is connected to the + 5V supply. V_{DD} is the main supply (this is not true with the 2118). V_{BB}, however, is connected to the substrate of the device and affects operation of every transistor in

the RAM device. It is, therefore, very important that V_{DD} and V_{BB} noise is minimized. Power supply gridding (as shown in the Appendix) and liberal use of strategically located capacitors will help you here. Contrary to 12V dynamic RAMs, the 8202 is driven from the V_{CC} line. It is just as important that noise here is reduced. Make sure the signals entering the 8202 are buffered if necessary and the 8202 is well decoupled. Referring to Intel's Memory Design Handbook may also provide some clues to the problem.

With the possibility of 1 megabyte systems with the 8086, it sometimes becomes attractive to use some of the techniques that large mainframe computer manufacturers use to correct random errors. One such technique is error correction coding. Through clever coding it is possible to isolate a bit in error and correct it, in significantly less bits than the data byte itself. For complete coverage of these techniques you may want to refer to a textbook on the Hamming Code for a start. Also, Intel will be publishing an Application Note on ECC in the near future.

#### APPLICATION EXAMPLES

#### 8085A

The processor interface to the 8202 should also be taken into consideration when selecting a memory device. The 8080A interface will not be covered, as this component has considerable technical documentation and is widely understood by the industrial market. It is, however, worthwhile to consider the higher performance 8085A and the recently announced 16 bit 8086 microprocessors. It is interesting to note that the 8202 coupled with these processors provides one of the the lowest cost, highest performance dynamic RAM solution possible on the market. Another solution has been processor controlled refresh, which is not dependable in a system environment where the bus can be tied up for long lengths of time. With this in mind, let's look at the 8085A interface with the 8202.

In the 8085A system you must be conscious of two things. One is that data is guaranteed to be valid 40 ns after the leading edge of WR (20 ns in 8085A-2). Secondly, READY needs to be set up prior to RD or WR control signals going low for the 8085A to work without wait states (check data sheet).

Looking at the 8202 data sheet, the 8202 responds on its SACK line  $40 + t_P$  ns (1/8202 frequency) after a memory cycle is requested. What does this mean? This means that if you use RD or WR from the 8085A for the 8202 controls, you may or may not have 1 wait state inserted by the SACK line coming back. To guarantee that a wait state will be included, a wait state generator could be included locally on the processor board, which assumes a specific and dedicated system environment, or on the slave board, assuming a general bus such as the Intel MULTIBUS. The SACK (or XACK could be used) line from the 8202 will still have to be involved so that extra wait states, if needed, will be introduced when the 8202

is performing an internally initiated refresh. With a few simple tricks (or one that the 8202 provides) you can avoid wait states on read or both read and write cycles if desired.

To determine the extent of compatibility of the 8202 and dynamic RAM with the processor, an extension of the spec comparisons can be done. This analysis should be done to determine the optimal operating frequency of the 8202 and the processor. The timings that should be checked are as follows:

- 1. Read access
- 2. Data valid to write
- 3. Cycle time
- 4. Ready set up
- 5. Turn off delay

When determining read access for the memory, you will find in most cases that  $t_{CAC}$  is the relevant parameter instead of  $t_{RAC}$ . To describe further:

## Read Access

After subtracting off the buffering delay (to and from memory) and the 8202's control to  $\overline{CAS}$  delay, you will have the amount of time available for  $\overline{CAS}$  access. Compare this to the 2117 data sheet to initially select the unit. The 5V 2118 offers some higher speed selections.

### Data Valid to Write

If using advanced write signals to help eliminate wait states, you must take into consideration when write data will be valid. Dynamic RAM, unlike static and most peripherals, wants data to be valid at the leading edge of WE.

## Cycle Time

In most instances, cycle time will be no problem, unless you start the cycle late in the CPU cycle. Take into consideration how quickly other bus masters will be able to get ahold of the bus and request a cycle.

# **READY Set-Up**

READY timing is tricky. If the SACK line coming back does not meet the minimum timing of the processor READY set up, it does not mean that you have a guaranteed wait state. As mentioned with the 8085A, if the memory requires a wait state to be access time compatible, you must insure that a wait state occurs. This can be done with some logic (see Application Note #38) or XACK oftentimes will provide the necessary signal.

# Turn Off Delay

Will the memory let go of the bus in time for the processor to use it? If not, a buffer could buy you the extra time you need by isolating the memory bus when the system bus needs to be floated.

### 8085A Interface Examples

There are many options with interfacing the 8202 to the 8085A microprocessor. Each option has its merits in performance versus cost tradeoff. Hopefully without introducing confusion, several of these options will be illustrated to provide the designer a range of choices.


These examples are discussed below with the relative tradeoffs given in Table 2.

TABLE 2								
Performance	Cost							
Example 1								
10-20% reduction in processor speed (software depend- ent) due to wait states Up to 64K bytes addressable space Internal failsafe refresh	0 Hardware overhead Allows full 8202 compatible range for memory. Therefore low cost 2117-4 can be used. Plenty of margin for buffering							
Example 2								
Eliminates all read wait states (in most systems, the vast majority) except when refresh occurs Up to 32K bytes of address space Internal, failsafe refresh	0 Hardware overhead Full 8202 compatible range possible Some margin available for buffering							
Example 3								
Same as 2 except 64K address space	1 inverter, 1 D flip-flop, otherwise same as 2							
Example 4								
Same as 3 except no write wait states	3 flip-flops, 5 gates, otherwise same as 2							
Example 5								
Virtually nonexistant wait states Internal and external refreshing used	2 flip-flops + couple gates, otherwise same as 2							

**Example 1** — Figure 10 illustrates a direct interface to the 8085A. 64K bytes of memory are shown but one 16K block could just as easily been 2109's to allow for 8K of program memory space (ROM, EPROM) with 56K bytes of dynamic RAM. This system has at least <u>one wait state</u> with every read and write (note the use of XACK instead of SACK). Since internal refreshing is used in this schematic, wait states will also be interjected when a memory cycle is requested during a refresh. If one was to assume that every transfer involved the 8202 and the average instruction was 7 clock cycles, a reduction in processor efficiency of 13–15% could be expected. For most applications this is not a detrimental factor.

**Example 2** — To eliminate read wait states (which are usually the vast majority of the cycles that are per-


formed) and still have a direct interface, one can take advantage of some of the 8202 options. An advanced read can be done by tying RD/S1 input to the 8085A S1 output and latching it with ALE on the REFRQ/ALE input. To use this option B₁/OP₁ needs to be tied to + 12V through a 5K ohm resistor. Since this input is used to enable two of the four RAS lines, two of them will be disabled ( $\overline{RAS_0}$  and  $\overline{RAS_1}$  as the 8202 will interpret B₁/OP₁ as a high), halving the available address space. If halts can occur in your software, you may want to qualify  $S_1$  with  $IO/\overline{M}$  so that reads do not occur in a HALT state (see 8085A data sheet for IO/M, S1 and S0 decoding). An advanced write cannot be generated the same way as data will not be valid at the RAM array before the WE from the 8202 is presented. A little bus analysis can convince you of this point.




2-70

Example 3 - Obviously, some people would prefer to have advanced read and the complete memory space. This is accomplished easily enough by generating the advanced read externally as illustrated in Figure 11. For the price of one D flip-flop, the entire memory space is available with no read wait states (if memory access is compatible with the processor access). You will also note that when using advanced read, SACK is shown as the READY input versus XACK. With advanced read it is possible (depending on the amount of buffer delay involved) to be memory access compatible. Since the write cycle is still being initiated by the 8085A WR, there may or not be a write wait state (as READY is not guaranteed to be set up). Make sure that the write timings will be compatible with the memory you are working with, with or without a wait state:

**Example 4** — For doing an 8085A write without wait states, a little more finesse is required. To understand the following approach, it is necessary to understand a particular function of the 8202. The 8202 looks at its WR and RD inputs to know when to start a memory cycle. If WR is the requestor, a memory write cycle is started. At the proper time, the 8202 will allow WR to pass through as WE to the dynamic RAM. If one was to shut off WR to the 8202 after the cycle has started and then give it a write again after data is valid (in other words, a double write pulse) he can delay the WE to the dynamic RAM*. You've got to be careful when doing this. One problem that might occur is that instead of a write cycle, a readmodify-write cycle could get started. This will end up with an aborted read. Dynamic RAM doesn't care about this as long as you perform a write to the same location within the same cycle and don't expect to have read valid data. From a system point of view, the data out and data in lines of the 2117 (or any output floating memory) could no longer be tied together as data out is no longer guaranteed to be tri-stated. If you are considering this approach and are confused about this last point, think about it for a while. Using this concept allows one to avoid wait states in an 8085A write. To summarize, this is accomplished by one: giving the 8202 an advanced write so that SACK will return in time for READY and two; delaying  $\overline{WE}$  to the array until data is valid.






*Another technique would be to ignore the WE from the 8202 and provide your own when data is valid.


A circuit illustrating this technique, along with advanced read, is shown in Figure 12. Note that an advanced write cycle is started when  $S_0$ ,  $S_1$ , and falling edge of ALE occurs and is cleared as soon as SACK acknowledges it. The normal WR is delayed by CLKOUT (until output data is valid as the 8202 propagates a WE very quickly) and provides the WE to the dynamic RAM at the proper time. The footnote in Figure 12 is particularly important. If you can be guaranteed that no wait states will occur due to internal refresh, you can ignore the SACK line. If memory access, cycle times are met, it is not necessary to generate an advanced write to avoid write wait states, as ready will no longer be controlled by SACK. Before making this assumption, determine if reset, burst DMA, or other lengthy bus holds can occur in your system.

**Example 5, Hidden Refresh** — As mentioned before, it is possible to do a hidden refresh that will increase CPU efficiency as wait states will be reduced. An example of an external refresh that is in sync with opcode decode is shown in Figure 13.










This schematic illustrates using the S₀ and S₁ lines from the 8085A and gated into a D flip-flop to request an external refresh. When both So and S1 are high (which denotes a fetch cycle is occurring) the D flip-flop will be able to clock in the refresh request. Note that the leading edge of read is used to clock the D flip-flop. This allows fetch to occur from dynamic RAM with an external refresh cycle immediately afterwards during opcode decode. This external refresh request pulse can occur simultaneously with the memory cycle request. Using the leading edge of the read from the 8085A will insure that the memory cycle will start before requesting a refresh cycle. (Remember refresh requests are latched until serviced). Note that this is only necessary if instructions reside in dynamic RAM. If program memory resides in static RAM, ROM or EPROM, the entire fetch cycle could be used to perform a refresh. This can be implemented in a similar fashion as Figure 13, except ALE could clock a negative edge triggered flip-flop instead of RD in Figure 13. A RAS from the 8202 is a convenient signal that can be used to clear the refresh request flip-flop.

**Example 5, DMA** — A DMA controller interface to the 8202 is very similar to the processor interface. An example giving a partial schematic is shown in Figure 14 with the 8085A. The control lines from the 8257 could be wire OR'ed to the demultiplexed control lines of the 8085A and gated to the 8202. The SACK signal from the 8202 serves the same function as with the processor and must be gated into the ready input of the 8257-5. This will cause wait states to occur when a refresh is being performed and a DMA transfer is requested.



Unlike in the 8085A system, the 8257 only requires the ready line to be set a minimum of 90 ns after the read or extended write control line goes low. This means that an automatic wait state will not included on reads or extended writes. (Over certain frequency ranges of 8202,

see  $t_{CA}$  spec on 8202. Also affected by the clock frequency of the 8202). Therefore you must be careful about DMA read access from the 8202, will it be compatible with the DMA transfer?

Just as important is the write cycle. Remember dynamic RAM wants data to be set up at the leading edge of the write enable signal. If advanced write is used to start the write cycle, data must be set up at the RAM (consider buffer propagation delay) after the cycle is started. After a certain period of time the 8202 will give the dynamic RAM a  $\overline{WE}$  signal.

If you are using an external advanced read or write option as shown in an earlier figure with the 8085A, you will want to place a tri-state buffer in between the advanced read flip-flop and the 8202. This is to insure that the lines are floated when the DMA controller asks for the bus. The control lines should be tied to + 5 volts through 1K ohm resistor on any input to the 8202 that may float to prevent unwanted cycles.

Pulling together some of the previous examples (1-4) and the discussion on hidden refresh and DMA, example 5 can be shown as a high performance, low cost system. To illustrate, say a system had an 8275 CRT controller, 3 MHz 8085A processor, 8257-5 DMA controller, 8202 and wanted to use 2117-4 dynamic RAMs without wait states. If opcode fetches occur more often than the 8202 will want to do them (see refresh under support section earlier in the Note) you can devise a system using external refresh without write wait states. Figure 15 illustrates only looking at the SACK line when a read is being performed. A wait state here could only occur if an internal refresh request happened on the first cycle after a bus hold. Figure 15 also illustrates the use of advanced read and external refresh, so that read, write and the vast majority of the refresh wait states are eliminated.




Figure 15. Example 5

#### 8086

The 8086 is a high performance 16 bit microcomputer that has the capability of operating on an 8 bit byte or 16 bit data word. Since the data word is 16 bits long, we could use two 8202's in sync (each controlling xk x 8 bits) or one 8202 controlling 16 bits with the aid of a buffer. The buffer would be needed when trying to drive 33 to 64 MOS devices because of the additional dynamic RAM input capacitance. Up to 64 devices could be used as now the memory will be organized as 64K words (or 128K bytes, depending on your point of view). The 2117, 2104A input CAS, for an example of excessive capacitance loading, is a signal that must interface with all the components (versus RAS which only sees a max of 16 components) and is max at 10 pF each, or 640 pF in a 128K byte system. As this exceeds the drive capability of the 8202, this signal must be buffered. Because of the tight timing on address set up to CAS it is advisable that the addresses are buffered with the same physical component to maintain roughly the same amount of delay. Address setup to RAS will still be guaranteed as long as the designer provides the addresses to the 8202 30-40 ns before the control signal (which is easy in the 8086 system).

In choosing either two 8202s or one buffered 8202, I picked the buffered 8202 to illustrate. Note that this buffering is only needed if more than 64K bytes (or 32K words) are being used, or only one 8202 is being used. For the 128K byte/64K word system shown in Figure 16, buffering is imperative, as noted above.

Referring to Figure 16, you will notice that the 7 address outputs and  $\overline{CAS}$  signal are all buffered by a noninverting octal bus driver. The driver shown has a typical propagation delay of 6 ns and an  $I_{OL}$  sink current of 68 MA. Distributed buffering could be used instead if desired. Note that you must be careful about not violating any dynamic RAM timing parameters when using buffers. Delaying the address lines too much with respect to  $\overline{RAS}$  or  $\overline{CAS}$  could possibly violate the address setup time required for dynamic RAM. In addition, any delay of  $\overline{RAS}$  or  $\overline{CAS}$  will take away some of the available access time for the memory.

Also notice in Figure 16 that the  $\overline{WE}$  signal is qualified by  $\overline{BHE}$  (byte high enable) or  $\overline{A_0}$ , (lowest address line on the address bus). This allows for the full software capabilities of the 8086 to be able to write to an 8 bit byte or 16 bit word. Another consideration in this array is the layout. The 8202 is shown driving the array from the center out. This would allow for better signal distribution to the RAM array. Remember, many noise problems are due to signal noise, any signal being driven from only one side will experience some degradation by the time it reaches the last component.

The schematic shown also illustrates using  $A_1$ - $A_{16}$  for the address lines. ( $A_0$  denotes whether writing a high or low order byte. If reading a 16 bit word,  $A_0$  is immaterial). The remaining addresses  $A_{17}$ - $A_{19}$  can be decoded by a 1 of 8 binary decoder (such as the Intel 8205) to generate PCS. Since this application will most likely be off board,  $A_{17}$ - $A_{19}$  should be double buffered along with the rest of the addresses, data, and control bus. These double buf fers must be taken into consideration when determining the memory device selection and operating frequency of the 8202. To interface this memory array to the 8086, I chose the 8086 max mode system as the example to illustrate.


The 8086 max mode system combines some of the features of both the 8080A and 8085A families and adds some of its own. It has a multiplexed address/data bus like the 8085A, which is demultiplexed when working with dynamic RAM. Also, in the 8086 max mode, a system controller (8288) provides for a set of MULTIBUS compatible control signals.

Figure 17 illustrates how the max mode 8086, running at 5 MHz, can be interfaced to the memory array shown earlier. This figure illustrates a general bus environment (with partial MULTIBUS signals given) where the memory board generates its own chip selects and everything is double buffered. This schematic allows for optimal system flexibility with reduced system cost through the use of inexpensive dynamic RAMs. Access time compatibility is guaranteed through the use of XACK requesting wait states from the 8284 clock generator. Wait states in the 8086 family do not reduce processor efficiency as much as other processors as the 8086 has an instruction queue that is constantly making full use of the bus. This queue takes advantage of instruction decode and long internal instructions to fetch additional instructions and acts as a fast "cache" memory for the 8086.

The configuration shown in Figure 17 has two wait states on normal read and write cycles. This can be reduced to one by using SACK instead of  $\overline{XACK}$  and some gating logic to delay it to the 8284 until one wait state occurs.

Using the general bus concept, it would be easy to expand the address space of the 8086 to its full capabilities of one megabyte. If all of this was dynamic RAMs, it would only take 8 memory cards, each with one 8202 and 128K bytes of RAM and one processor card. A processor as powerful as the 8086 with one megabyte of memory in about the space of a bread box, almost frightening, isn't it?





2-74




Figure 17. 5 MHz 8086/8202/128K Byte System — Double Data, Control and Address Buffering (Note: Bus driver on 8202 is not needed if less than 64K bytes are used)

# SUMMARY

One of the main concerns with buying dynamic RAM has been its difficulty to use. Common complaints and comments are: "You've got to multiplex the address and you have to hassle with complicated clocks and refresh.

Sure the memory is less expensive, denser and uses less power, but it isn't worth it."

Well to those of you who have avoided dynamic RAM so far, you don't have any excuses anymore. With the 8202, as far as the processor knows, the memory is static, and the design hassles are gone.

# APPENDIX 1. DYNAMIC RAM OVERVIEW

Why would anyone want dynamic RAM? Why not stay with static? First, physical size — dynamic RAM generally has a four to one advantage over static RAM in terms of how much memory can be placed in one component. With each static RAM memory cell taking about 4 transistors versus one or two for a dynamic RAM cell, die size will be smaller for dynamic RAM. Smaller die size means more memory in one component and *less expensive* memory.

Another attribute associated with dynamic RAM is its lower power consumption. Storing information on a capacitor type cell (as is done in dynamic RAM) and leaving it until you need it consumes much less power than a flip-flop that is continuously on (as in most static RAMs). Dynamic RAM is, therefore, *less expensive* to operate.

What do you have to pay for having denser, lower cost memory? Milton Friedman claims that there is no such as a free lunch. Well, you have to refresh the part. In other words, the information on the storage cell must be periodically recharged before it degrades to an indiscernible level. The beauty of the 8202 is that it does this for you, regardless of resets, single stepping, bus holds or DMA. Even though the lunch isn't free, you've got someone else paying for it! To illustrate the dramatic reduction in layout area and operating power/bit, a comparison of dynamic RAM vs static is shown in Table 1.

#### TABLE 1


Device	No. of Bits	BITS/IN ² Board Area	Operating Power/Bit
2102A static	1K	2K	0.16 mw
2114 static	4K	7K	0.10 mw
2104A dynamic	4K	8K	0.02 mw
2117,2118 dynamic	16K	32K	0.01 mw

The Intel 2104A and 2117 dynamic RAMs listed above are both packaged in a 16 pin configuration as shown in Figure 18 ( $A_6$  is  $\overline{CS}$  for 2104A). These devices are organized as 4096 or 16384 bits × 1 respectively. With this type of organization there is only one data input and output associated with each device. To use this type of memory in an 8 bit microcomputer system, it is necessary to place 8 of these devices in parallel, all controlled by the same control signals. This allows the user to have memory organized in integer groups of 4K or 16K bytes (8K, numbered 2109, is also available).

#### Addressing

If one was to look at the number of address pins in the above dynamic RAM pinout he would come to the conclusion that there was only half as many address pins as needed. Addressing for the 2014A and 2117 is performed in a multiplexed fashion. One half of the addresses are given to the RAM on the leading edge of  $\overrightarrow{RAS}$  (Row Address Strobe) and the remaining half on the same address bus, on the leading edge of  $\overrightarrow{CAS}$  (Column

Address Strobe), as shown in Figure 19. This saves pins on the RAM device to allow for a compact memory layout.



#### Read Access


For multiplexed address dynamic RAMs, two read access specs are given;  $t_{RAC}$  (access time from RAS) and  $t_{CAC}$  (access time from CAS). Output data is valid  $t_{RAC}$  nanoseconds from RAS as long as the RAS to CAS timing specification is met. If RAS to CAS timing is longer than the specified maximum, data is valid  $t_{CAC}$  nanoseconds after CAS.

# Write

For a normal write, input data must be valid at a certain time with respect to  $\overline{CAS}$  (or  $\overline{WE}$  if using read-modifywrite write cycle) and prior to write going low. Dynamic RAM differs from static in this respect as write data is latched on the leading edge of write versus trailing in static RAM systems. Some microprocessors do not guarantee data to be valid at the leading edge of  $\overline{WR}$ which must be taken into consideration when interfacing to dynamic RAM. It is not possible for a dynamic RAM controller to guarantee that data is set up at the proper time for a valid write to occur, making the user responsible for this. This point is discussed in more detail in the body of the Application Note.

#### Refresh


The memory cell that the addresses select is a capacitor that needs to be recharged (refreshed) periodically. To understand refresh and how to do it, it is first best to *conceptually* understand the way a dynamic RAM memory array is layed out. The 2104A can be viewed as a 64 row by 64 row column matrix arrangement, with the 2117 as 128 rows by 128 columns. The addresses presented to the memory array on the falling edge of RAS are decoded and used to select one of the rows, whereas the addresses presented on the falling edge of CAS select one of the columns. The 64 cells (128 in 2117) in the selected row are all individually connected to one of 64 columns (see Figure 20). Then only one selected column is connected to the input/output (d_{in}/d_{out}) line to





present the information to the outside world. However, each column in the array has associated with it circuitry called as sense amplifier. This sense amplifier serves a dual purpose; one is, when selected, to drive the output buffer with the cell information and the other is to refresh or enhance the information on the cell, whether that column is selected or not.

As can be seen by this, with each unique RAS address. one row is refreshed. To refresh the entire memory in the most efficient manner, a "memory cycle" must be performed for all the possible combinations of RAS addresses (26 = 64 for 2104A and 27 = 128 for 2117). Note that a "memory cycle" can be a read, write or special refresh cycle. Specifications for refresh (generally 2 ms) give the maximum amount of time that can elapse from when a row is refreshed to when it is refreshed again. Two general methods of refreshing have developed to meet this specification, distributed and burst refresh. Distributed refresh is represented by a refresh cycle being performed every 2 ms/#rows period of time. Burst refresh has all the rows refreshed consecutively in one block of time every 2 ms. Both theoretically take the same amount of time, neglecting overhead of the processor or controller. The 8202 performs a distributed refresh, at least one cycle every 15+ microseconds on the 2117 and 31 + microseconds for the 2104A (approximately 2 ms/128 and 2 ms/64 respectively). For further information, please refer to the Intel 2104A, 2117 data sheets and the Intel Memory Design Handbook.





**APPENDIX 2** 

-----..... Laagaaaa ----hannanan aaaaaaa ..... ****** Vcc

$\boldsymbol{\Gamma}$					
			÷ .	· · ·	<b>,</b>
	40000000	40000000	40000000	4444444	1
			[	[	
			0000000	4000000	1.1
	George			6000000	i i i i Nati
					- ·
			60000000		
•		L			1
G	ND		2		
l		• 22 ·			

# NOTES:

# TYPICAL TTL AND BREADBOARD POWER DISTRIBUTION

- Usually single sided.
- · Decoupling sparse if at all.
- Totally inadequate for memory use.

How do we correct this inadequacy?

- STEP ONE
- "GRID" Ground.

• Requires double sided board.


• Run vertical traces on one side of the board — horizontal traces on the other.

• Interconnect at every crossing.


• This decreases inductance.

Remember — Traces are pieces of transmission line.

 Connecting N transmission lines in parallel decreases impedance to 1/N of original value. Lower impedance means less coupling to signal traces.



# CONNECTING TWO LINES IN PARALLEL



		40000000 (
		4.00000000 ( 
	4	400000000

TTTTTTT

.......

'<del>yoooooy</del>'

Jaaaaaa

600000

GND

00000

_____

........

_____

00000

annana

0000000

Vcc

2-79

0.0.0

# STEP TWO

- Grid the power supply same as the ground grid.
- Impedance is better controlled conductors are above each other.
- Same argument as for gridding the ground applies lowers impedance and reduces coupling to signal traces.

# STEP THREE

- Add decoupling capacitors.
- And now a few words about decoupling capacitors.


# DECOUPLING CAPACITORS

Decoupling capacitors smooth out transients (spikes) found on voltage supply lines, by providing a source of energy to supply the extra current (i = c dv/dt) required. To see how this happens, let's analyze what happens when a device requires extra current, as in the case of a CS signal causing some output buffers and decoders to turn on. The decoupling capacitors that are located throughout the board, usually small, high frequency .1µF ceramic types, instantaneously provide the extra current required. The large electrolytic capacitors, usually located near the card edge or the edge of the array, replenish the charge to the small high frequency capacitors by way of the low impedance gridded distribution system. The large capacitors, usually tantalum electrolyte types, are slower in frequency response and therefore cannot instantaneously provide the charge required at the device. Finally, the power supply, which has a very low frequency response, replenishes the charge top the large (sometimes called "bulk") decoupling capacitors.

	1900 - 1910 1910 - 1910				
	1	[·····	4	<u></u>	
		<u> </u>	<u><u><u><u>u</u></u></u></u>	60000000000000000000000000000000000000	]
	[Annonna]	4		<u></u>	
		<u>6000000</u> 	<u>6000000</u>	<u> <u> <u> </u> <u> </u></u></u>	
			daaaaaaaaii	4	
	199999999	600000000 	1 1 1 1	<u>4000000</u>	+
		^	(	(Annonna)	1' 1
GNC	<u>  <u>6000000</u></u>	60000000	<u>'''''''''''''''''''''''''''''''''''''</u>		 1  ///
	2 <b>1</b> 200			1. S.	l 'cc
			2		

# GOTCHA YOU SAY — I NEED 2 POWER SUPPLIES!!!

Easy. Lay in a separate grid using the same techniques as for the previous ground and supply distribution.




# NOTES:


• OK. So now we've got 2 power supplies gridded.

Where do the decoupling caps go?

- This is just one of several schemes. The idea is to get the minimum distance from any capacitor to any voltage pin on a device.
- With some devices a scheme that places the low current (actually the low di/dt) decoupling near the edges is preferred, as it allows for more decoupling internal to the array.

• Three supplies you say? No problem.





# **APPENDIX 3**

# MEMORY COMPATIBILITY WITH 8202

# (Does not include processor compatibility)

Under column labeled "Note": ok signifies that there is no problem with this parameter below the maximum 8202 frequency of 25 MHz. Any area where there exists user considerations is numbered and explained below. Blank spaces refer to specs that the user must guarantee with the processor interface.

2104A		S6	047		S6	048		S60	49			8202	
parameter	description	min	max	note	min	max	note	min	max	note	par	min	max
tREF	Time betw refr		2ms	1.		2ms	1		2ms	- 1	tREF	548tP	576tP
tRP.	RAS precharge	100		ok	120		ok	120		ok	tRP	4tP-30	
tCP	CAS precharge	60	1.1	ok	80		ok	110		ok	>tRP		
tRCD	RAS to CAS	20	50	2	25	65	2	35	85	2	tRCD	2tP-10	2tP+30
tRSH	RAS hold	100		ok	135		ok	165		ok	tRSH	5tP-30	
tAR	RAS to addr	95	1.1	ok	120	1.	ok	160		ok.	>tCAH		
tASR	Row addr setup	0		ok	0		ok	0		ok	tASR	tpH :	
tASC	Col addr setup	-10		ok	-10		ok	-10		ok	tASC	tP-35	
tRAH .	Row addr hold	20		ok .	25		ok	35		3	tRAH	tP-10	
tCAH	Col addr hold	45		ok '	55		ok	75		ok	tCAH	5tP	
tCAC	CAS access		100			135			165		processo	r depend	
tRAC	RAS access		150			200			250		processo	r depend	
READ CYC			·····				· · ·			<u> </u>			
tRC	Read, Write cycle	320		ok	375		ok	410		4	tRC	10tp-30	12tP
tRAS	RAS pulse width	150	10K	ok	200	10K	ok	250	10K	ok		·	· · ·
		100		lok			ok	165		l ok	tCAS	5tP	
	CAS pulse width				135	1	1						
tRCS	READ cmd setup	0		ok	0		ok	0		ok		H guarant	ees
tCAS tRCS tRCH							1	0 0		ok			ees
tRCS tRCH	READ cmd setup READ cnd hold	0		ok	0		ok	-		ok			ees
tRCS tRCH WRITE CY(	READ cmd setup READ cnd hold	0	· · · · · · · · · · · · · · · · · · ·	ok	0		ok	-		ok ok			ees
tRCS tRCH WRITE CYC	READ cmd setup READ cnd hold CLE	0 0		ok ok	0		ok ok	Ō		ok ok ok	by defin	ition	ees
tRCS tRCH WRITE CYC tWCS tWCH tWCR	READ cmd setup READ cnd hold CLE Write cmd set	0 0	· · ·	ok ok ok	0 0		ok ok ok	0		ok ok ok ok	by defin tWCS	ition tP-40	
tRCS tRCH WRITE CYC tWCS tWCH tWCR tWP	READ cmd setup READ cnd hold CLE Write cmd set Write cmd hold Write hold to RAS Write pulse	0 0 0 45		ok ok ok ok	0 0 55 120 55		ok ok ok ok	0 75 160 75		ok ok ok ok ok	by defin tWCS tWCH	ition tP-40	ees
tRCS tRCH WRITE CY( tWCS tWCH tWCR tWP tRWL	READ cmd setup READ cnd hold CLE Write cmd set Write cmd hold Write hold to RAS Write pulse Write to RAS lead	0 0 45 95 45 50		ok ok ok ok ok	0 0 55 120 55 70		ok ok ok ok ok	0 75 160 75 85		ok ok ok ok ok ok	tWCS tWCH >tWCH >tWCH >tWCH >tWCH	ition tP-40	ees
tRCS tRCH tWCS tWCH tWCR tWP tRWL tCWL	READ cmd setup READ cnd hold CLE Write cmd set Write cmd hold Write hold to RAS Write pulse Write to RAS lead Write to CAS lead	0 0 45 95 45 50 50		ok ok ok ok ok ok	0 0 55 120 55 70 70	-	ok ok ok ok ok ok	0 75 160 75 85 85		ok ok ok ok ok ok	tWCS tWCH >tWCH >tWCH >tWCH >tCAS >tCAS	tP-40 5tP	Bes
tRCS tRCH WRITE CY( tWCS tWCH tWCR tWP tRWL tCWL tCWL tCS	READ cmd setup READ cnd hold CLE Write cmd set Write cmd hold Write hold to RAS Write pulse Write to RAS lead Write to CAS lead Data in setup	0 0 45 95 45 50 50 0		ok ok ok ok ok ok ok	0 0 55 120 55 70 70 0		ok ok ok ok ok ok	0 75 160 75 85 85 85 0		ok ok ok ok ok ok	tWCS tWCH >tWCH >tWCH >tWCH >tCAS >tCAS processo	tP-40 5tP	Bes
tRCS	READ cmd setup READ cnd hold CLE Write cmd set Write cmd hold Write hold to RAS Write pulse Write to RAS lead Write to CAS lead	0 0 45 95 45 50 50		ok ok ok ok ok ok ok	0 0 55 120 55 70 70		ok ok ok ok ok ok	0 75 160 75 85 85		ok ok ok ok ok ok	tWCS tWCH >tWCH >tWCH >tWCH >tCAS >tCAS	tP-40 5tP	ees

#### Notes:

All numbers given above are in ns unless otherwise specified. All mathematical operations are from left to right.

1. 2 ms/64 rows = 555 (tP) Therefore tP = 54.253 ns f8202 lower = 1/tP = 18.432 ns

2. CAS access limited

3. tRAH = 35 = tP - 10 Therefore tP = 45 ns

f8202 upper = 1/tP = 22.22222 MHz

# MEMORY COMPATIBILITY WITH 8202

# (Does not include processor compatibility)

Under column labeled "Note": ok signifies that there is no problem with this parameter below the maximum 8202 frequency of 25 MHz. Any area where there exists user considerations is numbered and explained below. Blank spaces refer to specs that the user must guarantee with the processor interface.

	211	7-2		211	17-3	1	21	17-4		(	8202	
description	min	max	note	min	max	note	min	max	note	par	min	max
Time betw refr		2ms	1		2ms	1		2ms	1	tREF	264tP	288tP
RAS precharge	100		ok	120		ok	150		ok	tRP	4tP-30	
CAS precharge	25		ok	25		ok	25		ok	>tRP		
RAS to CAS	20	50	2	25	65	2	35	85	2	tRCD	2tP-10	2tP+30
RAS hold	100		ok	135		lok	165		ok	tRSH	5tP-30	
RAS to addr	95		ok	120		ok	160		ok	>tCAH		
Row addr setup	Ō	1	ok	0		ok	0		ok	tASR	toH	
	-10		ok	-10		ok	-10					
Row addr hold	20		ok			ok	35		3	tBAH	tP-10	
Col addr hold	45		ok			ok	75		ok	tCAH	5tP	
		100			135	1		165				
RAS access		150	1		200			250	1			
LE .									1 N N		,	
Read, Write cycle	320		ok	375		ok	410		ok	tRC	10tP-30	12tP
RAS pulse width	150	10K	ok	200	10K	ok	250	10K	ok	>tRSH		
CAS pulse width	100		ok .	135		ok	165	1	ok	tCAS	5tP	
READ cmd setup	0		ok	0		ok	0	· ·	ok	tRC-tWC	H guarant	ees
READ cnd hold	0		ok	0		ok	0	1	ok			
CLE	'	L	<i></i>				L		1	•		
Write cmd set	-20		ok	-20	1	ok	-20	1.1	ok	tWCS	+P_40	
								1				
					· .							
						1		[ ·			· .	
			ok									
	0			0		1	0				r depend	
		1	1		1	1	-		1			
Data in to RAS	95	ļ	1	120		1	160		1			
	Time betw refr RAS precharge CAS precharge RAS to CAS RAS to CAS RAS hold RAS to addr Row addr setup Col addr setup Row addr hold Col addr setup Row addr hold CAS access RAS access CLE Read, Write cycle RAS pulse width CAS pulse width CAS pulse width READ cmd setup READ cmd hold CLE Write cmd set Write hold to RAS Write pulse Write to RAS lead Write to CAS lead Data in hold	descriptionminTime betw refr RAS precharge100CAS precharge25RAS to CAS20RAS to CAS20RAS to CAS20RAS to addr95Row addr setup0Col addr setup-10Row addr hold20Col addr setup-10Row addr hold20Col addr setup-10Row addr hold20Col addr hold20Col addr hold20CAS access320RAS pulse width150CAS pulse width100READ cmd setup0READ cmd setup0CLEWrite cmd setWrite to RAS95Write to RAS95Write to RAS95Write to RAS60Write to RAS60Data in hold45	Time betw refr     2ms       RAS precharge     100       CAS precharge     25       RAS to CAS     20       RAS to addr     95       Row addr setup     0       Col addr setup     -10       Row addr hold     20       CAS access     100       RAS access     100       RAS access     100       RAS pulse width     150       CAS pulse width     100       READ cmd setup     0       READ cmd hold     0       CLE     Write cmd set       Write nol dot     45       Write to RAS     95       Write to RAS     95       Write to RAS     95       Write to RAS     95       Write to RAS     60       Write to RAS     60       Write to RAS     60       Data in hold     45	descriptionminmaxnoteTime betw refr RAS precharge2ms1RAS precharge25okCAS precharge25okRAS to CAS20502RAS to dadr95okRow addr setup0okRow addr hold20okCAS access100okCAS pulse width150100RAS pulse width15010KCAS pulse width15010KCAS pulse width15010KCAS pulse width100okCAS pulse width100okCAS pulse width100okCAS pulse width100okCLEVrite cmd set-20Write cmd hold45okWrite to RAS95okWrite to CAS lead60okWrite to CAS lead60okData in hold450	description         min         max         note         min           Time betw refr RAS precharge         2ms         1         ok         120           CAS precharge         25         0k         25         ok         25           RAS to CAS         20         50         2         25         ok         135           RAS to addr         95         ok         120         ok         135           RAS to addr         95         ok         120         ok         135           Row addr setup         0         ok         120         ok         120           Row addr hold         20         ok         100         ok         25           Col addr hold         20         ok         55         0k         55           CAS access         100         ok         55         55           CAS access         100         ok         55         55           CAS pulse width         150         10K         ok         200           CAS pulse width         100         ok         0         0         0           READ cmd setup         0         ok         0         0         0         0 <td>description         min         max         note         min         max           Time betw refr RAS precharge         100         2ms         1         2ms         1         2ms           CAS precharge         25         0k         25         0k         25         65           RAS to CAS         20         50         2         25         65         65           RAS to addr         95         0k         135         0k         120         0k         135         0k         120         0k         135         0k         120         0k         120         0k         120         0k         135         0k         135         0k         135         0k         120         0k         135         135         135         120         0k<!--</td--><td>description         min         max         note         min         max         note           Time betw refr RAS precharge         100         2ms         1         2ms         1         ok         2ms         1           CAS precharge         25         ok         25         ok         25         ok         25         ok         25         ok         25         ok         0k         0k</td><td>description         min         max         note         min         max         note         min           Time betw refr RAS precharge         100         2ms         1         2ms         1         0k         150           CAS precharge         25         0k         165         7         35         0k         165         0k         160         0k         160         0k         100         0k         100         0k         100         0k         100         0k         100         0k         100         0k         35         0k         75         0k         75         0k         75         0k         75         0k         75         0k         100         10K         0k         105         10K         0k         105         0k         105         0k         10         0k         10</td><td>description         min         max         note         min         max         note         min         max         note         min         max           Time betw refr RAS precharge         20         20         50         2         25         ok         120         ok         150         2ms         1         1         1         2ms         1         1         1         1&lt;</td><td>description         min         max         note         min         max         note         min         max         note           Time betw refr RAS precharge         100         2ms         1         2ms         1         2ms         1         2ms         1         2ms         1         0k         150         0k         25         0k         0k</td><td>description         min         max         note         min         max         note         min         max         note         min         max         note         par           Time betw refr RAS precharge         20         2ms         1         2ms         1         2ms         1         cAS         1         2ms         1         tREF           RAS to CAS         20         50         2         25         65         2         35         85         2         tRCD           RAS to addr         95         ok         120         ok         165         ok         165         ok         2tRCD           RAS to addr         95         ok         120         ok         165         ok         165         ok         2tRCH           Row addr setup         0         ok         0         ok         0         ok         3tRAH           Col addr hold         20         ok         55         ok         35         3tRAH           CAS access         150         100         is         375         ok         3tRCH           READ kwite cycle         320         10K         ok         375         ok         10K</td><td>description         min         max         note         max</td></td>	description         min         max         note         min         max           Time betw refr RAS precharge         100         2ms         1         2ms         1         2ms           CAS precharge         25         0k         25         0k         25         65           RAS to CAS         20         50         2         25         65         65           RAS to addr         95         0k         135         0k         120         0k         135         0k         120         0k         135         0k         120         0k         120         0k         120         0k         135         0k         135         0k         135         0k         120         0k         135         135         135         120         0k </td <td>description         min         max         note         min         max         note           Time betw refr RAS precharge         100         2ms         1         2ms         1         ok         2ms         1           CAS precharge         25         ok         25         ok         25         ok         25         ok         25         ok         25         ok         0k         0k</td> <td>description         min         max         note         min         max         note         min           Time betw refr RAS precharge         100         2ms         1         2ms         1         0k         150           CAS precharge         25         0k         165         7         35         0k         165         0k         160         0k         160         0k         100         0k         100         0k         100         0k         100         0k         100         0k         100         0k         35         0k         75         0k         75         0k         75         0k         75         0k         75         0k         100         10K         0k         105         10K         0k         105         0k         105         0k         10         0k         10</td> <td>description         min         max         note         min         max         note         min         max         note         min         max           Time betw refr RAS precharge         20         20         50         2         25         ok         120         ok         150         2ms         1         1         1         2ms         1         1         1         1&lt;</td> <td>description         min         max         note         min         max         note         min         max         note           Time betw refr RAS precharge         100         2ms         1         2ms         1         2ms         1         2ms         1         2ms         1         0k         150         0k         25         0k         0k</td> <td>description         min         max         note         min         max         note         min         max         note         min         max         note         par           Time betw refr RAS precharge         20         2ms         1         2ms         1         2ms         1         cAS         1         2ms         1         tREF           RAS to CAS         20         50         2         25         65         2         35         85         2         tRCD           RAS to addr         95         ok         120         ok         165         ok         165         ok         2tRCD           RAS to addr         95         ok         120         ok         165         ok         165         ok         2tRCH           Row addr setup         0         ok         0         ok         0         ok         3tRAH           Col addr hold         20         ok         55         ok         35         3tRAH           CAS access         150         100         is         375         ok         3tRCH           READ kwite cycle         320         10K         ok         375         ok         10K</td> <td>description         min         max         note         max</td>	description         min         max         note         min         max         note           Time betw refr RAS precharge         100         2ms         1         2ms         1         ok         2ms         1           CAS precharge         25         ok         25         ok         25         ok         25         ok         25         ok         25         ok         0k         0k	description         min         max         note         min         max         note         min           Time betw refr RAS precharge         100         2ms         1         2ms         1         0k         150           CAS precharge         25         0k         165         7         35         0k         165         0k         160         0k         160         0k         100         0k         100         0k         100         0k         100         0k         100         0k         100         0k         35         0k         75         0k         75         0k         75         0k         75         0k         75         0k         100         10K         0k         105         10K         0k         105         0k         105         0k         10         0k         10	description         min         max         note         min         max         note         min         max         note         min         max           Time betw refr RAS precharge         20         20         50         2         25         ok         120         ok         150         2ms         1         1         1         2ms         1         1         1         1<	description         min         max         note         min         max         note         min         max         note           Time betw refr RAS precharge         100         2ms         1         2ms         1         2ms         1         2ms         1         2ms         1         0k         150         0k         25         0k         0k	description         min         max         note         min         max         note         min         max         note         min         max         note         par           Time betw refr RAS precharge         20         2ms         1         2ms         1         2ms         1         cAS         1         2ms         1         tREF           RAS to CAS         20         50         2         25         65         2         35         85         2         tRCD           RAS to addr         95         ok         120         ok         165         ok         165         ok         2tRCD           RAS to addr         95         ok         120         ok         165         ok         165         ok         2tRCH           Row addr setup         0         ok         0         ok         0         ok         3tRAH           Col addr hold         20         ok         55         ok         35         3tRAH           CAS access         150         100         is         375         ok         3tRCH           READ kwite cycle         320         10K         ok         375         ok         10K	description         min         max         note         max

#### Notes:

All numbers given are in ns unless otherwise specified. All mathematical operations are from left to right.

1. 2 ms/128 rows = 288 tP T

Therefore tP = 54.253 ns f8202 lower = 18.432 ns

2. CAS access limited

3. Same as 2104A tRAH

# Using The 8251 Universal Synchronous/Asynchronous Receiver/Transmitter

## by Lionel Smith

NEW PRODUCT INFORMATION - 8251A	
COMMUNICATION FORMATS	
BLOCK DIAGRAM	
Transmitter	2-87 2-88 2-89 2-89 2-89
INTERFACE SIGNALS	
CPU-Related Signals	2-91 2-92
MODE SELECTION	
PROCESSOR DATA LINK	
CONCLUSION	
APPENDIX A — 8251 DESIGN HINTS	

Intel Corporation assumes no responsibility for the use of any circuitry or software other than circuitry or software embodied in an Intel product. No other circuit patent licenses are implied.

# NEW PRODUCT INFORMATION 8251A

The industry standard USART, the Intel[®] 8251 has now been improved and is called 8251A. It is packed with features and enhancements as described below. Using the 8251A considerably simplifies programming and minimizes CPU overhead even further.

# FEATURES AND ENHANCEMENTS

8251A is an advanced design of the industry standard USART, the Intel® 8251. The 8251A operates with an extended range of Intel microprocessors that includes the new 8085 CPU and maintains compatibility with the 8251. Familiarization time is minimal because of compatibility and involves only knowing the additional features and enhancements, and reviewing the AC and DC specifications of the 8251A.

The 8251A incorporates all the key features of the 8251 and has the following additional features and ehhancements:

- 8251A has double-buffered data paths with separate I/O registers for control, status, Data In, and Data Out, which considerably simplifies control programming and minimizes CPU overhead.
- In asynchronous operations, the Receiver detects and handles "break" automatically, relieving the CPU of this task.
- A refined Rx initialization prevents the Receiver from starting when in "break" state, preventing unwanted interrupts from a disconnected USART.
- At the conclusion of a transmission, TxD line will always return to the marking state unless SBRK is programmed.

- Tx Enable logic enhancement prevents a Tx Disable command from halting transmission until all data previously written has been transmitted. The logic also prevents the transmitter from turning off in the middle of a word.
- When External Sync Detect is programmed, Internal Sync Detect is disabled, and an External Sync Detect status is provided via a flip-flop which clears itself upon a status read.
- Possibility of false sync detect is minimized by ensuring that if double character sync is programmed, the characters be contiguously detected and also by clearing the Rx register to all ones whenever Enter Hunt command is issued in Sync mode.
- As long as the 8251A is not selected, the RD and WR do not affect the internal operation of the device.
- The 8251A Status can be read at any time but the status update will be inhibited during status read.
- The 8251A is free from extraneous glitches and has enhanced AC and DC characteristics, providing higher speed and better operating margins.
- Baud rate from DC to 64K.
- Fully compatible with Intel's new industry standard, the MCS-85.

# INTRODUCTION

The Intel 8251 is a Universal Synchronous/Asynchronous Receiver/Transmitter (USART) which is capable of operating with a wide variety of serial communication formats. Since many peripheral devices are available with serial interfaces, the 8251 can be used to interface a microcomputer to a broad spectrum of peripherals, as well as to a serial communications channel. The 8251 is part of the MCS-80TM Microprocessor Family, and as such it is capable of interfacing to the 8080 system with a minimum of external hardware.

This application note describes the 8251 as a component and then explains its use in sample applications via several examples. A specific use of the 8251 to facilitate communication between two MCS-80 systems is discussed in detail from both the hardware and software viewpoints. The first two sections of this application note describe the 8251 first from a functional standpoint and then on a detailed level. The function of each input and output pin is fully defined. The next section describes the various operating modes and how they can be selected, and finally, a sample design is discussed using the 8251 as a data link between the MCS-80 systems.

# **COMMUNICATION FORMATS**


Serial communications, either on a data link or with a local peripheral, occurs in one of two basic formats; asynchronous or synchronous. These formats are similar in that they both require framing information to be added to the data to enable proper detection of the character at the receiving end. The major difference between the two formats is that the asynchronous format requires framing information to be added to each character. while the synchronous format adds framing information to blocks of data, or messages. Since the synchronous format is more efficient than the asynchronous format but requires more complex decoding, it is typically found on high-speed data links, while the asynchronous format is used on lower speed lines.

The asynchronous format starts with the basic data bits to be transmitted and adds a "START" bit to the front of them and one or more "STOP" bits behind them as they are transmitted. The START bit is a logical zero, or SPACE, and is defined as the positive voltage level by RS-232-C. The STOP bit is a logical one, or MARK, and is defined as the negative voltage level by RS-232-C. In current loop applications current flow normally indicates a MARK and lack of current a SPACE. The START bit tells the receiver to start assembling a character and allows the receiver to synchronize itself with the transmitter. Since this synchronization only has to last for the duration of the character (the next character will contain a new START bit), this method works quite well assuming a properly designed receiver. One or more STOP bits are added to the end of the character to ensure that the START bit of the next character will cause a transition on the communication line and to give the receiver time to "catch up" with the transmitter if its basic clock happens to be running slightly slower than that of the transmitter. If, on the other hand, the receiver clock happens to be running slightly faster than the transmitter clock, the receiver will perceive gaps between characters but will still correctly decode the data. Because of this tolerance to minor frequency deviations, it is not necessary that the transmitter and receiver clocks be locked to the identical frequency for successful asynchronous communication.

The synchronous format, instead of adding bits to each character, groups characters into records and adds framing characters to the record. The framing characters are generally known as SYN characters and are used by the receiver to determine where the character boundaries are in a string of bits. Since synchronization must be held over a fairly long stream of data, bit synchronization is normally either extracted from the communication channel by the modem or supplied from an external source.

An example of the synchronous and asynchronous formats is shown in Figure 1. The synchronous format shown is fairly typical in that it requires two SYN characters at the start of the message. The asynchronous format, also typical, requires a START bit preceding each character and a single STOP bit following it. In both cases, two 8-bit characters are to be transmitted. In the asynchronous mode 10*n bits are used to transmit n characters and in the synchronous mode 8N + 16 bits are used. For the example shown the asynchronous mode is actually more efficient, using 20 bits versus 32. To transmit a thousand characters in the asynchronous mode, however, takes 10,000 bits versus 8,016 for the synchronous format mode. For long messages the synchronous format becomes much more efficient than the asynchronous format; the crossover point for the examples shown in Figure 1 is eight characters, for which both formats require 80 bits.

In addition to the differences in format between synchronous and asynchronous communication, there are differences with regards to the type of modems that can be used. Asynchronous modems typically employ FSK (Frequency Shift Keying) techniques which simply generate one audio tone for a MARK and another for a SPACE. The receiving modem detects these tones on the telephone



line, converts them to logical signals, and presents them to the receiving terminal. Since the modem itself is not concerned with the transmission speed, it can handle baud rates from zero to its maximum speed. Synchronous modems, in contrast to asynchronous modems, supply timing information to the terminal and require data to be presented to them in synchronism with this timing information. Synchronous modems, because of this extra clocking, are only capable of operating at certain preset baud rates. The receiving modem, which has an oscillator running at the same frequency as the transmitting modem, phase locks its clock to that of the transmitter and interprets changes of phase as data.

In some cases it is desirable to operate in a hybrid mode which involves transmitting data with the asynchronous format using a synchronous modem. This occurs when an increase in operating speed is required without a change in the basic protocol of the system. This hybrid technique is known as isosynchronous and involves the generation of the start and stop bits associated with the asynchronous format, while still using the modem clock for bit synchronization.

The 8251 USART has been designed to meet a broad spectrum of requirements in the synchronous, asynchronous, and isosynchronous modes. In the synchronous mode the 8251 operates with 5, 6, 7, or 8-bit characters. Even or odd parity can be optionally appended and checked. Synchronization can be achieved either externally via added hardware or internally via SYN character detection. SYN detection can be based on one or two characters which may or may not be the same. The single or double SYN characters are inserted into the data stream automatically if the software fails to supply data in time. The automatic generation of SYN characters is required to prevent the loss of synchronization. In the asynchronous mode the 8251 operates with the same data and parity structures as it does in the synchronous mode. In addition to appending a START bit to this data, the

8251 appends 1,  $1\frac{1}{2}$ , or 2 STOP bits. Proper framing is checked by the receiver and a status flag set if an error occurs. In the asynchronous mode the USART can be programmed to accept clock rates of 16 or 64 times the required baud rate. Isosynchronous operation is a special case of asynchronous with the multiplier rate programmed as one instead of 16 or 64. Note that  $\times 1$  operation is only valid if the clocks of the receiver and transmitter are synchronized.


The 8251 USART can transmit the three formats in half or full duplex mode and is double-buffered internally (i.e., the software has a complete character time to respond to a service request). Although the 8251 supports basic data set control signals (e.g., DTR and RTS), it does not fully support the signaling described in EIA-RS-232-C. Examples of unsupported signals are Carrier Detect (CF), Ring Indicator (CE), and the secondary channel signals. In some cases an additional port will be required to implement these signals. The 8251 also does not interface to the voltage levels required by EIA-RS-232-C; drivers and receivers must be added to accomplish this interface.

# BLOCK DIAGRAM

A block diagram of the 8251 is shown in Figure 2. As can be seen in the figure, the 8251 consists of five major sections which communicate with each other on an internal data bus. The five sections are the receiver, transmitter, modem control, read/ write control, and I/O Buffer. In order to facilitate discussion, the I/O Buffer has been shown broken down into its three major subsections: the status buffer, the transmit data/command buffer, and the receive data buffer.

# Receiver

The receiver accepts serial data on the RxD pin and converts it to parallel data according to the appropriate format. When the 8251 is in the asynchronous mode and it is ready to accept a character



(i.e., it is not in the process of receiving a character), it looks for a low level on the RxD line. When it sees the low level, it assumes that it is a START bit and enables an internal counter. At a count equivalent to one-half of a bit time, the RxD line is sampled again. If the line is still low, a valid START bit has probably been received and the 8251 proceeds to assemble the character. If the RxD line is high when it is sampled, then either a noise pulse has occurred on the line or the receiver has become enabled in the middle of the transmission of a character. In either case the receiver aborts its operation and prepares itself to accept a new character. After the successful reception of a START bit the 8251 clocks in the data, parity, and STOP bits, and then transfers the data on the internal data bus to the receive data register. When operating with less than 8 bits, the characters are right-justified. The RxRDY signal is asserted to indicate that a character is available.

In the synchronous mode the receiver simply clocks in the specified number of data bits and transfers them to the receiver buffer register, setting RxRDY. Since the receiver blindly groups data bits into characters, there must be a means of synchronizing the receiver to the transmitter so that the proper character boundaries are maintained in the serial data stream. This synchronization is achieved in the HUNT mode.

In the HUNT mode the 8251 shifts in data on the

RxD line one bit at a time. After each bit is received, the receiver register is compared to a register holding the SYN character (program loaded). If the two registers are not equal, the 8251 shifts in another bit and repeats the comparison. When the registers compare as equal, the 8251 ends the HUNT mode and raises the SYNDET line to indicate that it has achieved synchronization. If the USART has been programmed to operate with two SYN characters the process is as described above, except that two contiguous characters from the line must compare to the two stored SYN characters before synchronization is declared. Parity is not checked. If the USART has been programmed to accept external synchronization, the SYNDET pin is used as an input to synchronize the receiver. The timing necessary to do this is discussed in the SIGNALS section of this note. The USART enters the HUNT mode when it is initialized into the synchronous mode or when it is commanded to do so by the command instruction. Before the receiver is operated, it must be enabled by the RxE bit  $(D_2)$ of the command instructions. If this bit is not set the receiver will not assert the RxRDY bit.

# Transmitter

The transmitter accepts parallel data from the processor, adds the appropriate framing information, serializes it, and transmits it on the TxD pin. In the asynchronous mode the transmitter always adds a START bit; depending on how the unit is programmed, it also adds an optional even or odd parity bit, and either 1, 1¹/₂, or 2 STOP bits. In the synchronous mode no extra bits (other than parity, if enable) are generated by the transmitter unless the computer fails to send a character to the USART. If the USART is ready to transmit a character and a new character has not been supplied by the computer, the USART will transmit a SYN character. This is necessary since synchronous communications, unlike asynchronous communications, does not allow gaps between characters. If the USART is operating in the dual SYN mode, both SYN characters will be transmitted before the message can be resumed. The USART will not generate SYN characters until the software has supplied at least one character; i.e., the USART will fill 'holes' in the transmission but will not initiate transmission itself. The SYN characters which are to be transmitted by the USART are specified by the software during the initialization procedure. In either the synchronous or asynchronous modes, transmission is inhibited until TxEnable and the CTS input are asserted.

An additional feature of the transmitter is the ability to transmit a BREAK. A BREAK is a period of continuous SPACE on the communication line and is used in full duplex communication to interrupt the transmitting terminal. The 8251 USART will transmit a BREAK condition as long as bit 3 (SBRK) of the command register is set.

# Modem Control

The modem control section provides for the generation of  $\overline{\text{RTS}}$  and the reception of  $\overline{\text{CTS}}$ . In addition, a general purpose output and a general purpose input are provided. The output is labeled  $\overline{\text{DTR}}$  and the input is labeled  $\overline{\text{DSR}}$ .  $\overline{\text{DTR}}$  can be asserted by setting bit 2 of the command instruction;  $\overline{\text{DSR}}$  can be sensed as bit 7 of the status register. Although the USART itself attaches no special significance to these signals,  $\overline{\text{DTR}}$  (Data Terminal Ready) is normally assigned to the modem, indicating that the terminal is ready to communicate and  $\overline{\text{DSR}}$  (Data Set Ready) is a signal from the modem indicating that it is ready for communications.

# **I/O Control**

The Read/Write Control Logic decodes control signals on the 8080 control bus into signals which gate data on and off the USART's internal bus and controls the external I/O bus ( $DB_0-DB_7$ ). The truth table for these operations is as follows:

If neither READ or WRITE is a zero, then the USART will not perform an I/O function.  $\overline{READ}$ 


CE	C/D	READ	WRITE	Function
0	0	0	1	CPU Reads Data from USART
0	1	0	• 1	CPU Reads Status from USART
0	.0	1	0	CPU Writes Data to USART
0	1	1	0	CPU Writes Command to USART
1	х	X	х	USART Bus Floating (NO-OP)

and  $\overline{\text{WRITE}}$  being a zero at the same time is an illegal state with undefined results. The Read/ Write Control Logic contains synchronization circuits so that the READ and WRITE pulses can occur at any time with respect to the clock inputs to the USART.

The I/O buffer contains the STATUS buffer, the RECEIVE DATA buffer and the XMIT DATA/ CMD buffer as shown in Figure 2. Note that although there are two registers which store data for transfer to the CPU (STATUS and RECEIVE DATA), there is only one register which stores data being transferred to the USART. The sharing of the input register for both transmit data and commands makes it important to ensure that the USART does not have data stored in this register before sending a command to the device. The TxRDY signal can be monitored to accomplish this. Neither data nor commands should be transferred to the USART if TxRDY is low. Failure to perform this check can result in erroneous data being transmitted.

# INTERFACE SIGNALS

The interface signals of the 8251 USART can be broken down into two groups - a CPU-related group and a device-related group. The CPU-related signals have been designed to optimize the attachment of the 8251 to a MCS-80[™] system. The device-related signals 'are intended to interface a modem or like device. Since many peripherals (TTY, CRT, etc.) can be obtained with a modemlike interface, the USART has a broad range of applications which do not include a modem. Note that although the USART provides a logical interface to an EIA-RS-232 device, it does not provide EIA compatible drive, and this must be added via circuitry external to the 8251. As an example of a peripheral interface application and to aid in understanding the signal descriptions which follow, Figure 3 shows a system configured to interface with a TTY or CRT.



2-90

## **CPU-Related Signals**

V _{CC} (26)	Ī	+5 Volt Supply	
GND (4)	Ι	+5 Volt Common	ŴŔ
CLK (20)	I	The CLK input generates in- ternal device timing. No ex-	

ternal inputs or outputs are referenced to CLK, but the frequency of CLK must be greater than 30 times the Receiver or Transmitter clock inputs for synchronous mode or 4.5 times the clock inputs for an asynchronous mode. An additional constraint is imposed by the electrical specifications (ref. Appendix B) which require the period of CLK be between 0.42  $\mu$ sec and 1.35 µsec. The CLK input can generally be connected to the Phase 2 (TTL) output of the 8224 clock generator.

RESET (21)

I

T

Ι

Ι

 $DB_7 - DB_0$ (8,7,6,5,2,1,28,27)

 $\overline{CS}(11)$ 

 $C/\overline{D}(12)$ 

RD (13)

- A high on this input performs a master reset on the 8251. The device returns to the idle mode and will remain there until reinitialized with the appropriate control words.
- I/O The DB signals form a threestate bus which can be connected to the CPU data bus. Control, status, and data are transferred on this bus. Note that the CPU always remains in control of the bus and all transfers are initiated by it.
  - Chip Select. A low on this input enables communication between the USART and the CPU. Chip Select should go low when the USART is being addressed by the CPU.
  - Control/Data. During a read operation this pin selects either status or data to be input to the CPU (high=status, low=data). During a write operation this pin causes the USART to interpret the data on the bus as a command if it is high or as data if it is low.
  - A low on this input causes the USART to gate either

status or data onto the data hus.

A low on this input causes the USART to accept data on the data bus as either a command or as a data character.

Transmitter Ready. This output signals the CPU that the USART is ready to accept a data character or command. It can be used as an interrupt to the system or, for polled operation, the CPU can check TxRDY using the status read operation. Note, however, that while the TxRDY status bit will be asserted whenever the XMIT DATA/CMD buffer is empty, the TxRDY output will be asserted only if the buffer is empty and the USART is enabled to transmit (i.e.,  $\overline{\text{CTS}}$  is low and TxEN is high). TxRDY will be reset when the USART receives a character from the program.

Transmitter Empty. A high output on this line indicates that the parallel to serial converter in the transmitter is empty. In the synchronous mode, if the CPU has failed to load a new character in time, TxE will go high momentarily as SYN characters are loaded into the transmitter to fill the gap in transmission.

Transmitter Ready. This output goes high to indicate that the 8251 has received a character on its serial input and is ready to transfer it to the CPU. Although the receiver runs continuously, RxRDY will only be asserted if the RxE (Receive Enable) bit in the command register has been set. RxRDY can be connected to the interrupt structure or, for polled operation, the CPU can check the condition of RxRDY using a status read operation. RxRDY will be reset when the character is read by the CPU.

**RxRDY** (14)

TxE (18)

(10)

**TxRDY** (15)

I

0

0

0

SYNDET (16) I/O Synch Detect. This line is used in the synchronous mode only. It can be either an input or output, depending on whether the initialization program sets the USART for external or internal synchronization. SYN-DET is reset to a zero by RE-SET. When in the internal synchronization mode, the USART uses SYNDET as an output to indicate that the device has detected the required SYN character(s). A high output indicates synchronization has been achieved. If the USART is programmed to operate with double SYN characters, SYN-DET will go high in the middle of the last bit of the second SYN character. SYN-DET will be reset by a status read operation. When in the external synchronization mode a positive-going input on the SYNDET line will cause the 8251 to start assembling characters on the next falling edge of  $\overline{RxC}$ . The high input should be maintained at least for one RxC cycle following this edge.

# **Device-Related Signals**

0

I

0

 $\overline{\text{DTR}}$  (24)

**DSR** (22)

**RTS** (23)

R. G. L

Data Terminal Ready. This is a general purpose output signal which can be set low by programming a '1' in command instruction bit 1. This signal allows additional device control.

Data Set Ready. This is a general purpose input signal. The status of this signal can be tested by the CPU through a status read. This pin can be used to test device status and is read as bit 7 of the status register.

Request to Send. This is a general purpose output signal equivalent to  $\overline{DTR}$ . RTS is normally used to request that the modem prepare itself to transmit (i.e., establish carrier). RTS can be asserted **CTS** (17) I

I

T

T

0

 $\overline{RxC}$  (25)

RxD (3)

 $\overline{\mathrm{TxC}}(9)$ 

TxD (19)

(brought low) by setting bit 5 in the command instruction.

Clear to Send. A low on this input enables the USART to transmit data. CTS is normally generated by the modem in response to a  $\overline{RTS}$ .

Receiver Clock. This clock controls the data rate of characters to be received by the USART. In the synchronous mode RxC is equivalent to the baud rate, and is supplied by the modem. In asynchronous mode  $\overline{RxC}$  is 1, 16, or 64 times the baud rate. The clock division is preselected by the mode control instruction. Data is sampled by the USART on the rising edge of  $\overline{RxC}$ .

Receiver Data. Characters are received serially on this pin and assembled into parallel characters. RxD is high true (i.e., High = MARK or ONE).


Transmitter Clock. This clock controls the rate at which characters are transmitted by the USART. The relationship between clock rate and baud rate is the same as for RxC. Data is shifted out of the USART on the falling edge of TxC.

Transmit Data. Parallel characters sent by the CPU are transmitted serially by the USART on this line. TxD is high true (i.e., High = MARK or ONE).

# MODE SELECTION

The 8251 USART is capable of operating in a number of modes (e.g., synchronous or asynchronous). In order to keep the hardware as flexible as possible (both at the chip and end product level), these operating modes are selected via a series of control outputs to the USART. These mode control outputs must occur between the time the USART is reset and the time it is utilized for data transfer. Since the USART needs this information to structure its internal logic it is essential to complete the initialization before any attempts are made at data transfer (including reading status).

A flowchart of the initialization process appears in Figure 4. The first operation which must occur following a reset is the loading of the mode control



**Figure 4. Initialization Flowchart** 

register. The mode control register is loaded by the first control output (C/ $\overline{D}$ =1,  $\overline{RD}$ =1,  $\overline{WR}$ =0,  $\overline{CS}$ =0) following a reset. The format of the mode control instruction is shown in Figure 5. The instruction can be considered as four 2-bit fields. The first 2-bit field  $(D_1 D_0)$  determines whether the USART is to operate in the synchronous (00) or asynchronous mode. In the asynchronous mode this field also controls the clock scaling factor. As an example, if  $D_1$  and  $D_0$  are both ones, the  $\overline{RxC}$  and  $\overline{TxC}$ will be divided by 64 to establish the baud rate. The second field, D₃-D₂, determines the number of data bits in the character and the third,  $D_5-D_4$ , controls parity generation. Note that the parity bit (if enabled) is added to the data bits and is not considered as part of them when setting up the character length. As an example, standard ASCII transmission, which is seven data bits plus even parity, would be specified as:

X X 1 1 1 0 X X





Figure 5. Mode Instruction Format

The last field, D7-D6, has two meanings, depending on whether operation is to be in the synchronous or asynchronous mode. For the asynchronous mode (i.e.,  $D_1 D_0 \neq 00$ ), it controls the number of STOP bits to be transmitted with the character. Since the receiver will always operate with only one STOP bit, D7 and D6 only control the transmitter. In the synchronous mode  $(D_1 \ D_0 = 00)$ , this field controls the synchronizing process. Note that the choice of single or double SYN characters is independent of the choice of internal or external synchronization. This is because even though the receiver may operate with external synchronization logic, the transmitter must still know whether to send one or two SYN characters should the CPU fail to supply a character in time.


Following the loading of the mode instruction the appropriate SYN character (or characters) must be loaded if synchronous mode has been specified. The SYN character(s) are loaded by the same control output instruction used to load the mode instruction. The USART determines from the mode instruction whether no, one, or two SYN characters are required and uses the control output to load SYN characters until the required number are loaded.

At completion of the load of SYN characters (or after the mode instruction in the asynchronous mode), a command character is issued to the USART. The command instruction controls the operation of the USART within the basic framework established by the mode instruction. The format of the command instruction is shown in Figure 6. Note that if, as an example, the USART is waiting for a SYN character load and instead is issued an internal reset command, it will accept the command as a SYN character instead of resetting. This situation, which should only occur if two independent programs control the USART, can be avoided by outputting three all zero characters as commands before issuing the internal reset command. The USART indicates its state in a status register which can be read under program control. The format of the status register read is shown in Figure 7.

When operating the receiver it is important to realize that RxE (bit 2 of the command instruction) only inhibits the assertion of RxRDY; it does not inhibit the actual reception of characters. Because the receiver is constantly running, it is possible for it to contain extraneous data when it is enabled. To avoid problems this data should be read from the USART and discarded. The read should be done immediately following the setting of Receive Enable in the asynchronous mode, and following the setting of Enter Hunt in the synchronous mode. It is not necessary to wait for RxRDY before executing the dummy read.







2-94

# PROCESSOR DATA LINK

The ability to change the operating mode of the USART by software makes the 8251 an ideal device to use to implement a serial communication link. A terminal initially configured with a simple asynchronous protocol can be upgraded to a synchronous protocol such as IBM Binary Synchronous Communication by a software only upgrade. In order to demonstrate the use of the 8251 USART, the remainder of this document will describe the implementation of an interrupt-driven. full duplex communication link on the Intel MDS[™] system. With minor modifications, the program developed could be used on the Intel SBC-80/10[™] OEM card, thus implementing a data link between the two systems. Such a facility can be used to down-load programs, run diagnostics, and maintain common data bases in multiprocessor systems.

The factors which must be considered in the design of such a link include the desired transmission rate and format, the error checking requirements, the desirability of full duplex operation, and the physical implementation of the link. The basic requirement of the system described here is that it allow an Intel SBC-80/10 OEM card to be loaded from an MDS development system, either locally or on the switched telephone network. An additional constraint is that the modem used on the switched network be readily available and inexpensive. These requirements led to the choice of a modem such as the Bell 103A to implement the link. These modems, which support full duplex communication at up to 300 baud, are readily available from a number of sources at reasonable cost. These modems are also available in acoustically coupled versions which do not require permanent installation on the telephone network. Interface to the 103A modem is accomplished with nine wires: Protective Ground, Signal Ground, Transmitted Data, Received Data, Clear to Send, Data Set Ready, Data Terminal Ready, Carrier Detector, and Ringing Indicator.

The utilization of the interface signals to the modem is as follows:

Protective	Protective Ground is used to bond
Ground	the chassis ground of the modem to
	that of the terminal.


Signal Ground	Signal Ground provides a common ground reference between the mo- dem and the terminal.
	With a state of the state of the state of the
Transmitted	Transmitted Data is used to transfer
Data	serial data from the terminal to the

modem.

Received Data	Received Data is used to transfer serial data from the modem to the terminal.
Clear to Send	Clear to Send indicates that the modem has established a connec- tion with a remote modem and is ready to transmit data.
Data Set Ready	Data Set Ready indicates that the modem is connected to the telephone line and is in the data mode.
Data Terminal Ready	Data Terminal Ready is a signal from the terminal which permits the modem to enter the data mode.
Carrier Detector	Carrier Detector is identical to Clear to Send in the 103 modem and will not be used in this inter- face.
Ringing Indicator	Ringing Indicator indicates that the modem is receiving a ringing signal from the telephone system. This signal will not be used in the inter- face, since it is possible for the terminal to assert Data Terminal Ready whenever it is ready for the modem to "answer the telephone". The modem uses Data Set Ready to indicate that it has answered the call.

A block diagram showing the connections between the MDS and the SBC-80/10 through the modems is shown in Figure 8. Figure 9 shows the portion of the MDS monitor board devoted to the USARTs and Figure 10 shows the equivalent section of the SBC-80/10 board. Note that several signals on the MDS to not have the proper EIA defined voltage levels, and for this reason the adapter shown in Figure 11 was added to the MDS. The 390 pF capacitor was added to the 1488 driver to bring the rise time within EIA imposed limits of 30 volts/  $\mu$ sec. In Figure 7 the signal labels within the MDS and SBC-80/10 blocks correspond to the labels on the schematics, the signal labels within the modem blocks correspond to EIA conventions, and the signal labels on the wires between the blocks are abbreviations for the English language names of the signals.

As an example of how the USART clocks can be generated, circuits A27, A16, and A15 of Figure 9 form a divider of the OSC signal. The OSC signal has a frequency of 18.432 MHz and is generated by the 8224 which generates system timing for the 8080A. The 18.432 MHz signal results in a state time of 488 ns versus the normal 500 ns for the 8080A. (This does not violate 8080A specifications.) The 18.432 MHz signal can be divided by








Figure 9. EIA Adapter

30 and then 64 to give a 9600 baud communication standard. The 9600 baud signal can be further divided to give 4800, 2400, 1200, 600, and 300 baud signals. The 1200 baud signal can be divided by 11 to give a 109.1 baud signal which is within 1% of the 110 baud standard signal rate. Note that because of constraints on the CLK input 9600 baud operation is not possible in the  $\times 64$  mode. The divide by 64 can be accomplished by dividing by 4 with a counter and then 16 within the USART.

In order to keep the system as general purpose as possible, it was decided to transmit 8-bit data characters with an appended odd parity bit. Having a full 8-bit byte available for data enables the transmission of codes such as ASCII (which is 7-level with an additional parity bit) to be transmitted and received transparently in the system. Also, of course, it allows 8-bit bytes from the 8080A memory to be transferred in one transmission character. If error checking beyond the parity check is required, it could be added to the data record to be transmitted in the form of redundant check characters. Before the software design of the system could be undertaken, it was necessary to decide whether service requests from the USART would be handled on a polled or interrupt driven mode. Polled operation normally results in more compact code but it requires that whatever programs are running concurrently with a transmission or reception must periodically either check the status of the USART or call a routine that does. Since it was not possible to determine what program might be running during a receive or transmit operation, it was decided to operate in an interrupt driven mode.

The program which operates the 8251 must be instructed as to what data it should transmit or receive from some other program resident in the 8080 system. To facilitate the discussion of the operation of the software, the following definitions will be made:

USRUN is the program which controls the operation of the 8251.

USER is a program which utilizes USRUN in order to effect a data transmission.

USER passes commands and parameters to USRUN by means of the control block shown in Figure 12. The first byte of the block contains the command which USER wants USRUN to execute. Valid contents of this byte are "C" which causes USRUN to initialize itself and the 8251, "R" which causes the execution of the data input (or READ) operation, and "W" which causes a data output (WRITE) operation. The second byte of the control block is used by USRUN to inform USER of the status of the requested operation. The third and fourth bytes specify the starting address of a buffer set up by USER which contains the data for a transmit operation or which will be used by USRUN to store received data. The fifth and sixth bytes are concatenated to form a positive binary




Figure 10. SBC 80/10 Serial I/O

2-97




Figure 11. MDS Monitor Module

2-98

number which specifies how many bytes of data USER wants transferred. The seventh and eighth bytes are concatenated and used by USRUN to count the number of bytes that have been transferred. When the required number of characters have been transferred, or if USRUN terminates a READ or WRITE due to an abnormal condition, then USRUN calls a subroutine at an address defined by the ninth and tenth bytes of the command block. This subroutine, which is provided by USER, must determine the state of the process and then take appropriate action.

Since USRUN must be capable of operation in a full duplex mode (i.e., be able to receive and transmit simultaneously), it keeps the address of two control blocks; one for a READ operation and one for a WRITE. The address of the controlling command block is kept in RAM locations labeled RCBA for the READ operation 2gJ TCBA for the WRITE operation. If RCBA (Receive Control Block Address) or TCBA (Transmit Control Block Address) is zero, it indicates that the corresponding operation is in an idle status.

Flowcharts of USRUN appear in Figure 13 and the listings appear in Figure 14. The first section of the flowcharts (Figures 13.1 and 13.2) consists of two subroutines which are used as convenient tools for operating on the control blocks. These routines are labeled LOADA and CLEAN. LOADA is entered with the address of a control block in registers H and L. Upon return registers D and E have been set equal to the address in the buffer which is the target of the next data transfer (i.e.,  $D_{E} = BAD +$ CCT); and CCT (transferred byte count) has then been incremented. In addition, the B register is set to zero if the number of bytes that have been transferred is equal to the number requested (i.e., CCT = RCT). CLEAN, the second routine, is also entered with the address of a command block in the H and L registers. In addition, the Accumulator holds the status which will be placed in the STATUS byte of the command block. On exit the STATUS byte has been updated and the address of the completion routine has been placed in H and L.

Upon interrupt, control of the MCS-80 system is transferred to VECTOR (Figure 13.3). Vector is a program which saves the state of the system, gets the status of the USART and jumps to the RISR (Receive Interrupt Service Routine) or the TISR (Transmit Interrupt Service Routine), depending on which of the two ready flags is active. If neither ready flag is active, VECTOR restores the status of the running program, enables interrupts, and returns. (Interrupts are automatically disabled by the hardware upon an interrupt.) This exit from VEC-TOR, which is labeled VOUT, is used from other

COMMAND	
STATUS	
BAD LOW	
BAD HIGH	
RCT LOW	
RCT HIGH	· · ]
CCT LOW	— I 1
CCT HIGH	
CRA LOW	— I I
CRA HIGH	

Figure 12. Control Block

THESE TWO BYTES FORM THE BUFFER ADDRESS

BE TRANSFERRED

THESE TWO BYTES INDICATE

THE NUMBER OF BYTES THAT HAVE BEEN TRANSFERRED

THESE TWO BYTES FORM THE ADDRESS OF A SUB-ROUTINE TO BE CALLED

WHEN THE OPERATION

IS TERMINATED




Figure 13.1. LOADA Subroutine





Figure 13.2. CLEAN Subroutine








Figure 13.4. Transmit Interrupt Service Routine

portions of USRUN if return from the interrupt mode is required.

In addition to handling normal data transfers, TISR (Figure 13.4) checks a location in memory named TCMD in order to determine if the receive program wishes to send a command to the USART. Since the transmit data and command must share a buffer within the USART, any command output must occur when TxRDY is asserted. If TCMD is zero, TISR proceeds with the data transfer. If TCMD is non-zero, TISR calls TUTE (Transmit Utility, Figure 13.5) which, depending on the value





Figure 13.5. Transmit Utility Routine

in TCMD, turns off the receiver, turns on the receiver, or clears error conditions. Note that the error flags (parity, framing, and overrun) are always cleared by the software when the receiver is first enabled.


The flowchart of the RISR is shown in Figure 13.6. Note that in addition to terminating whenever the required number of characters have been received, the RISR also terminates if one of the error flags becomes set or if the received character matches a character found in a table pointed to by the label ETAB. This table, which starts at ETAB and continues until an all "ones" entry is found, can be used by USER to define special characters. such as EOT (End Of Transmission), which will terminate a READ operation. The remainder of Figure 13 (13.7) shows the decoding of the commands to USRUN. The listings also include a test USER which exercises USRUN. This program sets up a 256-byte transmit buffer and transfers it to a similar input buffer by means of a local loop. When both the READ and WRITE operations are complete, the test USER checks to insure that the two buffers are identical. If the buffers differ, the MDS monitor is called; if the data is correct, the test is repeated.


# CONCLUSION


The 8251 USART has been described both as a device and as a component in a system. Since not only modems but also many peripheral devices have a serial interface, the 8251 is an extremely useful component in a microcomputer system. A particular advantage of the device is that it is capable of operating in various modes without requiring hardware modifications to the system of which it is a part. As with any complex subsystem, however, the 8251 USART must be carefully applied so that it can be utilized to full advantage in the overall system. It is hoped that this application note will aid in the designer in the application of the 8251 USART. As a further aid to the application of the 8251, the appendix of this document includes a list of design hints based on past experience with the 8251.












SET DIR AND RxE IN LCMD

TxEn


TCMD: = 2 (RENA)

RET

Y



# Figure 13.7. URUN Command Decode



	;****	in a second	and the second
	; ; ; * * * * *	SYSTEM EQUATES	
00F5 00F4 00F4 0064 0000 00FF 0001	USTAT USCMD USDAI USDAO GSTAT BSTAT CEND	EQU OF5H EQU OF5H EQU OF4H EQU OF4H EQU OF4H EQU OOH EQU OFFH EQU O1H	· · · · · · · · · · · · · · · · · · ·
	; * * * * * ; ; ; * * * * *	SYSTEM DATA TAE	SLE States of the second s
4237 00 4238 00 4239 0000 423B 0000 423D FF	LCMD: TCMD: TCBA: RCBA: MTAB:	DB         00H           DB         00H           DW         00H           DW         00H           DW         00H           DB         0FFH	CURRENT OPERATING COMMAND IF NON ZERO A COMMAND TO BE SENT ADDRESS OF XMIT CBLOCK ADDRESS OF RECEIVE CBLOCK END CHARACTER TABLE

;****		
	LOAD ADDRESS ROUTINE LOADA IS ENTERED WITH THE ADDRESS OF A CONTROL BLOCK IN H,L. ON EXIT D,E CONTAINS THE ADDRESS WHICH IS THE TARGET OF THE NEXT DATA TRANSFER (BAD+CCNT) AND B HAS BEEN SET TO ZERO IF THE REQUESTED NUMBER OF TRANSFERS HAS BEEN ACCOMPLISHED. CCNT IS INCREMENTED AFTER THE TARGET ADDRESS HAS BEEN CALCULATED.	
;****		
423E $23$ LOADA: $423F$ $23$ $4240$ $5E$ $4240$ $5E$ $4241$ $23$ $4242$ $56$ $4243$ $23$ $4242$ $56$ $4243$ $23$ $4244$ $23$ $4245$ $23$ $4245$ $23$ $4245$ $23$ $4245$ $23$ $4245$ $23$ $4245$ $23$ $4245$ $23$ $4246$ $4E$ $4249$ $EB$ $4242$ $26$ $4244$ $23$ $4244$ $23$ $4247$ $23$ $4244$ $23$ $4247$ $23$ $4244$ $23$ $4247$ $23$ $4244$ $23$ $46$ $4244$ $23$ $4244$ $23$ $424$ $26$ $4244$ $23$ $4244$ $23$ $425$ $7E$ $4253$ $90$ $4254$ $47$ $4255$ $226$ $228$ $4257$ $7E$ $4257$	INX H ;D,E GETS BUFFER ADDRESS INX H MOV E,M INX H MOV D,M ;DONE INX H ;B,C GETS COMPLETED COUNT (CCNT) INX H INX H MOV C,M INX H MOV C,M INX H MOV B,M ;DONE XCHG ;D,E GETS BAD+CCNT DAD B XCHG ;DONE INX B ;CCNT GETS INCREMENTED MOV M,B DCX H MOV M,C ;DONE DCX B ;DOES OLD CCNT=RCNT? DCX H MOV A,M SUB B MOV B,A RNZ ;NO-RETURN WITH B NOT ZERO DCX H MOV A,M	
4257 7E 4258 91	MOV A, M SUB C	
4259 47	MOV B,A	
425A C9	RET ; RETURN WITH B=0 IF RCNT=CCNT	

	;****		
	; ; ; ; ; ; ; ;	BLOCK IN H,L AN ENTERED INTO IT CONTROL BLOCK I	D WITH THE ADDRESS OF A CONTROL D A NEW STATUS TO BE IN A. ON EXIT THE ADDRESS OF THE S IN D,E; THE STATUS OF THE BLOCK D; AND THE ADDRESS OF THE COMPLETION
425B 5D 425C 54 425D 23 425E 77 425F 010700 4262 09 4263 7E 4264 23 4265 66 4266 6F 4267 C9	CLEAN:	MOV E,L MOV D,H INX H MOV M,A LXI B,7 DAD B MOV A,M INX H MOV H,M MOV L,A RET	;SAVE THE ADRESS OF THE COMMAND BLOCK ;POINT AT STATUS ;SET STATUS EQUAL TO A ;SET INDEX TO SEVEN ;POINT AT COMPLETION ADDRESS ;GET LOWER ADDRESS ;POINT AT UPPER ADDRESS ;H GETS HIGH ADDRESS BYTE ;L GETS LOW ADDRESS BYTE
	; * * * * *		
		THEN READS THE IF A RECEIVE OR VECTOR THEN CAL IF NEITHER INTE THE STATUS OF T ROUTINES USE TH	ROUTINE E STATUS OF THE RUNNING PROGRAM STATUS OF THE USART TO DETERMINE TRANSMIT INTERUPT OCCURRED. LS THE APPROPRIATE SERVICE ROUTINE. RUPTS OCCURRED THEN VECTOR RESTORES HE RUNNING PROGAM. THE SERVICE E EXIT CODE, LABLED VOUT, TO EFFECT INTERUPT MODE.
	; ; * * * * *		
4269 C5 426A D5 426B E5 426C DBF5 426E DBFA 4270 OF 4271 OF 4272 DA8842 4275 O7 4276 O7 4277 DAD442 4277 JAD442 4277 JAFC 4270 D3F3	VECTOR: VOUT:	PUSHPSWPUSHBPUSHDPUSHHINOFAHRRCJCRLCJCJCTISRMVIA,OFCHOUTOF3HPOPDPOPBMVIA,20HOUTOFDHEIRET	; PUSH STATUS INTO THE STACK ;GET USART ADDRESS ;MDS-GET MONITOR CARD INT. STATUS ;ROTATE TWO PLACES ;SO THAT CARRY=RXRDY ;IF RXRDY GO TO SERVICE ROUTINE ;IF NOT ROTATE BACK ;LEAVING TXRDY IN CARRY ;IF TXRDY THEN GO TO SERVICE ROUTINE ;MDS-CLEAR OTHER LEVEL THREE INTERUPTS ;MDS ;ELSE EXIT FROM INTERUPT MODE ;MDS-RESTORE CURRENT LEVEL ;MDS ;ENABLE INTERUPTS

		; * * * * *				
		; ; ; ; ; ;	RECEIVE	RISR PRO AT THE E COMPLETI	SERVICE ROUTINE; CESSES A RECEIVE INTERUPT ND OF RECEIVE THE USER SUPPLIED ON ROUTINE IS CALLED AND THEN AN TAKEN THROUGH VOUT OF THE	
428B 428D 428F 4290 4291	D 3F 3 2C 2D C 29942	RISR:	LHLD MVI OUT INR DCR JNZ	RCBA A,82H OF3H L L RISRB	;MDS-CLEAR RECEIVE INTERUPT ;MDS	
-		RISRB:	INR DCR JZ CALL	H H VOUT LOADA	;READY-SET UP ADDRESS	
	12 4F DBF5 E638	·	IN STAX MOV IN ANI	38н	;GET INPUT DATA ;AND PUT IN THE BUFFER ;SAVE INPUT DATA IN C ;GET STATUS AGAIN ;MASK FOR ERROR FIELD	
42A7 42A8 42A9 12AC	05 C2BE42	RISRA:	JNZ INR DCR JNZ MVI LXI	B B EXCHAR A,GSTAT	;NOT ZERO-TAKE ERROR EXIT ;B WAS OO IF DONE ;NOT DONE-EXIT ;A GETS GOOD STATUS ;GET RETURN ADDRESS	
+2B1 42B2	E5 2A3B42 CD5B42	NISNA:	PUSH LHLD CALL PCHL	H R C B A C L E A N	;GEI REIGRN ADDRESS ;AND PUSH IT INTO THE STACK ;POINT H,L AT THE CMD BLOCK ;CALL CLEANUP ROUTINE ;EFFECTIVELY CALLS COMPLETION ROUTINE ;RETURN IS TO VOUT BECAUSE OF PUSH H	E
42BE 42C1	C3AE42 213D42 7E	RISRE: EXCHAR: EXA:	JMP		;A GETS BAD STATUS ;OTHERWISE EXIT IS NORMAL ;TEST CHARACTER AGAINST EXIT TABLE	
42C7 42C8	C A 7 E 4 2 B 9 C A C F 4 2		CPI JZ CMP JZ	VOUT C PEND	;END OF TABLE ;MATCH-TERMINATE READ	
42CF	C3C142	PEND:	INX JMP MVI JMP	H EXA A,CEND RISRA		

	;****						
	;						
	;	TRANSMIT I	INTERUPT S	ERVICE ROUT	TINE		
	;	TISR PROCO	CESSES TRA	NSMITTER IN	ITERUPTS		
	;	WHEN THE H	END OF A T	RANSMISSION	I IS		
	· · · · · · · · · · · · · · · · · · ·	DETECTED 1	THE USER S	UPPLIED COM	IPLETION		
				ND THEN AN			
	:		UGH VOUT				
	:						
	****						
	,						· · · · ·
42D4 3A38	342 TISR:	LDA TO	CMD :GE	r potential	COMMAND	· · · ·	
42D7 B7		ORA A	,	SIGNATE ON			
42D8 C404	143		•	UTILITY CO			
42DB 3E81				S-CLEAR XMI		פיד	
42DD D3F3			3H ;MD		. I INIDAOI	10	
42DF 2A39			сва , п.р.				
42E2 2C		INR L		KE SURE HAV			NOCK
42E3 2D		DCR L	, 11A	VE DONE HAV	C VALLO C	ONTROL I	JUOUK
42E4 C2E0	כולי		SRA ;GO	. תר			
42E7 24		INR H	SNA ;00	ענ			
42E7 24 42E8 25							
	2110	DCR H				`	
42E9 CA7E			· ·	N VALID BLO	•	)	1. Start 1.
42EC CD3E	E42 TISRA:			T UP ADDRES			1
42EF 1A		LDAX D		F DATA FROM			
42F0 D3F1	ł			OUTPUT IT			
42F2 04		INR B	; B	NAS 00 IF D	DONE		2
42F3 05		DCR B					
42F4 C27E			,	F DONE-EXIT		ATCE BOL	JTINE
42F7 217E	542			r up return			
42FA E5		PUSH H		D PUSH IT I		TACK	
42FB 3E00				GETS GOOD S			
42FD 2A39				ENT H,L AT		LOCK	
4300 CD5E	342		· · ·	LL CLEANUP		_	
4303 E9		PCHL	,	LL COMPLETI			
		`		CURN WILL B	BE TO VOUT		
4304 FE01		CPI 01		CEIVER OFF		5	
4306 CA24		and the second	ITE1				
4309 FE02		CPI 02		CEIVER ON			
430B CA14	-		JTE2				• •
430E FE03		CPI 03	, .	EAR ERRORS	1 A. J.		1. A.
4310 CA10	;43		JTE3	1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -			
4313 C9		RET					
4314 3A37			MD				
4317 F604		ORI 01					
4319 3237			CMD	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			
431C 3A37			MD				
431F F610			H	1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 19			· ·
4321 D3F5	5 TUTE4:		SCMD				
4323 C9		RET			<ul> <li></li> </ul>		
4324 3A37			MD		`		
4327 E6FE			ВН				
4329 3237			CMD				
4320 0321	143	JMP TU	JTE4				

	; * * * * *			
	; ; ; ; ; * * * *	USRUN I OF THE	S CALLED COMMAND	LOCK INTERPRETER BY USER WITH THE ADDRESS BLOCK IN H,L. USRUN EXAMINES NTIALIZES THE REQUESTED OPERATION
432F 1A 4330 FE43 4332 CA4043 4335 FE52 4337 CA5D43 433A FE57 433C CA9D43 433F C9 4340 F3 4341 AF 4342 D3F5 4344 D3F5 4346 D3F5 4346 D3F5 4348 3E40 434A D3F5 434C 3E5E	USRUN: UCLEAR:	LDAX CPI JZ CPI JZ RET DI XRA OUT OUT OUT MVI OUT MVI	D CC UCLEAR (R UREAD W UWRITE A USCMD USCMD USCMD A,40H USCMD A,05EH	;GET THE CMD FROM THE BLOCK ;IS IT A CLEAR COMMAND? ;YES GO TO CLEAR ROUTINE ;IS IT A READ COMMAND? ;YES-GO TO READ ROUTINE ;IS IT A WRITE COMMAND? ;GO TO WRITE ROUTINE ;NOT A GOOD COMMAND-RETURN ;DISABLE INTERUPTS ;CLEAR A ;OUTPUT THREE TIMES TO ENSURE ;THAT THE USART IS IN A KNOWN STATE ;CODE TO RESET USART ;OUTPUT ON CMD CHANNEL ;CE IMPLIES ASYN MODE (X16) ; 8 DATA BITS ; ODD PARITY
434E D3F5 4350 AF 4351 213942 4354 77 4355 23 4356 77 4357 23 4358 77 4358 77 4359 23 435A 77 4355 FB 435C C9		OUT XRA LXI MOV INX MOV INX MOV EI RET	USCMD A H,TCBA M,A H M,A H M,A H M,A	; 1 STOP BIT ;OUTPUT ON CMD CHANNEL ;CLEAR A, SET ZERO ;CLEAR TCBA AND RCBA ;ENABLE INTERUPTS ;AND RETURN TO USER
435D 213B42 4360 7E 4361 B7 4362 C26B43 4365 23 4366 7E 4366 7E 4368 CA7743 4368 CA7743 4368 SEFE 436D 217643 4370 E5 4371 EB 4372 CD5B42 4375 E9 4376 C9	UREAD: UROUT: URDB:	LXI MOV ORA JNZ INX MOV ORA JZ MVI LXI PUSH XCHG CALL PCHL RET	H, RCBA A, M A UROUT H A, M A URDA A, OFEH H, URDB H CLEAN	; CHECK READ IDLE ; READ IS IDLE-PROCEDE ; ALREADY RUNNING-ERROR STATUS ; SET UP RETURN ADDRESS ; PUSH IT INTO STACK ; H GETS COMMAND BLOCK ADDRESS ; CALL CLEANUP ROUTINE ; EFFECTIVELY CALLS END ROUTINE ; RETURN TO USER
4377 EB 4378 223B42 437B 3A3742 437E F616 4380 323742 4383 OF	URDA:	XCHG SHLD LDA ORI STA RRC	RCBA LCMD 16H LCMD	;H GETS COMMAND BLOCK ADDRESS ;RCBA GETS COMMAND BLOCK ADDRESS ;GET LAST COMMAND ;SET RXE AND DTR AND RESET ERRORS ;AND RETURN TO MEMORY ;SET CARRY EQUAL TO TXE

438 438 438 438 439 439 439 439 439 439 439	3 3E82 5 D3F3 7 3EF6 9 D3FC	IN IN MV OU MV	I A,2 A TCMD C T USCMD USDAI USDAI I A,82H T OF3H I A,0F6H T OFCH	;OUTPUT CMD ;CLEAR USART OF LEFT OVER CHARACTERS ;MDS-CLEAR RECEIVE INTERUPT ;MDS ;MDS-ENABLE LEVEL THREE ;MDS ;ENABLE INTERUPTS ;RETURN TO USER
43A 43A 43A 43A 43A 43A 43A 43A 43A 43A	1 B7 2 C26B43 5 23 6 7E 7 C26B43 A EB B 223942 E 3A3742 3 323742 5 D3F5 3 3EF6 A D3FC	UWRITE: LX MO OR JN IN MO JN XC SH LD OR ST OU MV OU EI RE	V A, M A A Z UROUT X H V A, M Z UROUT HG LD TCBA A LCMD I 023H A LCMD T USCMD I A, 0F6H T OFCH	;CHECK WRITE IDLE ;BUSY-EXIT ;BUSY-EXIT ;OK-H GETS COMMAND BLOCK ADDRESS ;TCBA GETS COMMAND BLOCK ADDRESS ;GET LAST COMMAND ;SET RTS,DTR, AND TXEN ;MDS-ENABLE LEVEL THREE INTERUPTS ;MDS ;ENABLE SYSTEM INTERUPTS ;AND RETURN

*****         USER IS A TEST PROGRAM WHICH EXERCISES USRUN           ******         ******           *3BE 3EC3         USER:         MVI         A,OC3H ;MDS-SET INTERUPT VECTOR           *43C0 321800         STA         O18H           *43C3 216842         LXI         H,VECTOR           *43C6 221900         SHLD         019H           *43C9 3EX3         MVI         A,'C'; ;SET GENERAL BLOCK TO A 'C'           *43C5 12         STAX         D           *43C5 CD2F43         CALL         USRUN           *3D5 AF         XRA         A           *3D5 AF         XRA         A           *3D5 ZC0403         JUZ         *-2           *3D8 Z10041         LXI         H,BUFOUT;INITIALIZE OUTPUT BUFFER           *3D5 ZC042         JNZ         *-2           *3D8 Z10041         LXI         H,BUFOUT;INITIALIZE CONTROL BLOCKS           *3D8 Z10041         LXI         H,BUFOUT;INITIALIZE CONTROL BLOCKS           *3D8 Z10042         SHLD         RELOCK           *3D8 Z10042         SHLD         RELOCK           *3D8 Z20042         SHLD         RELOCK           *3E6 Z20042         SHLD         TELOCK           *3E8 Z2042         SHLD         <				
; ***** *3BE 3EC3 *3C0 321800 *3C0 321800 *3C0 321800 *3C0 321800 *3C0 321800 *3C1 1142 *3C5 11142 *3C5 11041 *3D5 2C *3D5 2C *3		;****		A second s
; ***** *3BE 3EC3 *3C0 321800 *3C0 321800 *3C0 321800 *3C0 321800 *3C0 321800 *3C1 1142 *3C5 11142 *3C5 11041 *3D5 2C *3D5 2C *3		;		经保证 化化化学 化结构 化化学分析 化乙酰氨基乙酰氨基乙酰氨基乙酰氨基乙酰氨基乙酰氨基乙酰氨基乙酰氨基乙酰氨基乙酰氨基
No.       NUSER:       NVI       A.0C3H ;MDS-SET INTERUPT VECTOR         43C0       321800       STA       0.18H         43C3       216842       LXI       H,VECTOR         43C6       221900       SHLD       019H         43C6       221900       SHLD       019H         43C6       221900       SHLD       019H         43C6       221900       SHLD       019H         43C6       2210040       LXI       H,DEDCK         43C6       7       CALL       USRUN         43D2       210040       LXI       H,BUFIN;CLEAR INPUT BUFFER         43D5       AF       XRA       A         43D6       77       MOV       M,A         43D6       77       NOV       M,A         43D6       210041       LXI       H,BUFOUT;INITIALIZE OUTPUT BUFFER         43D6       75       MOV       H,I.*       *         43D6       255       MOV       H,I.*       *         43B6       22042       SHLD       RELOCK       *         43E0       22042       SHLD       TELOCK       *         43E0       22042       SHLD       TECT       <		;	USER IS	A TEST PROGRAM WHICH EXERCISES USRUN
No.       NUSER:       NVI       A.0C3H ;MDS-SET INTERUPT VECTOR         43C0       321800       STA       0.18H         43C3       216842       LXI       H,VECTOR         43C6       221900       SHLD       019H         43C6       221900       SHLD       019H         43C6       221900       SHLD       019H         43C6       221900       SHLD       019H         43C6       2210040       LXI       H,DEDCK         43C6       7       CALL       USRUN         43D2       210040       LXI       H,BUFIN;CLEAR INPUT BUFFER         43D5       AF       XRA       A         43D6       77       MOV       M,A         43D6       77       NOV       M,A         43D6       210041       LXI       H,BUFOUT;INITIALIZE OUTPUT BUFFER         43D6       75       MOV       H,I.*       *         43D6       255       MOV       H,I.*       *         43B6       22042       SHLD       RELOCK       *         43E0       22042       SHLD       TELOCK       *         43E0       22042       SHLD       TECT       <		;	1	
4360       321800       STA       018H         4363       216842       LXI       H,VECTOR         4366       221900       SHLD       019H         4368       111442       LXI       D,GBLOCK         4368       E11442       LXI       D,GBLOCK         4367       CD2F43       CALL       USRUN         4306       711442       LXI       H,BUFIN;CLEAR INPUT BUFFER         4306       77       MOV       M,A         4306       71       MOV       M,A         4306       77       MOV       M,A         4306       70401       LXI       H,BUFOUT;INITIALIZE OUTPUT BUFFER         4306       720643       JNZ       \$-2         4308       220643       JNZ       \$-2         4308       C2DE43       JNZ       \$-2         4308       C2DE43       JNZ       \$-2         4309       22042       INR       L         4306       220642       SHLD       REC         4358       22042       SHLD       RECT         4358       22042       SHLD       RECT         4358       20042       SHLD       RCCT		;****	1.1	e fan it de la companya en la fan de la f
4360       321800       STA       018H         4363       216842       LXI       H,VECTOR         4366       221900       SHLD       019H         4368       111442       LXI       D,GBLOCK         4368       E11442       LXI       D,GBLOCK         4367       CD2F43       CALL       USRUN         4306       711442       LXI       H,BUFIN;CLEAR INPUT BUFFER         4306       77       MOV       M,A         4306       71       MOV       M,A         4306       77       MOV       M,A         4306       70401       LXI       H,BUFOUT;INITIALIZE OUTPUT BUFFER         4306       720643       JNZ       \$-2         4308       220643       JNZ       \$-2         4308       C2DE43       JNZ       \$-2         4308       C2DE43       JNZ       \$-2         4309       22042       INR       L         4306       220642       SHLD       REC         4358       22042       SHLD       RECT         4358       22042       SHLD       RECT         4358       20042       SHLD       RCCT			· ·	en en en Alfreder en
4363       216842       LXI       H, VECTOR         4366       221900       SHLD       019H         4369       3E43       MVI       A, 'C' ;SET GENERAL BLOCK TO A 'C'         4368       111442       LXI       D, OBLOCK         4367       C22F43       CALL       USRUN         4367       C22F43       CALL       USRUN         4367       C22F43       CALL       USRUN         4306       C7       MOV       M, A         4307       20040       LXI       H, BUFIN; CLEAR INPUT BUFFER         4306       20643       JNZ       \$-2         4308       210041       LXI       H, BUFOUT; INITIALIZE OUTPUT BUFFER         4308       210041       LXI       H, BUFOUT; INITIALIZE OUTPUT BUFFER         4308       C20643       JNZ       \$-2         4317       CC       INR       L         4328       252       MVI       L, 'R'         4358       25042       SHLD       RBLOCK         4358       22042       SHLD       TELOCK         4358       22042       SHLD       RCCT         4358       22042       SHLD       RCCT		USER:	MVI	A,OC3H ;MDS-SET INTERUPT VECTOR
4366       221900       SHLD       019H         4369       3643       MVI       A,'C'       ;SET GENERAL BLOCK TO A 'C'         4368       11442       LXI       D,GBLOCK         4367       CD2F43       CALL       USRUN         4306       71       MOV       M,A         4306       77       MOV       M,A         4306       77       MOV       M,A         4306       77       MOV       M,A         4306       720       INR       L         4306       720643       JNZ       \$-2         4306       75       MOV       M,L         4307       20       INR       L         4308       75       MOV       M,L         4307       20       INR       L         4308       75       MOV       M,L         4307       20       INR       L         4308       22042       MU       L,I         4358       22042       SHLD       RELOCK         4358       22042       SHLD       RELOCK         4358       220642       SHLD       RECT         4358       202642 </td <td>43CO 3218OO</td> <td></td> <td>STA</td> <td>018H</td>	43CO 3218OO		STA	018H
43 cg gg gg 43MVI $A, C'$ ;SET GENERAL BLOCK TO A 'C' $43 cg 111442$ LXID, GBLOCK $43 cf C D2F43$ CALLUSRUN $43 cf C D2F43$ CALLUSRUN $43 cf C D2F43$ CALL $43 cf C D2F43$ MOV $43 cf C D2F43$ JNZ $42 cf C D2F43$ MVI $43 cf C2 ch42$ SHLD $43 cf C2 ch42$ $43 cf C2 ch42$ $43 cf C2 ch42$ $43 cf C2 ch42$ $43 cf C4 ch42$ $43 cf C4 ch42$ $43 cf C4 ch42$ $43 cf C4 ch43$ $43 cf C4 ch43$ $43 cf C4 ch43$ $43 cf C4 ch44$ $44 cf C4 ch444$ <t< td=""><td>43C3 216842</td><td></td><td>LXI</td><td>H,VECTOR</td></t<>	43C3 216842		LXI	H,VECTOR
430E 111442       LXI       D,GBLOCK         430E 12       STAX       D         430F CD2F43       CALL       USRUN         4305 AF       XAA       A         4305 AF       XAA       A         4305 AF       XAA       A         4305 C2D643       JNZ       \$-2         4308 C2D643       JNZ       \$-2         4308 C2D643       JNZ       \$-2         4308 C2D643       JNZ       \$-2         4305 C2DE43       JNZ       \$-2         4305 C2DE43       JNZ       \$-2         4356 C2D643       JNZ       \$-2         4356 C2DE43       JNZ       \$-2         4356 C2D643       JNZ       \$-2         4356 C2D643       JNZ       \$-2         4356 C2D643       JNZ       \$-2         4356 220042       SHLD       RBCCK         4356 220042       SHLD       RBCCK         4356 22042       SHLD       RCCT         4357 20042       SHLD       RCCT         4358 20042       SHLD       CCT         4358 200242       SHLD       D.TELOCK         4358 200242       SHLD       D.TELOCK			SHLD	
43CF       12       STAX       D         43CF       CD2F43       CALL       USRUN         43D5       AF       XRA       A         43D5       AF       XRA       A         43D6       AF       XRA       A         43D6       AF       XRA       A         43D7       C       INR       L         43D8       C2D643       JNZ       \$-2         43D8       210041       LXI       H, BUFOUT; INITIALIZE OUTPUT BUFFER         43D7       C       INR       L         43D8       210041       LXI       H, BUFOUT; INITIALIZE OUTPUT BUFFER         43D8       C2D643       JNZ       \$-2         43E0       C2DE43       JNZ       \$-2         43E0       C2D042       SHLD       RECX         43E4       252       MVI       L, 'R'         43E6       C20042       SHLD       RECT         43E6       220642       SHLD       RECT         43F8       C2F43       CALL       USRUN         43F8       C2F43       CALL       USRUN         43F8       C2F43       CALL       USRUN <td< td=""><td></td><td></td><td>MVI</td><td>A, C´; SET GENERAL BLOCK TO A ´C´</td></td<>			MVI	A, C´; SET GENERAL BLOCK TO A ´C´
43D2       CALL       USRUM         43D5       AG       LXI       H, BUFIN; CLEAR INPUT BUFFER         43D5       AF       KA       A         43D5       AF       KA       A         43D6       T       MOV       M, A         43D7       2C       INR       L         43D8       210041       LXI       H, BUFOUT; INITIALIZE OUTPUT BUFFER         43D5       75       MOV       M, L         43D7       2C       INR       L         43D8       210041       LXI       H, BUFOUT; INITIALIZE OUTPUT BUFFER         43D7       2C       INR       L         43D7       2C       MVI       L, 'R'         43E2       2C042       SHLD       RCCT         43E4       220642       SHLD       RCCT         43F6       C22F43	•		LXI	D,GBLOCK
43D2       210040       LXI       H,BUFIN ;CLEAR INPUT BUFFER         43D5       AF       XRA       A         43D5       AF       XRA       A         43D6       AF       XRA       A         43D6       AF       XRA       A         43D6       AF       XRA       A         43D7       AC       INR       L         43D8       ASC 20643       JNZ       \$-2         43D8       ASC 20041       LXI       H,BUFOUT ;INITIALIZE OUTPUT BUFFER         43D6       75       MOV       M,L         43D7       2C       INR       L         43D8       ASC 20041       LXI       H,BUFOUT ;INITIALIZE OUTPUT BUFFER         43D6       ZSC       MVI       L, 'R'         43E0       ZSC2042       MUI       L, 'R'         43E0       ZSO42       SHLD       RBLOCK         43E0       ZSO42       SHLD       TBCCT         43F2       SIO42       SHLD       RCCT         43F2       IIO42       LXI       D,RELOCK ;START READ         43F2       LXI       D,RELOCK ;START WRITE         43F2       IOA42       LXI       D,R	43CE 12		STAX	D set of the set of th
43D5 AF       XRA       A         43D6 77       MOV       M,A         43D7 7C       INR       L         43D8 C20643       JNZ       \$-2         43D8 210041       LXI       H,BUFOUT;INITIALIZE OUTPUT BUFFER         43D7 2C       INR       L         43D7 2C       INR       L         43D7 2C       INR       L         43D7 2C       INR       L         43E0 220E43       JNZ       \$-2         43E3 65       MOV       H,L         *13E0 220E42       SHLD       RBLOCK         43E6 220042       SHLD       TBLOCK         43E6 22042       SHLD       TCCT         43E7 220642       SHLD       RCCT         43F8 110042       LXI       D,RBLOCK ;START READ         43F8 110042       LXI       D,RBLOCK ;START WRITE         43F8 110042       LXI       D,RBLOCK ;START WRITE         43F8 110042       LXI       D,RBLOCK ;START WRITE         43F8 110042       LXI       D,RELOCK ;START WRITE         43F8 110042       LXI       D,RELOCK ;START WRITE         43F8 10042       LXI       J,DT COT         4405       S1642       GAL <t< td=""><td></td><td></td><td>CALL</td><td>USRUN</td></t<>			CALL	USRUN
43D6       77       MOV       M,A         43D7       2C       INR       L         43D8       210041       LXI       H,BUFOUT; INITIALIZE OUTPUT BUFFER         43D8       75       MOV       M,L         43D7       2C       INR       L         43D8       210041       LXI       H,BUFOUT; INITIALIZE OUTPUT BUFFER         43D7       2C       INR       L         43D8       210041       LXI       H,BUFOUT; INITIALIZE OUTPUT BUFFER         43D7       2C       INR       L         43D7       2C       MOV       H,L         43E8       2E52       MVI       L, 'R'         43E8       220042       SHLD       RELOCK         43E8       2C0642       SHLD       RCCT         43F8       10042       LXI       D, RELOCK ;START WRITE         43F8       102F43       CALL       USRUN	43D2 210040		LXI	H,BUFIN ;CLEAR INPUT BUFFER
43D7       2C       INR       L         43D8       C2D643       JNZ       \$-2         43D8       C2D643       JNZ       \$-2         43DF       C       INR       L         43DF       CC       INR       L         43DF       JNZ       \$-2         43E0       C2DE43       JNZ       \$-2         43E0       C2DE43       JNZ       \$-2         43E0       C2DE43       JNZ       \$-2         43E4       2E52       MVI       L, 'R'         43E6       220042       SHLD       RBLOCK         43E6       22042       SHLD       TBLOCK         43E6       220642       SHLD       TCCT         43F5       110042       LXI       D, RBLOCK ;START READ         43F6       CD2F43       CALL       USRUN         43F6       CD2F43       CALL       USRUN         43F6       CD2F43       CALL       USRUN         4403       321642       LXI       D, RELOCK ;START WRITE         43F6       CD2F43       CALL       USRUN         4403       321642       LXI       D, OFFH ;LOOP WAITING COMPLETION <tr< td=""><td></td><td></td><td>XRA</td><td>A</td></tr<>			XRA	A
43D8       C2D643       JNZ       \$-2         43DB       210041       LXI       H, BUFOUT; INITIALIZE OUTPUT BUFFER         43DF       75       MOV       M, L         43DF       2C       INR       L         43DF       2C       INR       L         43DF       2C       INR       L         43E4       2E52       MVI       L, 'R'         43E6       220042       SHLD       RBLOCK         43E8       6C       MVI       L, 'R'         43E8       2E57       MVI       L, 'R'         43E8       2E57       MVI       L, 'R'         43E8       2E57       MVI       L, 'R'         43E9       22042       SHLD       RBLOCK         43E9       22042       SHLD       RCCT         43F8       CDF42       SHLD       TCCT         43F8       CDF43       CALL       USRUN         43F8       CDF43       CALL       USRUN         43F8       CDF43       CALL       USRUN         4403       321642       LDA       FLAG         4404       SEFF       MVI       A, OFFH         440	43D6 77		MOV	М,А
43DB       210041       LXI       H,BUFOUT;INITIALIZE OUTPUT BUFFER         43DF       75       MOV       M,L         43DF       75       MOV       M,L         43DF       75       MOV       M,L         43DF       75       MOV       H,L         43E4       265       MOV       H,L       ;REINTIALIZE CONTROL BLOCKS         43E4       2652       MVI       L,'R'         43E6       220042       SHLD       RBLOCK         43E8       22042       SHLD       RBLOCK         43E8       22042       SHLD       TBLOCK         43E8       22042       SHLD       TCCT         43F5       10042       LXI       D,RBLOCK ;START READ         43F8       CD2F43       CALL       USRUN         43F8       T10042       LXI       D,RBLOCK ;START WRITE         43F8       CD2F43       CALL       USRUN         4401       3EF       MVI       A,OFFH ;LOOP WAITING COMPLETION         4403       321642       LDA       FLAG       ;FLAG WILL BE SET BY COMPLETION ROUTIN         4400       210040       LXI       H,BUFIN ;TEST INPUT BUFFER=0UTPUT BUFFER         4400			INR	L
43DE 75       MOV       M,L         43DF 2C       INR       L         43E0 C2DE43       JNZ       \$-2         43E3 65       MOV       H,L       ;REINTIALIZE CONTROL BLOCKS         43E4 2E52       MVI       L, 'R'         43E6 220042       SHLD       RBLOCK         43E9 2E57       MVI       L, 'R'         43E8 22042       SHLD       TBLOCK         43E8 22042       SHLD       TBLOCK         43E7 221042       SHLD       TCCT         43F8 10042       LXI       D,RBLOCK ;START READ         43F8 10042       LXI       D,TBLOCK ;START WRITE         43F6 22F43       CALL       USRUN         4401 3EFF       MVI       A,OFFH ;LOOP WAITING COMPLETION         4403 21642       STA       FLAG         4409 B7       ORA       A         4400 210040       LXI       H,BUFIN ;TEST INPUT BUFFER=OUTPUT BUFFER         4410 7E       CMMP       M <td>43D8 C2D643</td> <td></td> <td>JNZ</td> <td>\$-2</td>	43D8 C2D643		JNZ	\$-2
43DF 2CINRL $43E0$ $C2DE43$ JNZ\$-2 $43E3$ $65$ MOVH,L; REINTIALIZE CONTROL BLOCKS $43E4$ $2E52$ MVIL, 'R' $43E6$ $220042$ SHLDRBLOCK $43E9$ $2E57$ MVIL, 'W' $43E8$ $220042$ SHLDTBLOCK $43E6$ $220042$ SHLDTBLOCK $43E6$ $220042$ SHLDTBLOCK $43E6$ $220642$ SHLDTCCT $43F6$ $D22F43$ CALLUSRUN $43F8$ $10042$ LXID, TBLOCK ; START READ $43F8$ $102F43$ CALLUSRUN $4401$ $3EFF$ MVIA, OFFH $43F6$ $C22F43$ CALLUSRUN $4403$ $321642$ STAFLAG $4404$ $220644$ JNZ $4409$ $87$ ORA $4400$ $210040$ LXI $4400$ $210040$ LXI $4110$ $7E$ COMLP: $4410$ $7E$ COMEP: $4411$ $24$ INR $44112$ LINR $4416$ $25$ DCR $4418$ C21044JNZ $4418$ C21044JNZ $4418$ C3BE43JMP $4418$ C3BE43JMP $4418$ C3BE43JMP $4418$ C3DE43JMP $4418$ C3DE43JMP $4418$ C3DE43JMP $4418$ C3DE43JMP $4418$	43DB 210041		LXI	H,BUFOUT ;INITIALIZE OUTPUT BUFFER
43E0 $C2DE43$ $JNZ$ $$-2$ $43E3$ $65$ MOV $H,L$ ; REINTIALIZE CONTROL BLOCKS $43E4$ $2E52$ MVI $L, 'R'$ $43E6$ $220042$ SHLDRBLOCK $43E9$ $2E57$ MVI $L, 'R'$ $43E6$ $220042$ SHLDTBLOCK $43E6$ $220642$ SHLDTBLOCK $43E6$ $220642$ SHLDRCCT $43F6$ $220642$ SHLDRCCT $43F7$ $220642$ SHLDTCCT $43F8$ $C02F43$ CALLUSRUN $43F8$ $CD2F43$ CALLUSRUN $43F8$ $CD2F43$ CALLUSRUN $43F6$ $CD2F43$ CALLUSRUN $4401$ $3EFF$ MVI $A, OFFH$ $4403$ $321642$ STAFLAG $4406$ $3a1642$ LDAFLAG $4400$ $210040$ LXIH,BUFIN ;TEST $4400$ $210040$ LXIH,BUFIN ;TEST $4411$ $24$ INRH $4411$ $24$ INR $4411$ $25$ DCRH $4416$ $25$ DCRH $4416$ $231044$ JNZCOMLP $4418$ $231044$ JNZCOMLP $4418$ $231044$ JNZCOMLP $4418$ $C31044$ JNZCOMLP $4418$ $C31044$ JMPUSER $4018$ $C31044$ JMPUSER $4018$ $C31044$ JMP $4018$ <td< td=""><td>43DE 75</td><td></td><td>MOV</td><td>М, L</td></td<>	43DE 75		MOV	М, L
43E3       65       MOV       H,L       ; REINTIALIZE CONTROL BLOCKS         43E4       2E52       MVI       L, 'R'         43E6       220042       SHLD       RBLOCK         43E9       2E57       MVI       L, 'W'         43E6       220042       SHLD       TBLOCK         43E8       22042       SHLD       TBLOCK         43E6       6C       MOV       L, H         43E7       220642       SHLD       TCCT         43F8       CD2F43       CALL       USRUN         43F8       CD2F43       CALL       USRUN         43F6       CD2F43       CALL       USRUN         4401       3EFF       MVI       A,OFFH       ;LOOP WAITING COMPLETION         4403       321642       STA       FLAG       ;FLAG WILL BE SET BY COMPLETION ROUTIN         4403       321642       DA       FLAG       ;FLAG WILL BE SET BY COMPLETION ROUTIN         4400       210040       LXI       H,BUFIN ;TEST INPUT BUFFER=OUTPUT BUFFER         4410       TE       COMP       M         4411       24       JNZ       COMER         4411       Z1E44       JNZ       COMER	43DF 2C		INR	L
43E4       2E52       MVI       L, R'         43E6       220042       SHLD       RBLOCK         43E9       2E57       MVI       L, W'         43E8       220042       SHLD       TBLOCK         43E8       220442       SHLD       TBLOCK         43E6       6C       MOV       L, H         43E7       221042       SHLD       TCCT         43F5       110042       LXI       D, RBLOCK ; START READ         43F8       CD2F43       CALL       USRUN         43F6       CD2F43       CALL       USRUN         43F7       CD2F43       CALL       USRUN         4401       3EFF       MVI       A, OFFH       ;LOOP WAITING COMPLETION         4403       321642       STA       FLAG       ;FLAG WILL BE SET BY COMPLETION ROUTIN         4406       231642       LDA       FLAG       ;A         4400       210040       LXI       H, BUFIN ;TEST INPUT BUFFER=OUTPUT BUFFER         4410       7E       COMLP       M       A         4411       210040       LXI       H, BUFIN ;TEST INPUT BUFFER=OUTPUT BUFFER         4410       TE       COMER       H	43E0 C2DE43		JNZ	\$ <b>-</b> 2
43E6       220042       SHLD       RBLOCK         43E9       2E57       MVI       L, 'W'         43E8       220A42       SHLD       TBLOCK         43E8       220A42       SHLD       TBLOCK         43E6       CC       MVV       L, H         43E7       220642       SHLD       RCCT         43F2       22042       SHLD       TCCT         43F5       110042       LXI       D, RBLOCK ; START READ         43F8       CD2F43       CALL       USRUN         43F6       CD2F43       CALL       USRUN         4401       3EFF       MVI       A, OFFH ; LOOP WAITING COMPLETION         4403       321642       STA       FLAG         4404       C20644       JNZ       \$-4         4400       210040       LXI       H, BUFIN ; TEST INPUT BUFFER=OUTPUT BUFFER         4410       7E       COMLP:       MOV       A, M         4411       24       INR       H         4412       BE       CMP       M         4413       C21644       JNZ       COMER         4414       INR       H       H         4416       25 <td>43E3 65</td> <td></td> <td>MOV</td> <td></td>	43E3 65		MOV	
43E9       2E57       MVI       L, 'W'         43EB       220442       SHLD       TBLOCK         43EE       6C       MOV       L, H         43EF       220642       SHLD       RCCT         43F2       221042       SHLD       TCCT         43F5       110042       LXI       D, RBLOCK ; START READ         43F8       CD2F43       CALL       USRUN         43F8       CD2F43       CALL       USRUN         43F6       CD2F43       CALL       USRUN         4401       3EFF       MVI       A, OFFH       ;LOOP WAITING COMPLETION         4403       321642       STA       FLAG       ;FLAG       WIL BE SET BY COMPLETION ROUTIN         4406       3A1642       LDA       FLAG       ;A       H         4409       B7       ORA       A       A         4400       210040       LXI       H, BUFIN ; TEST INPUT BUFFER=OUTPUT BUFFER         4410       7E       COMLP:       MOV       A, M         4411       24       INR       H       H         4412       BE       CMP       M       M         4411       24       JNZ       COM	43E4 2E52		MVI	L, R
43EB       220442       SHLD       TBLOCK         43EE       6C       MOV       L,H         43EF       220642       SHLD       RCCT         43F2       221042       SHLD       TCCT         43F5       110042       LXI       D,RBLOCK ;START READ         43F8       CD2F43       CALL       USRUN         43F8       CD2F43       CALL       USRUN         43F8       CD2F43       CALL       USRUN         4401       3EFF       MVI       A, OFFH       ;LOOP WAITING COMPLETION         4403       321642       STA       FLAG       ;FLAG       WIL BE SET BY COMPLETION ROUTIN         4406       3A1642       LDA       FLAG       ;400       ROC44       JNZ       \$-4         4409       B7       ORA       A	43E6 220042		SHLD	
43EE 6C       MOV       L,H         43EF 220642       SHLD       RCCT         43F2 221042       SHLD       TCCT         43F3 110042       LXI       D,RBLOCK;START READ         43F8 CD2F43       CALL       USRUN         43F8 CD2F43       CALL       USRUN         43F8 CD2F43       CALL       USRUN         4401 3EFF       MVI       A,OFFH ;LOOP WAITING COMPLETION         4403 321642       LDA       FLAG         4406 3A1642       LDA       FLAG         4400 210040       LXI       H,BUFIN ;TEST INPUT BUFFER=OUTPUT BUFFER         4410 7E       COMLP:       MOV       A,M         4411 24       INR       H         4412 25       DCR       H         4413 C21E44       JNZ       COMER         4416 25       DCR       H         4418 C21044       JNZ       COMLP         4418 C3BE43       JMP       USER ;GOOD COMPAR	43E9 2E57		MVI	L, W
43EF220642SHLDRCCT43F2221042SHLDTCCT43F5110042LXID,RBLOCK ;START READ43F8CD2F43CALLUSRUN43F8110A42LXID,TBLOCK ;START WRITE43F8CD2F43CALLUSRUN44013EFFMVIA,OFFH ;LOOP WAITING COMPLETION4403321642STAFLAG ;FLAG WILL BE SET BY COMPLETION ROUTIN44063A1642LDAFLAG4409B7ORAA4400210040LXIH,BUFIN ;TEST INPUT BUFFER=OUTPUT BUFFER44107ECOMLP:MOV441124INRH4412BECMP441625DCR4418C21044JNZ4418C21044JNZ4418C3BE43JMP441EC7COMER:441EC7COMER:441EC7COMER:441EC7COMER:441EC7COMER:441EC7COMER:441EC7COMER:441EC7COMER:441EC7COMER:441EC7COMER:441EC7COMER:441EC7COMER:441EC7COMER:441EC7COMER:441EC7COMER:441EC7COMER:441EC7441EC7441EC4<	43EB 220A42		SHLD	TBLOCK
43F2221042SHLDTCCT43F5110042LXID,RBLOCK ;START READ43F8CD2F43CALLUSRUN43F8110A42LXID,TBLOCK ;START WRITE43FECD2F43CALLUSRUN44013EFFMVIA,OFFH ;LOOP WAITING COMPLETION4403321642STAFLAG ;FLAG WILL BE SET BY COMPLETION ROUTIN44063A1642LDAFLAG4409B7ORAA4400210040LXIH,BUFIN ;TEST INPUT BUFFER=0UTPUT BUFFER44107ECOMLP:MOVA,M441124INRH4412BECMPM441625DCRH4418C21044JNZCOMER4418C3BE43JMPUSER ;GOOD COMPARE-REPEAT TEST441EC7COMER:RST0441EC7COMER:RST0441EC7COMER:RST0	43EE 6C		MOV	L,H
43F5110042LXID,RBLOCK ;START READ43F8CD2F43CALLUSRUN43F8110A42LXID,TBLOCK ;START WRITE43F6CD2F43CALLUSRUN44013EFFMVIA,OFFH ;LOOP WAITING COMPLETION4403321642STAFLAG ;FLAG WILL BE SET BY COMPLETION ROUTIN4406SA1642LDAFLAG4409B7ORAA4400210040LXIH,BUFIN ;TEST INPUT BUFFER=0UTPUT BUFFER44107ECOMLP:MOV441124INRH4413C21E44JNZCOMER441625DCRH44172CINRL4418C3BE43JMP441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST <td>43EF 220642</td> <td></td> <td>SHLD</td> <td>RCCT</td>	43EF 220642		SHLD	RCCT
43F8CD2F43CALLUSRUN43F8110A42LXID,TBLOCK ; START WRITE43FECD2F43CALLUSRUN44013EFFMVIA,OFFH ;LOOP WAITING COMPLETION4403321642STAFLAG ;FLAG WILL BE SET BY COMPLETION ROUTIN44063A1642LDAFLAG4409B7ORAA4400210040LXIH,BUFIN ;TEST INPUT BUFFER=OUTPUT BUFFER44107ECOMLP:MOVA,M441124INRH4412BECMPM441625DCRH4418C21044JNZCOMER4418C3BE43JMPUSER ;GOOD COMPARE-REPEAT TEST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST	43F2 221042		SHLD	TCCT
43FB110A42LXID,TBLOCK ; START WRITE43FECD2F43CALLUSRUN44013EFFMVIA,OFFH ;LOOP WAITING COMPLETION4403321642STAFLAG ;FLAG WILL BE SET BY COMPLETION ROUTIN44063A1642LDAFLAG4409B7ORAA4400210040LXIH,BUFIN ;TEST INPUT BUFFER=OUTPUT BUFFER44107ECOMLP:MOVA,M441124INRH4412BECMPM441625DCRH4418C21044JNZCOMLP4418C3BE43JMPUSER441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:C7	43F5 110042		LXI	D,RBLOCK ;START READ
43FECD2F43CALLUSRUN44013EFFMVIA,OFFH;LOOPWAITING COMPLETION4403321642STAFLAG;FLAG WILL BE SET BY COMPLETION ROUTIN44063A1642LDAFLAG4409B7ORAA4400210040LXIH,BUFIN44107ECOMLP:MOV441124INRH4412BECMPM441625DCRH4418C21044JNZCOMLP4418C3BE43JMPUSER441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:CA441EC7COMER:CA441EC7	43F8 CD2F43		CALL	USRUN
44013EFFMVIA,OFFH;LOOP WAITING COMPLETION4403321642STAFLAG;FLAG WILL BE SET BY COMPLETION ROUTIN44063A1642LDAFLAG4409B7ORAA4400210040LXIH,BUFIN ;TEST INPUT BUFFER=OUTPUT BUFFER44107ECOMLP:MOVA,M441124INRH4412BECMPM441625DCRH44172CINRL4418C21044JNZCOMLP4418C3BE43JMPUSER441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST441EC7COMER:CA <tr< td=""><td>43FB 110A42</td><td></td><td>LXI</td><td>D,TBLOCK ;START WRITE</td></tr<>	43FB 110A42		LXI	D,TBLOCK ;START WRITE
4403 $321642$ STAFLAG;FLAG WILL BE SET BY COMPLETION ROUTIN $4406$ $3A1642$ LDAFLAG $4409$ B7ORAA $4404$ C20644JNZ\$-4 $4400$ 210040LXIH,BUFIN ;TEST INPUT BUFFER=OUTPUT BUFFER $4410$ 7ECOMLP:MOVA,M $4411$ 24INRH $4412$ BECMPM $4416$ 25DCRH $4416$ 25DCRH $4418$ C21044JNZCOMLP $4418$ C3BE43JMPUSER $441E$ C7COMER:RST $441E$ C7COMER:RST	43FE CD2F43		CALL	USRUN
4406       3A1642       LDA       FLAG         4409       B7       ORA       A         440A       C20644       JNZ       \$-4         440D       210040       LXI       H,BUFIN ;TEST INPUT BUFFER=OUTPUT BUFFER         4410       7E       COMLP:       MOV       A,M         4411       24       INR       H         4412       BE       CMP       M         4413       C21E44       JNZ       COMER         4416       25       DCR       H         4417       2C       INR       L         4418       C21044       JNZ       COMLP         4418       C3BE43       JMP       USER       ;GOOD COMPARE-REPEAT TEST         441E       C7       COMER:       RST       0       ;ERROR-RETURN TO MONITOR	4401 3EFF		MVI	A,OFFH ;LOOP WAITING COMPLETION
4409       B7       ORA       A         440A       C20644       JNZ       \$-4         440D       210040       LXI       H,BUFIN;TEST INPUT BUFFER=OUTPUT BUFFER         4410       7E       COMLP:       MOV       A,M         4411       24       INR       H         4412       BE       CMP       M         4413       C21E44       JNZ       COMER         4416       25       DCR       H         4417       2C       INR       L         4418       C21044       JNZ       COMLP         4418       C3BE43       JMP       USER       ;GOOD COMPARE-REPEAT TEST         441E       C7       COMER:       RST       O       ;ERROR-RETURN TO MONITOR			STA	FLAG ;FLAG WILL BE SET BY COMPLETION ROUTINES
440AC20644JNZ\$-4440D210040LXIH,BUFIN ;TEST INPUT BUFFER=OUTPUT BUFFER44107ECOMLP:MOVA,M441124INRH4412BECMPM4413C21E44JNZCOMER441625DCRH44172CINRL4418C21044JNZCOMLP4418C3BE43JMPUSER441EC7COMER:RST441EC7COMER:RST441EC7COMER:RST			LDA	FLAG .
440D210040LXIH,BUFIN;TESTINPUTBUFFER=OUTPUTBUFFER44107ECOMLP:MOVA,M441124INRH4412BECMPM4413C21E44JNZCOMER441625DCRH44172CINRL4418C21044JNZCOMLP4418C3BE43JMPUSER441EC7COMER:RST6COMER:RSTCOMITOR			ORA	A
4410       7E       COMLP:       MOV       A, M         4411       24       INR       H         4412       BE       CMP       M         4413       C21E44       JNZ       COMER         4416       25       DCR       H         4417       2C       INR       L         4418       C21044       JNZ       COMLP         4418       C3BE43       JMP       USER       ;GOOD       COMPARE-REPEAT       TEST         441E       C7       COMER:       RST       O       ;ERROR-RETURN       TO       MONITOR			JNZ	
4411       24       INR       H         4412       BE       CMP       M         4413       C21E44       JNZ       COMER         4416       25       DCR       H         4417       2C       INR       L         4418       C21044       JNZ       COMLP         4418       C3BE43       JMP       USER       ;GOOD       COMPARE-REPEAT       TEST         441E       C7       COMER:       RST       O       ;ERROR-RETURN       TO       MONITOR			LXI	H,BUFIN ;TEST INPUT BUFFER=OUTPUT BUFFER
4412BECMPM4413C21E44JNZCOMER441625DCRH44172CINRL4418C21044JNZCOMLP4418C3BE43JMPUSER441EC7COMER:RST0;ERROR-RETURNTO MONITOR	•	COMLP:		
4413C21E44JNZCOMER441625DCRH44172CINRL4418C21044JNZCOMLP4418C3BE43JMPUSER441EC7COMER:RST0;ERROR-RETURNTO MONITOR			INR	Н
441625DCRH44172CINRL4418C21044JNZCOMLP4418C3BE43JMPUSER4418C7COMER:RST0;ERROR-RETURNTO MONITOR				
44172CINRL4418C21044JNZCOMLP4418C3BE43JMPUSER;GOOD441EC7COMER:RSTO;ERROR-RETURNTOMONITOR	•			
4418C21044JNZCOMLP4418C3BE43JMPUSER;GOODCOMPARE-REPEATTEST441EC7COMER:RSTO;ERROR-RETURNTOMONITOR				
441BC3BE43JMPUSER;GOODCOMPARE-REPEATTEST441EC7COMER:RSTO;ERROR-RETURNTOMONITOR				
441E C7 COMER: RST O ;ERROR-RETURN TO MONITOR				
				,
	441E C7	COMER:	RST	O ;ERROR-RETURN TO MONITOR
			TND	

0000

E.

END

	BSTAT	0 0 F F	BUFIN	4000		BUFOU	4100		CEND	0001	
	CLEAN	425B	 COMER	441E		COMLP	4410	- 1	EXA	42C1	
	ЕХСНА	42BE	 FLAG	4216		GBLOC	4214		GSTAT	0000	
	LCMD	4237	LOADA	423E	<u>.</u>	MTAB	423D		PEND	42CF	
	RBAD	4202	RBLOC	4200		RCBA	423B	· ·	RCCT	4206	
	RCR	4217	RCRA	4208		RISR	4288		RISRA	42AE	
	RISRB	4299	RISRE	42B9		RRCT	4204		TBAD	420C	
	TBLOC	420A	TCBA	4239		TCCT	4210		TCMD	4238	
	TCR	4227	TCRA	4212		TISR	42D4		TISRA	42EC	
	TRCT	420E	TUTE	4304		TUTE1	4324		TUTE2	4314	
	TUTE3	431C	TUTE4	4321		UCLEA	4340		URDA	4377	
-	URDB	4376	URDC	438C		UREAD	435D		UROUT	436B	
	USCMD	00F5	USDAI	00F4		USDAO	00F4		USER	43BE	
	USRUN	432F	USTAT	00F5		UWRIT	439D		VECTO	4268	
	VOUT	427E									

# APPENDIX A 8251 DESIGN HINTS

1. Output of a command to the USART destroys the integrity of a transmission in progress if timed incorrectly.

Sending a command into the USART will overwrite any character which is stored in the buffer waiting for transfer to the parallel-to-serial converter in the device. This can be avoided by waiting for TxRDY to be asserted before sending a command if transmission is taking place. Due to the internal structure of the USART, it is also possible to disturb the transmission if a command is sent while a SYN character is being generated by the device. (The USART generates a SYN if the software fails to respond to TxRDY.) If this occurrence is possible in a system, commands should be transferred only when a positive-going edge is detected on the TxRDY line.

2. RxE only acts as a mask to RxRDY; it does not control the operation of the receiver.

When the receiver is enabled, it is possible for it to already contain one or two characters. These characters should be read and discarded when the RxE bit is first set. Because of these extraneous characters the proper sequence for gaining synchronization is as follows:

- 1. Disable interrupts
- 2. Issue a command to enter hunt mode, clear errors, and enable the receiver (EH,ER,RxE= 1)
- 3. Read USART data (it is not necessary to check status)
- 4. Enable interrupts

The first RxRDY that occurs after the above sequence will indicate that the SYN character or


characters have been detected and the next character has been assembled and is ready to be read.

3. Loss of CTS or dropping TxEnable will immediately clamp the serial output line.

TxEnable and RTS should remain asserted until the transmission is complete. Note that this implies that not only has the USART completed the transfer of all bits of the last character, but also that they have cleared the modem. A delay of 1 msec following a proper occurrence of TxEmpty is usually sufficient (see item 4). An additional problem can occur in the synchronous mode because the loss of TxEnable clamps the data in at a SPACE instead of the normal MARK. This problem, which does not occur in the asynchronous mode, can be corrected by an external gate combining RTS and the serial output data.

- 4. Extraneous transitions can occur on TxEmpty while data (including USART generated SYNs) is transferred to the parallel-to-serial converter. This situation can be avoided by ensuring that TxEmpty occurs during several consecutive status reads before assuming that the transmitter is truly in the empty state.
- 5. A BREAK (i.e., long space) detected by the receiver results in a string of characters which have framing errors.

If reception is to be continued after a BREAK, care must be taken to ensure that valid data is being received; special care must be taken with the last character perceived during a BREAK, since its value, including any framing error associated with it, is indeterminate.



# 8255A Programmable Peripheral Interface Applications

INTRODUCTION
OVERVIEW
8080 CPU MODULE INTERFACE
PERIPHERAL INTERFACE SECTION
INTERNAL LOGIC SECTION
Mode         Definition         2-119           Bit         Set/Reset         2-120
INTERRUPT CONTROL LOGIC STATUS WORDS
SOFTWARE CONSIDERATION
MODE 0 — STATUS DRIVEN PERIPHERAL INTERFACE
8255A To Peripheral Hardware Interface.2-1258080 CPU Module To 8255A Interface.2-125Mode 0 Interface Software.2-127Summary/Conclusions.2-128
MODE 1 — INTERRUPT DRIVEN PRINTER INTERFACE2-130
CPU Module To 8255A Interface
MODE 2 — 8080 TO 8080 INTERFACE2-135
Hardware Discussion2-135Software Discussion2-135Summary/Conclusions2-135
APPENDIX A — 8255A QUICK REFERENCE

by Alan Ebright


Intel Corporation assumes no responsibility for the use of any circuitry or software other than circuitry or software embodied in an Intel product. No other circuit patent licenses are implied.

# INTRODUCTION

Microprocessor-based system designs are a costeffective solution to a wide variety of problems. When a system designer is presented with the task of selecting a microprocessor for a design, the capabilities of the microprocessor should not be the only consideration. The microprocessor should be an element of a compatible family of devices. The MCS-80 component family is a group of compatible devices which have been designed to directly address and solve the problems of microprocessor-based system design. One member of the MCS-80 component family is Intel's 8255A programmable peripheral interface chip. This device replaces a significant percentage of the logic required to support a variety of byte oriented Input/ Output interfaces. Through the use of the 8255A, the I/O interface design task is significantly simplified, the design flexibility is increased, and the number of components required is reduced.

This application note presents detailed design examples from both the hardware and software points of view. Since the 8255A is an extremely flexible device, it is impossible to list all of the applications and configurations of the device. A number of designs are presented which may be modified to fulfill specific user interface requirements.

Detailed design examples are discussed within the context of the 8080 system shown in Figure 1. The basic 8080 system is composed of the CPU module, memory module, and the I/O module. CPU module and memory module design are discussed




within other Intel publications. This application note deals exclusively with I/O module design.

It is assumed that the reader is familiar with the MCS-80 User's Manual and/or the MCS-85 User's Manual, particularly the 8255A device description.

# **OVERVIEW OF THE 8255A**

The 8255A block diagram shown in Figure 2 has been divided into three sections: 8080 CPU Module Interface, Peripheral Interface, and the Internal Logic.



# 8080 CPU MODULE INTERFACE

The 8255A is a compatible member of the MCS-80 component family and, therefore, may be directly interfaced to the 8080. Figure 3 displays one method of interconnecting the 8255A and an 8080 CPU module. The 8080 CPU module consists of the 8080A CPU, the 8224 Clock Generator, and the 8228 System Controller. The system shown in Figure 3 utilizes a linear select scheme which dedicates an address line as an exclusive enable (chip select) for each specific I/O device. The chip select signal is used to enable communication between the selected 8255A and the 8080 CPU. I/O Ports A. B. C. or the Control Word Register are selected by the two port select signals  $(A_1, A_0)$ . These signals  $(A_1 \text{ and } A_0)$  are driven by the least significant bits of the address bus. The I/O port select characters required by this configuration are shown in Figure 4.

When a system utilizing the linear select scheme is implemented, a maximum of six I/O devices may be selected. If more than six I/O devices must be addressed, the six device select bits must be encoded to generate a maximum of 64 device select lines. Note that when large systems are implemented, bus loading considerations may require that bus drivers be included in the CPU module. The MCS-80 component family contains parts which are designed to perform this function (8216, 8226).

The 8255A I/O read  $(\overline{RD})$  and I/O write  $(\overline{WR})$ signals may be directly driven by the 8228. This results in an isolated I/O architecture where 8080 Input/Output instructions are used to reference an independent I/O address space. An alternate approach is memory mapped I/O. This architecture treats an area of memory as the I/O address space. The memory mapped I/O architecture utilizes 8080 memory reference instructions to access the I/O address space. Interfacing with the 8080 is outlined in Chapter 3 of the "8080 Microcomputer User's Manual".

The most important feature of the 8255A to 8080 CPU Module Interface is that for small system designs the 8255A may be interfaced directly to the standard MCS-80 component family with no external logic. Minimum external logic is required in large system designs.




Figure 4. I/O Port Select Characters




Figure 3. Linear Select 8255A Interconnect

# PERIPHERAL INTERFACE SECTION

The peripheral interface section contains 24 peripheral interface lines, buffers, and control logic. The characteristics and functions of the interface lines are determined by the operating mode selected under program control. The flexibility of the 8255A is due to the fact that the device is programmable. Three modes of operation may be selected under program control: Mode 0 - Basic Input/Output, Mode 1 - Strobed Input/Output with interrupt support, and Mode 2 - Bidirectional bus with interrupt support. Through selecting the correct operating mode, the interface lines may be configured to fulfill specific interface requirements. The characteristics of the interface lines within each mode must be understood so that the designer may utilize the 8255A to achieve the most efficient design. Table I lists the basic features of the peripheral interface lines within each mode group. Figure 5 shows the grouping of the peripheral interface lines within each mode.

## Table I. Features of Peripheral Interface Lines

Mode 0 – Basic Input/Output Two 8-bit ports Two 4-bit ports with bit set/reset capability Outputs are latched Inputs are not latched

# Mode 1 – Strobed Input/Output

One or two strobed ports

Each Mode 1 port contains:

- 8-bit data port
- 3 control lines
- Interrupt support logic

Any port may be input or output

If one Mode 1 port is used, the remaining 13 lines may be configured in Mode 0.

If two Mode 1 ports are used, the remaining 2 bits may be input or output with bit set/reset capability.

### Mode 2 - Strobed Bidirectional Bus

One bidirectional bus which contains:

8-bit bidirectional bus supported by Port A 5 control lines

- Interrupt support logic
- Inputs and outputs are latched

The remaining 11 lines may be configured in either Mode 0 or Mode 1.

One feature of Port C is important to note. Each Port C bit may be individually set and reset. Through the use of this feature, device strobes may be easily generated by software without utilizing external logic. The Mode 1 and Mode 2 configurations use a number of the Port C lines for interrupt control lines. Thus, the 8255A contains a large portion of the logic required to implement an interrupt driven I/O interface. This feature simplifies interrupt driven hardware design and saves a significant amount of the external logic that is normally required when less powerful I/O chips are used. In fact, the design examples contained in this application note describe how interrupt driven interfaces may be designed such that the only interrupt control logic required is that contained in the 8255A.




Figure 5. Grouping of Peripheral Interface Lines

# INTERNAL LOGIC SECTION

The internal logic section manages the transfer of data and control information on the internal data bus (refer to Figure 2). If the port select lines (A1 and  $A_0$ ) specify Ports A, B, or C, the operation is an I/O port data transfer. The internal logic will select the specified I/O port and perform the data transfer between the I/O port and the CPU interface. As was previously mentioned, both the functional configuration of each port and bit set/reset on Port C are controlled by the system's software. When the control word register is selected, the internal logic performs the operation described by the control word. The control word contains an opcode field which defines which of the two functions are to be performed (mode definition or bit set/reset).

# **Mode Definition**


When the opcode field (Bit 7) of the control word is equal to a one, the control word is interpreted by the 8255A as a mode definition control word. The mode definition control word (shown in Figure 6) is used to specify the configuration of the 24 8255A peripheral interface lines. The system's software may specify the modes of Port A and Port B independently. Port C may be treated independently or divided into two portions as required by the Port A and Port B mode definitions.

Example #1: This example demonstrates how a mode control word is constructed and issued to an 8255A. The mode control word is passed to the device through the use of an output instruction that references an 8080 I/O port address. The value of the I/O port address is determined by the 8080 CPU interface implemented. This example references the I/O port addresses realized by the simple 8080 to 8255A interface shown in Figure 3.

If an 8255A is to be configured through the use of the mode control word interface as:

Port A	Mode 0 Input
Port B	Mode 1 Output
Port C	Bits PC7–PC4 Output
Port C	Bit 3 Input


The following mode control word is used:



### Figure 6. Mode Definition Control Word

# **Bit Set/Reset**


When the opcode field (Bit 7) of the control word is equal to a zero, the control word is interpreted by the 8255A as a Port C bit set/reset command word (see Figure 7). Through the use of the bit set/reset command, any of the 8 bits on Port C may be independently set or reset. Note that control word bits 6-4 are not used. Bits 6-4 should be set to zero.





**Example #2:** This example demonstrates how a Port C bit set/reset control word is constructed and issued to an 8255A. The bit set/reset control word is passed to the device through the use of an output instruction that references an 8080 I/O port address. The value of the I/O port address is determined by the 8080 CPU interface implemented. This example references the I/O port addresses realized by the simple 8080 to 8255A interface shown in Figure 3.

Control word (see Figure 7).



# The assembly language program is:

CWR	EQU	OFBH	; 8255A #1 CONTROL WORD REGISTER
	SET BIT	3	
	MVI OUT	A, 00000111B CWR	; GET SET BIT 3 CONTROL WORD ; OUTPUT TO 8255A #1 CONTROL WORD REGISTER
	RESET	BIT 3	
	MVI OUT	A, 00000110B CWR	; GET RESET BIT 3 CONTROL WORD ; OUTPUT TO 8255A #1 CONTROL WORD REGISTER

NOTE: An MVI instruction is used to load the reset bit 3 control word into the A register. Since it is known that the set bit control word is already in the A register, a "DCR A" Instruction could be used to generate the correct control word and save one byte of code.


> 00000111 - 1 = 00000110 (RESET BIT 3 CON-TROL WORD)

Example #3: This example demonstrates one simple method of performing a bit set/reset operation on Ports A and B. The state of any output port may be determined by reading the port. The assembly language program which may be used to set/reset Port A or B bits is:

PORTA	EQU	0F8H	;8255A #1 PORT A
	SET BI	то ,	
· · · · · · · ·	IN ORI OUT	PORTA 01H PORTA	: GET STATE OF PORT : SET BIT 0 : OUTPUT TO PORT
	RESET	BITO	
	IN ANI OUT	PORTA OFEH PORTA	; GET STATE OF PORT ; RESET BIT 0 ; OUTPUT TO PORT

# INTERRUPT CONTROL LOGIC STATUS WORDS

As previously mentioned, the 8255A Mode 1 and Mode 2 configurations support interrupt control logic. If a read of Port C is issued when the 8255A is configured in Mode 1, the software will receive the Mode 1 status word shown in Figure 8. The bits in the status word correspond to the state of the associated Port C lines (buffer full, interrupt request, etc.). The INTE bit shown in the status word corresponds to the interrupt enable flip-flop contained in the 8255A. This signal is not available externally. The structure of the Mode 1 status word varies as a function of the mode of the 8255A. Example #4 shows the status word which results from reading Port C from an 8255A which is configured with Port A Mode 1 input and Port B Mode 1 output.




#### Figure 8. Mode 1 Status Word

## Example #4 – MODE 1 STATUS WORD


If an 8255A is to be configured through the use of the mode control word interface as:

Port A	Mode 1 Input
Port B	Mode 1 Output
Port C	Bits 6 & 7 Output

The following mode control word is used:



After the 8255A mode control word has been issued, a READ of Port C will obtain the following Mode 1 status word:



NOTE: The Port C I/O bits D7 and D6 should be modified through the use of the Port C bit set/reset command word. If a write to Port C is issued, the INTE_A and INTE_B bits may be inadvertently modified by the user. The IBF_A, INTR_A, OBF_B, and INTR_B bits will not be modified by either a write to Port C or a bit set/reset command. These four bits always reflect the state of the interrupt control logic.

Note that the Mode 2 status word (shown in Figure 9) differs from the Mode 1 status word. The format of the status word data bits  $D_2-D_0$  are defined by the specification of the Port B configuration. Example #5 shows the structure of the Mode 2 status word when the 8255A is configured with Port A Mode 2 (bidirectional bus) and Port B Mode 1 input.

The Mode 1 and Mode 2 status words reflect the state of the interrupt logic supported by the 8255A.

Example #6 demonstrates how the interrupt enable bits are controlled through the use of the Port C bit set/reset feature. The application examples provide a more detailed explanation of the use of the Port C status word in the Mode 1 and Mode 2 configurations.





Figure 9. Mode 2 Status Word

# Example #5 – MODE 2 STATUS WORD


If the 8255A is to be configured as follows:

Port A	Mode 2 Bidire	ectional Bus
Port B	Mode 1 Input	: ·

The following mode control word is used:



After the 8255A mode control word has been issued, a read of Port C will obtain the following Mode 2 status word:



# Example #6 – MODE 2 INTERRUPT ENABLE/ DISABLE

The Mode 2 status word shown in Figure 9 contains two interrupt enable bits:

 $INTE_1$  – Bit 6 – Enable output interrupts  $INTE_2$  – Bit 4 – Enable input interrupts

Bit set/reset control words may be constructed which may be used to control the INTE bits.

Set Bit 6 (Enable Output Interrupts ) = 00001101 Binary

Reset Bit 6 (Disable Output Interrupts) = 00001100 Binary

Set Bit 4 (Enable Input Interrupts) = 00001001 Binary

Reset Bit 4 (Disable Input Interrupts) = 00001000 Binary

The control words shown were constructed from the standard bit set/reset format shown in Figure 7.

The value of CWR used in the following program example corresponds to the 8080 configuration shown in Figure 3.


CWR	EQU	OFBH	; 8255A #1 CONTROL WORD REGISTER
	ENABLE	INTERRUPTS FOR	MODE 2 OUTPUT (SET PORT C BIT 6)
	MVI OUT	A, 00001101B CWR	; GET SET BIT 6 CONTROL WORD ; OUTPUT TO 8255 #1 CONTROL WORD REGISTER
	DISABL	INTERRUPTS FO	R MODE 2 OUTPUT (RESET PORT C BIT 6)
	MVI OUT	A, 00001100B CWR	; GET RESET BIT 6 CONTROL WORD ; OUTPUT TO 8255A # 1 CONTROL WORD REGISTER

# SOFTWARE CONSIDERATIONS

Regardless of the mode selected, the software must always issue the correct mode control word after a reset of the device. Generally, an initialization routine is constructed which issues the correct mode control word, sets up the initial state of the control lines, and initializes any program internal data.

Many of the software requirements of the 8255A vary as a function of the mode selected. The simplest mode supported by the device is Mode 0 (Basic Input/Output). Generally, Mode 0 is used for simple status driven device interfaces (no interrupts). Figure 10 illustrates sample software that could be used to support such interfaces. Most devices support a BUSY or READY signal which is used to determine when the device is ready to input or output data and a DATA STROBE which is used to request data transfer (DATA STROBE may easily be generated with the Port C bit set/ reset feature). In the Mode 0 configuration, Ports A and B are used to input/output byte oriented data. Port C is used to input 8255A status, peripheral status and to drive peripheral control lines.

When the Mode 1 and Mode 2 configurations are used, the software is generally required to support interrupts. Software routines written for an interrupt driven environment tend to be more complex than status driven routines. The added complexity is due to the fact that interrupt driven systems are constructed such that other software tasks are run while the I/O transaction is in progress. A software routine that controls a peripheral device is generally referred to as a device driver. One method of implementing an interrupt driven device driver is to partition the device driver into a "Command Processor" and an "Interrupt Service Routine". The command processor is the module that validates





and initiates user program requests to the device driver. A common method of passing information between the various software programs is to have the requesting routine provide a device control block in memory. A sample device control block is shown in Table II.

NAME	DESCRIPTION			
Status	This 1-byte field is used to transmit the status of the I/O transaction (busy, complete, etc.).			
Opcode	This 1-byte field defines the type of I/O (READ, WRITE, etc.).			
Buffer Address	This 2-byte field specifies the source/destination of the data block.			
Character Count	This 1-byte field is a count of the number of characters involved in the transaction.			
Character Transferred Count	This 1-byte count of the number of characters which were actually transferred.			
Completion Address	This 2-byte field is the address of the user supplied completion routine which will be called after the I/O has been performed.			

## Table II. Sample Device Control Block

The command processor validates the transaction and initiates the operation described by the control block. Control is then returned to the requestor so that other processing may proceed. The interrupt service routine processes the remainder of the transaction.


The interrupt service routine supports the following functions:


- 1. The state of the machine (registers, status, etc.) must be saved so that it may be restored after the interrupt is processed.
- 2. The source of the interrupt must be determined. The hardware may support a register which indicates the interrupting device, or the software may poll the devices through interrogating the Port C status word of each 8255A.
- 3. Data must be passed to or from the device.
- 4. Control must be passed to the requesting routine at the completion of the I/O.
- 5. The state of the machine must be restored before returning to the interrupted program.

START

Figures 11 and 12 are simplified flowcharts of one of the many methods of implementing command processor and interrupt service routine modules.

The rest of this application note presents specific application examples. All of the 8080 assembly language programs supplied with the application examples use the standard Intel 8080 assembly language mnemonics. The programs discussed use the program equate statement to specify all hardware related data. Equate statements are used so that all references to an I/O port may be changed through a simple reassignment of the port address in the equate statement.





# MODE 0 – STATUS DRIVEN PERIPHERAL INTERFACE

This design example shows how a single 8255A in Mode 0 may be used to develop a status driven interface (no interrupts) for the Centronics 306 character printer, the Remex paper tape punch, and the Remex paper tape reader.

# 8255A To Peripheral Hardware Interface

The first step in the design is to examine the specification for the peripheral devices and identify the control and data signals which must be supported by the interface. Table III lists the signals which were chosen to be supported by the 8255A interface. All three of the devices support the standard

### Table III. Peripheral Interface Signals

Name:				
Definition:	DATA 0-DATA 7 Input data levels. A high signal represents a binary 1 and a low signal represents a binary 0. These eight lines are the data lines to the			
Name:	printer. DATA STROBE			
Definition:	A 0.5 $\mu$ sec pulse (minimum) used to trans- fer data from the 8255A to the printer.			
Name:	BUSY			
Definition:	The level indicating that the printer cannot receive data.			
PER TAPE F	PUNCH			
Name:	TRACKS 1-8 DATA INPUT			
Definition:	Input data levels. A high signal causes a hole to be punched on the associated track. These eight lines are the data lines to the printer.			
Name:	PUNCH COMMAND INPUT			
Definition:	A true condition moves the tape and initiates punching the tape. This signal is actually a data strobe.			
Name:	PUNCH READY OUTPUT			
Definition:	True signal indicates that the punch is ready to accept a punch command. This is the punch busy line.			
PER TAPE F	READER			
Name:	DATA TRACK OUTPUTS			
Definition:	True signal indicates data track hole. These eight lines are the data lines from the punch			
Name:	DRIVE RIGHT			
Definition: Name:	True signal drives the tape to the right and reads a character. This signal is actually the data strobe (initiate read signal). DATA READY OUTPUT			
Definition:	True signal indicates data track outputs are in "On character" condition. This signal is the reader busy line.			

BUSY/DATA STROBE interface discussed previously (see Figure 10). Figure 13 is a block diagram of the interface design. The 8255A Port A is configured as a Mode 0 output port which is used to support the printer and the paper tape punch data bus. Port B is configured as a Mode 0 input port and is used to input the paper tape reader data. Three of the Port C lower bits (PC₂-PC₀) configured in input mode are used to input the device busy indications. Three of the Port C upper bits (PC₆-PC₄) configured in output mode are used to support the device strobe signals required by each device.

The drive requirements of the interface lines are a function of the peripheral interface circuitry, the length of the interface cable, and the environment in which the unit is running. In this particular design example, all output lines from the 8255A to the peripherals were buffered through a 7407 buffer/driver. The input lines from the peripherals were fed directly into the Port C and Port B inputs.

# 8080 CPU Module To 8255A Interface

The schematic of the completed hardware design is shown in Figure 14. The CPU module design shown is the design which was implemented for Intel's SDK 80 kit board. The 8255A is addressed through the use of an isolated I/O architecture utilizing a linear select scheme. Address bits  $A_1$  and  $A_0$  are used to select the 8255A port. Address bit  $A_3$  is the exclusive enable for 8255A #1. Examination of the schematic shows that all of the 8255A interface lines are directly driven by the CPU module.





Figure 13. Interface Block Diagram



00744A

# Mode 0 Interface Software

An initialization routine and three device drivers (one for each peripheral device) are required to support the peripheral interface. The I/O port addresses implemented by the hardware are shown in Figure 15. The unused chip select bits are set to one so that chip select conflicts will not result if the unused bits are required by an expanded system.





Figure 15. I/O Port Addresses

Note that the initialization routine issues the mode control word (shown in Figure 16). It also sets the low true DATA STROBE signals to an inactive (high) state.



Mode Control Word = 100000011 Binary = 83 HEX.

Figure 16. Mode Control Word

ISIS 8080 MACRO ASSE Mode Zero example	MBLER, V1.0	PAGE 1
	TITLE	MODE ZERO EXAMPLE'
		ER PRINTER, PAPER TAPE PUNCH, PAPER TAPE READER RO EXAMPLE
	PROGRAM	EQUATES
	**	
OOF4 PORT		OF4H ; 8255 PORT A
PORT 00F6 PORT		0F5H ; 8255 PORT B 0F6H : 8255 PORT C
OOF7 CWR	EQU	OF7H : 8255 CONTROL WORD REGISTER
1988		or the the second
i	· ·	
	INITIAL	IZATION CONTROL WORD
		USED TO CONFIGURE THE 8255 AS FOLLOWS:
;		PORT A - OUTPUT MODE ZERO
;		PORT B - INPUT MODE ZERO
1		PORT C (UPPER) - OUTPUT PORT C (LOWER) - INPUT
		FORI C (LOWER) - INFOI
0083 İCW	EQU	10000011B ; INITIALIZATION CONTROL WORD
	SET/RES ON PORT	ET CONTROL WORDS FOR GENERATION OF DATA STROBES C.
000D LPSC		00001101B ; PRINTER DATA STROBE ON
000C LPSC		00001100B ; PRINTER DATA STROBE OFF
000B PNSC		00001011B ; PUNCH DATA STROBE ON
000A PNSC		00001010B ; PUNCH DATA STROBE OFF
0009 RDSC		00001001B ; READER DATA STROBE ON 00001000B ; READER DATA STROBE OFF
0008 RDS0		00001000B ; READER DATA STROBE OFF
:	BIT MAS	K FOR DEVICE BUSY CHECK
0004 LPBS		04H ; LINE PRINTER BUSY
0002 PNBS	Y EQU	02H PUNCH BUSY
0001 RDBS	Y EQU	01H ; READER BUSY

ISIS 8080 MACRO ASSEMBLER, V1.0 MODE ZERO EXAMPLE - INITIALIZATION ROUTINE

PAGE 2


		PROGRAM	ORIGIN	
3000		ORG	03000H	
	-		IZATION F FER MODIF	
3000 3E83 3002 D3F7		MVI OUT	A,ICW CWR	; GET INITIALIZATION CONTROL WORD ; OUTPUT TO CONTROL WORD REGISTER
		SET ALL	LOW TRUE	E DATA STROBES ON
3004 3E0D 3006 D3F7 3008 3E09 300A D3F7 300C C9		MVI OUT MVI OUT RET	CWR	; GET CONTROL WORD TO TURN ON PRINTER DATA STROBE ; OUTPUT TO CONTROL WORD REGISTER ; GET CONTROL WORD TO TURN ON READER DATA STROBE ; OUTPUT TO CONTROL WORD REGISTER ; RETURN TO CALLER

The three peripheral drivers which follow all have the basic structure discussed previously. Consider the printer routine. Here the user routine places an ASCII data character in the C-register and passes control to the LPST location through a subroutine call. The printer driver interrogates the status of the printer by reading Port C. If the printer is busy, the routine will loop until the printer is idle. When the printer is ready to accept a data character, the character is placed on the Port A lines and a DATA STROBE is generated. After generating the DATA STROBE, the driver executes a subroutine return to the caller.

The DATA STROBE signals to the devices are generated through the use of the Port C bit set/ reset feature. The bit set/reset control words used are shown in Figure 17.

# Summary/Conclusions


This design example discussed the basic hardware and software required to handle a simple device interface. The 8255A will easily accommodate a more complex interface design which utilizes additional interface lines supported by the peripheral.




#### Figure 17. Bit Set/Reset Control Words

For instance, one of the spare Port C output lines may be used to control the punch direction. Support of this additional feature would require minor modification of the device driver so that the punch direction line could be specified by the user routine.

Through consideration of this example, the use of the 8255A in Mode 0 should become evident.







ISIS 8080 MACRO ASSEMBLER, V1.0 PAGE 5 MODE ZERO EXAMPLE - PAPER TAPE READER DRIVER

	;*****	
		PAPER TAPE READER DRIVER
		INFUTS : DATA FROM READER OUTPUTS: CHARACTER TO USER IN C-REGISTER
	;	A AND C REGISTER MODIFIED
	RDST:	
3031 3E08 3033 D3F7		MVI A, RDSOF ; GET STROBE CONTROL WORD (LOW TRUE SIGNAL) OUT CWR ; SET DATA STROBE
3035 DBF6 3037 E601 3039 C2353		IN PORTC ; GET STATUS OF DEVICE ANI RDESY ; SEE IF BUSY JNZ RDLP ; IF BUSY - LOOP UNTIL IDLE
		READER NOT BUSY - GET CHAR AND CLEAR STROBE
303C DBF5 303E 0E07 3040 3E09 3042 D3F7 3044 C9		IN FORTB : GET CHARACTER MVI C,A : SAVE CHARACTER MVI A, ADSON ; GET STROBE SET CONTROL WORD (LOW TRUE SIGNAL) OUT : TURN OFF STROBE RET : RETURN TO CALLER
		END OF MODE ZERO EXAMPLE
0000		END

•

# MODE 1 INTERRUPT DRIVEN PRINTER INTERFACE

The status driven interface described in the previous example required the software driver to poll the device status for completion. An alternate approach is to construct the device interface such that an interrupt is used to signal the completion of the operation. When an interrupt driven interface is utilized, the time that was dedicated to polling can be used to perform other functions and the effective processor through-put is increased. This example demonstrates how an 8255A configured in Mode 1 may be used to develop an interrupt driven interface for the Centronics 306 character printer.

# CPU Module To 8255A Interface

The 8080 bus interface implemented for this example is the same as the Mode 0 example with the addition of interrupt support. Interrupt support is implemented through the use of a special feature of the 8228 System Controller. If only one interrupt vector is required (such as in small systems), the 8228 can automatically assert an RST 7 instruction onto the data bus at the proper time. This option is selected by connecting the INTA output of the 8228 to the +12-volt supply through a 1K ohm series resistor.

The Mode 1 interrupt support logic of the 8255A provides an interrupt request line for each port. The 8255A interrupt request line (INTR_A) must be connected to the INT line of the 8080. A 10K ohm pullup resistor is used to insure that the  $V_{IH}$  requirements of the 8080 are met.

# 8255A To Peripheral Interface

The interrupt driven configuration control signal interface to the printer is different than the status driven interface. Instead of a BUSY/DATA STROBE interface, a DATA STROBE/ACK interface is supported. The ACK signal notifies the 8255A that a character transferred to the printer by a DATA STROBE has been accepted. After an ACK is issued the printer is considered idle. The block diagram shown in Figure 18 displays the interface signals used.

The Mode 1 interrupt driven peripheral support signals used are:

 $PA_7 - PA_0 - Output Data$ 

OBF

Used to support the printer data port.

Output Buffer Full

This line goes low when data is placed in the output buffer. The OBF signal may be used as a data strobe signal when interfacing to peripherals which do not require a pulsed input. The Centronics 306 requires a pulsed DATA STROBE signal. This signal is supported by Port C bit 0.

ACK

ACKnowledge

This line is used to signal the 8255A that the device has accepted the data. This line is supported by the printer ACKNLG signal.





Figure 18. Interface Block Diagram

# Mode 1 Software Driver

The software driver implemented for this example utilizes the typical interrupt driven software structure outlined previously. The initialization routine issues the mode control word (shown in Figure 19) to the 8255A after reset of the device. The initialization routine also places a jump to the interrupt service routine in the interrupt location for RST 7. The command processor is started by the user routine through a subroutine call to PSTRT, with the address of the control block in the D and E registers (the control block format is shown in Table IV). The command processor insures that an I/O operation is not already in progress, starts the I/O, enables interrupts, and returns to the caller so that other processing may proceed.

After a character is placed in the output buffer, the DATA STROBE signal is generated through the use of the Port C bit set/reset feature. When the ACK is generated by the printer, the buffer full indication is cleared and the 8255A generates an interrupt. If interrupts are enabled, the interrupt request is serviced by the 8080 CPU through disabling processor interrupts and then executing the instruction at location 38 hexadecimal in program memory. The interrupt service routine saves the processor state and polls the 8255A to determine the source of the interrupt. Once the interrupting device is located, the control block is used to locate the next data character for transfer to the 8255A output buffer. After the entire buffer has been printed, the interrupt service routine passes control to the user-supplied completion routine. Before returning from the interrupt, the state of the processor is restored.



Mode Control Word = 10101010 Binary = AA HEX.

#### Figure 19. Mode Control Word

NAME	POSITION	DEFINITION
Status	Byte O	A 1-byte field which defines the completion status of an I/O. 00 = Good completion 01 = Error – command already in progress
Buffer Address	Byte 1, 2	Pointer to the start of the data to print.
Character Count	Byte 3	Count of the number of characters to print.
Character Transferred Count	Byte 4	The number of characters transferred.
Completion Address	Byte 5, 6	Address of a user supplied routine which will be called after the I/O has been performed.

#### Table IV. Printer Software Control Block

#### NOTES:

1. An opcode field is not required because WRITE is the only operation performed.

2. The control block must reside above location FF Hex.

There are a number of error conditions which may occur, such as an interrupt from a device which does not have a control block in progress, or an interrupt when polling establishes that no device requires service. Neither of these errors should occur, but if they do, the driver should perform in a consistent fashion. The recovery routines implemented to handle error conditions are determined by the particular applications environment.

# Summary/Conclusions

When utilized in a small system design, the 8255A interrupt support logic provides all of the capabilities required to implement an interrupt driven hardware interface without the use of external logic. In larger system designs, the designer may chose to use additional hardware to determine the source of interrupt requests without software polling. The software design required by an interrupt driven system is inherently more complex than the status driven interface. If an interrupt driven system is required the added complexity is a small price to pay for a significant increase in system through-put.


ISIS 8080 MACRO MODE ONE EXAMPI		LER, VI.0 PAGE 1
		TITLE MODE ONE EXAMPLE
1. A.	;*****	an an an an the state of a strategy of the state
		CHARACTER PRINTER - INTERRUPT DRIVEN MODE ONE EXAMPLE
1997 - B. M.	; ;*****	<ul> <li>A state of the second seco</li></ul>
•		
	, ,*****	PROGRAM EQUATES
00F4	PORTA	EOU ØF4H ; 8255 FORT A
	PORTB	EQU ØF5H ; 8255 PORT B
ØØF6	PORTC	EQU ØF6H ; 8255 PORT C
00F7	CWR	EQU ØF7H : 8255 CONTROL WORD REGISTER
0038	RST7	EQU 038H ; RESTART 7 ADDRESS
· · · · ·	, ;****	and the second second second second
1.1.1	-	INITIALIZATION CONTROL WORD
e la composición de la compo		USED TO CONFIGURE THE 8255 AS FOLLOWS:
· · · · ·	;.:×	PORT A - OUTPUT MODE 1 PORT B - INPUT MODE Ø (NOT USED) PORT C LOWER - OUTPUT
		and the second
ØBAA	1CW	EQU 10101010B ; INITIALIZATION CONTROL WORD
	; ;*****	SET/RESET CONTROL WORDS
0001	STBON	EQU 0000001B ; SET STROBE
0000	STBOF	EQU 0000000B ; RESET STROBE
	; ;*****	8255 ENABLE/DISABLE INTERRUPT CONTROL WORDS
000D	IEN	EQU 00001101B ; ENABLE INTERRUPTS
000C	IDN ;*****	EQU 00001100B ; DISABLE INTERRUPTS
	*****	DEVICE STATUS EQUATES
0080	LPBSY	EQU Ø80H ; BUFFER FULL (LINE PRINTER BUSY)
0008	INTRA	EQU Ø8H ; INTERRUPT REQUEST


. . . . . . CONTROL BLOCK EQUATES ***** 0000 0001 0003 0004 0004 CBST CBUF CBCC CBCT CBCMP ;***** EQU EQU EQU EQU EQU 00H 01H 03H 04H 05H SERVICE AD COMPLETION STATUS EQUATES ; ;***** STGD STE1 8808 8891 EQU EQU 00H 01H ND ALREADY IN PROGRESS PROGRAM ORIGIN ;***** 3800 ORG 030888 ***** INITIALIZATION ROUTIN A.H.L REGISTERS MODIFIED ; ;***** INIT: 3000 3EAA 3002 D3F7 3004 3E01 3006 D3F7 A,ICW ; GET MODE CONTROL WORD ; OUTPUT TO CONTROL WORD REGISTER ; GET SET DATA STROBE CONTROL WOR ; SET DATA STROBE (LOW TRUE SIGNA OUT MVI OUT A STEON CWR .***** SET UP LOCATION WITH JUMP TO PINT RESTART ;***** MVI STA LXI А, ØСЗН ; GET "JMP" ; PLACE IN RST7 LOCATION ; GET ADDRESS OF INTERRUE ; STORE ADDRESS ; RETURN TO CALLER 300A 300D 3010 323800 213030 223900 RST7 H,PINT SHLD RST7+1

PAGE 2

ISTS 8080 MACRO ASSEMBLER, VI.P

ONE EXAMP





	;*****			
	1	PRINTER	OUTPUT	DATA ROUTINE
	;			
	1	CONTROL	BLOCK A	ADDRESS IN D AND E REG
	*****			
3058 DBF6	PDATA:	IN	PORTC	; GET STATUS OF DEVICE
305A E680		ANI	LPBSY	; SEE IF BUSY (BUFFER FULL)
305C CA8430 305F 210400		JZ LXI	PD10 H,CBCT	; IF BUSY - BRANCH ; GET INDEX TO CT
3052 210400	4	DAD	D D	COMPUTE ADDRESS OF CT
3063 7E		MOV	A,M	GET CT
3064 34 3065 2B		INR	м.	; INC CT ; DEC TO CC
3066 BE		CMP	M	: SEE IF FOUAL
3067 CA8A30		JZ . LXI	PCOMP	; IF EQUAL - DONE GO TELL USER ; GET INDEX TO BUFFER ADDRESS
306A 210100 306D 19		DAD	H,CBUF D	; COMPUTE ADDRESS OF BUFFER ADDRESS
306E D5 306F 5E	1 C	PUSH	D	; SAVE D AND E REGISTERS ; GET LSB OF BUFFER ADDRESS
306F 5E 3070 23		MOV	Е,М Н	; GET LSB OF BUFFER ADDRESS ; INC TO NEXT BYTE
3071 56		MOV	D, M	; GET BUFFER MSB
3072 2600		MVI	н,оон	CLEAR H REG
3074 6F 3075 19		MOV	L,A D	GET CT COMPUTE CHARACTER ADDRESS
3075 19 3076 7E		MOV	А,М	; GET CHARACTER
3077 D3F4 3079 3E00		OUT	PORTA	; OUTPUT CHARACTER TO PRINTER F ; RESET DATA STROBE (LOW TRUE SIGNAL)
307B D3F7		OUT	CWR	
307D 3C 307E D3F7		INR OUT	A CWR	; GENERATE SET CONTROL WORD ; SET DATA STROBE
3080 D1		POP	D	; RESTORE CONTROL BLOCK ADDRESS
3081 C35830		JMP	PDATA	LOOP UNTIL BUSY
	;*****			
		PRINTER	BUSY -	RETURN
	PD10:			
3084 F3		DI		; DISABLE INTERRUPTS
3085 3E0D 3087 D3F7		MVI OUT	A,IEN CWR	; ENABLE DEVICE INTERRUPTS ; SET INTERRUPT ENABLE
3089 C9		RET		RETURN TO CALLER
		POST GO	OD COMPLI	LETION TO USER
308A 3E00	PCOMP:	MVI	A,STGD	; GET GOOD STATUS CODE
		CALL	POST	; POST TO USER
308F AF 3090 32A230		XRA Sta	A PIPRG+1	; CLEAR A REG 1 ; CLEAR COMMAND IN PROGRESS ADDRESS
3093 C9		RET	F1FN0+1	; RETURN TO CALLER
	1	POST TO	USER CO	COMPLETION ROUTINE
			INPUTS	S : STATUS CODE IN A REG
	i.			CONTROL BLOCK ADDRESS IN D AND E REG
	1		OUTPUTS	S: PASSES CONTROL TO USER COMPLETION ADDRESS SPECIFIED IN CONTROL BLOCK
	;			WITH CONTROL BLOCK ADDRESS IN D AND E
	1			, , , , , , , , , , , , , , , , , , ,
	1		A,H,L,B	B,C REG MODIFIED
	*****			
3094 EB	POST:	XCHG		
3095 77		MOV	M,A	; UPDATE STATUS
3096 EB 3097 210500		XCHG		
309A 19		DAD	D.	P ; GET INDEX TO COMPLETION ADDRESS ; COMPUTE ADDRESS
309B 4E		MOV	с,м	GET LSB OF COMPLETION ADDRESS
309C 23 309D 46		INX	Н В,М	: GET MSB OF COMPLETION ADDRESS
309E C5		PUSH	B	; PUSH ADDRESS INTO STACK ; PASS CONTROL TO USER ROUTINE
309F C9		RET		; PASS CONTROL TO USER ROUTINE
		DATA AN	D TABLES	s
30A1 0000	PIPRG:	DW	0	; IN PROGRESS CONTROL BLOCK ADDRESS ; IF DATA = 0 NO CONTROL BLOCK IN PROGRESS
				; IF DATA = 0 NO CONTROL BLOCK IN PROGRESS ; IF DATA NOT EQUAL TO ZERO CONTROL BLOCK IN PROGRESS
	*****			

PAGE 5

END OF MODE ONE EXAMPLE ..... END

0000

# **MODE 2 – 8080 TO 8080 INTERFACE**

Due to the drastic reduction of hardware costs, system designs which utilize multiple CPU Modules are becoming more common. An 8080 may be configured as a master CPU and used to control multiple 8080 slave modules which act as intelligent I/O controllers. When multiple CPUs are utilized, a method of processor intercommunication must be supported. Figure 20 is a block diagram of one method of implementing a master/ slave interface through the use of the 8255A Mode 2 bidirectional bus.

# Hardware Discussion

Two complete 8080 systems are required for this example. Intel's SBC 80/10 OEM board is used as the master CPU module and Intel's SDK 80 board is used as the slave CPU. The SBC 80/10 supports an 8255A which is configured in Mode 2. The 8255A is selected through the use of a decoded select scheme. Through the use of the 8228 RST 7 interrupt feature, a simple interrupt structure is supported. The SDK 80 is configured without interrupts for this example. The external logic required for this example is associated with the slave CPU. Simple logic is implemented which allows the slave CPU to generate the ACK and STB signals required to READ from and WRITE to the 8255A bidirectional bus with a single I/O instruction. The system shown in Figure 20 utilizes SSI logic to read the 8255A IBF and OBF signals. If two spare 8255A input lines are available they could be used to input the IBF and OBF signals and eliminate the SSI logic.

# Software Discussion

Two sets of software are required to support the processor to processor interface. The master resident software which follows conforms to the simple interrupt driven software structure outlined previously. The initialization routine issues the Mode 2 control word to the 8255A after device reset. The command processor accepts READ/ WRITE control blocks which provide a simple user interface for transferring data to/from the slave CPU. The master software is capable of processing both a read and a write control block simultaneously. The slave resident software shown at the end of this example utilizes the status driven approach.

## Summary/Conclusions

It is important to note that this design may be expanded to include more slave CPUs by simply adding another 8255A to the master module for each slave. The software drivers discussed address only the passing of data between the two processors. Specific applications generally dictate a software protocol be implemented for information transfer.






Figure 20. Interface Block Diagram

1.1





ISIS 8080 MACRO ASSEMBLER, V1.0 MODE TWO EXAMPLE - SLAVE SOFTWARE

	;****		
		SLAVE	WRITE ROUTINE
			INPUTS: CHARACTER TO WRITE IN C-REGISTED OUTPUTS: NONE
		A REG	MODIFIED
	SLWT :		
•		IN `	PSTS : GET STATUS
2		ANI	IBF : SEE IF BUFFER FULL
30		JNZ	SLWT : YES - LOOP UNTIL EMPTY
		MOV	A,C ; GET DATA CHARACTER
		OUT	BRATA . A OUTBUT DATA

PAGE 2

SOUD BETT SLAT: IN PETE : OCT STATUS SOUD EG2 ANI IEF :SEE IF BUFFER FU SOUP C20030 JNZ SLAT : YES - LOOP UNTL 3007 C20030 JNZ SLAT : YES - LOOP UNTL 3017 JD MOV A,C : GE TO KAT CHARACT 3013 D3BF OUT : PPATA : OUTPUT DATA 3015 C9 END OF SLAVE SOFTWARE DRIVER

END

0000


#### ISIS 8080 MACRO ASSEMBLER, V1.0 MODE TWO EXAMPLE - MASTER SOFTWARE

		TITLE MOD	E TWO	) EXA	MPLE -	MASTER	SOFTWARE		
			MASTE	R SO	SLAVE FTWARE		ACE		
	·								
		PROGRAM EQ	UATES						
	*****								
00E4	PORTA PORTB		4H 5H		255 PO 255 PO				
00E6					255 PU 255 PO				
00E7			7H				ORD REGIST	ER	
0038	RST7	EQU OE EQU 03	8H	; R	ESTART	7 ADDR	ESS		
	÷	INITIALIZA	TION	CONT	ROL WO	RD			
	1								
	-	05	ED TU	CON	FIGURE	THE 82	55 AS FOLL	ows:	
				POR	тв –	INPUT M	BIDIRECTIO ODE O (NOT LINES - I	USED)	(NOT USED)
	;								
OOCB	icw	EQU 11	00101				LIZATION C		
UUCB	100	240 11	00101	1D	;	INITIA	LIZATION C	UNITOL WU	n.D
		8255 ENABL	E/DIS	ABLE	INTER	RUPT CO	NTROL WORD:	s	
000D	IENI	EQU 00	00110	1B	:	ENABLE	INPUT INT	ERRUPTS	
0009	IENO		00100				OUTPUT IN		
0000	IDNI		00110				E INPUT IN		
0008	IDNO	EQU 00	00100	0B	;	DISABL	E OUTPUT I	NTERRUPTS	
		STATUS EQU	ATES						
6008						PT REQU			
0080	OBFA					BUFFER			
0020	IBFA	EQU 20	н	; 1	NPUT B	UFFER F	ULL		

PAGE 1

ISIS 8080 MACRO ASSEMBLER, V1.0 MODE TWO EXAMPLE - MASTER SOFTWARE

		CONTROL	. BLOCK E	QUATES	
0000	CBST CBOP	EQU	00H 01H		; STATUS BYTE ; OPCODE = 0 READ
0002 0004 0005 0006	CBUF CBCC CBCT CBCMP	EQU EQU EQU EQU	02H 04H 05H 06H		: = 1 WRITE ; BUFFER ADDRESS ; CHARACTER COUNT ; CHARACTER TRANSFERED COUNT ; COMPLETION SERVICE ADDRESS
			EQUATES		
0000	OPRD OPWT	EQU EQU	00H 01H	; READ ( ; WRITE	
		COMPLET	ION STAT	US EQUATE	S .
0000 0001 0002	STGD STE1 STE2	EQU EQU EQU	00H 01H 02H		; GOOD COMPLETION ; ERROR - COMMAND ALREADY IN PROGRESS ; ERROR - INVALID OPCODE
		SET UP	INTERRUP	T VECTOR	
0038 0038 C34630		ORG JHP	RST7 PINT		; JUMP TO INTERRUPT SERVICE ROUTINE
		PROGRAM	ORIGIN		
3000	;•••••	ORG	03000H		
		INITIAL	IZATION	ROUTINE	
	-	A REGIS	TER MODI	FIED	
	;***** INIT:				
3000 3ECB 3002 D3E7 3004 C9		MVI OUT RET	A,ICW CWR	; OUTPUT	DE CONTROL WORD TO CONTROL WORD REGISTER TO CALLER




ISIS 8080 MACRO ASSEMBLER, V1.0 COMMAND PROCESSOR PAGE 3

	;****	
	COMMAND	PROCESSOR
		INPUTS: CONTROL BLOCK ADDRESS IN D AND E REGISTERS
	, A,H,L	OUTPUTS: START I/O OR ERROR STATUS IN CONTROL BLOCK MODIFIED
	PSTRT:	
3005 210500	LXI	H,CBCT ; GET INDEX TO CT
3008 19	DAD	D ; COMPUTE ADDRESS OF CT
3009 3600	MVI	M,OPRD ; CLEAR CT
300B 210100	LXI	H,CBOP ; GET INDEX TO OPCODE
300E 19	DAD	D ; COMPUTE ADDRESS
	MOV	A,M ; GET OPCODE
3010 FE00	CPI	OOH ; SEE IF READ
3012 CA2430	JZ	PSRD ; YES - GO PROCESS READ
3015 FE01	CPI	OPWT ; SEE IF WRITE
3017 CA3530	JZ	PSWT ; YES - GO PROCESS WRITE
	;*****	
	ERROR -	INVALID OPCODE
301A 3E02	MVI	A.STE2 ; GET ERROR STATUS CODE
	JMP	POST : CALL COMPLETION ROUTINE
	;*****	
	ERROR -	TRANSACTION ALREADY IN PROGRESS
	PSTE:	
301F 3E01	MVI	A.STE1 ; GET ERROR STATUS CODE
3021 C3DC30	JMP	POST : CALL COMPLETION ROUTINE
	PROCESS	READ COMMAND
	*****	
	PSRD:	A second s
3024 3AEA30	LDA	PRGRD+1 ; GET READ IN PROGRESS ADDRESS
3027 A7	ANA	A ; SEE IF READ IN PROGRESS (TEST FOR ZERO)
3028 C21F30	JNZ	PSTE : IF YES - BRANCH
302B EB	XCHG	
302C 22E930	SHLD	PRGRD : SAVE CONTROL BLOCK ADDRESS
302F EB	XCHG	
3030 CD7C30	CALL	PIN : START I/O
3033 FB	EI	: ENABLE INTERRUPTS
3034 C9	RET	RETURN TO CALLER
	101	,

ISIS 8080 MACRO ASSEMBLER, V1.0 COMMAND PROCESSOR

		;***** PSWT:	PROCESS	WRITE C	ommand ·	
3035	3AEC30		LDA	PRGWT+1	: GET WRITE IN PROGRESS ADDRESS	
3038			ANA	A	: SEE IF WRITE IN PROGRESS (TEST FOR ZERO)	
3039	C21F30		JNZ	PSTE	IF YES - BRANCH	
303C	EB .		XCHG			
303D	22EB30		SHLD	PRGWT	; SAVE CONTROL BLOCK ADDRESS	
3040	EB		XCHG			
3041	CD9C30		CALL	POUT	; START I/O	
3044	FB		EI		ENABLE INTERRUPTS	
3045	C9 ·		RET		RETURN TO CALLER	




ISIS 8080 MACRO ASSEMBLER, V1.0 INTERRUPT SERVICE ROUTINE

PAGE 5

				•							
		INTERS	INTERRUPT SERVICE ROUTINE								
				VED AND RESTORED							
		1120 1120									
	PINT:										
3046 F5		PUSH	PSW	: SAVE PSW							
3047 C5		PUSH	B	: SAVE REGISTER PAIR B AND C							
3047 C5		PUSH	D	: SAVE REGISTER PAIR D AND C							
3040 05		PUSH	R	; SAVE REGISTER PAIR D AND L							
		Pusn	n	SAVE REGISIER PAIR I AND L							
	,										
	· · · · · ·	POLL IN	TENHUPT :	SOURCE - SEE IF 8255							
	;,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,										
304A DB		IN	PORTC	; GET STATUS OF DEVICE							
304C E6		ANI	INTRA	; SEE IF INT							
304E CA		JZ	PPOLL	; NO - BRANCH TO POLL OTHER DEVICES IF ANY							
3051 3E		MVI	A,IDNI	; GET INPUT INT DISABLE CONTROL WORD							
3053 D3		OUT	CWR	; DISABLE DEVICE INTERRUPTS							
3055 3E		HVI	A,IDNO	; GET OUTPUT INT DISABLE CONTROL WORD							
3057 D3		OUT	CWR	; DISABE DEVICE INTERRUPTS							
3059 FB		EI ·		; ENABLE PROCESSOR INTERRUPTS							
305A 2A	E930	LHLD	PRGRD	; GET READ CONTROL BLOCK							
305D AF		XRA	A	: CLEAR & REG							
305E BC		CMP	н	; SEE IF READ IN PROGRESS							
305F CA	6530	JZ	PINT1	NO - BRANCH							
3062 CD	7030	CALL	PIN	: DO INPUT							
	PINT1:										
3065 2A	EB30	LHLD	PRGWT	: GET WRITE CONTROL BLOCK							
3068 AF		XRA	A	CLEAR & REG							
3069 BC		CMP	н	: SEE IF WRITE IN PROGRESS							
306A CA		JZ	PRTN	NO - BRANCH							
306D CD		CALL	POUT	DO OUTPUT							
3000 00		0,000		,							
		RESTORE	REGISTER	S AND RETURN FROM INTERRUPT							
		112010112									
	PRTN:										
3070 E1		POP	н	: RESTORE REGISTER PAIR H AND L							
3071 D1		POP	D	: RESTORE REGISTER PAIR D AND E							
3072 C1		POP	в	; RESTORE REGISTER PAIR B AND C							
3072 C1		POP	PSW	; RESTORE PSW							
3074 FB		EI		: ENABLE PROCESSOR INTERRUPTS							
3075 C9		RET		: RETURN TO INTERRUPTED PROCESS							
2012 09		101		, ADIONA TO ANIDAMONIAD PROCESS							

ISIS 8080 MACRO ASSEMBLER, V1.0 INTERRUPT SERVICE ROUTINE

		POLL OTHER DEVICES IF ANY IF NO OTHER DEVICES TO POLL - USER SUPPLIED ERROR RECOVERY ROUTINE.
3076 C37030	PPOLL:	JMP PRTN : RETURN
	•••••	ERROR - INTERRUPT FROM IDLE DEVICE USER SUPPLIED ERROR RECOVERY ROUTINE
3079 C37030	PIER1:	JMP PRTN ; RETURN




ISIS 8080 MACRO ASSEMBLER, V1.0 INPUT DATA ROUTINE

ISIS 8080 MACRO ASSEMBLER, V1.0 OUTPUT DATA ROUTINE

;***** INPUT DATA ROUTINE PIN: 307C DBE6 307E E620 3080 CA9630 3083 CDBC30 3086 DA8F30 3089 DBE4 3088 77 308C C37C30 IN ANI JZ CALL JC IN MOV JMP ; GET STATUS OF DEVICE ; SEE IF INPUT BUFFER FULL ; NO - BRANCH ; GET ADDRESS IN BUFFER ; IF DONE - BRANCH ; GET DATA ; PLACE IN BUFFER ; LOOP PORTC IBFA PRTI CBFA PIDON PORTA M,A PIN ..... END OF INPUT TRANSACTION PIDON: 308F AF 3090 32EA30 3093 C39630 A ; CLEAR A PRGRD+1 ; CLEAR READ IN PROGRESS PRTI ; RETURN XRA STA JMP ..... RETURN FROM INPUT PRTI: 3096 F3 3097 3EOD 3099 D3E7 3098 C9 DI MVI OUT RET : DISABLE PROCESSOR INTERRUPTS A.IENI : GET EMABLE INPUT INTERRUPTS CONTROL WORD CWR : OUTFUT TO CONTROL WORD REGISTER ; RETURN TO CALLER

PAGE 7



					· · · · · · · · · · · · · · · · · · ·
	,	OUTPUT	DATA ROU	TIP	NE.
DBR6	FOUL:	TM	POPTO		GET PORTC STATUS
					SEE IF OUTPUT BUFFER FULL
6020					YES - BRANCH
CDRC20					SET UP ADDRESS OF DATA
					IF DONE - BRANCH
					GET DATA FROM BUFFER
					OUTPUT DATA
					LOOP
. 059030				1	2001
	PODON:	END OF	OUTPUT T	RAI	NACTION
AF		XRA	A	;	CLEAR A REG
32EC30		STA	PRGWT+1		CLEAR WRITE IN PROGRESS
C3B630		JMP	PRTO	. ;	RETURN
	;*****				
	PRTO:	RETURN	FROM OUT	PU1	
F3		DI		:	DISABLE PROCESSOR INTERRUPTS
3E09		MVI	A, IENO		GET ENABLE OUTPUT INTERRUPTS CONTROL WORD
		OUT	CWR	;	OUTPUT TO CONTROL WORD REGISTER
C9		RET		;	RETURN TO CALLER
	2 DBE6 5 E620 3 CDBC30 5 DA F30 7 AF 3 32EC30 3 C39C30 7 AF 3 32EC30 5 F3 7 3E09 9 DSE7 3 C9	POUT: DBE6 E520 DAMP30 TE D324 C39C30 C39C30 C39C30 C39C30 C39C30 POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: POLON: P	DBE66         IN           FOUT:         POUT:           DE66         IN           DAFDO         OZL           DAFDO         OZL           DAFDO         OZL           DAFDO         OZL           DAFDO         OZL           DAFDO         OUT           D3EX         OUT           JAP         MOV           JAP         SEC30           STA         JMP           SCBE00         JMP           FPTO:         FA           SEC30         STA           JMP         MODON:           PATO:         PATO:           JAP         MYI           JAP         MYI	DBE6         OUTPUT DATA ROU FOUT:           DBE6         FOUT:           DBE7         IN           DBA70         CA           DDA70         FOTA           DDA70         JME           DDA70         JME           DDA70         JME           PODON:         KBA           AF         SEC00           JME         FOUTPUT           JAF         STA           JME         FONG           JME	OUTPUT DATA ROUTLI           POUT:           POUT:           POUT:           DBE60           IN PORTO :           JAZ PRTO :           JAZ PRTO :           DAF50           JAZ PRTO :           DSB24           UT PORTA :           S26230           JAF S26230           JAF POUT :           S326230           JAF PRCWT+1 :           JAF S326290           JAF PRCWT+1 :           PT00N:           RETURN FRCM CUTPUT TRAI           PROTO :           PROTO :           JAF PRCWT+1 :           JAF PRCWT+1 :           JAF PRCWT+1 :           PROTO : </td

PAGE 8

00744A



ISIS 8080 MACRO ASSEMBLER, V1.0 COMPUTE BUFFER ADDRESS ROUTINE


## PAGE 9

	CBFA:	COMPUTE		ADDRESS ROUTINE
30BC 210500		LXI	H,CBCT	
30BF 19		DAD	D	; COMPUTE ADDRESS OF CT
30C0 7E		HOV	A,M	; GET CT
30C1 34		INR	м	; INC CT
30C2 2B		DCX	н	; DEC TO CC
30C3 BE		CMP	м	; SEE IF EQUAL
30C4 CAD530		JZ	PCOMP	; IF EQUAL - DONE GO TELL USER
30C7 210200		LXI	H,CBUF	
30CA 19		DAD	D	; COMPUTE ADDRESS OF BUFFER ADDRESS
30CB D5		PUSH	D	; SAVE D AND E REGISTERS
30CC 5E		HOV	E,M	; GET LSB OF BUFFER ADDRESS
30CD 23		INX	н	; INC TO NEXT BYTE
30CE 56		HOV	D,M	; GET BUFFER MSB
30CF AC		XRA	н	; CLEAR H REG
30D0 6F		MOV	L,A	; GET CT
30D1 19		DAD	D	; COMPUTE CHARACTER ADDRESS
30D2 D1		POP	D	; RESTORE CONTROL BLOCK ADDRESS
30D3 AF		XRA	A	; CLEAR CARRY
30D4 C9		RET		; RETURN TO CALLER


ISIS 8080 MACRO ASSEMBLER, V1.0 POST TO USER COMPLETION ROUTINE


	PCOHP	POST GO	OD COMPL	ETION TO USER
30D5 3E00 30D7 CDDC30 30DA 37 30DB C9	PCOMP:	MVI CALL STC RET	A,STGD POST	; GET GOOD STATUS CODE ; CALL USER ROUTINE ; SET CARRY ; RETURN TO CALLER
		POST TO	USER CO	MPLETION ROUTINE
				STATUS CODE IN A REG CONTROL BLOCK ADDRESS IN D AND E REG PASSES CONTROL TO USER COMPLETION ADDRESS SPECIFIED IN CONTROL BLOCK
	POST:			
30DC EB 30DD 77 30DE EB		XCHG MOV XCHG	H,A	; UPDATE STATUS
30DF 210600 30E2 19 30E3 4E		LXI DAD MOV	D С, М	; GET INDEX TO COMPLETION ADDRESS ; COMPUTE ADDRESS ; GET LSB OF COMPLETION ADDRESS
30E4 23 30E5 46 30E6 C5 30E7 C9		INX MOV PUSH RET	н В,М В	; INC TO NEXT BYTE ; GET MSB BYTE OF COMPLETION ADDRESS ; PUSH ADDRESS INTO STACK : PASS CONTROL TO USER ROUTINE
30E8 C9	;•••••	RET		; PASS CONTROL TO USER ROUTINE ; RETURN TO CALLER
	;	DATA AN	D TABLES	
			IF DATA	NON ZERO CONTROL BLOCK IN PROGRESS
30E9 0000 30EB 0000	PRGRD: PRGWT:	DW DW	0 0	; IN PROGRESS READ CONTROL BLOCK ; IN PROGRESS WRITE CONTROL BLOCK
		END OF	MASTER S	OFTWARE DRIVER
0000		END		

# APPENDIX A - 8255A QUICK REFERENCE



# MODE 1 CONFIGURATIONS





# Using the 8273 SDLC/HDLC Protocol Controller

		by	/ Jo	эh	n B	Зеа	ast	or	n									
Ĩ		••••			• •													
s	DLC/HDLC OVERVIEW									 				<i>.</i>	 	•		
B	ASIC 8273 OPERATION									 	•••			•••	 	•		
н	ARDWARE ASPECTS OF THE 8273	3							•	 					 	•		
	CPU Interface	•••	 				 	•••	•	  	 	· · ·	•	•••	   	•••	•••	
S	OFTWARE ASPECTS OF THE 8273	3	••••					• •	•	 			•	•••	 	• •		
	Command Phase Software Execution Phase Software Result Phase Software									 	• •				 			
82	273 COMMAND DESCRIPTION			•														

8273 COMMAND

. . . . . . . 2-146

. . . . . . . . 2-155

. . . . . . . . 2-157

00743A

Initialization/Configuration Commands       2-15         Operating Mode Register       2-15         Serial I/O Mode Register       2-15         Data Transfer Mode Register       2-15         One Bit Delay Register       2-16         Receive Commands       2-16         General Receive       2-16	59 59 59 60 60
Selective Receive	60
Receive Disable	60
Transmit Commands       2-16         Transmit Frame       2-16	62
Loop Transmit	
Abort Commands	62
Modem Control Commands	
HDLC CONSIDERATIONS	63
LOOP CONFIGURATION	
APPLICATION EXAMPLE	68
CONCLUSION	73
APPENDIX A	74

Intel Corporation assumes no responsibility for the use of any circuitry or software other than circuitry or software embodied in an Intel product. No other circuit patent licenses are implied. © Intel Corporation, 1979

#### INTRODUCTION

The Intel 8273 is a Data Communications Protocol Controller designed for use in systems utilizing either SDLC or HDLC (Synchronous or High-Level Data Link Control) protocols. In addition to the usual features such as full duplex operation, automatic Frame Check Sequence generation and checking, automatic zero bit insertion and deletion, and TTL compatibility found on other single component SDLC controllers; the 8273 features a frame level command structure, a digital phase locked loop, SDLC loop operation, and diagnostics.

The frame level command structure is made possible by the 8273's unique internal dual processor architecture. A high-speed bit processor handles the serial data manipulations and character recognition. A byte processor implements the frame level commands. These dual processors allow the 8273 to control the necessary byte-by-byte operation of the data channel with a minimum of CPU (Central Processing Unit) intervention. For the user this means the CPU has time to take on additional tasks. The digital phase locked loop (DPLL) provides a means of clock recovery from the received data stream on-chip. This feature, along with the frame level commands, makes SDLC loop operation extremely simple and flexible. Diagnostics in the form of both data and clock loopback are available to simplify board debug and link testing. The 8273 is a dedicated function peripheral in the MCS-80/85 Microcomputer family and as such, it interfaces to the 8080/8085 system with a minimum of external hardware.

This application note explains the 8273 as a component and shows its use in a generalized loop configuration and a typical 8085 system. The 8085 system was used to verify the SDLC operation of the 8273 on an actual IBM SDLC data communications link.

The first section of this application note presents an overview of the SDLC/HDLC protocols. It is fairly tutorial in nature and may be skipped by the more knowledgeable reader. The second section describes the 8273 from a functional standpoint with explanation of the block diagram. The software aspects of the 8273, including command examples, are discussed in the third section. The fourth and fifth sections discuss a loop SDLC configuration and the 8085 system respectively.

## SDLC/HDLC OVERVIEW

SDLC is a protocol for managing the flow of information on a data communications link. In other words, SDLC can be thought of as an envelope — addressed, stamped, and containing an s.a.s.e. — in which information is transferred from location to location on a data communications link. (Please note that while SDLC is discussed specifically, all comments also apply to HDLC except where noted.) The link may be either pointto-point or multi-point, with the point-to-point configuration being either switched or nonswitched. The information flow may use either full or half duplex exchanges. With this many configurations supported, it is difficult to find a synchronous data communications application where SDLC would not be appropriate. Aside from supporting a large number of configurations, SDLC offers the potential of a  $2 \times$  increase in throughput over the presently most prevalent protocol: Bi-Sync. This performance increase is primarily due to two characteristics of SDLC: full duplex operation and the implied acknowledgement of transferred information. The performance increase due to full duplex operation is fairly obvious since, in SDLC, both stations can communicate simultaneously. Bi-Sync supports only half-duplex (twoway alternate) communication. The increase from implied acknowledgement arises from the fact that a station using SDLC may acknowledge previously received information while transmitting different information. Up to 7 messages may be outstanding before an acknowledgement is required. These messages may be acknowledged as a block rather than singly. In Bi-Sync, acknowledgements are unique messages that may not be included with messages containing information and each information message requires a separate acknowledgement. Thus the line efficiency of SDLC is superior to Bi-Sync. On a higher level, the potential of a  $2\times$ increase in performance means lower cost per unit of information transferred. Notice that the increase is not due to higher data link speeds (SDLC is actually speed independent), but simply through better line utilization.

Getting down to the more salient characteristics of SDLC: the basic unit of information on an SDLC link is that of the frame. The frame format is shown in Figure 1. Five fields comprise each frame: flag, address, control, information, and frame check sequence. The flag fields (F) form the boundary of the frame and all other fields are positionally related to one of the two flags. All frames start with an opening flag and end with a closing flag. Flags are used for frame synchronization. They also may serve as time-fill characters between frames. (There are no intraframe time-fill characters in SDLC as there are in Bi-Sync.) The opening flag serves as a reference point for the address (A) and control (C) fields. The frame check sequence (FCS) is referenced from the closing flag. All flags have the binary configuration 01111110 (7EH).

SDLC is a bit-oriented protocol, that is, the receiving station must be able to recognize a flag (or any other special character) at any time, not just on an 8-bit boundary. This, of course, implies that a frame may be N-bits in length. (The vast majority of applications tend to use frames which are multiples of 8 bits long, however.)




Figure 1. SDLC Frame Format

The fact that the flag has a unique binary pattern would seem to limit the contents of the frame since a flag pattern might inadvertently occur within the frame. This would cause the receiver to think the closing flag was received, invalidating the frame. SDLC handles this situation through a technique called zero bit insertion. This techniques specifies that within a frame a binary 0 be inserted by the transmitter after any succession of five contiguous binary 1s. Thus, no pattern of 0111110 is ever transmitted by chance. On the receiving end, after the opening flag is detected, the receiver removes any 0 following 5 consecutive 1s. The inserted and deleted 0s are not counted for error determination.

Before discussing the address field, an explanation of the roles of an SDLC station is in order. SDLC specifies two types of stations: primary and secondary. The primary is the control station for the data link and thus has responsibility of the overall network. There is only one predetermined primary station, all other stations on the link assume the secondary station role. In general, a secondary station speaks only when spoken to. In other words, the primary polls the secondaries for responses. In order to specify a specific secondary, each secondary is assigned a unique 8-bit address. It is this address that is used in the frame's address field.

When the primary transmits a frame to a specific secondary, the address field contains the secondary's address. When responding, the secondary uses its own address in the address field. The primary is never identified. This ensures that the primary knows which of many secondaries is responding since the primary may have many messages outstanding at various secondary stations. In addition to the specific secondary address, an address common to all secondaries may be used for various purposes. (An all 1s address field is usually used for this "All Parties" address.) Even though the primary may use this common address, the secondaries are expected to respond with their unique address. The address field is always the first 8 bits following the opening flag.

The 8 bits following the address field form the control field. The control field embodies the link-level control of SDLC. A detailed explanation of the commands and responses contained in this field is beyond the scope of this application note. Suffice it to say that it is in the control field that the implied acknowledgement is carried out through the use of frame sequence numbers. None of the currently available SDLC single chip controllers utilize the control field. They simply pass it to the processor for analysis. Readers wishing a more detailed explanation of the control field, or of SDLC in general, should consult the IBM documents referenced on the front page overleaf.

In some types of frames, an information field follows the control field. Frames used strictly for link management may or may not contain one. When an information field is used, it is unrestricted in both content and length. This code transparency is made possible because of the zero bit insertion mentioned earlier and the bit-oriented nature of SDLC. Even main memory core dumps may be transmitted because of this capability. This feature is unique to bit-oriented protocols. Like the control field, the information field is not interpreted by the SDLC device; it is merely transferred to and from memory to be operated on and interpreted by the processor.

The final field is the frame check sequence (FCS). The FCS is the 16 bits immediately preceding the closing flag. This 16-bit field is used for error detection through a Cyclic Redundancy Checkword (CRC). The 16-bit transmitted CRC is the complement of the remainder obtained when the A, C, and I fields are "divided" by a generating polynomial. The receiver accumulates the A, C, and I fields and also the FCS into its internal CRC register. At the closing flag, this register contains one particular number for an error-free reception. If this number is not obtained, the frame was received in error and should be discarded. Discarding the frame causes the station to not update its frame sequence numbering. This results in a retransmission after the station sends an acknowledgement from previous frames. [Unlike all other fields, the FCS is transmitted MSB (Most Significant Bit) first. The A, C, and I fields are transmitted LSB (Least Significant Bit) first.] The details of how the FCS is generated and checked is beyond the scope of this application note and since all single component SDLC controllers handle this function automatically, it is usually sufficient to know only that an error has or has not occurred. The IBM documents contain more detailed information for those readers desiring it.

The closing flag terminates the frame. When the closing flag is received, the receiver knows that the preceding 16 bits constitute the FCS and that any bits between the control field and the FCS constitute the information field.

SDLC does not support an interframe time-fill character such as the SYN character in Bi-Sync. If an unusual condition occurs while transmitting, such as data is not available in time from memory or CTS (Clear-to-Send) is lost from the modem, the transmitter aborts the frame by sending an Abort character to notify the receiver to invalidate the frame. The Abort character consists of eight contiguous 1s sent without zero bit insertion. Intraframe time-fill consists of either flags, Abort characters, or any combination of the two.

While the Abort character protects the receiver from transmitted errors, errors introduced by the transmission medium are discovered at the receiver through the FCS check and a check for invalid frames. Invalid frames are those which are not bounded by flags or are too short, that is, less than 32 bits between flags. All invalid frames are ignored by the receiver.

Although SDLC is a synchronous protocol, it provides an optional feature that allows its use on basically asynchronous data links — NRZI (Non-Return-to-Zero-Inverted) coding. NRZI coding specifies that the signal condition does not change for transmitting a binary 1, while a binary 0 causes a change of state. Figure 2 illustrates NRZI coding compared to the normal NRZ. NRZI coding guarantees that an active line will have a transition at least every 5-bit times; long strings of 1s are broken up by zero bit insertion. Since asynchronous operation requires that the receiver sampling clock be derived from the received data. NRZI encoding plus zero bit insertion make the design of clock recovery circuitry easier.

All of the previous discussion has applied to SDLC on either point-to-point or multi-point data networks. SDLC (but not HDLC) also includes specification for a loop configuration. Figure 3 compares these three configurations. IBM uses this loop configuration in its 3650 Retail Store System. It consists of a single loop controller station with one or more down-loop secondary stations. Communications on a loop rely on the secondary stations repeating a received message down loop with a delay of one bit time. The reason for the one bit delay will be evident shortly.




Figure 2. NRZI vs NRZ Encoding

Loop operation defines a new special character: the EOP (End-of-Poll) character which consists of a 0 followed by 7 contiguous, non-zero bit inserted, ones. After the loop controller transmits a message, it idles the line (sends all 1s). The final zero of the closing flag plus the first 7 1s of the idle form an EOP character. While repeating, the secondaries monitor their incoming line for an EOP character. When an EOP is detected, the secondary checks to see if it has a message to transmit. If it does, it changes the seventh 1 to a 0 (the one bit delay allows time for this) and repeats the modified EOP (now alias flag). After this flag is transmitted, the secondary terminates its repeater function and inserts its message (with multiple preceding flags if necessary). After the closing flag, the secondary resumes its one bit delay repeater function. Notice that the final zero of the secondary's closing flag plus the repeated 1s from the controller form an EOP for the next down-loop secondary, allowing it to insert a message if it desires.

One might wonder if the secondary missed any messages from the controller while it was inserting its own message. It does not. Loop operation is basically halfduplex. The controller waits until it receives an EOP before it transmits its next message. The controller's reception of the EOP signifies that the original message has propagated around the loop followed by any messages inserted by the secondaries. Notice that secondaries cannot communicate with one another directly, all secondary-to-secondary communication takes place by way of the controller.




Figure 3. Network Configurations

Loop protocol does not utilize the normal Abort character. Instead, an abort is accomplished by simply transmitting a flag character. Down loop, the receiver sees the abort as a frame which is either too short (if the abort occurred early in the frame) or one with an FCS error. Either results in a discarded frame. For more details on loop operation, please refer to the IBM documents referenced earlier.


Another protocol very similar to SDLC which the 8273 supports is HDLC (High-Level Data Link Control). There are only three basic differences between the two: HDLC offers extended address and control fields, and the HLDC Abort character is 7 contiguous 1s as opposed to SDLC's 8 contiguous 1s.

Extended addressing, beyond the 256 unique addresses possible with SDLC, is provided by using the address field's least significant bit as the extended address modifier. The receiver examines this bit to determine if the octet should be interpreted as the final address octet. As long as the bit is 0, the octet that contains it is considered an extended address. The first time the bit is a 1, the receiver interprets that octet as the final address octet. Thus the address field may be extended to any number of octets. Extended addressing is illustrated in Figure 4a.

A similar technique is used to extend the control field although the extension is limited to only one extra control octet. Figure 4b illustrates control field extension.


Those readers not yet asleep may have noticed the similarity between the SDLC loop EOP character (a 0 followed by 7 1s) and the HDLC Abort (7 1s). This possible incompatibility is neatly handled by the HDLC protocol not specifying a loop configuration.

This completes our brief discussion of the SDLC/HDLC protocols. Now let us turn to the 8273 in particular and discuss its hardware aspects through an explanation of the block diagram and generalized system schematics.



## **BASIC 8273 OPERATION**

It will be helpful for the following discussions to have some idea of the basic operation of the 8273. Each operation, whether it is a frame transmission, reception or port read, etc., is comprised of three phases: the Command, Execution, and Result phases. Figure 5 shows the sequence of these phases. As an illustration of this sequence, let us look at the transmit operation.






When the CPU decides it is time to transmit a frame, the Command phase is entered by the CPU issuing a Transmit Frame command to the 8273. It is not sufficient to just instruct the 8273 to transmit. The frame level command structure sometimes requires more information such as frame length and address and control field content. Once this additional information is supplied, the Command phase is complete and the Execution phase is entered. It is during the Execution phase that the actual operation, in this case a frame transmission, takes place. The 8273 transmits the opening flag, A and C fields, the specified number of I field bytes, inserts the FCS, and closes with the closing flag. Once the closing flag is transmitted, the 8273 leaves the Execution phase and begins the Result phase. During the Result phase the 8273 notifies the CPU of the outcome of the command by supplying interrupt results. In this case, the results would be either that the frame is complete or that some error condition causes the transmission to be aborted. Once the CPU reads all of the results (there is only one for the Transmit Frame command), the Result phase and consequently the operation, is complete. Now that we have a general feeling for the operation of the 8273, let us discuss the 8273 in detail.

## HARDWARE ASPECTS OF THE 8273

The 8273 block diagram is shown in Figure 6. It consists of two major interfaces: the CPU module interface and the modem interface. Let's discuss each interface separately.



### **CPU Interface**

The CPU interface consists of four major blocks: Control/Read/Write logic (C/R/W), internal registers, data transfer logic, and data bus buffers.

The CPU module utilizes the C/R/W logic to issue commands to the 8273. Once the 8273 receives a command and executes it, it returns the results (good/bad completion) of the command by way of the C/R/W logic. The C/R/W logic is supported by seven registers which are addressed via the A₀, A₁, RD, and WR signals, in addition to  $\overline{CS}$ . The A₀ and A₁ signals are generally derived from the two low order bits of the CPU module address bus while RD and WR are the normal I/O Read and Write signals found on the system control bus. Figure 7 shows the address of each register using the C/R/W logic. The function of each register is defined as follows:

ADDRESS INPUTS		CONTROL INPUTS	
A1	A ₀		
0 0 1	0 1 0 - 5 - 5 - 5 - 5 - 5 - 5 - 5 - 5 - 5 -	STATUS RESULT Txl/R Rxl/R	COMMAND PARAMETER TEST MODE

Figure 7. 8273 Register Selection

Command — 8273 operations are initiated by writing the appropriate command byte into this register.

Parameter — Many commands require more information than found in the command itself. This additional information is provided by way of the parameter register.

*Immediate Result (Result)* — The completion information (results) for commands which execute immediately are provided in this register.

*Transmit Interrupt Result (TxI/R)* — Results of transmit operations are passed to the CPU in this register.

Receiver Interrupt Result (RxI/R) — Receive operation results are passed to the CPU via this register.

Status — The general status of the 8273 is provided in this register. The Status register supplies the handshaking necessary during various phases of the 8273 operation.

*Test Mode* — This register provides a software reset function for the 8273.

The commands, parameters, and bit definition of these registers are discussed in the following software section. Notice that there are not specific transmit or receive data registers. This feature is explained in the data transfer logic discussion. The final elements of the C/R/W logic are the interrupt lines (RxINT and TxINT). These lines notify the CPU module that either the transmitter or the receiver requires service; i.e., results should be read from the appropriate interrupt result register or a data transfer is required. The interrupt request remains active until all the associated interrupt results have been read or the data transfer is performed. Though using the interrupt lines relieves the CPU module of the task of polling the 8273 to check if service is needed, the state of each interrupt line is reflected by a bit in the Status register and non-interrupt driven operation is possible by examing the contents of these bits periodically.

The 8273 supports two independent data interfaces through the data transfer logic; receive data and transmit data. These interfaces are programmable for either DMA or non-DMA data transfers. While the choice of the configuration is up to the system designer, it is based on the intended maximum data rate of the communications channel. Figure 8 illustrates the transfer rate of data bytes that are acquired by the 8273 based on link data rate. Full-duplex data rates above 9600 baud usually require DMA. Slower speeds may or may not require DMA depending on the task load and interrupt response time of the processor.

Figure 9 shows the 8273 in a typical DMA environment. Notice that a separate DMA controller, in this case the Intel 8257, is required. The DMA controller supplies the timing and addresses for the data transfers while the 8273 manages the requesting of transfers and the actual counting of the data block lengths. In this case, elements of the data transfer interface are:

*TxDRQ: Transmit DMA Request* — Asserted by the 8273, this line requests a DMA transfer from memory to the 8273 for transmit.

*TxDACK: Transmit DMA Acknowledge* — Returned by the 8257 in response to TxDRQ, this line notifies the 8273 that a request has been granted, and provides access to the transmitter data register.

*RxDRQ: Receiver DMA Request* — Asserted by the 8273, it requests a DMA transfer from the 8273 to memory for a receive operation.


*TxDACK: Receiver DMA Acknowledge* — Returned by the 8257, it notifies the 8273 that a receive DMA cycle has been granted, and provides access to the receiver data register.

*RD: Read* — Supplied by the 8257 to indicate data is to be read from the 8273 and placed in memory.


WR: Write — Supplied by the 8257 to indicate data is to be written to the 8273 from memory.

To request a DMA transfer the 8273 raises the appropriate DMA request line; let us assume it is a transmitter request (TxDRQ). Once the 8257 obtains control of the system bus by way of its HOLD and HLDA (hold acknowledge) lines, it notifies the 8273 that TxDRQ has been granted by returning TxDACK and WR. The TxDACK and WR signals transfer data to the 8273 for a transmit, independent of the 8273 chip select pin ( $\overline{CS}$ ). A similar sequence of events occurs for receiver requests. This "hard select" of data into the transmitter or out of the receiver alleviates the need for the normal transmit and receive data registers addressed by a combination of address lines, CS, and WR or RD. Competitive devices that do not have this "hard select" feature require the use of an external multiplexer to supply the correct inputs for register selection during DMA. (Do not forget that the SDLC controller sees both the addresses and control signals supplied by the DMA controller during DMA cycles.) Let us look at typical frame transmit and frame receive sequences to better see how the 8273 truly manages the DMA data transfer.

Before a frame can be transmitted, the DMA controller is supplied, by the CPU, the starting address for the desired information field. The 8273 is then commanded to transmit a frame. (Just how this is done is covered later during our software discussion.) After the command, but before transmission begins, the 8273 needs a little more information (parameters). Four parameters are required for the transmit frame command: the address field byte, the control field byte, and two bytes which are the least significant and most significant bytes of the information field byte length. Once all four parameters are loaded, the 8273 makes RTS (Request-to-Send) active and waits for CTS (Clear-to-Send) to go active. Once CTS is active, the 8273 starts the frame transmission. While the 8273 is transmitting the opening flag, address field, and control field; it starts making transmitter DMA requests. These requests continue at character (byte) boundaries until the pre-loaded number of bytes of information field have been transmitted. At this point the requests stop, the FCS and closing flag are transmitted, and the TxINT line is raised, signaling the CPU that the frame transmission is complete. Notice that after the initial command and parameter loading, absolutely no CPU intervention was required (since DMA is used for data transfers) until the entire frame was transmitted. Now let's look at a frame reception.








The receiver operation is very similar. Like the initial transmit sequence, the DMA controller is loaded with a starting address for a receiver data buffer and the 8273 is commanded to receive. Unlike the transmitter, there are two different receive commands: General Receive. where all received frames are transferred to memory, and Selective Receive, where only frames having an address field matching one of two preprogrammed 8273 address fields are transferred to memory. Let's assume for now that we want to general receive. After the receive command, two parameters are required before the receiver becomes active: the least significant and most significant bytes of the receiver buffer length. Once these bytes are loaded, the receiver is active and the CPU may return to other tasks. The next frame appearing at the receiver input is transferred to memory using receiver DMA requests. When the closing flag is received, the 8273 checks the FCS and raises its RxINT line. The CPU can then read the results which indicate if the frame was error-free or not. (If the received frame had been longer than the pre-loaded buffer length, the CPU would have been notified of that occurrence earlier with a receiver error interrupt. The command description section contains a complete list of error conditions.) Like the transmit example, after the initial command, the CPU is free for other tasks until a frame is completely received. These examples have illustrated the 8273's management of both the receiver and transmitter DMA channels.

It is possible to use the DMA data transfer interface in a non-DMA interrupt-driven environment. In this case, 4 interrupt levels are used: one each for TxINT and RxINT, and one each for TxDRQ and RxDRQ. This configuration is shown in Figure 10. This configuration offers the advantages that no DMA controller is required and data requests are still separated from result (completion) requests. The disadvantages of the configuration are that 4 interrupt levels are required and that the CPU must actually supply the data transfers. This, of course, reduces the maximum data rate compared to the configuration based strictly on DMA. This system could use an Intel 8259 8-level Priority Interrupt Controller to supply a vectored CALL (subroutine) address based on requests on its inputs. The 8273 transmitter and receiver make data requests by raising the respective DRQ line. The CPU is interrupted by the 8259 and vectored to a data transfer routine. This routine either writes (for transmit) or reads (for receive) the 8273 using the respective TxDACK or RxDACK line. As in the case above, the DACK lines serve as "hard" chip selects into and out of the 8273. (TxDACK + WR writes data into the 8273 for transmit. RxDACK + RD reads data from the 8273 for receive.) The CPU is notified of operation completion and results by way of TxINT and RxINT lines. Using the 8273, and the 8259, in this way, provides a very effective, yet simple, interrupt-driven interface.

Figure 11 illustrates a system very similar to that described above. This system utilizes the 8273 in a non-DMA data transfer mode as opposed to the two DMA approaches shown in Figures 9 and 10. In the non-DMA case, data transfer requests are made on the TxINT and RxINT lines. The DRQ lines are not used. Data transfer requests are separated from result requests by a bit in

the Status register. Thus, in response to an interrupt, the CPU reads the Status register and branches to either a result or a data transfer routine based on the status of one bit. As before, data transfers are made via using the DACK lines as chip selects to the transmitter and receiver data registers.








Figure 12 illustrates the simplest system of all. This system utilizes polling for all data transfers and results. Since the interrupt pins are reflected in bits in the Status register periodically looking for one of these to be set. If it finds an INT bit set, the appropriate Result Available bit is examined to determine if the "interrupt" is a data transfer or completion result. If a data transfer is called for, the DACK line is used to enter or read the data from the 8273. If the interrupt is a completion result, the appropriate result register is read to determine the good/ bad completion of the operation.

The actual selection of either DMA or non-DMA modes is controlled by a command issued during initialization. This command is covered in detail during the software discussion. The final block of the CPU module interface is the Data Bus Buffer. This block supplies the tri-state, bidirectional data bus interface to allow communication to and from the 8273.

#### **Modem Interface**

As the name implies, the modem interface is the modem side of the 8273. It consists of two major blocks: the modem control block and the serial data timing block.

The modem control block provides both dedicated and user-defined modem control functions. All signals supported by this interface are active low so that EIA inverting drivers (MC1488) and inverting receivers (MC1489) may be used to interface to standard modems.

Port A is a modem control input port. Its representation on the data bus is shown in Figure 13. Bits  $D_0$  and  $D_1$ have dedicated functions.  $D_0$  reflects the logical state of the  $\overline{\text{CTS}}$  (Clear-to-Send) pin. [If  $\overline{\text{CTS}}$  is active (low),  $D_0$  is a 1.] This signal is used to condition the start of a transmission. The 8273 waits until  $\overline{\text{CTS}}$  is active before it starts transmitting a frame. While transmitting, if  $\overline{\text{CTS}}$ goes inactive, the frame is aborted and the CPU is interrupted. When the CPU reads the interrupt result, a  $\overline{\text{CTS}}$ failure is indicated.

 $D_1$  reflects the logical state of the  $\overline{CD}$  (Carrier Detect) pin.  $\overline{CD}$  is used to condition the start of a frame reception.  $\overline{CD}$  must be active in time for a frame's address field. If  $\overline{CD}$  is lost (goes inactive) while receiving a frame, an interrupt is generated with a  $\overline{CD}$  failure result.  $\overline{CD}$ may go inactive between frames.

Bits  $D_2$  thru  $D_4$  reflect the logical state of the  $\overline{PA_2}$  thru  $\overline{PA_4}$  pins respectively. These inputs are user defined. The 8273 does not interrogate or manipulate these bits. Bits  $D_5$ ,  $D_6$ ,and  $D_7$  are not used and each is read as a 1 for a Read Port A command.

Port B is a modem control output port. Its data bus representation is shown in Figure 14. As in Port A, the bit values represent the logical condition of the pins.  $D_0$  and  $D_5$  are dedicated function outputs.  $D_0$  represents the RTS (Request-to-Send) pin. RTS is normally used to notify the modem that the 8273 wishes to transmit. This function is handled automatically by the 8273. If RTS is inactive (pin is high) when the 8273 is commanded to transmit, the 8273 makes it active and then waits for CTS before transmiting the frame. One byte time after the end of the frame, the 8273 returns RTS to its inactive state. However, if RTS was active when a transmit command is issued, the 8273 leaves it active when the frame is complete.

Bit  $D_5$  reflects the state of the Flag Detect pin. This pin is activated whenever an active receiver sees a flag character. This function is useful to activate a timer for line activity timeout purposes.


Bits  $D_1$  thru  $D_4$  provide four user-defined outputs. Pins  $\overline{PB_1}$  thru  $\overline{PB_4}$  reflect the logical state of these bits. The 8273 does not interrogate or manipulate these bits.  $D_6$  and  $D_7$  are not used. In addition to being able to output to Port B, Port B may be read using a Read Port B command. All Modem control output pins are forced high on

reset. (All commands mentioned in this section are covered in detail later.).

The final block to be covered is the serial data timing block. This block contains two sections: the serial data logic and the digital phase locked loop (DPLL).

Elements of the serial data logic section are the data pins, TxD (transmit data output) and RxD (receive data input), and the respective data clocks, TxC and RxC. The transmit and receive data is synchronized by the TxC and RxC clocks. Figure 15 shows the timing for these signals. The leading edge (negative transition) of TxC generates new transmit data and the trailing edge (positive transition) of RxC is used to capture the receive data.

It is possible to reconfigure this section under program control to perform diagnostic functions; both data and clock loopback are available. In data loopback mode, the TxD pin is internally routed to the RxD pin. This allows simple board checkout since the CPU can send an SDLC message to itself. (Note that transmitted data will still appear on the TxD pin.)




When data loopback is utilized, the receiver may be presented incorrect sample timing ( $\overline{RxC}$ ) by the external circuitry. Clock loopback overcomes this problem by allowing the internal routing of  $\overline{TxC}$  and  $\overline{RxC}$ . Thus the same clock used to transmit the data is used to receive it. Examination of Figure 15 shows that this method ensures bit synchronism. The final element of the serial data logic is the Digital Phase Locked Loop.

The DPLL provides a means of clock recovery from the received data stream. This feature allows the 8273 to interface without external synchronizing logic to low cost asynchronous modems (modems which do not supply clocks). It also makes the problem of clock timing in loop configurations trivial.


To use the DPLL, a clock at 32 times the required baud rate must be supplied to the  $32 \times CLK$  pin. This clock provides the interval that the DPLL samples the received data. The DPLL uses the  $32 \times$  clock and the received data to generate a pulse at the DPLL output pin. This DPLL pulse is positioned at the nominal center of the received data bit cell. Thus the DPLL output may be wired to RxC and/or TxC to supply the data timing. The exact position of the pulse is varied depending on the line noise and bit distortion of the received data. The adjustment of the DPLL position is determined according to the rules outlined in Figure 16.

Adjustments to the sample phase of  $\overline{DPLL}$  with respect to the received data is made in discrete increments. Referring to Figure 16, following the occurrence of  $\overline{DPLL}$  pulse A, the DPLL counts  $\overline{32 \times CLK}$  pulses and examines the received data for a data edge. Should no edge be detected in 32 pulses, the  $\overline{DPLL}$  positions the next  $\overline{DPLL}$  pulse (B) at 32 clock pulses from pulse A. Since no new phase information is contained in the data stream, the sample phase is assumed to be at nominal 1 × baud rate. Now assume a data edge occurs after

DPLL pulse B. The distance from B to the next pulse C is influenced according to which guadrant (A₁, B₁, B₂, or A₂) the data edge falls in: (Each guadrant represents 8 32 × CLK times.) For example, if the edge is detected in guadrant A1, it is apparent that pulse B was too close to the data edge and the time to the next pulse must be shortened. The adjustment for guadrant A1 is specified as -2. Thus, the next DPLL pulse, pulse C, is positioned 32-2 or 30 32×CLK pulses following DPLL pulse B. This adjustment moves pulse C closer to the nominal bit center of the next received data cell. A data edge occurring in quadrant B2 would have caused the adjustment to be small, namely 32 + 1 or  $33 \overline{32 \times \text{CLK}}$ pulses. Using this technique, the DPLL pulse converges to the nominal bit center within 12 data transitions, worse case - 4-bit times adjusting through quadrant A1 or A₂ and 8-bit times adjusting through B₁ or B₂.







2-154

When the receive data stream goes idle after 15 ones, DPLL pulses are generated at 32 pulse intervals of the 32x CLK. This feature allows the DPLL pulses to be used as both transmitter and receiver clocks.

In order to guarantee sufficient transitions of the received data to enable the  $\overline{DPLL}$  to lock, NRZI encoding of the data is recommended. This ensures that, within a frame, data transitions occur at least every five bit times — the longest sequence of 1s which may be transmitted with zero bit insertion. It is also recommended that frames following a line idle be transmitted with preframe sync characters which provide a minimum of 12 transitions. This ensures that the  $\overline{DPLL}$  is generating  $\overline{DPLL}$  pulses at the nominal bit centers in time for the opening flag. (Two 00H characters meet this requirement by supplying 16 transitions with NRZI encoding. The 8273 contains a mode which supplies such a preframe sync.)

Figure 17 illustrates 8273 clock configurations using either synchronous or asynchronous modems. Notice how the DPLL output is used for both  $\overline{TxC}$  and  $\overline{RxC}$  in the asynchronous case. This feature eliminates the need for external clock generation logic where low cost) asynchronous modems are used and also allows direct connection of 8273s for the ultimate in low cost data links. The configuration for loop applications is discussed in a following section.

This completes our discussion of the hardware aspects of the 8273. Its software aspects are now discussed.

## SOFTWARE ASPECTS OF THE 8273

The software aspects of the 8273 involve the communication of both commands from the CPU to the 8273 and the return of results of those commands from the 8273 to the CPU. Due to the internal processor architecture of the 8273, this CPU-8273 communication is basically a form of interprocessor communication. Such communication usually requires a form of protocol of its own. This protocol is implemented through use of handshaking supplied in the 8273 Status register. The bit definition of this register is shown in Figure 18.

CBSY: Command Busy — CBSY indicates when the 8273 is in the command phase. CBSY is set when the CPU writes a command into the Command register, starting the Command phase. It is reset when the last parameter is deposited in the Parameter register and accepted by the 8273, completing the Command phase.


*CBF: Command Buffer Full* — When set, this bit indicates that a byte is present in the Command register. This bit is normally not used.

*CPBF: Command Parameter Buffer Full* — This bit indicates that the Parameter register contains a parameter. It is set when the CPU deposits a parameter in the Parameter register. It is reset when the 8273 accepts the parameter.

*CRBF: Command Result Buffer Full* — This bit is set when the 8273 places a result from an immediate type command in the Result register. It is reset when the CPU reads the result from the Result register.

RxINT: Receiver Interrupt — The state of the RxINT pin is reflected by this bit. RxINT is set by the 8273 whenever the receiver needs servicing. RxINT is reset when the CPU reads the results or performs the data transfer.

*TxINT: Transmitter Interrupt* — This bit is identical to RXINT except action is initiated based on transmitter interrupt sources.




ASYNCHRONOUS MODEM INTERFACE

Figure 17. Serial Data Timing Configuration

RxIRA: Receiver Interrupt Result Available - RxIRA is set when the 8273 places an interrupt result byte into the RxI/R register. RxIRA is reset when the CPU reads the RxI/R register.

TxIRA is the corresponding Result Available bit for the transmitter. It is set when the 8273 places an interrupt result byte in the TxI/R register and reset when the CPU reads the register.


The significance of each of these bits will be evident shortly. Since the software requirements of each 8273 phase are essentially independent, each phase is covered separately.



## Command Phase Software

Recalling the Command phase description in an earlier section, the CPU starts the Command phase by writing a command byte into the 8273 Command register. If further information about the command is required by the 8273, the CPU writes this information into the Parameter register. Figure 19 is a flowchart of the Command phase. Notice that the CBSY and CPBF bits of the Status register are used to handshake the command and parameter bytes. Also note that the chart shows that a command may not be issued if the Status register indicates the 8273 is busy (CBSY = 1). If a command is issued while CBSY = 1, the original command is overwritten and lost. (Remember that CBSY signifies the command phase is in progress and not the actual execution of the command.) The flowchart also includes a Parameter buffer full check. The CPU must wait until CPBF = 0 before writing a parameter to the Parameter register. If a parameter is issued while CPBF = 1, the previous parameter is overwritten and lost. An example of command output assembly language software is provided in Figure 20a. This software assumes that a command buffer exists in memory. The buffer is pointed at by the HL register. Figure 20b shows the command buffer structure.

The 8273 is a full duplex device, i.e., both the transmitter and receiver may be executing commands or passing interrupt results at any given time. (Separate Rx and Tx interrupt pins and result registers are provided for this reason.) However, there is only one Command register. Thus, the Command register must be used for only one command sequence at a time and the transmitter and receiver may never be simultaneously in a commandphase. A detailed description of the commands and their parameters is presented in a following section.



;FUNCTION:	COMMAND	DISPATCHER	

INPUTS: HL - COMMAND BUFFER ADDRESS


```
;OUTPUTS: NONE
:CALLS: NONE
```

DESTROYS: A.B.H.L.F/F'S

```
DESCRIPTION: CMDOUT ISSUES THE COMMAND + PARAMETERS
IN THE COMMAND BUFFER POINTED AT BY HL
```

<b>;</b>			
CMDOUT:	LXI	H, CMDBUE	F;POINT HL AT BUFFER
	MOV	в,м	;1ST ENTRY IS PAR. COUNT
	INX	н	POINT AT COMMAND BYTE
CMD1:	IN	STAT73	READ 8273 STATUS
	RLC	ROTATE	CBSY INTO CARRY
	JC	CMD1	;WAIT UNTIL CBSY=0
	MOV	А,М	MOVE COMMAND BYTE TO A
	OUT	COMM73	; PUT COMMAND IN COMMAND REG
CMD2:	MOV	A,B	GET PARAMETER COUNT
	ANA	A	TEST IF ZERO
	RZ	;IF Ø TI	HEN DONE
	INX	Ĥ,	;NOT DONE, SO POINT AT NEXT PAR
	DCR	в	DEC PARAMETER COUNT
CMD3:	IN	STAT73	;READ 8273 STATUS
1	ANI	CPBF	TEST CPBF BIT
	JNZ	CMD3	WAIT UNTIL CPBF IS Ø
	MOV	Α,Μ	GET PARAMETER FROM BUFFER
	OUT	PARM73	OUTPUT PAR TO PARAMETER REG
	JMP	CMD2	CHECK IF MORE PARAMETERS

Figure 20A. Command Phase Software





#### Execution Phase Software

During the Execution phase, the operation specified by the Command phase is performed. If the system utilizes DMA for data transfers, there is no CPU involvement during this phase, so no software is required. If non-DMA data transfers are used, either interrupts or polling is used to signal a data transfer request.

For interrupt-driven transfers the 8273 raises the appropriate INT pin. When responding to the interrupt, the CPU must determine whether it is a data transfer request or an interrupt signaling that an operation is complete and results are available. The CPU determines the cause by reading the Status register and interrogating the associated IRA (Interrupt Result Available) bit (Tx-IRA for TxINT and RxIRA for RxINT). If the IRA = 0, the interrupt is a data transfer request. If the IRA = 1, an operation is complete and the associated Interrupt Result register must be read to determine the completion status (good/bad/etc.). A software interrupt handler of the Result phase software.

When polling is used to determine when data transfers are required, the polling routine reads the Status register looking for one of the INT bits to be set. When a set INT bit is found, the corresponding IRA bit is examined. Like in the interrupt driven case, if the IRA = 0, a data transfer is required. If IRA = 1, an operation is complete and the Interrupt Result register needs to be read. Again, example polling software is presented in the next section.

#### **Result Phase Software**

During the Result phase the 8273 notifies the CPU of the outcome of a command. The Result phase is initiated by either a successful completion of an operation or an error detected during execution. Some commands such as reading or writing the I/O ports provide immediate results, that is, there is essentially no delay from the issuing of the command and when the result is available. Other commands such as frame transmit, take time to complete so their result is not available immediately. Separate result registers are provided to distinguish these two types of commands and to avoid interrupt handling for simple results.

Immediate results are provided in the Result register. Validity of information in this register is indicated to the CPU by way of the CRBF bit in the Status register. When the CPU completes the Command phase of an immediate command, it polls the Status register waiting until CRBF = 1. When this occurs, the CPU may read the

Result register to obtain the immediate result. The Result register provides only the results from immediate commands.

Example software for handling immediate results is shown in Figure 21. The routine returns with the result in the accumulator. The CPU then uses the result as is appropriate.

All non-immediate commands deal with either the transmitter or receiver. Results from these commands are provided in the TxI/R (Transmit Interrupt Result) and RxI/R (Receive Interrupt Result) registers respectively. Results in these registers are conveyed to the CPU by the TxIRA and RxIRA bits of the Status register. Results of non-immediate commands consist of one byte result interrupt code indicating the condition for the interrupt and, if required, one or more bytes supplying additional information. The interrupt codes and the meaning of the additional results are covered following the detailed command description.

Non-immediate results are passed to the CPU in response to either interrupts or polling of the Status register. Figure 22 illustrates an interrupt-driven result handler. (Please note that all of the software presented in this application note is not optimized for either speed or code efficiency. They are provided as a guide and to illustrate concepts.) This handler provides for interruptdriven data transfers as was promised in the last section. Users employing DMA-based transfers do not need the lines where the IRA bit is tested for zero. (These lines are denoted by an asterisk in the comments column.) Note that the INT bit is used to determine when all results have been read. All results must be read. Otherwise, the INT bit (and pin) will remain high and further interrupts may be missed. These routines place the results in a result buffer pointed at by RCRBUF and TxRBUF.

A typical result handler for systems utilizing polling is shown in Figure 23. Data transfers are also handled by this routine. This routine utilizes the routines of Figure 22 to handle the results.

At this point, the reader should have a good conceptual feel about how the 8273 operates. It is now time for the particulars of each command to be discussed.

FUNCTI	ON: IMDR	LT
INPUTS		
		T REGISTER IN A
CALLS:		
	YS: A.F/	F'S
		MDRLT IS CALLED AFTER A CMDOUT FOR AN
		AND TO READ THE RESULT REGISTER
IMDRLT:	IN	STAT73 ;READ 8273 STATUS
	ANI	CKBF TEST IF RESULT REG READY
	JZ	IMDRLT ;WAIT IF CRBF=0
1.00	IN	RESL73 ;READ RESULT REGISTER

Figure 21. Immediate Result Handler

FUNCTION: RXI - INTERRUPT DRIVEN RESULT/DATA HANDLER :INPUTS: RCRBUF, RCVPNT ;CALLS: NONE ;OUTPUTS: RCRBUF, RCVPNT ;DESTROYS: NOTHING ;DESCRIPTION: NUTHING ;DESCRIPTION: RXI IS ENTERED AT A RECEIVER INTERRUPT. ;THE INTERRUPT IS TESTED FOR DATA TRANSFER (IRA=0) OR RESULT (IRA=1). FOR DATA TRANSFER, THE DATA IS ; PLACED IN A BUFFER AT RCVPNT. RESULTS ARE PLACED IN A BUFFER AT RCRBUF. A FLAG(RXFLAG) IS SET IF THE INTERRUPT WAS A RESULT. (DATA TRANSFER INSTRUCTIONS ARE DENOTED BY (*) AND MAYBE ELIMINATED BY USERS USING DMA. RXI: PUSH н ;SAVE HL PUSH PSW SAVE PSW PUSH B SAVE B STAT73 (*) READ 8273 STATUS (*) TEST IRA BIT ΙN ÷ ANI RXIRA : ; (*) IF Ø, DATA TRANSFER NEEDED ;GET RESULT BUFFER POINTER .12 RXI2 RXI1: LHLD RCRBUF Ι·Ν STAT73 READ 8273 STATUS AGAIN ANI RXINT TEST INT BIT RXI4 ; IF Ø, THEN DONE ; READ 8273 STATUS AGAIN JZ STAT73 IN ;TEST IRA AGAIN ANT RXIRA ;LOOP UNTIL RESULT IS READY ;READY, READ RXI/R JZ RXT1 IN RXIR73 MOV STORE RESULT IN BUFFER M.A. BUMP RESULT POINTER RESTORE BUFFER POINTER INX н SHLD RCRBUF JMD. GO BACK TO SEE IF MORE RXI1 RXI2: RCVPNT SHLD (*) GET DATA BUFFER POINTER
 (*) READ DATA VIA RXDACK RCVDAT IN 1 M.A MOV (*) STORE DATA IN BUFFER : INX н (*) BUMP DATA POINTER JMP RXI3 (*) DONE RXI4: MVT A,01H SET RX FLAG TO SHOW COMPLETION STA RXFLAG :COMPLETION RXI3: POF в RESTORE BC POP PSW RESTORE PSW RESTORE HL POP ĥ. ;ENABLE INTERRUPTS ΕI RET DONE

FUNCTION: TXI - INTERRUPT DRIVEN RESULT/DATA HANDLER ; INPUTS: TXRBUF, TXPNT, TXFLAG ;OUTPUTS: TXRBUF, TXPNT, TXFLAG CALLS: NONE

CALLS: NUME JESTKOVS: NOTHING ;DESTKOVS: NOTHING ;DESTKOVS: NOTHING ;DESTKOVS: NOTHING ;THE INTERNUPT IS TESTED BY WAY OF THE IRA BIT TO SEE ;IF A DATA TRANSFER OR RESULT COMPLETION HAS OCCURED. ;FOR DATA TRANSFERS (IRA-0), THE DATA IS OBTAINED FROM ;A BUFFLE LOCATION POINTED AT BY TXPNT. FOR COMPLETION, FOR DATA TRANSFERS (IRA=0), THE DATA IS OBTAINED FROM (A BUFFER LOCATION POINTED AT BY TXPNT. FOR COMPLETION, (IRA=1), THE RESULTS ARE READ AND PLACED AT A RESULT BUFFER POINTED AT BY TXRBUF, AND THE TXFLAG IS SET (TO INDICATE TO THE MAIN PROGRAM THAT A OPERATION IS (COMPLETE, TX OPERATIONS HAVE ONLY ONE RESULT. (DATA TRANSFER INSTRUCTIONS ARE DENOTED BY (*). THESE MAYBE REMOVED BY USERS USING DMA.

TXI: 🕚	PUSH	H	;SAVE HL
	PUSH	PSW	SAVE PSW
	IN	STAT73.	; (*) READ 8273 STATUS
	ANI	TXIRA	; (*) TEST TXIRA BIT
	JZ	TXI2	; (*) IF Ø, DATA TRANSFER
	IN	TXIR73	;1, THEN READ TXIR
	LHLD	TXRBUF	GET RESULT BUFFER POINTER
	MOV	M,A	STORE RESULT IN BUFFER
	INX	н	BUMP RESULT POINTER
	SHLD	TXRBUF	
	MVI	A.01H	SET TXFLAG TO SHOW COMPLETION
	STA	TXFLAG	SET FLAG
TXI1:	POP ·	PSW	RESTORE PSW
	POP	н	RESTORE HL
	EI	; ENABLE	INTERRUPTS
	RET	DONE	
TXI2:	LHLD .	TXPNT	: (*) GET DATA POINTER
	MOV	Α,Μ	; (*) GET DATA FROM BUFFER
	OUT	TXDATA	: (*) OUTPUT TO 8273 VIA TXDACK
	INX	н	: (*) BUMP DATA POINTER
	SHLD	TXPNT	; (*) RESTORE POINTER
	JMP	TXII	: (*) RETURN AFTER RESTORE

#### Figure 22. Interrupt-Driven Result Handlers with Non-DMA Data Transfers

FUNCTION: POLOP : INPUTS: NONE ;OUTPUTS: C=0 (NO STATUS), =1 (RX COMPLETION), ; =2 (TX COMPLETION), =3 (BOTH) ;CALLS: TXI, RXI :DESTROYS: B.C DESCRIPTION: POLOP IS CALLED TO POLL THE 8273 FOR DATA TRANSFERS AND COMPLETION RESULTS. THE ;ROUTINES TXI AND RXI ARE USED FOR THE ACTUAL TRANSFERS AND BUFFER WORK. POLOP RETURNS THE STATUS OF THEIR ACTION. POLOP PUSH PSW SAVE PSW CLEAR C C,00H STAT73 MVI POLOP1: IN ; READ 8273 STATUS ANT INT ARE TXINT OR RXINT SET? .12 PEXIT :NO. EXIT IN ;READ 8273 STATUS STAT73 ΔΝΤ RXINT TEST RX INT YES, GO SERVICE RX **JN2** RXIC CALL TXI MUST BE TX, GO SERVICE IT LDA TXFLAG GET TX FLAG ;WAS IT A COMPLETION? (01) CPT 01H JNZ NO, SO JUST EXIT PEXIT TNR ;YES, UPDATE C TNR JMF POLOP1 TRY AGAIN HXIC: CALL RXI ;GO SERVICE RX LDA RXFLAG GET RX FLAG ;WAS IT A COMPLETION? (01) ;NO, SO JUST EXIT CPI Ø1H JNZ PEXIT YES, UPDATE C INR .TM D POLOP1 TRY AGAIN PEXIT: POP PSW RESTORE PSW RET ;RETURN WITH COMP. STATUS IN C Figure 23. Polling Result Handler

## 8273 COMMAND DESCRIPTION

In this section, each command is discussed in detail. In order to shorten the notation, please refer to the command key in Table 1. The 8273 utilizes five different command types: Initialization/Configuration, Receive, Transmit, Reset, and Modem Control.

#### Initialization/Configuration Commands


The Initialization/Configuration commands manipulate registers internal to the 8273 that define the various operating modes. These commands either set or reset specified bits in the registers depending on the type of command. One parameter is required. Set commands perform a logical OR operation of the parameter (mask) and the internal register. This mask contains 1s where register bits are to be set. A 0 in the mask causes no change in the corresponding register bit. Reset commands perform a logical AND operation of the parameter (mask) and the internal register, i.e., the mask is 0 to reset a register bit and a 1 to cause no change. Before presenting the commands, the register bit definitions are discussed.

#### TABLE 1. COMMAND SUMMARY KEY

B ₀ , B ₁	LSB AND MSB OF RECEIVE BUFFER LENGTH
R ₀ , R ₁ _	LSB AND MSB OF RECEIVED FRAME LENGTH
L ₀ , L ₁	LSB AND MSB OF TRANSMIT FRAME LENGTH
A ₁ , A ₂ —	MATCH ADDRESSES FOR SELECTIVE RECEIVE
	RECEIVER INTERRUPT RESULT CODE
TIC —	TRANSMITTER INTERRUPT RESULT CODE
	ADDRESS FIELD OF RECEIVED FRAME
С —	CONTROL FIELD OF RECEIVED FRAME

#### **Operating Mode Register (Figure 24)**

- D₇-D₆: Not Used These bits must not be manipulated by any command; i.e., D₇-D₆ must be 0 for the Set command and 1 for the Reset command.
- D₅: HDLC Abort When this bit is set, the 8273 will interrupt when 7 1s (HDLC Abort) are received by an active receiver. When reset, an SDLC Abort (8 1s) will cause an interrupt.
- D₄: EOP Interrupt Reception of an EOP character (0 followed by 7 1s) will cause the 8273 to interrupt the CPU when this bit is set. Loop controller stations use this mode as a signal that a polling frame has completed the loop. No EOP interrupt is generated when this bit is reset.
- D₃: Early Tx Interrupt — This bit specifies when the transmitter should generate an end of frame interrupt. If this bit is set, an interrupt is generated when the last data character has been passed to the 8273. If the user software issues another transmit command within two byte times, the final flag interrupt does not occur and the new frame is transmitted with only one flag of separation. If this restriction is not met, more than one flag will separate the frames and a frame complete interrupt is generated after the closing flag. If the bit is reset, only the frame complete interrupt occurs. This bit, when set, allows a single flag to separate consecutive frames.
- D₂: Buffered Address and Control When set, the address and control fields of received frames are buffered in the 8273 and passed to the CPU as results after a received frame interrupt (they are not transferred to memory with the information field). On transmit, the A and C fields are passed to the 8273 as parameters. This mode simplifies buffer management. When this bit is reset, the A and C fields are passed to and from memory as the first two data transfers.
- D1: Preframe Sync When set, the 8273 prefaces each transmitted frame with two characters before the opening flag. These two characters provide 16 transitions to allow synchronization of the opposing receiver. To guarantee 16 transitions, the two characters are 55H-55H for non-NRZI mode (see Serial I/O Register description) or 00H-00H for NRZI mode. When reset, no preframe characters are transmitted.
- D₀: Flag Stream When set, the transmitter will start sending flag characters as soon as it is idle; i.e., immediately if idle when the command is issued or after a transmission if the transmitter is active when this bit is set. When reset, the transmitter starts sending Idle characters on the next character boundary if idle already, or at the end of a transmission if active.




#### Serial I/O Mode Register (Figure 25)

- $D_7-D_3$ : Not Used These bits must be 0 for the Set command and 1 for the Reset command.
- D₂: Data Loopback— When set, transmitted data (TxD) is internally routed to the receive data circuitry. When reset, TxD and RxD are independent.
- D₁: Clock Loopback When set, TxC is internally routed to RxC. When reset, the clocks are independent.
- D₀: NRZI (Non-Return to Zero Inverted) When set, the 8273 assumes the received data is NRZI encoded, and NRZI encodes the transmitted data. When reset, the received and transmitted data are treated as a normal positive logic bit stream.

#### Data Transfer Mode Register (Figure 26)

- D₇-D₁: *Not Used* These bits must be 0 for the Set command and 1 for the Reset command.
- D₀: Interrupt Data Transfer When set, the 8273 will interrupt the CPU when data transfers are required (the corresponding IRA Status register bit will be 0 to signify a data transfer interrupt rather than a Result phase interrupt). When reset, 8273 data transfers are performed through DMA requests on the DRQ pins without interrupting the CPU.



#### One Bit Delay Register (Figure 27)

- D₇: One Bit Delay When set, the 8273 retransmits the received data stream one bit delayed. This mode is entered and exited at a received character boundary. When reset, the transmitted and received data are independent. This mode is utilized for loop operation and is discussed in a later section.
- $D_6-D_0$ : Not Used These bits must be 0 for the Set command and 1 for the Reset command.




Figure 27. One Bit Delay Mode Register

Figure 28 shows the Set and Reset commands associated with the above registers. The mask which sets or resets the desired bits is treated as a single parameter. These commands do not interrupt nor provide results during the Result phase. After reset, the 8273 defaults to all of these bits reset.

REGISTER	COMMAND	HEX CODE	PARAMETER
ONE BIT DELAY MODE	SET	A4	SET MASK
ONE BIT DELAT MODE	RESET	64	RESET MASK
DATA TRANSFER MODE	SET	97	SET MASK
DATA TRANSFER MODE	RESET	57	RESET MASK
OPERATING MODE	SET	91	SET MASK
OPERATING MODE	RESET	51	RESET MASK
	SET	A0 .	SET MASK
SERIAL I/O MODE	RESET	60	RESET MASK

Figure 28. Initialization/Configuration Command Summary

#### **Receive Commands**

The 8273 supports three receive commands plus a receiver disable function.

## **General Receive**

When commanded to General Receive, the 8273 passes all frames either to memory (DMA mode) or to the CPU (non-DMA mode) regardless of the contents of the frame's address field. This command is used for primary and loop controller stations. Two parameters are required:  $B_0$  and  $B_1$ . These parameters are the LSB and MSB of the receiver buffer size. Giving the 8273 this extra information alleviates the CPU of the burden of checking for buffer overflow. The 8273 will interrupt the CPU if the received frame attempts to overfill the allotted buffer space.

#### Selective Receive

In Selective Receive, two additional parameters besides  $B_0$  and  $B_1$  are required:  $A_1$  and  $A_2$ . These parameters are two address match bytes. When commanded to Selective Receive, the 8273 passes to memory or the CPU only those frames having an address field matching either  $A_1$  or  $A_2$ . This command is usually used for secondary stations with  $A_1$  being the secondary address and  $A_2$  is the "All Parties" address. If only one match byte is needed,  $A_1$  and  $A_2$  should be equal. As in General Receive, the 8273 counts the incoming data bytes and interrupts the CPU if  $B_0$ ,  $B_1$  is exceeded.

#### Selective Loop Receive

This command is very similar in operation to Selective Receive except that One Bit Delay mode must be set and that the loop is captured by placing transmitter in Flag Stream mode automatically after an EOP character is detected following a selectively received frame. The details of using the 8273 in loop configurations is discussed in a later section so please hold questions until then.

The handling of interrupt results is common among the three commands. When a frame is received without error, i.e., the FCS is correct and  $\overline{CD}$  (Carrier Detect) was active throughout the frame or no attempt was made to overfill the buffer; the 8273 interrupts the CPU following the closing flag to pass the completion results. These results, in order, are the receiver interrupt result code (RIC), and the byte length of the information field of the received frame (R₀, R₁). If Buffered mode is selected, the address and control fields are passed as two additional results. If Buffered mode is not selected, the address and control fields are passed as the first two data transfers and R₀, R₁ reflect the information field length plus two.

## **Receive Disable**

The receiver may also be disabled using the Receive Disable command. This command terminates any receive operation immediately. No parameters are required and no results are returned.

The details for the Receive command are shown in Figure 29. The interrupt result code key is shown in Figure 30. Some explanation of these result codes is appropriate.

The interrupt result code is the first byte passed to the CPU in the RxI/R register during the Result phase. Bits  $D_4-D_0$  define the cause of the receiver interrupt. Since each result code has specific implications, they are discussed separately below.

COMMAND	HEX CODE	PARAM- ETERS	RESULTS* R×I/R
GENERAL RECEIVE	CO	B ₀ , B ₁	RIC, R0, R1, A, C
SELECTIVE RECEIVE	C1	B0, B1, A1. A2	RIC, R0, R1, A. C
SELECTIVE LOOP RECEIVE	C2	B0, B1, A1, A2	RIC, R0, R1, A, C
DISABLE RECEIVER	C5	NONE	NONE

*A AND C ARE PASSED AS RESULTS ONLY IN BUFFERED MODE.

Figure 29. Receiver Command Summary

RIC		Rx STATUS
D7-D0	RECEIVER INTERRUPT RESULT CODE	AFTER INT
• 00000	A1 MATCH OR GENERAL RECEIVE	ACTIVE
	•	
• 00001	A2 MATCH	ACTIVE
000 00011	CRC ERROR	ACTIVE
000 00100	ABORT DETECTED	ACTIVE
000 00101	IDLE DETECTED	DISABLED
000 00110	EOP DETECTED	DISABLED
000 00111	FRAME < 32 BITS	ACTIVE
000 01000	DMA OVERRUN	DISABLED
000 01001	MEMORY BUFFER OVERFLOW	DISABLED
000 01010	CARRIER DETECT FAILURE	DISABLED
000 01011	RECEIVER INTERRUPT OVERRUN	DISABLED
•D7-D5	PARTIAL BYTE RECEIVED	
111	ALL 8 BITS OF LAST BYTE	
000	D ₀	
100	D1-D0	
010	D ₂ -D ₀	
110	D3-D0	
001	D4D-0	
101	D5-D0	
011	D6-D0	
011	06-00	
Figure	20 Beasiver Interrunt Beault Cod	
Figure	30. Receiver Interrupt Result Cod	es (nic)

The first two result codes result from the error-free reception of a frame. If the frame is received correctly after a General Receive command, the first result is returned. If either Selective Receive command was used (normal or loop), a match with A1 generates the first result code and a match with A₂ generates the second. In either case, the receiver remains active after the interrupt; however, the internal buffer size counters are not reset. That is, if the receive command indicated 100 bytes were allocated to the receive buffer  $(B_0, B_1)$  and an 80-byte frame was received correctly, the maximum next frame size that could be received without recommanding the receiver (resetting  $B_0$  and  $B_1$ ) is 20 bytes. Thus, it is common practice to recommand the receiver after each frame reception. DMA and/or memory pointers are usually updated at this time. (Note that users who do not wish to take advantage of the 8273's buffer management features may simply use  $B_0$ ,  $B_1 = 0FFH$  for each receive command. Then frames of 65K bytes may be received without buffer overflow errors.)

The third result code is a CRC error. This indicates that a frame was received in the correct format (flags, etc.); however, the received FCS did not check with the internally generated FCS. The frame should be discarded. The receiver remains active. (Do not forget that even though an error condition has been detected, all frame information up until that error has either been transferred to memory or passed to the CPU. This information should be invalidated. This applies to all receiver error conditions.) Note that the FCS, either transmitted or received, is never available to the CPU.

The Abort Detect result occurs whenever the receiver sees either an SDLC (8 1s) or an HDLC (7 1s), depending on the Operating Mode register. However, the intervening Abort character between a closing flag and an Idle does not generate an interrupt. If an Abort character (seen by an active receiver within a frame) is not preceded by a flag and is followed by an Idle, an interrupt will be generated for the Abort, followed by an Idle interrupt one character time later. The Idle Detect result occurs whenever 15 consecutive 1s are received. After the Abort Detect interrupt, the receiver remains active. After the Idle Detect interrupt, the receiver is disabled and must be recommanded before further frames may be received.

If the EOP Interrupt bit is set in the Operating Mode register, the EOP Detect result is returned whenever an EOP character is received. The receiver is disabled, so the Idle following the EOP does not generate an Idle Detect interrupt.

The minimum number of bits in a valid frame between the flags is 32. Fewer than 32 bits indicates an error. If Buffered mode is selected, such frames are ignored, i.e., no data transfers or interrupts are generated. In non-Buffered mode, a < 32-bit frame generates an interrupt with the < 32-bit Frame result since data transfers may already have disturbed the 8257 or interrupt handler. The receiver remains active.

The DMA Overrun result results from the DMA controller being too slow in extracting data from the 8273, i.e., the RxDACK signal is not returned before the next received byte is ready for transfer. The receiver is disabled if this error condition occurs.

The Memory Buffer Overflow result occurs when the number of received bytes exceeds the receiver buffer length supplied by the  $B_0$  and  $B_1$  parameters in the receive command. The receiver is disabled.

The Carrier Detect Failure result occurs when the  $\overline{CD}$  pin goes high (inactive) during reception of a frame. The  $\overline{CD}$  pin is used to qualify reception and must be active by the time the address field starts to be received. If  $\overline{CD}$  is lost during the frame, a  $\overline{CD}$  Failure interrupt is generated and the receiver is disabled. No interrupt is generated if  $\overline{CD}$  goes inactive between frames.

If a condition occurs requiring an interrupt be generated before the CPU has finished reading the previous interrupt results, the second interrupt is generated after the current Result phase is complete (the RxINT pin and status bit go low then high). However, the interrupt result for this second interrupt will be a Receive Interrupt Overrun. The actual cause of the second interrupt is lost. One case where this may occur is at the end of a received frame where the line goes idle. The 8273 generates a received frame interrupt after the closing flag and then 15-bit times later, generates an Idle Detect interrupt. If the interrupt service routine is slow in reading the first interrupt's results, the internal RxI/R register still contains result information when the Idle Detect interrupt occurs. Rather than wiping out the previous results, the 8273 adds a Receive Interrupt Overrun result as an extra result. If the system's interrupt structure is such that the second interrupt is not acknowledged (interrupts are still disabled from the first interrupt), the Receive Interrupt Overrun result is read as an extra result, after those from the first interrupt. If the second interrupt is serviced, the Receive Interrupt Overrun is returned as a single result. (Note that the INT pins supply the necessary transitions to support a Programmable Interrupt Controller such as the Intel 8259. Each interrupt generates a positive-going edge on the appropriate INT pin and the high level is held until the interrupt is completely serviced.) In general, it is possible to have interrupts occurring at one character time intervals. Thus the interrupt handling software must have at least that much response and service time.

The occurrence of Receive Interrupt Overruns is an indication of marginal software design; the system's interrupt response and servicing time is not sufficient for the data rates being attempted. It is advisable to configure the interrupt handling software to simply read the interrupt results, place them into a buffer, and clear the interrupt as quickly as possible. The software can then examine the buffer for new results at its leisure, and take appropriate action. This can easily be accomplished by using a result buffer flag that indicates when new results are available. The interrupt handler sets the flag and the main program resets it once the results are retrieved.

Both SDLC and HDLC allow frames which are of arbitrary length (>32 bits). The 8273 handles this N-bit reception through the high order bits  $(D_7-D_5)$  of the result code. These bits code the number of valid received bits in the last received information field byte. This coding is shown in Figure 30. The high order bits of the received partial byte are indeterminate. [The address, control, and information fields are transmitted least significant bit (A₀) first. The FCS is complemented and transmitted most significant bit first.]

#### **Transmit Commands**

The 8273 transmitter is supported by three Transmit commands and three corresponding Abort commands.

#### **Transmit Frame**

The Transmit Frame command simply transmits a frame. Four parameters are required when Buffered mode is selected and two when it is not. In either case, the first two parameters are the least and the most significant bytes of the desired frame length  $(L_0, L_1)$ . In Buffered mode,  $L_0$  and  $L_1$  equal the length in bytes of the desired information field, while in the non-Buffered mode,  $L_0$  and  $L_1$  must be specified as the information field length plus two. ( $L_0$  and  $L_1$  specify the number of data transfers to be performed.) In Buffered mode, the address and control fields are presented to the transmitter as the third and fourth parameters respectively. In non-Buffered mode, the A and C fields must be passed as the first two data transfers.

When the Transmit Frame command is issued, the 8273 makes  $\overline{\text{RTS}}$  (Request-to-Send) active (pin low) if it was not already. It then waits until  $\overline{\text{CTS}}$  (Clear-to-Send) goes active (pin low) before starting the frame. If the Preframe Sync bit in the Operting Mode register is set, the transmitter prefaces two characters (16 transitions) before the opening flag. If the Flag Stream bit is set in the Operating Mode register, the frame (including Preframe Sync if selected) is started on a flag boundary. Otherwise the frame starts on a character boundary.

At the end of the frame, the transmitter interrupts the CPU (the interrupt results are discussed shortly) and returns to either Idle or Flag Stream, depending on the Flag Stream bit of the Operating Mode register. If RTS was active before the transmit command, the 8273 does not change it. If it was inactive, the 8273 will deactivate it within one character time.

## Loop Transmit

Loop Transmit is similar to Frame Transmit (the parameter definition is the same). But since it deals with loop configurations, One Bit Delay mode must be selected.

If the transmitter is not in Flag Stream mode when this command is issued, the transmitter waits until after a received EOP character has been converted to a flag (this is done automatically) before transmitting. (The one bit delay is, of course, suspended during transmit.) If the transmitter is already in Flag Stream mode as a result of a selectively received frame during a Selective Loop Receive command, transmission will begin at the next flag boundary for Buffered mode or at the third flag boundary for non-Buffered mode. This discrepancy is to allow time for enough data transfers to occur to fill up the internal transmit buffer. At the end of a Loop Transmit, the One Bit Delay mode is re-entered and the flag stream mode is reset. More detailed loop operation is covered later.

## Transmit Transparent

The Transmit Transparent command enables the 8273 to transmit a block of raw data. This data is without SDLC protocol, i.e., no zero bit insertion, flags, or FCS. Thus it is possible to construct and transmit a Bi-Sync message for front-end processor switching or to construct and transmit an SDLC message with incorrect FCS for diagnostic purposes. Only the  $L_0$  and  $L_1$  parameters are used since there are not fields in this mode. (The 8273 does not support a Receive Transparent command.)

#### Abort Commands

Each of the above transmit commands has an associated Abort command. The Abort Frame Transmit command causes the transmitter to send eight contiguous ones (no zero bit insertion) immediately and then revert to either idle or flag streaming based on the Flag Stream bit. (The 8 1s as an Abort character is compatible with both SDLC and HDLC.)

For Loop Transmit, the Abort Loop Transmit command causes the transmitter to send one flag and then revert to one bit delay. Loop protocol depends upon FCS errors to detect aborted frames.

The Abort Transmit Transparent simply causes the transmitter to revert to either idles or flags as a function of the Flag Stream mode specified.

The Abort commands require no parameters, however, they do generate an interrupt and return a result when complete.

A summary of the Transmit commands is shown in Figure 31. Figure 32 shows the various transmit interrupt result codes. As in the receiver operation, the transmitter generates interrupts based on either good completion of an operation or an error condition to start the Result phase.

The Early Transmit Interrupt result occurs after the last data transfer to the 8273 if the Early Transmit Interrupt bit is set in the Operating Mode register. If the 8273 is commanded to transmit again within two character times, a single flag will separate the frames. (Buffered mode must be used for a single flag to separate the frames. If non-Buffered mode is selected, three flags will separate the frames.) If this time constraint is not met, another interrupt is generated and multiple flags or idles will separate the frames. The second interrupt is the normal Frame Transmit Complete interrupt. The Frame Transmit Complete result occurs at the closing flag to signify a good completion.

The DMA Underrun result is analogous to the DMA Overrun result in the receiver. Since SDLC does not support intraframe time fill, if the DMA controller or CPU does not supply the data in time, the frame must be aborted. The action taken by the transmitter on this error is automatic. It aborts the frame just as if an Abort command had been issued.

Clear-to-Send Error result is generated if  $\overline{\text{CTS}}$  goes inactive during a frame transmission. The frame is aborted as above.

The Abort Complete result is self-explanatory. Please note however that no Abort Complete interrupt is generated when an automatic abort occurs. The next command type consists of only one command.

COMMAND	HEX CODE	PARAMETERS	RESULTS TxI/R
TRANSMIT FRAME	C8	L ₀ , L ₁ , A, C	TIC
ABORT	CC	NONE	
LOOP TRANSMIT	CA	L ₀ , L ₁ , A, C	TIC
ABORT	CE	NONE	TIC
TRANSMIT TRANSPARENT	C0	L ₀ , L ₁	TIC
ABORT	CD	NONE	TIC

*A AND C ARE PASSED AS PARAMETERS IN BUFFERED MODE ONLY.

Figure 31. Transmitter Command Summary

TIC D7-D0	TRANSMITTER INTERRUPT RESULT CODE	Tx STATUS AFTER INT
000 01100	EARLY TX INTERRUPT	ACTIVE
000 01101	FRAME TX COMPLETE	IDLE OR FLAGS
000 01110	DMA UNDERRUN	ABORT
000 01111	CLEAR TO SEND ERROR	ABORT
000 10000	ABORT COMPLETE	IDLE OR FLAGS

Figure 32. Transmitter Interrupt Result Codes

#### **Reset Command**

The Reset command provides a software reset function for the 8273. It is a special case and does not utilize the normal command interface. The reset facility is provided in the Test Mode register. The 8273 is reset by simply outputting a 01H followed by a 00H to the Test Mode register. Writing the 01 followed by the 00 mimicks the action required by the hardware reset. Since the 8273 requires time to process the reset internally, at least 10 cycles of the ØCLK clock must occur between the writing of the 01 and the 00. The action taken is the same as if a hardware reset is performed, namely:

- 1. The modem control outputs are forced high inactive).
- 2. The 8273 Status register is cleared.
- 3. Any commands in progress cease.
- 4. The 8273 enters an idle state until the next command is issued.

## **Modem Control Commands**

The modem control ports were discussed earlier in the Hardware section. The commands used to manipulate these ports are shown in Figure 33. The Read Port A and Read Port B commands are immediate. The bit definition for the returned byte is shown in Figures 13 and 14. Do not forget that the returned value represents the logical condition of the pin, i.e., pin active (low) = bit set.

PORT	COMMAND	HEX CODE	PARAMETER	REG RESULT
A INPUT	READ	22	NONE	PORT VALUE
	READ	23	NONE	PORT VALUE
BOUTPUT	SET .	A3	SET MASK	NONE
	RESET	63	RESET MASK	NONE

The Set and Reset Port B commands are similar to the Initialization commands in that they use a mask parameter which defines the bits to be changed. Set Port B utilizes a logical OR mask and Reset Port B uses a logical AND mask. Setting a bit makes the pin active (low). Resetting the bit deactivates the pin (high).

To help clarify the numerous timing relationships that occur and their consequences, Figures 34 and 35 are provided as an illustration of several typical sequences. It is suggested that the reader go over these diagrams and re-read the appropriate part of the previous sections if necessary.

## HLDC CONSIDERATIONS

The 8273 supports HDLC as well as SDLC. Let's discuss how the 8273 handles the three basic HDLC/SDLC differences: extended addressing, extended control, and the 7 1s Abort character.

Recalling Figure 4A, HDLC supports an address field of indefinite length. The actual amount of extension used is determined by the least significant bit of the characters immediately following the opening flag. If the LSB is 0, more address field bytes follow. If the LSB is 1, this byte is the final address field byte. Software must be used to determine this extension.

If non-Buffered mode is used, the A, C, and I fields are in memory. The software must examine the initial characters to find the extent of the address field. If Buffered mode is used, the characters corresponding to the SDLC A and C fields are transferred to the CPU as interrupt results. Buffered mode assumes the two characters following the opening flag are to be transferred as interrupt results regardless of content or meaning. (The 8273 does not know whether it is being used in an SDLC or an HDLC environment.) In SDLC, these characters are necessarily the A and C field bytes, however in HDLC, their meaning may change depending on the amount of extension used. The software must recognize this and examine the transferred results as possible address field extensions.

Frames may still be selectively received as is needed for secondary stations. The Selective Receive command is still used. This command qualifies a frame reception on the first byte following the opening flag matching either of the  $A_1$  or  $A_2$  match byte parameters. While this does not allow qualification over the complete range of HDLC addresses, it does perform a qualification on the first address byte. The remaining address field bytes, if any, are then examined via software to completely qualify the frame.

Once the extent of the address field is found, the following bytes form the control field. The same LSB test used for the address field is applied to these bytes to determine the control field extension, up to two bytes maximum. The remaining frame bytes in memory represent the information field.

The Abort character difference is handled in the Operating Mode register. If the HDLC Abort Enable bit is set, the reception of seven contiguous ones by an active receiver will generate an Abort Detect interrupt rather than eight ones. (Note that both the HDLC Abort Enable bit and the EOP Interrupt bit must not be set simultaneously.)


Now let's move on to the SDLC loop configuration discussion.

## LOOP CONFIGURATION

Aside from use in the normal data link applications, the 8273 is extremely attractive in loop configuration due to the special frame-level loop commands and the Digital Phase Locked Loop. Toward this end, this section details the hardware and software considerations when using the 8273 in a loop application.

The loop configuration offers a simple, low-cost solution for systems with multiple stations within a small physical location, i.e., retail stores and banks. There are two primary reasons to consider a loop configuration. The interconnect cost is lower for a loop over a multipoint configuration since only one twisted pair or fiber optic cable is used. (The loop configuration does not support the passing of distinct clock signals from station to station.) In addition, loop stations do not need the intelligence of a multi-point station since the loop protocol is simpler. The most difficult aspects of loop station design are clock recovery and implementation of one bit delay (both are handled neatly by the 8273).

Figure 36 illustrates a typical loop configuration with one controller and two down-loop secondaries. Each station must derive its own data timing from the received data stream. Recalling our earlier discussion of the DPLL, notice that TxC and RxC clocks are provided by the DPLL output. The only clock required in the secondaries is a simple, non-synchronized clock at 32 times the desired baud rate. The controller requires both  $32 \times$  and  $1 \times$  clocks. (The  $1 \times$  is usually implemented by dividing the  $32 \times$  clock with a 5-bit divider. However, there is no synchronism requirement between these clocks so any convenient implementation may be used.)







Figure 35. Sample Transmitter Timing Diagrams



A quick review of loop protocol is appropriate. All communication on the loop is controlled by the loop controller. When the controller wishes to allow the secondaries to transmit, it sends a polling frame (the control field contains a poll code) followed by an EOP (Endof-Poll) character. The secondaries use the EOP character to capture the loop and insert a response frame as will be discussed shortly.

The secondaries normally operate in the repeater mode, retransmitting received data with one bit time of delay. All received frames are repeated. The secondary uses the one bit time of delay to capture the loop.

When the loop is idle (no frames), the controller transmits continuous flag characters. This keeps transitions on the loop for the sake of down-loop phase locked loops. When the controller has a non-polling frame to transmit, it simply transmits the frame and continues to send flags. The non-polling frame is then repeated around the loop and the controller receives it to signify a complete traversal of the loop. At the particular secondary addressed by the frame, the data is transferred to memory while being repeated. Other secondaries simply repeat it.

If the controller wants to poll the secondaries, it transmits a polling frame followed by all 1s (no zero bit insertion). The final zero of the closing frame plus the first seven 1s form an EOP. While repeating, the secondaries monitor their incoming line for an EOP. When an EOP is received, the secondary checks if it has any response for the controller. If not, it simply continues repeating. If the secondary has a response, it changes the seventh EOP one into a zero (the one bit time of delay allows time for this) and repeats it, forming a flag for the down-loop stations. After this flag is transmitted,

the secondary terminates its repeater function and inserts its response frame (with multiple preceding flags if necessary). After the closing flag of the response, the secondary re-enters its repeater function, repeating the up-loop controller 1s. Notice that the final zero of the response's closing flag plus the repeated 1s from the controller form a new EOP for the next down-loop secondary. This new EOP allows the next secondary to insert a response if it desires. This gives each secondary a chance to respond.


Back at the controller, after the polling frame has been transmitted and the continuous 1s started, the controller waits until it receives an EOP. Receiving an EOP signifies to the controller that the original frame has propagated around the loop followed by any responses inserted by the secondaries. At this point, the controller may either send flags to idle the loop or transmit the next frame. Let's assume that the loop is implemented completely with the 8273s and describe the command flows for a typical controller and secondary.

The loop controller is initialized with commands which specify that the NRZI, Preframe Sync, Flag Stream, and EOP Interrupt modes are set. Thus, the controller encodes and decodes all data using NRZI format. Preframe Sync mode specifies that all transmitted frames be prefaced with 16 line transitions. This ensures that the minimum of 12 transitions needed by the DPLLs to lock after an all 1s line have occurred by the time the secondary sees a frame's opening flag. Setting the Flag Stream mode starts the transmitter sending flags which idles the loop. And the EOP Interrupt mode specifies that the controller processor will be interrupted whenever the active receiver sees an EOP, indicating the completion of a poll cycle.

When the controller wishes to transmit a non-polling frame, it simply executes a Frame Transmit command. Since the Flag Stream mode is set, no EOP is formed after the closing flag. When a polling frame is to be transmitted, a General Receive command is executed first. This enables the receiver and allows reception of all incoming frames; namely, the original polling frame plus any response frames inserted by the secondaries. After the General Receive command, the frame is transmitted with a Frame Transmit command. When the frame is complete, a transmitter interrupt is generated. The loop controller processor uses this interrupt to reset Flag Stream mode. This causes the transmitter to start sending all 1s. An EOP is formed by the last flag and the first 7 1s. This completes the loop controller transmit sequence.

At any time following the start of the polling frame transmission the loop controller receiver will start receiving frames. (The exact time difference depends, of course, on the number of down-loop secondaries due to each inserting one bit time of delay.) The first received frame is simply the original polling frame. However, any additional frames are those inserted by the secondaries. The loop controller processor knows all frames have been received when it sees an EOP Interrupt. This interrupt is generated by the 8273 since the EOP Interrupt mode was set during initialization. At this point, the transmitter may be commanded either to enter Flag Stream mode, idling the loop, or to transmit the next frame. A flowchart of the above sequence is shown in Figure 37.

The secondaries are initialized with the NRZI and One Bit Delay modes set. This puts the 8273 into the repeater mode with the transmitter repeating the received data with one bit time of delay. Since a loop station cannot transmit until it sees and EOP character, any transmit command is gueued until an EOP is received. Thus whenever the secondary wishes to transmit a response. a Loop Transmit command is issued. The 8273 then waits until it receives an EOP. At this point, the receiver changes the EOP into a flag, repeats it, resets One Bit Delay mode stopping the repeater function, and sets the transmitter into Flag Stream mode. This captures the loop. The transmitter now inserts its message. At the closing flag, Flag Stream mode is reset, and One Bit Delay mode is set, returning the 8273 to repeater function and forming an EOP for the next down-loop station. These actions happen automatically after a Loop Transmit command is issued.



When the secondary wants its receiver enabled, a Selective Loop Receive command is issued. The receiver then looks for a frame having a match in the Address field. Once such a frame is received, repeated, and transferred to memory, the secondary's processor is interrupted with the appropriate Match interrupt result and the 8273 continues with the repeater function until an EOP is received, at which point the loop is captured as above. The processor should use the interrupt to determine if it has a message for the controller. If it does, it simply issues a Loop Transmit command and things progress as above. If the processor has no message, the software must reset the Flag Stream mode bit in the Operating Mode register. This will inhibit the 8273 from capturing the loop at the EOP. (The match frame and the EOP may be separated in time by several frames depending on how many up-loop stations inserted messages of their own.) If the timing is such that the receiver has already captured the loop when the Flag Stream mode bit is reset, the mode is exited on a flag boundary and the frame just appears to have extra closing flags before the EOP. Notice that the 8273 handles the queuing of the transmit commands and the setting and resetting of the mode bits automatically. Figure 38 illustrates the major points of the secondary command sequence.





Figure 37. Loop Controller Flowchart

Figure 38. Loop Secondary Flowchart


When an off-line secondary wishes to come on-line, it must do so in a manner which does not disturb data on the loop. Figure 39 shows a typical hardware interface. The line labeled Port could be one of the 8273 Port B outputs and is assumed to be high (1) initially. Thus up-loop data is simply passed down-loop with no delay; however, the receiver may still monitor data on the loop. To come on-line, the secondary is initialized with only the EOP Interrupt mode set. The up-loop data is then monitored until an EOP occurs. At this point, the secondary's CPU is interrupted with an EOP interrupt. This signals the CPU to set One Bit Delay mode in the 8273 and then to set Port low (active). These actions switch the secondary's one bit delay into the loop. Since after the EOP only 1s are traversing the loop, no loop disturbance occurs. The secondary now waits for the next EOP, captures the loop, and inserts a "new on-line" message. This signals the controller that a new secondary exists and must be acknowledged. After the secondary receives its acknowledgement, the normal command flow is used.

It is hopefully evident from the above discussion that the 8273 offers a very simple and easy to implement solution for designing loop stations whether they are controllers or down-loop secondaries.



#### APPLICATION EXAMPLE

This section describes the hardware and software of the 8273/8085 system used to verify the 8273 implementation of SDLC on an actual IBM SDLC Link. This IBM link was gratefully volunteered by Raytheon Data Systems in Norwood, Mass, and I wish to thank them for their generous cooperation. The IBM system consisted of a 370 Mainframe, a 3705 Communications Processor, and a 3271 Terminal Controller. A Comlink II Modem supplied the modem interface and all communications took place at 4800 baud. In addition to observing correct responses, a Spectron D601B Datascope was used to verify the data exchanges. A block diagram of the system is shown in Figure 40. The actual verification was accomplished by the 8273 system receiving and responding to polls from the 3705. This method was used on both point-to-point and multi-point configurations. No attempt was made to implement any higher protocol software over that of the poll and poll responses since such software would not affect the verification of the 8273 implementation. As testimony to the ease of use of the 8273, the system worked on the first try.




An SDK-85 (System Design Kit) was used as the core 8085 system. This system provides up to 4K bytes of ROM/EPROM, 512 bytes of RAM, 76 I/O pins, plus two timers as provided in two 8755 Combination EPROM/I/O devices and two 8155 Combination RAM/I/O/Timer devices. In addition, 5 interrupt inputs are supplied on the 8085. The address, data, and control buses are buffered by the 8212 and 8216 latches and bidirectional bus drivers. Although it was not used in this application, an 8279 Display Driver/Keyboard Encoder is included to interface the on-board display and keyboard. A block diagram of the SDK-85 is shown in Figure 41. The 8273 and associated circuitry was constructed on the ample wire-wrap area provided for the user.

The example 8273/8085 system is interrupt-driven and uses DMA for all data transfers supervised by an 8257 DMA Controller, A 2400 baud asynchronous line, implemented with an 8251A USART, provides communication between the software and the user. 8253 Programmable Interval Timer is used to supply the baud rate clocks for the 8251A and 8273. (The 8273 baud rate clocks were used only during initial system debug. In actual operation, the modem supplied these clocks via the RS-232 interface.) Two 2142 1K × 4 RAMs provided 512 bytes of transmitter and 512 bytes of receiver buffer memory. (Command and result buffers, plus miscellaneous variables are stored in the 8155s.) The RS-232 interface utilized MC1488 and MC1489 RS-232 drivers and receivers. The schematic of the system is shown in Figure 42.

One detail to note is the DMA and interrupt structure of the transmit and receive channels. In both cases, the receiver is always given the higher priority (8257 DMA channel 0 has priority over the remaining channels and the 8085 RST 7.5 interrupt input has priority over the RST 6.5 input.) Although the choice is arbitrary, this technique minimizes the chance that received data could be lost due to other processor or DMA commitments.

Also note that only one 8205 Decoder is used for both the peripherals' and the memorys' Chip Selects. This was done to eliminate separate memory and I/O decoders since it was known beforehand that neither address space would be completely filled.

The 4 MHz crystal and 8224 Clock Generator were used only to verify that the 8273 operates correctly at that maximum spec speed. In a normal system, the 3.072 MHz clock from the 8085 would be sufficient. (This fact was verified during initial checkout.)



2-169

00743A

The software consists of the normal monitor program supplied with the SDK-85 and a program to input commands to the 8273 and to display results. The SDK-85 monitor allows the user to read and write on-board RAM, start execution at any memory location, to single-step through a program, and to examine any of the 8085's internal registers. The monitor drives either the on-board keyboard/LED display or a serial TTY interface. This monitor was modified slightly in order to use the 8251A with a 2400 baud CRT as opposed to the 110 baud normally used. The 8273 program implements monitor-like user interface. 8273 commands are entered by a twocharacter code followed by any parameters required by that command. When 8273 interrupts occur, the source of the interrupt is displayed along with any results associated with it. To gain a flavor of how the user/program interface operates, a sample output is shown in Figure 43. The 8273 program prompt character is a "-" and user inputs are underlined.

The "SO 05" implements the Set Operating Mode command with a parameter of 05H. This sets the Buffer and Flag Stream modes. "SS 01" sets the 8273 in NRZI mode using the Set Serial I/O Mode command. The next command specifies General Receiver with a receiver buffer size of 0100H bytes ( $B_0$ =00,  $B_1$ =01). The "TF" command causes the 8273 to transmit a frame containing an address field of C2H and control field of 11H. The information field is 001122. The "TF" command has a special format. The L₀ and L₁ parameters are computed from the number of information field bytes entered.

After the TF command is entered, the 8273 transmits the frame (assuming that the modem protocol is observed). After the closing flag, the 8273 interrupts the 8085. The 8085 reads the interrupt results and places them in a buffer. The software examines this buffer for new results and if new results exist, the source of the interrupt is displayed along with the results.

In this example, the 0DH result indicates a Frame Complete interrupt. There is only one result for a transmitter interrupt, the interrupt's trailing zero results were included to simplify programming.

The next event is a frame reception. The interrupt results are displayed in the order read from the 8273. The EOH indicates a General Receive interrupt with the last byte of the information field received on an 8-bit boundary. The 03 00 ( $R_0$ ,  $R_1$ ) results show that there are 3H bytes of information field received. The remaining two results indicate that the received frame had a C2H address field and a 34H control field. The 3 bytes of information field are displayed on the next line.


8273 MONITOR V1.2
$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$
RxINT — E0 03 00 C2 34 FF EE DD —


Figure 43. Sample 8273 Monitor I/O


Figures 44 through 51 show the flowcharts used for the 8273 program development. The actual program listing is included as Appendix A. Figure 44 is the main status poll loop. After all devices are initialized and a prompt character displayed, a loop is entered at LOOPIT. This loop checks for a change of status in the result buffer or if a keyboard character has been received by the 8251 or if a poll frame has been received. If any of these conditions are met, the program branches to the appropriate routine. Otherwise, the loop is traversed again.

The result buffer is implemented as a 255-byte circular buffer with two pointers: CNADR and LDADR. CNADR is the console pointer. It points to the next result to be displayed LDADR is the load pointer. It points to the next empty position in the buffer into which the interrupt handler places the next result. The same buffer is used for both transmitter and receiver results. LOOPIT examines these pointers to detect when CNADR is not equal to LDADR indicating that the buffer contains results which have not been displayed. When this occurs, the program branches to the DISPLY routine.

DISPLY determines the source of the undisplayed results by testing the first result. This first result is necessarily the interrupt result code. If this result is OCH or greater, the result is from a transmitter interrupt. Otherwise it is from a receiver source. The source of the result code is then displayed on the console along with the next four results from the buffer. If the source was a transmitter interrupt, the routine merely repoints the pointer CNADR and returns to LOOPIT. For a receiver source, the receiver data buffer is displayed in addition to the receiver interrupt results before returning to LOOPIT.







If the result buffer pointers indicate an empty buffer, the 8251A is polled for a keyboard character. If the 8251 has a character, GETCMD is called. There the character is read and checked if legal. Illegal characters simply cause a reprompt. Legal characters indicate the start of a command input. Most commands are organized as two characters signifying the command action; i.e., GR — General Receive. The software recognizes the two character command code and takes the appropriate action. For non-Transmit type commands, the hex equivalent of the command is placed in the C register and the number of parameters associated with that command is placed in the B register. The program then branches to the COMM routine.

The COMM routine builds the command buffer by reading the required number of parameters from the keyboard and placing them at the buffer pointed at by CMDBUF. The routine at COMM2 then issues this command buffer to the 8273.

If a Transmit type command is specified, the command buffer is set up similarly to the the COMM routine; however, since the information field data is entered from the keyboard, an intermediate routine, TF, is called. TF loads the transmit data buffer pointed at by TxBUF. It counts the number of data bytes entered and loads this number into the command buffer as  $L_0$ ,  $L_1$ . The command is then issued to the 8273 by jumping to CMDOUT.

One command does not directly result in a command being issued to the 8273. This command, Z, operates a software flip-flop which selects whether the software will respond automatically to received polling frames. If the Poll-Response mode is selected, the prompt character is changed to a '+'. If a frame is received which contains a prearranged poll control field, the memory location POLIN is made nonzero by the receiver interrupt handler. LOOPIT examines this location and if it is nonzero, causes a branch to the TxPOL routine. The TxPOL routine clears POLIN, sets a pointer to a special command buffer at CMDBUF1, and issues the command by way of the COMM2 entry in the COMM routine. The special command buffer contains the appropriate response frame for the poll frame received. These actions only occur when the Z command has changed the prompt to a '+'. If the prompt is normal '-', polling frames are displayed as normal frames and no response is transmitted. The Poll-Response mode was used during the IBM tests.




Figure 51. RxI (Recevier Interrupt) Routine

The final two software routines are the transmitter and receiver interrupt handlers. The transmit interrupt handler, TxI, simply saves the registers on the stack and checks if loading the result buffer will fill it. If the result buffer will overfill, the program is exited and control is passed to the SDK-85 monitor. If not, the results are read from the TxI/R register and placed in the result buffer at LDADR. The DMA pointers are then reset, the registers restored, and interrupts enabled. Execution then returns to the pre-interrupt location.

The receiver interrupt handler, RxI, is only slightly more complex. As in TxI, the registers are saved and the possibility of overfilling the result buffer is examined. If the result buffer is not full, the results are read from RxI/R and placed in the buffer. At this point the prompt character is examined to see if the Poll-Response mode is selected. If so, the control field is compared with two possible polling control fields. If there is a match, the special command buffer is loaded and the poll indicator, POLIN, is made nonzero. If no match occurred, no action is taken. Finally, the receiver DMA buffer pointers are reset, the processor status restored, and interrupts are enabled. The RET instruction returns execution to the pre-interrupt location.

This completes the discussion of the 8273/8085 system design.

# CONCLUSION

This application note has covered the 8273 in some detail. The simple and low cost loop configuration was explored. And an 8273/8085 system was presented as a sample design illustrating the DMA/interrupt-driven interface. It is hoped that the major features of the 8273, namely the frame-level command structure and the Digital Phase Locked Loop, have been shown to be a valuable asset in an SDLC system design.

# APPENDIX A

ASM80 :F1:RAYT73. SRC

																÷
LOC	0BJ	. 5	EQ		SOURCE S	STATEMENT				1						
					NG MOD8:	5 NOCOND	>									
0000				TRUE	EQU	00H			10 FOR				÷.,			
			3,						F FOR							
0000				TRUE1	EQU	00H					AL RES				•	
			5		FOU						RESPO	NSE				
0000	1. S.			DEM	EQU	00H	• ,		10 FOR							
		۰,	- 7			• •		3 F	FFOR	DENO	1.1					
			8 9													
					1 9277 1	MONITOR #	лтн р	аутирг	พุธณา	I MOD	e enne	'n				
			11			nonit foit, i	41.111.17			L 1100						
			17													
			18													
					D SUPPOR	RTED ARE:	- RS -	RESET	SERI	AL IZ	o mode					
			20					SET 9								
			21	;			R0 -	RESET	OPERI	ATING	MODE					
			22	;			S0 -	SET 0	PERAT	ING M	ODE					
			23	;			RD -	RECEI	VER D	ISABL	E					
			24	i -				GENER								
			25					SELEC			VΕ					
			26					TRANS								
			27					ABORT								
• .			28					SET F								
			29					RESET				000 -				
			30									PAR =				
			31 32					SELEC				IR = 80 ©	0			
			33			1944) 1944)		TRANS			RECEIV	C				
			34					· CHANG			TP/ELC	P				
			-38				2	ornine				n .				
				•	****	*****	*****	*****	*****	*****	*****	*****	*****	******	*****	***
			40													
					'SET'	COMMANDS	INPLE	MENT L	.0GICA	L YOR	Y FUNC	TIONS				
			42	;	<b>RESET</b>	COMMAN	DS IMP	LEMENT	LOGI	CAL /	'AND ( P	UNCTIC	INS			
			43	;												
			44	; *****	*****	******	*****	*****	*****	****	*****	*****	****	*****	*****	***
			45	;												
			46	; BUFFER	ED MODE	MUST BE	SELEC	TED WH	<del>i</del> en se	LECTI	VE REC	ΈΙΫΕ Ι	IS USED			
			47													
			48	; comman	id forma	T IS: (0	ommand	) (2 L1	(RS)	ípar.	#1′_′F	Par. #21	ETC.			
			49	•												
						Frame Coi										
				į	NO LEN	GTH, COUN	T IS N	ieeded.	BUF	FER (	ONTEN	IS IS E	NDED W	ITH A	CR.	
			52											ulutut t 1		
					******	*******	*****	okołokow	*****	okokokoł	*****	*****	******	okołołoko	*****	***
			54	10 C	MORT		où re	MODE		r. Forer		TCD 01	10/04	DDAM	י גדב	e
			55	FULLE	PRODE:	WHEN P	ULLED	MODE :	15 SEL	ECIEL	(DEN	NED BA	r H (+)	FRUM	10.1	r

	56 ;	A SNRM-P OR RRG	0)-P IS RECEIVED, A RESPONSE FRAME OF NSA-	F
	57 ;	OR RR(0)-F IS 1	RANSMITTED. OTHER COMMANDS OPERATE NORMAL	LY.
	62 ;			
	63 ;**********	*****	**************************************	***
	64 ;			
	65 ;8273 EQUATES			
	66 ;			
0090	67 STAT73 EQU	90H	; STATUS REGISTER	
0090	68 COMM73 EQU	90H	; COMMAND REGISTER	
0091	69 PARM73 EQU	91H	; PARAMETER REGISTER	
0091	70 RESL73 EQU	91H	RESULT REGISTER	
0092	71 TXIR73 EQU	92H	; TX_INTERRUPT_RESULT_REGISTER	
0093	72 RXIR73 EQU	93H	RX INTERRUPT RESULT REGISTER	
0092	73 TEST73 EQU	92H	; TEST MODE REGISTER	
0020	74 CPBF EQU	20H	PARAMETER BUFFER FULL BIT	
0004	75 TXINT EQU	04H	TX INTERRUPT BIT IN STATUS REGISTER	
0008	76 RXINT EQU	06H	RX INTERRUPT BIT IN STATUS REGISTER	
0001	77 TXIRA EQU	01H	TX INT RESULT AVAILABLE BIT	
0002	78 RXIRA EQU	02H	RX INT RESULT AVAILABLE BIT	
	79;			
	80 ;8253 EQUATES	·		
	81 ;			
0098	82 MODE53 EQU	9BH	8253 MODE WORD REGISTER	
0090	83 CNT053 EQU	9CH	COUNTER 0 REGISTER	
0090	84 CNT153 EQU	9DH	COUNTER 1 REGISTER	
009E	85 CNT253 EQU	9EH	COUNTER 2 REGISTER	
000C	86 COBR EQU	000CH	CONSOLE BAUD RATE (2400)	
0036 2005	87 MDCNTO EQU	36H	MODE FOR COUNTER Ø	
00B6 2047	88 MDCNT2 EQU	086H	MODE FOR COUNTER 2	
2017	89 LKBR1 EQU	2017H	8273 BAUD RATE LSB ADR	
2018	90 LKBR2 EQU 91 :	2018H	;8273 BAUD RATE MSB ADR	
	92 ; Baud Rate Tabl	.E: BAUD RE	TE LKBR1 LKBR2	
	93 ;	LE. DHUU KI *******		
	94 ;	9600	2E 00	
	95;	4800	5C 00	
	96;	2400	89 00	
	97 ;	1200	72 Ø1	
	98	600	E5 02	
	99;	300	C9 05	
	100;	1		
	101 ;			
	102 ;8257 EQUATES			
	103 :			
00A8	104 MODE57 EQU -	ØASH	8257 MODE PORT	
00A0	105 CH0ADR EQU	OROH	; CHØ (RX) ADR REGISTER	
00A1	106 CHOTC EQU	0R1H	; CH0 TERMINAL COUNT REGISTER	
00A2	107 CH1ADR EQU	0A2H	; CH1 (TX) ADR REGISTER	
00A3	108 CH1TC EQU	ØA3H	CH1 TERMINAL COUNT REGISTER	
00A8	109 STAT57 EQU	0ASH	STATUS REGISTER	
8200	110 RXBUF EQU	8200H	; RX BUFFER START ADDRESS	
8000	111 TXBUF EQU	8000H	; TX BUFFER START ADDRESS	
0062	112 DRDMA EQU	62H	(DISABLE RX DMA CHANNEL) TX STILL ON	
41FF	113 RXTC EQU	41FFH	/TERMINAL COUNT AND MODE FOR RX CHANNEL	
0063	114 ENDMA EQU	63H	ENABLE BOTH TX AND RX CHANNELS-EXT. WR.	TX STOP
0061	115 DTDMA EQU	61H	; DISABLE TX DMA CHANNEL, RX STILL ON	
81FF	116 TXTC EQU	81FFH	; TERMINAL COUNT AND MODE FOR TX CHANNEL	
1. S.	117 ;			

117 ;

	118 ; 8251A EQUATES	
	119 ;	
0089	120 CNTL51 EQU 89H	CONTROL WORD REGISTER
0089	 121 STAT51 EQU 89H	STATUS REGISTER
6088	122 TXD51 EQU 88H	TX DATA REGISTER
0088	123 RXD51 EQU 88H	RX DATA REGISTER
00CE	124 MDE51 EQU OCEH	, MODE 16%, 2 STOP, NO PARITY
0027	125 CMD51 EQU 27H	; COMMAND, ENABLE TX&RX
0002	126 RDY EQU 02H	RXRDY BIT
	127 ;	
	128 MONITOR SUBROUTINE E	QUATES
	129	
061F	130 GETCH EQU 061FH	GET CHR FROM KEYBOARD, ASCII IN CH
05E8	131 ECHO EQU 05F8H	
075E		
	132 VALDG EQU 075EH	
05BB	133 CNVBN EQU 05BBH	
05EB	134 CRLF EQU 05EBH	DISPLAY CR, HENCE LF TOO
<b>0</b> 6C7	135 NMOUT EQU 06C7H	CONVERT BYTE TO 2 ASCII CHR AND DISPLAY
	136 ;	
	137 ; MISC EQUATES	
	138;	
2000	139 STKSRT EQU 2000H	STACK START
0003		
	140 CNTLC EQU 03H	CNTL-C EQUIVALENT
0008	141 MONTOR EQU 000SH	
2000	142 CMDBUF EQU 2000H	
2020	143 CMDBF1 EQU 2020H	FOLL NODE SPECIAL TX COMMAND BUFFER
000D	144 CR EQU ØDH	ASCII CR
000A	145 LF EQU ØAH	; ASCII LF
2004	146 RST75 EQU 20D4H	RST7. 5 JUMP ADDRESS
20CE	147 RST65 EQU 20CEH	
2010		
2013	149 CNADR EQU 2013H	
2800	150 RESBUF EQU 2800H	; RESULT BUFFER START - 255 BYTES
0093	151 SNRMP EQU 93H	SNRM-P CONTROL CODE
0011	152 RROP EQU 11H	;RR(0)-P CONTROL CODE
0073	153 NSAF EQU .73H	NSA-F CONTROL CODE
0011	154 RRØF EQU 11H	;RR(0)-F CONTROL CODE
2015	155 PRMPT EQU 2015H	
2016	156 POLIN EQU 2016H	
2027	157 DEMODE EQU 2027H	; DEMO MODE INDICATOR
	161 ;	
	162 ; **************	*********
	163 ;	
	164 ; RAM STORAGE DEFINITI	ONS:
	165; LOC	DEF
	166 ;	
		Command Buffer
	168 ; 2010-2011	RESULT BUFFER LOAD POINTER
	169 ; 2013-2014	RESULT BUFFER CONSOLE POINTER
	170; 2015	PROMPT CHARACTER STORAGE
	171 ; 2016	POLL MODE INDICATOR
	172 ; 2017	BAUD RATE LSB FOR SELF-TEST
	173 ; 2018	BAUD RATE MSB FOR SELF-TEST
		SPARE
	179 ; 2020-2026	RESPONSE COMMAND BUFFER FOR POLL MODE
	 464	RESULT BUFFER
	181 ;	
	182 ; ************	***********

	183 ;		
	184 ; PROGRAM START		
	185 ;		
	186 ; INITIALIZE 82	53, 8257, 82518,	AND RESET 8273
	187 ; ALSO SET NORM		
	188 ;		
0800	189 ORG . 190	300H	
0800 310020	191 START: LXI	SP, STKSRT	INITIALIZE SP
0803 3E36	192 MVI	A, MDCNTØ	
0805 D398	193 OUT	MODE53	\$253 MODE PORT
0807 3A1720	194 LDA	LKBR1	GET 8273 BAUD RATE LSB
080A D39C	195 - 00T	CNT053	USING COUNTER Ø AS BAUD RATE GEN
080C 3A1820	196 LDA	LKBR2	; get 8273 buad rate MSB
080F D39C	197 OUT	CNTØ53	COUNTER 0
0811 CD1A0B	198 CALL	RXDMA	; INITIALIZE 8257 RX DMA CHANNEL
0814 CD350B	199 CALL	TXDNA	; INITIALIZE 8257 TX DMA CHANNEL
0817 3E01	-200 MVI 1	a, 01h	; OUTPUT 1 FOLLOWED BY A 0
0819 D392	201 OUT	TEST73	; TO TEST MODE REGISTER
081B 3E00	202 MVI	A, 00H	; TO RESET THE 8273
081D D392	203 OUT	TEST73	·
081F 3E2D	204 MVI	A, '-'	NORMAL MODE PROMPT CHR
0821 321520	205 STA	PRMPT	PUT IN STORAGE
0824 3E00	206 MVI	R, 00H	TX POLL RESPONSE INDICATOR
0826 321620 0829 322720	207 STA	POLIN	0 MEANS NO SPECIAL TX
0820 21A30C	208 STA 212 LXI	DEMODE	; CLEAR DEMO MODE ; SIGNON MESSAGE ADR
082F CD920C	212 LXI 213 CALL	H, SIGNON TYMSG	DISPLAY SIGNON
0021 000200	213 OneL 214 ;	i mou	DISPERT SIGNOR
	215 MONITOR USES	WMPS IN RAM TO D	TRECT INTERRUPTS
	216 ;		
0832 210420	217 LXI	H, RST75	RST7. 5 JUMP LOCATION USED BY MONITOR
0835 01000C	218 LXI	B, RXI	ADDRESS OF RX INT ROUTINE
0838 3603	219 MVI	M/ 0C3H	; LOAD / JMP/ OPCODE
083A 23	220 INX	н	; INC POINTER
083B 71	221 MOV	M, C	;LOAD RXI LSB
083C 23	222 INX	Н	INC POINTER
083D 70	223 · MOV	M, B	;LOAD RXI MSB
083E 21CE20	224 LXI	H, RST65	RST6. 5 JUMP LOCATION USED BY MONITOR
0841 01CE0C	225 LXI	B, TXI	ADDRESS OF TX INT ROUTINE
0844 36C3	226 MVI	M. 0C3H	; LOAD 'JMP' OPCODE
0846 23	227 INX	H	; INC POINTER
0847 71 0040 07	228 MOV	M, C	LOAD TXI LSB
0848 23 0040 78	229 INX	H	INC POINTER
0849 70 0949 7540	230 MOV 231 MVI	M, B	LOAD TXI MSB
0848 3E18 084C 30		A, 18H	GET SET TO RESET INTERRUPTS
0840 FB	232 SIM 233 EI		;RESET INTERRUPTS ;ENABLE INTERRUPTS
00 <del>4</del> 0 FD	233 21		COMBLE INTERROFTS
	235 ; INITIALIZE BUR	CEP PAINTER	
	236 ;	TEN TOTALEN	
	237 ;		
084E 210028		H, RESBUF	SET RESULT BUFFER POINTERS
0851 221320	239 SHLD		RESULT CONSOLE POINTER
0354 221020	240 SHLD		RESULT LOAD POINTER
	241 ;		
		.00P - CHECKS FOR	CHANGE IN RESULT POINTERS, USART STATUS,
		STATUS	

	244 ;		
0857 CDEB05	244 ) 245 CMDREC: CALL	CRLF	DISPLAY CR
085A 3A1520	245 CHOREC. CHEE	PRMPT	GET CURRENT PROMPT CHR
085D 4F		C, A	
	247 MOV		MOVE TO C
085E CDF805	248 CALL	ECH0	DISPLAY IT
0861 2A1320	249 LOOPIT: LHLD	CNADR	GET CONSOLE POINTER
0864 7D	250 MOV	A, L	SAVE POINTER LSB
0865 2A1020	251 LHLD	LDADR	GET LOAD POINTER
0868 BD	252 CMP	L	SAME LSB?
0869 C2390A	253 JNZ	DISPY	NO, RESULTS NEED DISPLAYING
086C DB89	259 IN	STAT51	; Yes, Check Keyboard
086E E602	260 ANI -	RDY	CHR RECEIVED?
0870 027008	261 JNZ	GETCMD	; MUST BE CHR SO GO GET IT
0873 3A1620	262 LDA	POLIN	GET POLL MODE STATUS
0876 A7	263 ANA	A .	) IS IT 0?
0877 C24C09	264 JNZ	TXPOL	NO, THEN POLL OCCURRED
087A C36108	265 JMP	LOOPIT	; YES, TRY AGAIN
	266 ;		
	267 ;		
	268 COMMAND RECOO	NIZER ROUTINE	
	269 ;		
	270;		
087D CD1F06	271 GETCMD: CALL	GETCH	GET CHR
0880 CDF805	272 CALL		ECHO IT
0883 79		ECHO	
	273 MOV	A C	SETUP FOR COMPARE
0884 FE52	274 CPI	'R'	R?
0886 CAAF08	275 JZ	RDWN	GET MORE
0889 FE53	276 CPI	<u>'5'</u>	; 5?
088B CAD708	277 JZ	SDWN	GET MORE
088E FE47	278 CPI	<b>6</b> 4	;G?
0890 CAFF08	279 JZ	gdwn	;GET MORE
0393 FE54	280 CPI	Υ <b>Γ</b> ΄ .	; T?
0895 CA0E09	281 JZ	TDWN	; GET MORE
0898 FE41	282 CPI	'A'	• <b>; A?</b> • • • • • • • • • • • • • • • • • • •
089A CA2209	283 JZ	adwn	GET MORE
089D FE5A	284 CPI	′Z′	; Z?
089F CA3109	285 JZ	CMODE	; YES, GO CHANGE MODE
9882 FE03	290 CPI	CNTLC	CNTL-C?
08A4 CA0800	291 JZ	MONTOR	EXIT TO MONITOR
08A7 0E3F	292 ILLEG: MVI	C, '?'	PRINT ?
0889 CDF805	293 CALL	ECHO	DISPLAY IT
08AC C35708	293 ONEL 294 JMP	CMDREC	LOOP FOR COMMAND
0010 030100	295	CHURLE	CON TON CONTINUE
08AF CD1F06	295 296 RDWN: CALL	GETCH	GET NEXT CHR
0882 CDF805	297 CALL	ECHO	ECHO IT
0885 79	298 MOV	R, C	SETUP FOR COMPARE
08B6 FE4F	299 CPI	101	; 0?
0888 CA5D09	300 JZ	ROCMD	RO COMMAND
08BB FE53	301 CPI	1S1	; 5?
08BD CA6709	302 JZ	RSCMD	; RS COMMAND
08C0 FE44	303 CPI	'D'	2 D?
08C2 CA7109	304 JZ	RDCMD	RD COMMAND
08C5 FE50	305 CPI	PZ ·	; P?
08C7 CAD809	306 JZ	RPCMD	; RP. COMMAND
08CA FE52	307 CPI	'R'	2 R?
08CC CA0008	308 JZ	START	START OVER
08CF FE42	309 CPI	284	;B?
08D1 CA7B09	310 JZ	RBCMD	RB COMMAND
ana ana ing katalahatan T		and the second sec	

		_		
08D4 C3A708	311 312	JMP	ILLEG	; ILLEGAL, TRY AGAIN
08D7 CD1F06	312 313 SDWN:	CALL	GETCH	GET NEXT CHR
08DA CDF805	314	CALL	ECHO	ECHO IT
0800 78	315	MOV	A, B	SETUP FOR COMPARE
08DE FE4F	316	CPI	···· - · 0·	;0?
08E0 CAA609	317	JZ	SOCMD	50 COMMAND
08E3 FE53	318	CPI	·S/	; 5?
08E5 CAB009	319	JZ	SSCMD	; 55 COMMAND
08E8 FE52	320	CPI	′R′	; R?
08EA CABA09	321	JZ	SRCMD	; SR COMMAND
08ED FE50	322	CPI	'P'	; P?
08EF CAE209	323	JZ	SPCMD	; SP COMMAND
08F2 FE42	324	CPI	′B′	; B?
08F4 CR8509	325	JZ	SBCMD	; SB COMMAND
08F7 FE4C	326	CPI	Έ <b>Γ</b>	;L?
08F9 CR8F09	327	JZ	SLCMD	; SL COMMAND
08FC C3A708	328	JMP	ILLEG	; ILLEGAL, TRY AGAIN
	329			
08FF CD1F06	330 GDWN:	CALL	GETCH	;GET NEXT CHR
0902 CDF805	331	CALL	ECH0	ECHO IT
0905 78	332	MOV	A, B	SETUP FOR COMPARE
0906 FE52	333	CPI	'R'	⇒R?
0908 CAC409	334	JZ	GRCMD	; GR COMMAND
0908 C3A708	335	JMP	ILLEG	; ILLEGAL, TRY AGAIN
	336			1 - T - A
090E CD1F06	337" TDWN : "	CALL	GETCH	GET NEXT CHR
0911 CDF805	338	CALL	ECHO	;ECHO IT
0914 78	339	MOV .		; SETUP FOR COMPARE
0915 FE46	340		Ϋ́FΥ	;F?
0917 CAEC09	341	JZ	TFCMD	; TF COMMAND
0918 FE4C	342	CPI	ΊL′	; L?
091C CA9909	343	JZ	TLCMD	; TL COMMAND
091F C3A708	344	JMP	ILLEG	; ILLEGAL, TRY AGAIN
	345			-
0922 CD1F06	346 ADWN:	CALL	GETCH	GET NEXT CHR
0925 CDF805	347	CALL	ECHO /	SECHO IT
0928 78	348	MOV	A, B	SETUP FOR COMPARE
0929 FE46	349	CPI	/F/	; F?
0928 CACE09	350	JZ	AFCMD	; af command
092E C3A708	351	JMP	ILLEG	; ILLEGAL, TRY AGAIN
	352 ;			NOT DRAWAT AND AS THE LOATAG
	353 (RESE) 354 (	POLL MOL	/E RESPUNSE - CHI	ANGE PROMPT CHR AS INDICATOR
0074 57		NT .		
0931 F3	355 CMODE:		ODVOT	DISABLE INTERRUPTS
0932 3A1520	356	LDA	PRMPT	GET CURRENT PROMPT
0935 FE2D	357	CPI		NORMAL MODE?
0937 C24309	358	JNZ	SW	NO, CHANGE IT
093A 3E2B	359	MVI	8, '+'	NEW PROMPT
093C 321520	360 365	STA	PRMPT	STORE NEW PROMPT
093F FB 0940 C35708	366	EI JMP	CMDREC	; ENABLE INTERRUPTS ; RETURN TO LOOP
0940 C35708 0943 3E2D		- MVI	0110KEC 8, (-)	NEW PROMPT CHR
0945 321520 0945 321520	367 SM. 368	STA	PRMPT	STORE IT
0948 FB	369	EI	CINUE I	ENABLE INTERRUPTS
0940 FB 0949 C35708	365	JMP	CMDREC	RETURN TO LOOP
00100 000100	376 ;	918	OUDATO.	ALTONN TO LOOP
	372 ;			
	216 /			

	and 373 ; TRANS	MIT ANSW	ER TO POLL SET	ΰ <b>Ρ</b>	
	374 ;			· .	
094C 3E00	382 TXPOL:	MYI	a, 00h	CLEAR POLL INDICA	FOR official constraints
094E 321620	384	STR	POLIN	JINDICATOR ADR JETUP STACK FOR CO PUT RETURN TO CMO JET # OF PARAMETED	
0951 216108	385	LXI	H, LOOPIT	Setup Stack for C	ommand output
0954 E5	386	PUSH	H	; PUT RETURN TO CMD	rec on stack
0955 0604	387	IVM	B, 04H	; get # of parameter	rs ready
0957 212020	388	LXI	H, CMDBF1	POINT TO SPECIAL I	BUFFER
095A C3FF0A	389	JMP	COMM2	; JUMP TO COMMAND OF	itputer 🔅 🤉
	390 0				
	391 ;		·		
	392 ;				
	393 ; COMMH 394 ;	NU IMPLEI	MENTING ROUTIN	15	
	394 ; 395 ;			a fa	
			ERATING MODE		N 12
	396 (KU -		ERNTING HODE		
095D 0601	398 ROCMD:		DOAU	# OF PARAMETERS	1
0955 0661 0955 0651	200 KUUND.	1191 MUT	D/010		
0961 CDE50A	400	0011	COMM	; Command ; get parameters and	
0964 C35708	401	TMD	C, 51H Comm CMDREC	GET NEXT COMMAND	
0704 033,00	402 ;		CHDREG	JUET NEAT CONTINUE	
		DECET CEL	RIAL 1/0 MODE	COMMAND	
	494			CONTRACT	
0967 0601	405 PSCMD	MUT	R. 01H	# OF PARAMETERS	
0969 0E60	405 105010.	MUT	C. 60H	; Command	
0968 CDE50A	407	CALL	COMM	GET PARAMETERS AN	) ISSUE COMMOND
096E C35708	405 RSCMD: 406 407 408	TMP	CMDPEC	GET NEXT COMMAND	
0002 000100	409		GADALO		,
			DISABLE COMMA	IND	and the second
	411		1.4.3		and the second se
0971 0600	412 RDCMD	MVI	B, 00H	# OF PARAMETERS	
0973 0EC5	413	MVI	C. 0C5H	; Command	
0975 CDE50A	414	CALL	COMM	> Issue command	1
0978 C35708	415	JMP	C, OC5H COMM CMDREC	; get next command	
	416 ;		1.1		1.5 $1.5$
			E BIT DELAY CO	Immand	
	418 : 5				100 C
097B 0601	419 RBCMD:	MVI	B, 01H	; # OF PARAMETERS	and the second second
097D 0E64	420	MYI	C, 64H	COMMAND	
097F CDE50A	421	CALL	COMM	GET PARAMETER AND	ISSUE COMMAND
0982 C35708	422	JMP	CMDREC	;# OF PARAMETERS ; Command ; Get parameter and ; Get Next Command	
·	423 /	1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.			
		SEI UNE I	BIT DELAY COMP	IHND	
000E 0/04	425 ;	MILT	0.040	; # OF PARAMETERS	10
0989 CDE50A	427	 	COMM	; Command ; get parameter and	TCCHE COMMOND
098C C35708	420	TMD	CONN	Get Parameter and Get Next Command	1550E COMMIND
0200 020100	429	VOF	LIUKEL	GET NEXT CUMPHIND	
	431 ; SL -			COMMEND	
	432 ;		L LOOF NEOLIYE	. VYDBBBY	
098F 0604			8. Ø4H	# OF PARAMETERES	
	474	MVT	C. 0C2H	COMMAND	
0997 CDF504	475	CALL	COMM	; command ; get parameters an ; get next command	D ISSUE COMMAND
0996 035708	436	JMP	CMDREC	GET NEXT COMMAND	
	437 ;		27.127.128 ¹²		1
		TRANSMIT	LOOP COMMAND		

	470 .		
0999 210020	439 ; 440 TLCMD: LXI	H. CMDRUE	SET COMMAND BUFFER POINTER
0990 0602	441 MVI	B, 02H	; LOAD PARAMETER COUNTER
099E 36CA	442 MVI	M, OCAH	LOAD COMMAND INTO BUFFER
09A0 210220		H, CNDBUF+2	
09A3 C3F609	444 JMP	TFCMD1	FINISH OFF COMMAND IN TE ROUTINE
00/13 031 000	445 ; .	TONDE	FINISH OFF COMMIND IN IF ROOTINE
	446 ; 50 ~ SET OPE		KID.
	447 ;	an mu nove comm	114122
09A6 0601	448 SOCMD: MVI	P 04U	# OF PARAMETERS
0988 0E91	440 DOCHD: MVI 449 MVI	C/ 91H	COMMAND
09AA CDE50A	450 CALL		Get Parameter and Issue command
09AD C35708		CMDREC	GET NEXT COMMAND
00/10/000/00	452 ;	CHENCO	JUET HEAT CONTINUE
	453 ; SS - SET SER	TAL 1/0 COMMAND	
	454 ;		
09B0 0601	455 SSCMD: MVI	B. 01H	# OF PARAMETERS
09B2 0EA0	456 MVI	C, OROH	/ COMMAND
0984 CDE50A		COMM	GET PARAMETER AND ISSUE COMMAND
09B7 C35708		CNDREC	GET NEXT COMMAND
	459;		
	460 ; SR - SELECTI	VE RECEIVE COMMAN	D ·
	461 ;		• <b></b>
09BA 0604	462 SRCMD: MVI	B. 04H	; # OF PARAMETERS
09BC 0EC1	463 MVI	C, 0C1H	; Command
09BE CDE50A	464 CALL	COMM	Get Parameters and issue command
09C1 C35708	465 JMP		GET NEXT COMMAND
	466 ;		
	467 ; GR - GENERAL	RECEIVE COMMAND	
	468 ;	· · · ·	
0904 0602	469 GRCMD; MVI	B, 02H	NO PARAMETERS
09C6 0EC0	470 MVI	C, 0C0H	COMMAND
09C8 CDE50A	471 CALL		; ISSUE COMMAND
09CB C35708	472 JMP	CMDREC	GET NEXT COMMAND
	473;		
	474 ; AF - ABORT FI	RAME COMMAND	
	475;		:
09CE 0600	476 AFCMD: MVI	B, 00H	; NO PARAMETERS
09D0 0ECC	477 MVI	C, 0CCH	; COMMAND
09D2 CDE50A	478 CALL	COMM	ISSUE COMMAND
0905 C35708	479 JMP	CMDREC	GET NEXT COMMAND
	480 ;		
	481 ; RP - RESET P	DRT COMMAND	
	482 ;		the second se
0908 0601	483 RPCMD: MVI	8, 01H	# OF PARAMETERS
09DA 0E63	484 MVI	C. 63H	COMMAND
09DC CDE50A	485 CALL	COMM	GET PARAMETER AND ISSUE COMMAND
09DF C35708	486 JMP	CMDREC	; GET NEXT COMMAND
	487 ;		
	488 ; SP - SET POR	t command	
	489 ;		
09E2 0601	490 SPCMD: MVI	B, 01H	; # OF PARAMETERS
09E4 0EA3	491 MVI	C, 0A3H	; COMMAND
09E6 CDE50A	492 CALL	COMM	GET PARAMETER AND ISSUE COMMAND
09E9 C35708	493 JMP	CMDREC	GET NEX COMMAND
	494 ;	·	
	495 ; TF - TRANSMI	t Frame Command	
	496 ;		

09EC 210020	497 TECMD: LXI	H, CMOBUF	; Set command buffer pointer ; Load parameter counter ; Load command into buffer
09EF 0602	498 MVI	B. 02H	; LOAD PARAMETER COUNTER
09F1 36C8	499 MVI	M, 0C8H	; LOAD COMMAND INTO BUFFER
09F3 210220	500 LXI 501 TFCMD1 MOV	H, CMDBUF+2	POINT AT ADR AND CNTL POSITIONS
09F6 78	501 TFCMD1: MOV	A, B	TEST PARAMETER COUNT
09F7 A7	502 ANA	A	
09F8 CA070A	503 JZ	r Tbufl	YES, LOAD TX DATA BUFFER
09FB CDADOA	504 02		GET PARAMETER
09FE DAA708	505 JC	THEE	
0A01 23	506 INX		; ILLEGAL CHR RETURNED ; INC COMMAND BUFFER POINTER
0A02 05	507 DCR	В	DEC DODOWETED COUNTED
	507 DCR	B	DEC PARAMETER COUNTER
0803 77	508 MUY	H) H	; Load Parameter into command Buffer ; Get Next Parameter
0A04 C3F609		IFUND1	GET NEXT PHRHMETER
	510		
0807 210080	511 TBUFL: LXI	H, TXBUF	; Load TX data Buffer Pointer ; Clear BC - Byte: Counter
0A0A 010000	512 LXI	в, 0000н	
0R0D C5	513 TBUFL17 PUSH 514 CALL	B	SAVE BYTE COUNTER
0A0E CDAD0A	514 CALL		GET DATA, ALIAS PARAMETER
0A11 DA1E0A	.515 JC	ENDCHK	NAYBE END IF ILLEGAL
0814 77	516 NOV	M, A	LOAD DATA BYTE INTO BUFFER
0A15 23	517 INX	H	INC BUFFER POINTER
0A16 C1	518 POP	B Constants	RESTORE BYTE COUNTER
0A17 03	519 INX	В	INC BYTE COUNTER
0A18 C30D0A	520 JMP	TRUEL	GET NEXT DATA
0A1B FE0D	521 ENDCHK: CPI	CR	RETURNED ILLEGAL CHR CR?
	522 JZ	TBUFFL	YES, THEN TX BUFFER FULL
0A20 C1		B	RESTORE B TO SAVE STACK
0A21 C3A708	524 JMP	ILLEG	ILLEGAL CHR
0A24 C1	525 TBUFFL: POP		RESTORE BYTE COUNTER
		B H, CMDBUF+1	
0825 210120			
0A28 71		M,C	STORE BYTE COUNT LSB
0A29 23	528 INX	H e e	; INC POINTER
0A2A 70	529 MOV	M.B	
0A2B 0604	530 MVI	B, 04H	; LOAD PARAMETER COUNT INTO B
0A2D 21360A	531 LXI	H, TFRET	GET RETURN ADR FOR THIS ROUTINE
0A30 C5	532 PUSH	B	PUSH ONCE
0A31 E3	533 XTHL		; PUT RETURN ON STACK
0A32 C5	534 PUSH		PUSH IT SO CMDOUT CAN USE IT
0A33 C3FB0A	535 JMP	CMDOUT	ISSUE COMMAND
0A36 C35708	535 JMP 536 TFRET: JMP	CMDREC	GET NEXT COMMAND
	537 ;	1. J.	
	538 ;		
	539 ; ROUTINE TO DIS	PLAY RESULT IN R	Result Buffer when load and console
· · ·	540 ; POINTERS ARE D		The second
	541		
	542 ;		
0A39 1605	543 DISPY: MVI	D 05U	D IS RESULT COUNTER
	544 LHLD		
0A3B 2A1320			GET CONSOLE POINTER
0A3E E5	545 PUSH	Н	SAVE IT
0A3F 7E	546 MOV		GET RESULT IC
0A40 E61F	547 ANI	1FH	LIMIT TO RESULT CODE
0842 FE0C	548 CPI		; TEST IF RX OR TX SOURCE
0A44 DA620A	549 JC		CARRY, THEN RX SOURCE
0A47 21C30C	550 TXSORC: LXI	H, TXIMSG	; TX INT MESSAGE
0A4A CD920C	551, CALL	H, TXIMSG TYMSG	DISPLAY IT
0A4D E1	552 DISPV2 POP	н	RESTORE CONSOLE POINTER
0A4E 7E	553 DISPY1: MOV	A. M	GET RESULT
0A4F CDC706			CONVERT AND DISPLAY

0852 0E20 0854 CDF805 0857 2C 0858 15 0859 C24E08	555 556 557 558 559	MVI CALL INR DCR JNZ	C, ECHO L D DISPY1	; SP CHR ; DISPLAY IT ; INC BUFFER POINTER ; DEC RESULT COUNTER ; NOT DONE
0A5C 221320 0A5F C35708	560 561	SHLD JMP	CNADR	UPDATE CONSOLE POINTER
	562 ; 563 ;			
	564 ; RECEIN	er souri	CE - DISPLAY	RESULTS AND RECEVIE BUFFER CONTENTS
	565 ; 566 ;		•	
0A62_21880C	567 RXSORC:		H/ RXIMSG	RX INT MESSAGE ADR
0A65 CD920C	568		TYMSG	DISPLAY MESSAGE
0A68 E1	569	POP	н	RESTORE CONSOLE POINTER
0A69 7E	570 RXS1:		A. M	RETRIEVE RESULT FROM BUFFER
0R6A CDC706	571	CALL	NMOUT	CONVERT AND DISPLAY IT
0A6D 0E20	572	MVI	C, / /	ASCII SP
0A6F CDF805	573	CALL	ECH0	DISPLAY IT
0A72 2C	574	INR	L ·	INC CONSOLE POINTER
0A73 15 0A74 7A	575	DCR	0 0 D	DEC RESULT COUNTER
0A75 FE04	576 577	MOV CPI	a, d 04h	GET SET TO TEST COUNTER
0A77 CAR20A	578	JZ	ROPT	YES, GO SAVE IT
0A7A FE03	579	CPI	03H	IS THE RESULT R1?
0A7C CAA70A	580	JZ	R1FT	YES, GO SAVE IT
0A7F A7	581 RX52:	ANA	A	TEST RESULT COUNTER
0A80 C2690A	582	JNZ	RX51	NOT DONE YET, GET NEXT RESULT
0A83 221320	583	SHLD	CNADR	DONE, SO UPDATE CONSOLE POINTER
0A86 CDEB05	584	CALL	CRLF	DISPLAY CR
0A89 210082	585 -	LXI	H, RXBUF	FOINT AT RX BUFFER
0A8C C1	586	POP	В	RETRIEVE RECEIVED COUNT
0A80 78	587 RXS3	MOY	A, B	; IS COUNT 0?
0A8E B1	588	ORA	C	
0A8F CA5708	589	JZ	CMDREC	; YES, GO BACK TO LOOP
0A92 7E	590	MOV	A, M	; NO, GET CHR
0A93 C5	591	PUSH	В	; SAVE BC
0A94 CDC706	592	CALL	NMOUT	CONVERT AND DISPLAY CHR
0A97 0E20 0A99 CDF805	593 · 594	MVI	C, 4 - 4 ECUO	ASCII SP
0A9C C1	595	CALL POP	ECHO B	DISPLAY IT TO SEPARATE DATA RESTORE BC
0A9D 0B	596	DCX	B	DEC COUNT
0A9E 23	597	INX	H	INC POINTER
ØR9F C38DØA	598	JMP	RXS3	GET NEXT CHR
	599			
0AA2 4E	600 R0PT.	MOV	C, M	GET RØ FOR RESULT BUFFER
0AA3 C5	601	PUSH	В	SAVE IT
0AA4 C37F0R	602 603	JMP	RXS2	RETURN
0887 01	604 R1PT:	POP	В	;GET RØ
0AA8 46	605	MOV	B, M	GET R1 FOR RESULT BUFFER
0AA9 C5	606	PUSH	В	SAVE IT
0AAA C37F0A	607	JMP	RXS2	
	608;			
	609 ; /			
	610 ;			
		IER INPL	JI - PARAMET	ER RETURNED IN E REGISTER
	612 )			

			~ ~ ~					
	0000					n	* 1 	
	0000	1004	014	FURIN:	FUSH MUT	B dela		SAVE BC
-	GODG	1601 CD1F06	C10	a da Angelaria	0011	GETCH		SET CHR COUNTER
	00007	001000	C10	n an an Arrana Taona	COLL	ECHO		
	0002	CDF805 79 14 15 16	010	na na sua Na sua	CALL	A, C		FCHOIT A CONTRACT AND
		79 FE20			NUY	H, L		
		022000	620	PARIN3:	JNZ	PARIN1		; NO, ILLEGAL, TRY AGAIN ; GET CHR OF PARAMETER
		CD1F06	621	PHEINS:	CHLL	GETCH		
		CDF805		,	UHLL			ECHO IT see
		CD5E07	623		CALL	VALDG		; IS IT A VALID CHR? ; NO, TRY AGAIN
		D2E00A	624		JNC	PARIN1		
		CDBB05		a the second second	UHLL	CNVBN		CONVERT IT TO HEX
					MOY	CA ST		SAVE IT IN C
		789 - 2 ³ - 2014				A, D		GET CHR COUNTER
	ØACD	A7	628		ana	A state	•	; IS IT 0? ; YES DONE WITH THIS PARAMETER
		CADCOA	629					
		15	630	Sector 1	DCR			DEC CHR COUNTER
	0AD2	AF	631	•	XRA	A		CLEAR CARRY
	OAD3	79 - 19	632	t i statione	MOV	A, C		RECOVER 1ST CHR
		17						ROTATE LEFT 4 PLACES
		17	634	tid site.	RAL	•	· .	
	0ad6	17	635	19 J.	RAL	÷ 5	1.1	The second second second
	0AD7	17	636	$\{1, \dots, n_{n-1}\}$	RAL	$\{(1)\}_{i \in I}$		and the second second second second
		5F - 6 - 6	637	e da est	Moy	E, A (1973)		SAVE IT IN E
	0ad9	C3BC0A	638	$(1, \dots, 1, \dots, n)$	JMP	PARIN3		GET NEXT CHR
	ØADC	79 83	639	PARIN2:	MOY	A, C	1.1	; 2ND, CHR IN A
	ØADD	B3	640	All an	ora	E gat		COMBINE BOTH CHRS
	ØADE	C1	641	. 1.6N.	POP	B		RESTORE BC
	ØADF	C9 .	642	the graph of	RET			RETURN TO CALLING PROGRAM
		<b>79</b>	643	PARIN1:	RET MOV	A, C		PUT ILLEGAL CHR IN A
	ØRE1	37 - 1	644	t in a start	STC			SET CARRY AS ILLEGAL STATUS
	0AE2	C1	645	$(1,1) \in \mathbb{R}^{n}$	POP	B		RESTORE BC
	ØAE3	C9	646		RET			RETURN TO CALLING PROGRAM
			647	$3\beta_{\rm eff} \approx 10^{-3}$		t state		$(1,1,2,\dots,n) = (1,1,2,\dots,n)$
			648	1		1. A.	1. st	
						JFFER FULL	· ·	
		$(-1)_{ij} = (-1)_{ij} = (-1)$	650	$0 \ge 1 \le 1 \le 1$				EXIT TO MONITOR
	0AE4					ØCFH		EXIT TO MONITOR
	· · " .	101 - 101 - 103 101 - 101 - 103	652	1		•		
			653	1211月月				
			654	; commani	) DISPAT(	CHER		4
				$j_{i+1} = i$				
				$\mathbf{J} \geq 0$		14		14.1
	ØAE5	210020	657	COMM :	LXI	H, CMDBUF		SET POINTER
	ORE8	C5 51 55	658	* -	PUSH	B		SAVE BC
	0AE9	71	659	$(x_1, y_2) \in \mathcal{O}(\mathcal{O}(\mathcal{O}(\mathcal{O}(\mathcal{O}(\mathcal{O}(\mathcal{O}(\mathcal{O}($	MOY	M, C		LOAD COMMAND INTO BUFFER
	0aea	78	660	COMM1 :	MOY	A, B		; Check parameter counter
	ØAEB		661		ana	Ĥ -		; IS IT 0?
	ØAEC	Cafboa	662		JZ	CMDOUT		YES, GO ISSUE COMMAND
	ØAEF	CDADOA	663		CALL	PARIN		GET PARAMETER
	ØAF2	DAA708	664		JC .	ILLEG		ILLEGAL CHR RETURNED
	ØAF5	23	665		INX	H gara		INC BUFFER POINTER
	0AF6	05	666		DCR	В		DEC PARAMETER COUNTER
	0AF7	77	667		MOV	M, A		; PARAMETER TO BUFFER
		C3EAØA	668		JMP	COMM1		GET NEXT PARAMETER
	ØAFB	210020	:669	CMDOUT:	LXI	H, CMDBUF		REPOINT POINTER
	ØAFE		670		POP	В		RESTORE PARAMETER COUNT
								2 A

0AFF DB90	671 COMM2: IN	STAT73	READ 8273 STATUS
0B01 07	672 RLC		; ROTATE CBSY INTO CARRY
0B02 DAFF0A	673 JC	COMM2	WAIT FOR OK
0805 7E	674 MOV	A, M	; OK, MOVE COMMAND INTO A
0806 D390	675 OUT	COMM73	; OUTPUT COMMAND
0808 78	676 PAR1: MOV	A, B	GET PARAMETER COUNT
			IS IT 0?
0809 A7	677 ANA	A	
080A C8	678 RZ		YES, DONE, RETURN
0B0B 23	679 INX		; INC COMMAND BUFFER POINTER
0B0C 05	680 DCR		; DEC PARAMETER COUNT
0B00 DB90	681 PAR2: IN	STAT73	READ STATUS
080F E620	682 ANI	CPBF	; IS CPBF BIT SET?
0B11 C20D0B	683 JNZ	Par2	;WAIT TIL ITS 0
0B14 7E	684 MOV	A, M	; OK, GET PARAMETER FROM BUFFER
0B15 D391	685 OUT	PARM73	OUTPUT PARAMETER
0B17 C3080B	686 JMP		GET NEXT PARAMETER
	687		
	688 ;		
	689 / INITIALIZE AND	ENODIE DV DMO C	UONBIEL
		ENHOLE KA VHA C	ALIMNET.
	690 <i>;</i>		
	691 ;		
0B1A 3E62	692 RXDMA: MVI		DISABLE RX DMA CHANNEL
0B1C D3A8	693 OUT	MODE57	8257 NODE PORT
0B1E 010082	694 LXI	B, RXBUF	; RX BUFFER START ADDRESS
<b>0</b> B21 79	695 MOV	A, C is a	RX BUFFER LSB
0B22 D3A0	696 OUT	Chordr	CH0 ADR PORT
0B24 78	697. MOV	A, B	RX BUFFER MSB
0B25 D3A0	698 . OUT	Chordr	CHO ADR PORT
0B27 01FF41	699 LXI	B, RXTC	RX CH TEERMINAL COUNT
0B2A 79	700 MOV	A, C	RX TERMINAL COUNT LSB
0B2B D3A1	701 OUT	СНИТС	CHO TC PORT
0B2D 78	702 MOV	A, B	RX TERMINAL COUNT MSB
0B2E D3A1	703 OUT 704 NVI	CHOTC	CHO TC PORT
0B30 3E63			SENABLE DMA WORD
0B32 D3A8	705 OUT	MODE57	8257 MODE PORT
0B34 C9	706 RET		; RETURN
	707 ;	1	
	708 🕖 👘	24	an an Argan an Argan an Argan
	709 ; INITIALIZE AND	ENABLE TX DMA	HANNEL
	- 710 🧯		. 1
	711 ;	1 1	
ØB35 3E61	712 TXDMA: MVI	A, DTDMA	DISABLE TX DMA CHANNEL
ØB37 D3A8			; 8257 MODE PORT
0B39 010080		B, TXBUF	TX BUFFER START ADDRESS
0B3C 79	715 MOV		TX BUFFER LSB
0B3D D3A2	716 OUT	CH1ADR	CH1 ADR PORT
0B3F 78	717 MOV 718 OUT	A, B	TX BUFFER MSB
0B40 D3A2			; CH1 ADR PORT
0B42 01FF81			TX CH TERMINAL COUNT
0B45 79	720 MOV	A, C	; TX TERMINAL COUNT LSB
0846 D3A3	721 OUT 722 Mov 723 Out		CH1 TC PORT
ØB48 78	722 MOV	A, B	; TX TERMINAL COUNT MSB
0849 D3A3	723 OUT	CH1TC	CH1 TC PORT
0B4B 3E63	724 MVI	A, ENDMA	; ENABLE DMA WORD
0B4D D3A8	725 OUT	MODE57	; 8257 MODE PORT
0B4F C9	726 . RET		; RETURN
0011 00	727 ;	<u>.</u>	
	728 ;		t
	2. <b>100.2</b>		

	729 ; INERRU	IPT PROCE	SSING SECTIO	DN CARL AND
	730 ;			in the second second second
0000	731	ORG	0C00H	
	732 🤅			$= M_{\rm eff} = -4 \pi r^2 + 4 r^2 + 2 r$
	733 (			
	734 ; RECEIV 735 ;	ER INTER	RUPT - RST 7	7.5 (LOC 3CH)
0C00 E5	736 RXI:	PUSH	н	; SAVE HL
0C01 F5	737	PUSH	PSW	SAVE PSW
0002 05	738	PUSH	В	SAVE BC
0003 05	739	PUSH	D	SAVE DE
0C04 3E62	740	MVI	R. DRDMA	DISABLE RX DMA
0006 D3A8	741	OUT	MODE57	; 8257 MODE PORT
0C08 3E18	742	MVI	A, 18H	RESET RST7. 5 F/F
0C0A 30	743	SIM		
9C0B 1604	744	MVI	D, 04H	D IS RESULT COUNTER
0C0D 2A1020	745	LHLD	LDADR	GET LORD POINTER
0C10 E5	746	PUSH	Н	; SAVE IT
0C11 E5	747	PUSH	Н	SAVE IT AGAIN
0C12 45	748	MOV	B, L	SAVE LSB
0013 201320	749	LHLD	CNADR	GET CONSOLE POINTER
0C16 04	750 RXI1:	INR	В	; BUMP LOAD POINTER LSB
0017 78	751	MOV	A, B	GET SET TO TEST
0C18 BD	752	CMP	L	; LORD=CONSOLE?
0C19 CAE40A	753	JZ	BUFFUL	; YES, BUFFER FULL
0C1C 15	754	DCR	D	; DEC COUNTER
0C1D C2160C	755	JNZ	RXI1	; NOT DONE, TRY AGAIN
0C20 1605	756	MVI	D, 05H	RESET COUNTER
0C22 E1	757	POP	Н	RESTORE LOAD POINTER
0C23 DB90	758 RXI2:	IN	STAT73	; Read status
0C25 E608	759	ANI	RXINT	TEST RX INT BIT
0C27 CA390C	760	JZ	RXI3	;DONE, GO FINISH UP
0C2A DB90	761	IN	STAT73	; Read status again
0C2C E602	762	ANI	RXIRA	; IS RESULT READY?
0C2E CA230C	763	JZ	RXI2	; NO, TEST AGAIN
0C31 DB93	764	IN	RXIR73	; Yes, read result
0C33 77	765	MOV	M, A	STORE IN BUFFER
9C34 2C	766	INR	L.	; INC BUFFER POINTER
0035 15	767	DCR	D	; DEC COUNTER
0C36 C3230C	768	JMP	RXI2	GET MORE RESULTS
0C39 7A	769 RXI3:	Mov	A, D	GET SET TO TEST
0C3A A7	770	ana	A .	ALL RESULTS?
0C3B CA450C	771	JZ	RXI4	; YES, 50 FINISH UP
0C3E 3600	772	MVI	M, 00H	; NO, LOAD Ø TIL DONE
0040 20	773	INR	L	BUMP POINTER
0C41 15	774	DCR	D	; DEC COUNTER
0C42 C3390C		JNP	RXI3	; GO AGAIN
0C45 221020	776 RXI4:	SHLD	LDADR	UPDATE LOAD POINTER
0C48 3A1520	777	lda	PRMPT	GET MODE INDICATOR
0C4B FE2D	778	CPI	1_1	; NORMAL MODE?
0C4D CA850C	779	JZ	RXI6	; YES, CLEAN UP BEFORE RETURN
	780 ;			
				CONTROL BYTE
	782 ;			LL, SET UP SPECIAL TX COMMAND BUFFER
	783 ;	and ret	FURN WITH POL	LL INDICATOR NOT 0
	784 ;			and the second second second second
0C50 E1	785	POP	Н	GET PREVIOUS LOAD ADR POINTER
0C51 7E	786	MOA	A, M	GET IC BYTE FROM BUFFER

00743A

005	2 E61E	787	ANI	1EH		LOOK AT GOOD FRAME BITS	
	i4 C2890C	788	JNZ	RXI5		; IF NOT 0, INTERRUPT WASN'T FROM A GOOD FRAME	-
	7 20	789		L		BYPRSS RØ AND R1 IN BUFFER	-
						DIFIDD KU NNU KI IN DUFFER	
	8 20	790	INR	L			
	9 20	791	INR	L			
005	ia 56	792	Moy	D, M		;GET ADR BYTE AND SAVE IT IN D	
005	iB 2C	793	INR	L			
005	ic 7e	794	MOV	A. M		GET CNTL BYTE FROM BUFFER	
005	id FE93	795	CPI	SNRMP		; WAS IT SNRM-P?	
	IF CA6COC	796	JZ	T1		; YES, GO SET RESPONSE	
	2 FE11	797	CPI	RROP		;WAS IT RR(0)-P?	
	4 C2890C						
		798	JNZ	RXI5		; YES, GO SET RESPONSE, OTHERWISE RETURN	
	7 1E11	799		E, RRØF		;RR(0)-P SO SET RESPONSE TO RR(0)-F	
	9 C36E0C	800	JMP	TXRET		; GO FINISH LOADING SPECIAL BUFFER	
	ic 1e73	801 T1:	MVI	E, NSAF		SNRM-P SO SET RESPONSE TO NSA-F	
0C6	E 212020	802 TXRET:	LXI	H. CMDBF1		; SPECIAL BUFFER ADR	
007	1 3608	806	MVI	M; 0C8H		; LOAD TX FRAME COMMAND	
007	'3 23	808		н		INC POINTER	
	4 3600	809		M, 00H		:L0=0	
	6 23	810	INX	H		; INC POINTER	
	7 3600	811		M, 00H			
	'9 23	812	INX	н		; INC POINTER	
	'A 72	813	Moy	M. D		; LOAD RCVD ADR BYTE	
007	B 23	814	INX	Н		; INC POINTER	
007	°C 73	815	MOV	M.E		LOAD RESPONSE CNTL BYTE	
007	'D 3E01	816	MVI	A, 01H		SET POLL INDICATOR NOT 0	
007	'F 321620	817	STA	POLIN		LOAD POLL INDICATOR	
	2 C3890C	818	JMP	RXI5		; RETURN	
000	2 00000	819	vi	14110		JIE TOTAL	
and	15 E1	820 RXI6:	POP	н		CLEDN UD STOCK IS NORMOL MORE	
						CLEAN UP STACK IF NORMAL MODE	
008	6 C3890C	821	JMP	RXI5		RETURN	
		822					
008	19 CD1A0B	823 RXI5:	CALL	rxdma		; Reset dma channel	
008	IC D1	824	POP	D ·		RESTORE REGISTERS	
008	D C1	825	POP	в			
008	E F1	826	POP	PSW			
	F E1		POP	Н			
	90 FB	828	EI			ENABLE INTERRUPTS	
	1 C9		RET				
005	1.03		KE (			RETURN	
		830;					
		831 ;					
		832 ; Messag	e typer ·	- Assumes me	SSAGE	e starts at hl	
		833 ;	1 a - 1				
		834 ;					
009	2 05	835 TYMSG:	PUSH	в		SAVE BC	
	93 7E	836 TYM5G2:		- R, M		; GET ASCII CHR	
	94 23	837	INX	Н		; INC POINTER	
			CPI	ØFFH			
	5 FEFF	838				STOP?	
	7 CAA10C	839	JZ	TYMSG1		; YES, GET SET FOR EXIT	
	PA 4F	840	MOV	C, A		SET UP FOR DISPLAY	
	AB CDF805	841	Call	ECHO		DISPLAY CHR	
003	Æ C3930C	842	JMP	TYMSG2		; GET NEXT CHR	
ØCA	1 C1	843 TYMSG1:	POP	В		RESTORE BC	
0CF	12 (29	844	RET			RETURN	
		845;					
		846 ;					
		847 ; SIGNON	MECCORE				
			nesonue				
		848 ;					

	øca3	ØD	849	SIGNON:	DB	CR, 18273 MONITO	R V1. 1 () CR, 0FFH	
۰.	0CR4	38323733		1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -				
		204D4F4E		S				
		49544F52						
		20205631						
		2E31		1.00	· .			
	0CB6	0D				•		1
	0CB7	FF			2.4			
			850		1. A.			1
			851					
			852			1. A. A.		
						RUPT MESSAGES	and the second	
		a da antes de se		1 1 1		÷ ;		
		Sec. Sec.	855	1 2 .				
	0CB8	OD to grow a	856	RXIMSG:	DB	CR. (RX INT - 1)	ØFFH	
		52582049						
		4E542020				al de la compañía de		
	0001					·*		
	0002	FF			ł			
			857	$\mathbf{J}_{i} \in \mathcal{C}$			the second second	
			858	; TRANSM	ITTER IN	TERRUPT MESSAGES		
			859	; .				
	arr7	0D			np .	CRATX INT - 15	REEL	
			000	TVIU20.	VO		ØFFN	
		54582049						
		4E54202D	- -	e di kara				
	0CCC	20		e à p			· ·	and the second second
	ØCCD	FF		÷		1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -		
			861	;			•	
			862	;		• •	•	
			863	TRANSM	UTTER IN	TERRUPT ROUTINE		
			864			rentor r noorrne		
	0CCE	55		TXI:	החובוו	11	COUE UI	•
					PUSH		; SAVE HL	
	ØCCF				PUSH	PSW	; SAVE PSW	
	0CD0	C5	867		PUSH	B	; SAVE BC	*
	0CD1	05	868		PUSH	D	; SAVE DE	
	9CD2	3E61	869		MVI	a, dtoma	DISABLE TX DMA	
		D3A8	870		OUT	MODE57	; 8257 MODE PORT	
		1694	871		MVI	D, 04H	SET COUNTER	
		2A1020	872		LHLD	LDADR	GET LOAD POINTER	
	ØCDB		873		PUSH	Н	SAVE IT	
	ØCDC	45	874		Moa	B, L	; SAVE LSB IN B	
	ØCDD	281320	875		LHLD	CNADR	GET CONSOLE POINTER	
	0CE0	04	876	TXI1:	INR	В	; INC POINTER	
	ØCE1	78	877		MOY	A, B	GET SET TO TEST	
	ØCE2		878		CMP		; LORD=CONSOLE?	
						L		
		CAE40A	879		JZ	BUFFUL	; YES, BUFFER FULL	
	ØCE6		880		DCR	D	; NO, TEST NEXT LOCATION	
	0CE7	C2E00C	881		JNZ	TXI1	; TRY AGAIN	
	0CEA	E1	882	1. J. A.	POP	H S.	RESTORE LOAD POINTER	• · · · ·
	ØCEB	DB92	883		IN	TXIR73	READ RESULT	
	ØCED		884		MOV	M, A	STORE IN BUFFER	
	ØCEE							
			885		INR	L	INR POINTER	
		3600	886		MAI		; Extra result spots 0	
	ØCF1	20	887		INR	L		1. S.
	ØCF2	3600	888		MVI	M, 00H		
	ØCF4		889		INR	L		
		3600	890		MVI	M, 00H		
	ØCF7		891		INR			
	OUTI	26	071	•	THE	L		

0CF8 3600 892 MVI N, 00H 0CFA 20 893 INR L 0CFB 221020 894 SHLD LDADR UPDATE LOAD POINTER 0CFE CD3506 899 CALL TXDMA ; RESET DMA CHANNEL 0001 D1 900 POP D / RESTORE DE 0D02 C1 901 POP В FRESTORE BC 0003 F1 902 POP PSW RESTORE PSW 0D04 E1 903 POP н ; RESTORE HL 0005 FB 904 EI · ; ENABLE INTERRUPTS 0006 C9 905 RET ; RETURN 906; 907 ; 952; 953; 954 END

PUBLIC SYMBOLS

EXTERNAL SYMBOLS

USER SY	YMF	รณ ร						· ·				2 									
ADWN		0922	AFCMD	A	09CE	BUFFUL	A	ØRE4	Chordr	A	00A0	CHOTC	A	00A1	CHIADR	A	00A2	CH1TC	A	00A3	
CMD51	A	0027	CMDBF1	A	2020	CMDBUF	A	2000	CMDOUT	Ĥ	ØAFB	CMDREC	A	0857	CMODE	ß	<b>09</b> 31	CNADR	A	2013	
CNT053	A	0090	CNT153	A	009D	CNT253	A	089E	CNTL51	A		CNTLC		0003	CNVBN		058B	COBR		000C	
COMM	A	ØHE5			ØAEA				COMM73			CPBF		0020	CR		000D	CRLF		05EB	,
DEM	A	0000	DEMODE	A	2027				DISPY1			DISPY2			DRDMA		0062	DTDMA		0061	
ECHO		05F8	ENDCHK						GDWN			GETCH			GETCMD			GRCMD		0904	
		08A7			2010	LF								2018	LOOPIT			NDCNTØ			
MDCNT2					00CE	MODE53			MODE57			MONTOR			NMOUT		0607	NSAF		0073	
PAR1		0B08			080D				PARIN1			PARIN2			PARINS		ØABC	PARM73			
POLIN		2016			2015	RØPT			R1PT		0AA7	RBCMD		097B	RDCMD		0971	RDWN		08AF	
rdy	н	0002	Resouf	Н	2800	RESL73	н	6631	rocmd	H	095D	rpcmd	Н	09D8	rrøf	Н	0011	rrøp	Η	0011	
rscmd	A	0967	RST65	Ĥ	20CE	RST75	R	2004	RXBUF	A	8200	RXD51	Ĥ	0088	RXDMA	Ĥ	0B1A	RXI	Ĥ	0000	
RXI1	A	0C16	RXI2	A	ØC23	RXI3	A	0039	RXI4	A	0045	RXI5	A	0C89	RXI6	A	0085	RXIMSG	A	0CB8	
RXINT	A	0008	RXIR73	Ĥ	0093	RXIRA	A	0002	RXS1	A	0A69	RXS2 ->	Ĥ	087F	RXS3	Ĥ	ØABD	RXSORC	R	0862	
RXTC	A	41FF	SBCMD	A	0985	SDWN	A	08D7	SIGNON	A	0CA3	SLCMD	A	098F	SNRMP	Ĥ	0093	SOCMD	R	09A6	
SPCMD	ß	09E2	SRCMD	A	09BA	SSCMD	A	0980	START	A.	0800	STRT51	A	0089	STAT57	Ĥ	00A8	STRT73	A	0090	
STKSRT	A	2000	SW	A	0943	T1	A	0060	TBUFFL	A	0824	TBUFL		0007	TBUFL1		ØAØD	TDUN	A	090E	
TEST73	A	0092			09EC	TFCMD1					0A36	TLCMD		0999	TRUE		0000	TRUE1		0000	
		8000			0088	TXDMB		0B35	TXDMR1			TXI		ØCCE	TXI1		0CE0	TXIMSG			
TXINT		0004	TXIR73								094C	TXRET		006E	TXSORC			TXTC		81FF	
		0092	TYMSG1			TYMSG2						INC		0000	TADONG		VITI	into	.,	OT 1	
i mad	п	0072	1 HUDOT	п	ACUT	1111202	п	0623	VALDG	п	075E										

5

ASSEMBLY COMPLETE, NO ERRORS

00743A

# CRT Terminal Design Using The Intel® 8275 and 8279

by John Murray and George Alexy

1. INTRODUCTION
2.0 CRT SYSTEM DESIGN CONCEPTS
2.1 CRT OPERATION.       2-191         2.2 MONITOR OPERATION.       2-191         2.3 CRT TERMINAL DESCRIPTION.       2-192         2.4 CRT TERMINAL IMPLEMENTATION.       2-193
3. COMPONENT DESCRIPTION
3.1       8275       2-194         3.2       8279       2-199
4. CRT SYSTEM DESIGN EXAMPLE2-200
4.1 SCOPE OF THE PROJECT.       2-200         4.2 SYSTEM SPECIFICATIONS       2-201         4.3 SYSTEM HARDWARE DESIGN.       2-201         4.3.1 General Considerations       2-201         4.3.2 Operation       2-201         4.3.3 System Timing.       2-202         4.3.4 Dot Timing Logic       2-205         4.3.5 Keyboard Interface Design       2-207         4.3.6 System Memory Design       2-207         4.3 SOFTWARE DESIGN.       2-208         4.4.1 General Considerations       2-208         4.4.2 Software Development       2-208         4.4.3 Operation       2-208         4.4.4 System Subroutines       2-212
Serial Communications Section2-221CPU Section2-220Memory Section2-224Peripherals Section2-226Dot Timing Logic System2-228
APPENDIX 5.2 — ESCAPE/CONTROL/DISPLAY CHARACTER SUMMARY 2-230
APPENDIX 5.3 — SUBROUTINE INTER RELATIONSHIPS
APPENDIX 5.4 — SOFTWARE TIMING
APPENDIX 5.5 — VISUAL ATTRIBUTE IMPLEMENTATION CONSIDERATIONS 2-232
APPENDIX 5.6 — SOFTWARE LISTINGS

Intel Corporation assumes no responsibility for the use of any circuitry or software other than circuitry or software embodied in an Intel product. No other circuit patent licenses are implied. © Intel Corporation, 1979 2-190

# 1. INTRODUCTION

The purpose of this application note is to provide the reader with the conceptual and factual tools needed to apply the 8275 Programmable CRT Controller and 8279 Programmable Keyboard/Display Interface in CRT system design. The 8275 Controller is designed to interface CRT raster scan displays with Intel[®] Microcomputer Products. Its primary functions include refreshing the CRT display by buffering information from display memory and generating horizontal and vertical timing signals used for CRT synchronization. The programmable features of the 8275 allow it to be interfaced to almost any raster scan display with a minimum of external hardware. In addition, visual attribute features allow the implementation of specialized graphic display functions and display enhancement operations. The 8279 Keyboard Interface provides key scanning, debounce, and buffering features required for interfacing CRT terminal keyboards to the system processor. Two key or N-key rollover is provided. The use of these devices in a microcomputer based CRT terminal yields substantial savings in component count, printed circuit board area, and power consumption.

The application note is divided into five sections:

- 1. Introduction
- 2. CRT System Design Concepts
- 3. Component Description
- 4. CRT System Design Example
- 5. Appendix

Readers desiring an overview of CRT system design should consider reading the first three sections of the application note. Individuals requiring an indepth knowledge of CRT system design should read the first three sections, then proceed to the design example. The design example consists of a description of the design of a complete CRT terminal. Both hardware and software aspects of the design are included. It will be assumed in Section 4 that the reader is familiar with the 8275, 8279, and 8257 data sheets, and the operation of the 8080A microprocessor.

# 2. CRT SYSTEM DESIGN CONCEPTS

#### 2.1 CRT OPERATION


In order to fully understand the CRT terminal design process, it is necessary to consider the fundamentals of CRT operation. A typical CRT Monitor is shown in Figure 2-1. The CRT consists of an


evacuated glass structure having a phosphorescent coating on the inner surface of the rectangular frontal region (screen). A filament contained in the narrow cylindrical region (neck) of the CRT heats the cathode, causing the cathode to give off electrons by thermionic emission. Heating is accomplished by applying a low voltage source across the filament leads. A high voltage source applied between the cathode and the screen electrode (anode) accelerates the electrons toward the screen. The electron beam, upon striking the phosphorescent inner surface of the screen, produces light. To control the point at which the beam strikes the screen, two primary deflection techniques are utilized. The first technique, electromagnetic deflection, involves applying a current through a deflection coil placed around the neck of the CRT. The resulting magnetic field forces the electron beam to be deflected in proportion to the magnitude of the applied current. Electrostatic deflection involves placing deflection electrodes in the neck of the CRT perpendicular to the electron beam. An applied voltage changes the position of the beam accordingly.

# 2.2 MONITOR OPERATION

A CRT monitor consists of a CRT and the electronics required for positioning the beam in the desired manner. A block diagram of the control electronics contained within a typical CRT monitor is provided in Figure 2-2.

The horizontal oscillator is designed to move the electron beam horizontally across the CRT screen and then return the beam rapidly to its original position. As the beam is moved horizontally, the vertical oscillator causes the beam to be deflected vertically. The net result of these operations is to move the beam in a manner shown in Figure 2-3. If the intensity of the electron beam is modulated in a controlled manner as the beam sweeps across the screen, it is possible to display pictorial information on the CRT screen surface. It will be assumed that the monitor in question will be used for displaying alphanumeric characters or graphic symbols. In this case, the electron beam will be turned on to display a light region on the screen and turned off to display a dark region. Display information appearing at the video input to the CRT is applied through the video amplifier to a control grid located in the neck of the CRT. The magnitude of the video signal determines whether the electron beam will be on or off.





# 2.3 CRT TERMINAL DESCRIPTION

A CRT terminal consists basically of a CRT monitor, monitor control electronics, memory for storing display information, logic to control information transfer to and from external devices and between internal devices, and a keyboard. The fundamental operations performed by a CRT terminal consist of the display of information contained in internal memory on the CRT screen, communication with manual data entry devices such as keyboards or light pens, and communication with external intelligent devices such as computers or data communication terminals. Typical CRT terminal communication functions are illustrated in Figure 2-4.




Figure 2-4. CRT Terminal Communications

#### 2.4 CRT TERMINAL IMPLEMENTATION

A typical microprocessor-based CRT terminal is presented in block diagram form in Figure 2-5. The terminal consists of the CRT monitor, monitor electronics, memory for storing the information to be displayed, a serial communication device, keyboard, keyboard interface device, CRT controller, central processor and associated program memory, and a DMA device. The primary function of the CRT controller is to refresh the display. It does this by controlling the periodic transfer of information from display memory to the CRT screen. The central processor unit (CPU) coordinates the transfer of information to and from the terminal peripheral devices and external devices. When information from an external device is received by the terminal, the central processor performs character recognition and handling functions, display memory management functions, and cursor control functions. The CPU also interrogates the keyboard interface device. If a key depression is detected by the keyboard interface device, the CPU responds by transmitting the ASCII character representing

the key to the terminal serial output line via the serial communication device. A direct memory access (DMA) device is required in the system to effect the necessary memory to screen data transfer rate.

The CRT terminal control functions under consideration may be implemented with LSI devices at a considerable cost savings over earlier terminal designs using MSI and SSI components. This cost savings is complemented by an increase in the number of features which can be incorporated in terminal designs. The additional features stem from the programmable nature of the devices. In addition, utilizing a microprocessor as the terminal controller allows considerable intelligence to be built into the terminal for decision making, computational, and control functions. The design example presented in Section 4 of the application note illustrates the use of the 8275 Programmable CRT Controller and 8279 Keyboard Controller in a typical terminal design. In the following section, the 8275 and 8279 are considered in depth.




Figure 2-5. CRT Terminal Block Diagram

# 3. COMPONENT DESCRIPTION

3.1 8275

The block diagram and pin configuration for the 8275 Programmable CRT Controller are presented in Figure 3-1. The 8275 provides the following general capabilities:

1. CRT Display Refreshing - The 8275, having been programmed to a specific screen format, generates a series of DMA request signals, resulting in the transfer of a row of characters from display memory, via the 8257 DMA Controller, to the 8275's row buffers. The 8275 presents the character codes to an external character generator ROM. The 8275 character code outputs CC0-CC6 are used for this purpose. External dot timing logic is then utilized to transfer the parallel output data from the character generator ROM, serially, to the video input of the CRT. The character rows are displayed on the CRT one line at a time. Line count outputs LCO-LC3 are applied to the character generator ROM to perform the line selection function. The display process is graphically illustrated in Figure 3-2. The entire process is repeated for each display row. At the beginning of the last display row, the 8275 issues an interrupt via the INT output line. The 8275 interrupt output will normally be connected to the interrupt input of the system central processor. The interrupt causes the CPU to execute an interrupt service subroutine. The service subroutine typically re-initializes DMA controller parameters for the next display refresh cycle, polls the system keyboard controller, and/or executes other appropriate functions. A block diagram of a CRT system implemented with the 8275 CRT Controller is provided in Figure 3-3. Proper CRT refreshing requires that certain 8275 parameters be programmed prior to the beginning of display operation. The 8275 has two types of programming registers, the Command Registers (CREG) and the Parameter Registers (PREG). It also has a Status Register (SREG). The Command Registers may only be written to and the Status Registers may only be read. The 8275 expects to receive a command followed by a sequence of from 0 to 4 parameters, depending on the command. The 8275 instruction set consists of 8 commands:

COMMAND	NO. OF PARAMETER BYTES	NOTES
RESET	4	Display format pa- rameters required
START DISPLAY	0	DMA operation pa- rameters included in command
STOP DISPLAY	<b>0</b> 	and and an and a second se Second second
READ LIGHT PEN	2	
LOAD CURSOR	2	Cursor X,Y posi- tion parameters re- quired
ENABLE INTERRUPT	<b>0</b>	n e ude <u>lli</u> fra Nulli de genere
DISABLE INTERRUPT	<b>0</b>	na <u>né</u> nguna. Tanàna amin'ny taona 2014. Aritr'o amin'ny taona 2014.
PRESET COUNTERS	0	Clears all internal counters

In order to establish the format of the display, the 8275 provides a number of user programmable display format parameters. Display formats having from 1 to 80 characters per row, 1 to 64 rows per screen, and from 1 to 16 horizontal lines per row are available.

In addition to transferring characters from memory to the CRT screen, the 8275 features cursor position control. The cursor position may be programmed, via X and Y cursor position registers, to any character position on the display. The user may select from 4 cursor formats. Blinking or non-blinking underline and reverse video block cursors are available.

2. CRT Timing – The 8275 provides two timing outputs, HRTC and VRTC, which are utilized in synchronizing CRT horizontal and vertical oscillators to the 8275 refresh cycle. In addition, whenever HRTC or VRTC are active, a third timing output, VSP (Video Suppress) is true, providing a blanking signal to the dot timing logic. The dot timing logic will normally inhibit the video output to the CRT during the time when video suppress signal is true. An additional timing output, LTEN (Light Enable) is used to provide the ability to force the video output high regardless of the state of VSP. This feature is utilized by

the 8275 to place a cursor on the screen and to control attribute functions. Attributes will be considered in the next section.

The HLGT (Highlight) output allows an attribute function to increase the CRT beam intensity to a level greater than normal. The fifth timing signal, RVV (Reverse Video) will, when enabled, cause the system video output to be inverted.

#### 3. Special Functions -

<u>VISUAL ATTRIBUTES</u> – Visual attributes are special codes which, when retrieved from display memory by the 8275, affect the visual characteristics of a character position or field of characters. Two types of visual attributes exist, character attributes and field attributes.

Character Attribute Codes: Character attribute codes are codes that can be used to generate graphics symbols without the use of a character generator. This is accomplished by selectively activating the Line Attribute outputs (LA0-LA1), the Video Suppression output (VSP), and the Light Enable output. The dot timing logic uses these signals to generate the proper symbols. Character attributes can be programmed to blink or be highlighted individually. Blinking is accomplished with the Video Suppression output (VSP). Blink frequency is equal to the screen refresh frequency divided by 32. Highlighting is accomplished by activating the Highlight output (HGLT). Character attributes were designed to produce the graphic symbols shown in Figure 3-4.

Field Attribute Codes: The field attributes are control codes which affect the visual characteristics for a field of characters, starting at the character following the field attribute code up to, and including, the character which precedes the next field attribute code, or up to the end of the frame.

There are six field attributes:

- Blink Characters following the code are caused to blink by activating the Video Suppression output (VSP). The blink frequency is equal to the screen refresh frequency divided by 32.
- 2. Highlight Characters following the

code are caused to be highlighted by activating the Highlight output (HGLT).

- 3. *Reverse Video* Characters following the code are caused to appear in reverse video format by activating the Reverse Video output (RVV).
- 4. Underline Characters following the code are caused to be underlined by activating the Light Enable output (LTEN).
- 5. General Purpose There are two additional 8275 outputs which act as general purpose, independently programmable field attributes. These attributes may be used to select colors or perform other desired control functions.

The 8275 can be programmed to provide visible or invisible field attribute characters as shown in Figure 3-5. If the 8275 is programmed in the visible field attribute mode, all field attributes will occupy a position on the screen. They will appear as blanks caused by activation of the Video Suppression output (VSP). The chosen visual attributes are activated after this blanked character. If the 8275 is programmed in the invisible field attribute mode, the 8275 row buffer FIFOs are activated. The FIFOs effectively lengthen the row buffers by 16 characters, making room for up to 16 field attribute characters per display row. The FIFOs are 16 characters by 7 bits in size. When a field attribute is placed in the row buffer during DMA, the buffer input controller recognizes it and places the next character in the proper FIFO. When a field attribute is placed in the buffer output controller during display, it causes the controller to immediately put a character from the FIFO on the Character Code outputs (CC0-6). The chosen attributes are also activated.

<u>LIGHT PEN DETECTION</u> – A light pen consists fundamentally of a switch and light sensor. When the light pen is pressed against the CRT screen, the switch enables the light sensor. When the raster sweep coincides with the light sensor position on the display, the light pen output is activated. If the output of the light pen is presented to the 8275 LPEN input, the row and character position coordinates are stored in two 8275 internal registers. These registers can be read on command by the microprocessor.

<u>SPECIAL CODES</u> – Four special codes may be used to help reduce memory, software, or DMA overhead. These codes are placed in character positions in display memory.

- 1. End of Row Code -
- Activates VSP. VSP remains active until the end of the line is reached. While VSP is active, the screen is blanked.
  - 2. End of Row-Stop DMA Code Causes the DMA Control Logic to stop DMA for the rest of the row when it is written into the row buffer.


It affects the display in the same way as the End of Row Code.


# 3. End of Screen Code -

Activates VSP. VSP remains active until the end of the frame is reached.

4. End of Screen-Stop DMA Code – Causes the DMA Control Logic to stop DMA for the rest of the frame when it is written into the row buffer. It affects the display in the same way as the End of Screen Code.


<u>**PROGRAMMABLE DMA BURST CON-**</u> <u>**TROL**</u> – The 8275 can be programmed to request single byte DMA transfers or DMA burst transfers of 2, 4, or 8 characters per burst. The interval between bursts is also programmable. This allows the user to tailor his DMA overhead to fit his system needs.






Seventh Line of a Character Row

Figure 3-2. 8275 Row Display





	CTER ATTRIBUTE	1.11	OUT	PUTS		SYMBOL	DESCRIPTION				
Ċ	ODE "CCCC"	LA ₁	LA ₀	VSP	LTEN	STIVIBUL	DESCRIPTION				
	Above Underline	0	0	1	0						
0000	Underline	1	0	0	0		Top Left Corner				
	Below Underline	0	1	0	0						
	Above Underline	0	0	1	0						
0001	Underline	1	1	0	0		Top Right Corner				
	Below Underline	0	1	0	. 0		TOP RIght Comer				
	Above Underline	0	1	0	0						
0010	Underline	1	0	0	0		Bottom Left Corner				
	Below Underline	0	0	1	0						
	Above Underline	0	1	0	0		······				
0011	Underline	1	1	0	. 0		Bottom Right Corner				
	Below Underline	0	0	1	0	1					
	Above Underline	0	0	1	0						
0100	Underline	0	0	0	1	i	Top Intersect				
	Below Underline	0	1	0	0						
	Above Underline	0	1	. 0	. 0						
0101	Underline	1	1	0	0		Right Intersect				
	Below Underline	0	1	0	0		right intersect				
	Above Underline	0.	1	0	0		· · · · · · · · · · · · · · · · · · ·				
0110	Underline	1	0	0	0		Left Intersect				
	Below Underline	0	1	0	0						
	Above Underline	0	1	0	0						
0111	Underline	0	0	0	1		Bottom Intersect				
••••	Below Underline	0	0	1	0	1 1					
	Above Underline	0	0	1	0						
1000	Underline	0	0	0	1		Horizontal Line				
	Below Underline	0	0	1	0	1. 1					
	Above Underline	0	1	0	0		· · · · · · · ·				
1001	Underline	0	1	0	0		Vertical Line				
	Below Underline	0	1	0	0		Voltiour Ento				
	Above Underline	0	1	0	0						
1010	Underline	0	0	0	1		Crossed Lines				
1010	Below Underline	0	1	0	0		Crossed Enles				
	Above Underline	0	0.	0	0		· · · · · · · · · · · · · · · · · · ·				
1011	Underline	0	0	0	0	1	Not Recommended *				
1011	Below Underline	0	0	0	0	- ·	Not Recommended				
	Above Underline	0	0		0						
1100	Underline	0	0	1	0	1 .	Special Codes				
1100	Below Underline	0	0	1	0	-	Special Coues				
	Above Underline	0	0				·····				
1101	Underline			fined	+	{	Illegal				
	Below Underline	Undefined		-	illegai						
	Above Underline				1.		· · · · · · · · · · · · · · · · · · ·				
1110	Underline	Undefined			lilegal						
	Below Underline			-	Illegal						
	Above Underline			· · ·							
1111	Underline		<u>+-</u>	 		-	Illegel				
	i undeniné :	1	i Unde	efined	1	1	Illegal				

#### Character attributes were designed to produce the following graphics:


*Character Attribute Code 1011 is not recommended for normal operation. Since none of the attribute outputs are active, the character Generator will not be disabled, and an indeterminate character will be generated.

Character Attribute Codes 1101, 1110, and 1111 are illegal.

Blinking is active when B = 1.

Highlight is active when H = 1.

#### Figure 3-4. Character Attributes




EXAMPLE OF THE VISIBLE FIELD ATTRIBUTE MODE (UNDERLINE ATTRIBUTE) EXAMPLE OF THE INVISIBLE FIELD ATTRIBUTE MODE (UNDERLINE ATTRIBUTE)

Figure 3-5. Field Attribute Examples

# 3.2 8279

The 8279 Programmable Keyboard/Display Interface block diagram and pin configuration are shown in Figure 3-6. The 8279 will be utilized in the CRT design example for performing keyboard scanning, key debounce, and data bus interface functions. Only features associated with these functions will be described in this section. The reader is referred to the 8279 data sheet for information on display control, sensor matrix mode operation, and strobed input mode operation. A detailed description of the 8279 keyboard scanning, debounce, and data bus interface functions follows.



The primary functions of the 8279 in the CRT system application include scanning the 64 key keyboard, determining if a key has been depressed, and, when polled by the system processor, transmitting the address of the key in the keyboard matrix to the master processor. Alternately, the interrupt line from the 8279 may be used to inform the CPU of a key depression. A block diagram of the 8279 interface, as implemented in the CRT system design example, is provided in Figure 3-7. The keyboard controller initiates the keyboard scanning process by transmitting keyboard scan line selection information over output lines SL0-SL2. The data may be encoded or decoded depending on the mode programmed, Assuming encoded mode is selected, the SLO-SL2 lines are connected to the input of a 3-line to 8-line decoder as shown in Figure 3-7. The decoder outputs are connected to the keyboard row inputs. Only one decoder output will be enabled for a given set of input conditions. The keyboard column outputs are connected to the 8279 return line inputs RL0-RL7. The eight return lines are buffered and latched by the 8279. These lines are scanned by the internal logic of the 8279, looking for a key depression in the selected row. If the debounce circuit detects a key depression, it waits approximately 10 ms to determine if the key remains down. If it does, the address of the key in the matrix plus the status of the shift and control lines are transferred to the 8279 FIFO. The FIFO data format is shown in Figure 3-8. The FIFO will hold up to eight data bytes; that is, up to eight key depressions may occur prior to a CPU initiated read operation. The number of characters entered into the FIFO is indicated by the character count contained within the FIFO status word. When a key depression is detected, the 8279 interrupt line goes high, and the FIFO status is modified to reflect the number of characters contained in the FIFO. The CPU may determine the occurrence of a key depression in one of two ways: The 8279 interrupt line may be connected to the interrupt input line of the CPU, forcing the CPU to call an interrupt service routine which reads the FIFO character. An alternate approach requires the CPU to periodically poll the 8279, reading the FIFO status word. If the FIFO character count is non-zero, indicating that at least one character is present in the FIFO, the CPU then reads the FIFO contents. This approach will be utilized in the CRT design example. A read operation places the contents of the FIFO on the system data bus and decrements the FIFO character

count, contained within the FIFO status word, by one.




Figure 3-8. FIFO Data Byte Format

#### 4. CRT SYSTEM DESIGN EXAMPLE

#### 4.1 SCOPE OF THE PROJECT

A fully operational, microcomputer-based CRT terminal was designed and constructed utilizing the 8275 CRT Controller and 8279 Keyboard Controller as the basic system elements. The terminal incorporates the majority of the functions found in existing dedicated computer terminals. An Intel[®] 8080A microprocessor was utilized as the CPU in the design. The recently announced Intel[®] 8085 microprocessor constitutes an ideal processor for future CRT terminal designs. LSI devices were utilized in the design whenever possible in order to minimize component count.

# 4.2 SYSTEM SPECIFICATIONS

The specifications for the CRT terminal design are as follows:

# Display Format

- 80 characters/display row
- 25 display rows
- Character Format (Figure 4-1)
  - 5×7 character contained within a 7×10 matrix, 1st and 10th lines blanked, 1st and 7th columns blanked, 9th line cursor position, blinking underline cursor.

Characters Recognized

- Displayable characters: 64 ASCII uppercase alphanumeric characters
- Control characters:

Line feed, Control J Carriage return, Control M Back space, Control H

 Escape Sequences: Cursor up, ESC, A Cursor down, ESC, B Cursor right, ESC, C Cursor left, ESC, D Clear screen, ESC, E Home, ESC, H Erase to end of screen, ESC, J Erase line, ESC, K

#### Characters Transmitted

- 64 ASCII upper-case alphanumeric characters
- ASCII Control Character set
- ASCII Escape Sequence set

Program Memory

• 2K bytes, 2716 EPROM Display/Buffer/Stack Memory

• 2K bytes, 2114 static RAM

Data Rate

• 4800 BAUD maximum using 8080A

- CRT Monitor
  - Ball Bros TV-12, 12 MHz B.W.

Keyboard

• Microswitch hall effect keyboard, open collector outputs

Scrolling Capability

• Scroll up feature implemented with 8257 DMA Controller Screen Refresh Rate

• 60 Hz





Figure 4-1. Character Format

#### 4.3 SYSTEM HARDWARE DESIGN

# 4.3.1 General Considerations

A block diagram of the CRT terminal is presented in Figure 4-2. The diagram includes only essential system features. A detailed schematic of the CRT terminal is contained in the appendix. The terminal was constructed using an Intel[®] SDK-80 microcomputer kit and an Intel[®] SBC 905 prototyping board. The standard 8080 bus structure incorporated in the SDK-80 kit allowed the CRT terminal to be implemented with minimum buffering.

In the ensuing discussion of CRT terminal operation, it will be assumed that the terminal normally communicates with a remote device, such as an Intel[®] MDS microcomputer development system. Communication will take place in the full duplex mode. The CRT terminal, upon transmitting a character to the remote device, will remain idle until a character is received from the external device. Transmission of a character to the remote device is initiated by depressing a key on the keyboard. Character transmission to the CRT terminal from the remote device is assumed to be asynchronous with respect to terminal operation.



#### 4.3.2 Operation

The 8080A CPU initializes each peripheral to the appropriate mode of operation following system reset. Upon receiving a character from a remote device, the 8251 USART issues an interrupt to the CPU. The CPU calls the interrupt service subroutine, which polls both the 8275 and 8251 to determine the source of the interrupt. Having determined that the 8251 issued the interrupt, the CPU calls the READ/STORE USART character subroutine, reads the USART character, and stores the character in buffer memory. The character recognition subroutine is called next. This routine determines whether the character is a displayable character, a control character, or a character in an escape sequence. Assuming the character is a displayable character, the CPU places the character in


display memory at the location corresponding to the present cursor position, advances the cursor, modifies the display memory pointers, and, if required, performs the operations necessary for scrolling. If the received character is a control character or escape sequence character requiring cursor and display memory pointer changes, these functions are carried out. Escape sequences which involve erasing a portion of the display are also handled via the appropriate subroutines.

In order to place characters contained in display memory on the CRT display screen, the 8275 CRT Controller must first transfer the display characters, via the 8257 DMA Controller, to the 8275's row buffers. It should be noted that the 8257 DMA Controller is required to achieve the data transfer

rate necessary for CRT refreshing. Display characters are then transferred from the 8275 row buffers to the character code outputs CC0-CC5. The character code outputs are applied to the character generator address lines A3-A8 (Figure 4-3). Line count outputs LCO-LC2 from the 8275 are applied to character generator address lines A0–A2. It should be noted that the 8275 displays character rows one line at a time. The line count outputs are utilized to determine which line of the character selected by A3-A8 will be displayed. Following the transfer of the first line to the dot timing logic, the line count is incremented and the second line of the character row is selected. The process continues until the last line of the row under consideration is transferred to the dot timing logic.

The dot timing logic latches the 6-bit character code and 3-bit line count from the 8275 on positive transitions of the character clock and transfers this information to the character generator ROM. In systems requiring a greater number of lines/character, the fourth line count output would also be used. The 7-bit ROM output corresponds to the 7 dots which make up a line segment for a particular character. The ROM output is loaded into a parallel input-serial output shift register. The shift register is clocked at the dot clock rate (11.34 MHz) continuously. The shift register output constitutes the video input to the CRT. The character code outputs select the character to be displayed at a given character position in the display row. The character set consists of  $2^{6}=64$  ASCII upper case alphanumeric characters.

The row by row transfer of character data from display memory to the 8275 continues until the beginning of the last display row. At this time the 8275 issues an interrupt to the CPU. The CPU polls both the 8275 and 8251. Having determined that the interrupt originated with the 8275, the CPU calls the 8275 interrupt subroutine. The 8275 interrupt subroutine re-initializes the 8257 DMA Controller starting address and terminal count parameters and polls the 8279 Keyboard Controller to determine if a key depression has occurred. If a key has been depressed, the CPU reads the key position data from the 8279, performs a table lookup, and transmits the appropriate ASCII character to the CRT data output via the 8251 USART. It should be noted that interrupts are generated by the 8275 every 16.67 ms for a 60 Hz screen refresh rate.



# 4.3.3 System Timing

The CRT terminal display raster is shown in Figure 4-4. It can be seen from the figure that a display row is composed of 10 lines. The Total Line Time consists of the display portion of the line plus the Horizontal Blanking Time. Row Time is equal to the number of lines per row multiplied by the Total Line Time. The Total Screen Time (1/Refresh Rate) is equal to the Row Time multiplied by the number of display rows plus the Row Time intervals associated with vertical blanking. Specifications for the BALL BROS. monitor show that there are constraints on the Vertical Blanking Time, Horizontal Blanking Time, and Horizontal Oscillator Repetition Rate. These constraints are summarized in Table 4-1.




Table 4-1

PARAMETER	RANGE
Vertical Blanking Time (VRTC)	900 µsec nominal
Vertical Drive Pulsewidth	300 $\mu$ sec $\leq$ PW $\leq$ 1.4 ms
Horizontal Blanking Time (HRTC)	11 μsec nominal
Horizontal Drive Pulsewidth	25 $\mu$ sec $\leq$ PW $\leq$ 30 $\mu$ sec
Horizontal Repetition Rate	15,750 ±500 pps
· · · · · · · · · · · · · · · · · · ·	n anting a first set

Given the constraints in Table 4-1 and the Refresh Rate specification of 60 Hz, the Vertical Retrace Row Count and Horizontal Retrace Character Count parameters required by the 8275 CRT Controller may be calculated:

$$\begin{array}{l} \text{Fotal Screen Time} = \frac{1}{\text{Refresh rate}} = \frac{1}{60 \text{ Hz}} \\ = 0.01667 \text{ sec} \end{array}$$

Also,

Total Screen Time = (Row Time) (# of Display Rows)

+ Vertical Blanking Time (VRTC)

Vertical Blanking Time (VRTC) must be an integral number of Row Times (between 1 and 4).

Therefore,

0.016667 sec = (Row Time) (25) + VRTC= (Row Time) (25) + N (Row Time)

$$=$$
 (Kow Time) (25) + N (Kow Time)

If N is selected to be 2, the following result is obtained:

Row Time = 
$$6.17284 \times 10^{-4}$$
 sec

Therefore,

VRTC = (2)(Row Time) = 
$$12.3457 \times 10^{-4}$$
 sec  
=  $1.23457$  ms

Since the Vertical Blanking Time, nominally 900  $\mu$ sec, falls within the constraints for the Vertical Drive Pulsewidth, the VRTC output from the 8275 may be used directly for the Vertical Drive Pulse. The 8275 will be programmed for a Vertical Retrace Row Count of 2.

In order to calculate the Horizontal Retrace Character Count, it is necessary to consider the row format as defined in the specifications. Figure 4-5 shows three adjacent characters in a row. The row, as shown, is composed of 10 Lines/Row and 7 Dots/Line/Character. Given that the Row Time is 617.284  $\mu$ sec, the Total Line Time may be calculated as follows:

Total Line Time =	Row Time			
Total Line Time ~	# Lines/Row			
ele ale de la el al	617.284 × 10 ⁻⁶ sec			
by the task of T	10			
=	$= 61.7284 \times 10^{-6}$ sec			
=	= 61.7284 μsec			

The Total Line Time is composed of the display portion of the line plus the Horizontal Blanking Time (HRTC).

Total Line Time = 
$$61.7284 \times 10^{-6}$$
 sec

= 80 
$$\left(\frac{\text{Character Time}}{\text{line}}\right)$$
 + HRTC


Horizontal Blanking Time (HRTC) must be an integral number of Character Times/Line. Then

$$61.7284 \times 10^{-6} \text{ sec} = 80 \left( \frac{\text{Character Time}}{\text{line}} \right) + M \left( \frac{\text{Character Time}}{\text{line}} \right)$$

If M is selected to be 20, the following result is obtained:

$$\left(\frac{\text{Character Time}}{\text{line}}\right) = \frac{61.7284 \times 10^{-6}}{80 + 20}$$
  
= 6.1728 × 10⁻⁷ sec  
= 617.284 ns

This value defines the period of the 8275 character clock.



The Horizontal Blanking Time (HRTC) is calculated as follows:

HRTC = 20 (617.284 ns)

=  $12.3456 \,\mu \text{sec}$  (nominal value  $11 \,\mu \text{sec}$ )

The 8275 will be programmed for a Horizontal Retrace Character Count of 20. Since the specifications call for a Horizontal Drive Pulsewidth of  $25-30 \mu sec$ , an external oneshot is required. The oneshot is triggered by the leading edge of HRTC.

Using the value for the Character Time/Line, the Dot Clock Rate may be established. It should be noted that the clock is used to shift data from the parallel in-serial out shift register (contained in the dot timing logic) to the CRT video input. The system character clock is also derived from the Dot Clock.

The dot clock is calculated as follows:

$$\left(\frac{\text{Dot Time}}{\text{line}}\right) = \left(\frac{\frac{\text{Character Time}}{\text{line}}}{\frac{\# \text{dots/character}}{7}}\right)$$
$$= \frac{6.17284 \times 10^{-7}}{7} \sec$$
$$= 8.8183 \times 10^{-8} \sec$$
$$= 88.183 \text{ ns}$$

Dot Clock Frequency =  $\frac{1}{\frac{\text{Dot Time}}{\text{Line}}}$  = 11.34 MHz

The Horizontal Oscillator Repetition Rate may be calculated as follows:

$$f_{\text{Horiz}} = \frac{1}{\text{Total Line Time}} = \frac{1}{61.7284 \times 10^{-6} \text{ sec}}$$
  
= 16,200 Hz

This value falls within the system specification of  $15,750 \pm 500$  pps.


# 4.3.4 Dot Timing Logic


The primary function of the dot timing logic, illustrated in Figure 4-6, is to transfer the output of the character generator ROM to the video input of the CRT. Due to the high data transfer rate (11.34 MHz), logic external to the 8275 is required for this function. The data transfer operation is accomplished as follows: The character generator ROM output is applied to the parallel input lines of the 74166 shift register, the shift register is loaded synchronously with respect to the positive-going edge of the character clock, and data is clocked out of the 74166 serial input at the dot clock frequency. The 74166 output is applied, through appropriate gating logic, to the CRT video input. In addition to the previously described functions, the dot timing logic provides the timing signals required for transferring characters from the 8275 character code and line count outputs to the character generator ROM, implements the video suppress and light enable gating functions, and generates the system dot and character clocks.

In order to understand the dot timing logic design process, it is necessary to refer to Figure 4-6 and Figure 4-7.

It can be seen from the timing waveforms of Figure 4-7 that the character code output from the 8275 will be valid 150 ns (worst case) after the negative-going edge of the character clock. The character generator ROM output will be valid, assuming a direct connection between the 8275 and the ROM, 450 ns (worst case) after the character code appears at the address inputs. Total delay from the negative-going edge of the character clock until ROM output data becomes available is then 600 ns. Given the character clock width of 617 ns and external logic propagation delays and setup times, it becomes difficult to latch the ROM output for the first display character during the first character clock period. In order to alleviate this situation, a data pipelining technique is utilized. The timing for this technique is shown in Figure 4-7. A latch, introduced between the 8275 and the character generator ROM as shown in Figure 4-6. samples character code and line count data from the 8275 1/2 dot clock (45 ns) after the positivegoing edge of the character clock. Data from the latch is applied to the character generator ROM address lines yielding, after a 450 ns delay (worst case), the appropriate 7-bit code at the ROM output. ROM data is loaded into the 74166 shift register on the next positive-going edge of the character clock. This technique effectively delays the video output from the shift register by  $1\frac{1}{2}$ character clocks, but eliminates the difficulties in sampling the ROM data within the first character clock period. Due to the video delay associated with this technique, it is also necessary to delay all signals affecting the video output and CRT timing. These signals include HRTC, VRTC, VSP, and

LTEN. The delay is accomplished using a two-stage shift register constructed with edge triggered D flipflops (74175). The system dot clock (11.34 MHz) is obtained by dividing the 22.68 MHz output from the 8224 clock generator by two. The dot clock is utilized to clock the 74166 output shift register and is divided by 7, using a 74S163 counter, to produce the system character clock. It should be noted that the use of a bipolar character generator PROM such as the Intel[®] 3604 or 3608 will reduce the external dot timing logic package count due to the reduced access time.






# 4.3.5 Keyboard Interface Design

The keyboard interface, Figure 4-8, consists of the 8279 Keyboard Controller and the decoding logic necessary for scanning the keyboard matrix. The 8279 SL0–SL2 output lines are decoded by the 74S138 decoder. The eight output lines from the decoder select 1 of 8 keyboard matrix rows for testing by the 8279. The keyboard matrix column output lines are connected to the 8279 return lines, RL0–RL7. Open collector outputs presented by individual keys within the matrix eliminate the need for isolation diodes when two keys in a given column are depressed. Two-key rollover was chosen as the operating mode for the 8279.

# 4.3.6 System Memory Design

The system memory, illustrated in Figure 4-9, consists of one 2716 EPROM used for program storage and four 2114 RAMs used for display memory, buffer memory, and system stack. The 2114 4K static RAM was chosen for the design because of its  $1K \times 4$  organization, ease of use, and availability. Buffering between RAM memory and the system data bus was used to minimize bus loading.






Figure 4-9. System Memory

### 4.4 SYSTEM SOFTWARE DESIGN

# 4.4.1 General Considerations

The approach taken in presenting the system software design is as follows: First, the software development process will be outlined. A discussion of system software operation will then be undertaken. Software operation will be followed by a detailed presentation of system subroutines.

#### 4.4.2 Software Development

Software development was accomplished using the following tools:

- 1. Intel[®] MDS microcomputer development system
- 2. Intel[®] dual floppy disc system
- 3. Intel[®] ICE-80 In-Circuit Emulator

4. Intel[®] ISIS II disc operating system


The MDS was utilized in conjunction with the dual floppy disc system for program editing, assembly, relocation, and loading functions. The ICE module was used extensively for loading assembled routines into the prototype system RAM and debugging program errors. While in the emulation mode, the ICE processor controlled the operation of the CRT system. During debugging, emulation proceeded normally until certain user specified break conditions occurred, at which time ICE entered the interrogation mode. During interrogation mode all processor functions, including DMA, ceased, allowing the user to access and display CPU register contents, status, and up to 44 previous machine cycles, system memory contents, and I/O device data.

## 4.4.3 Operation

The fundamental operations performed by the CRT system software are presented in Figure 4-10. Extensive use of subroutines in implementing major software functions resulted in readily understandable software. Debugging operations were also simplified as a result of the software structure. At


system reset, the central processor interrupt system is disabled, the program counter is set to zero, and peripheral reset functions are carried out. Following reset, the system software initializes all peripherals, clears buffer memory, initializes special buffer locations, fills display memory with space codes, and enables interrupts. The processor then loops until an interrupt arrives from the 8275 or 8251. When the processor detects the occurrence of an interrupt, the instruction being executed is completed, an RST 7 vector is placed on the system data bus, and the RST 7 call instruction is executed, forcing a jump to the starting address of the 8275/8251 interrupt polling routine. Once the polling routine establishes the source of the interrupt, program flow continues along one of the two possible paths shown in Figure 4-10. An 8275 interrupt causes the 8257 DMA Controller to be reinitialized, the 8279 Keyboard Controller to be serviced, and, if a key depression has occurred, a character to be transmitted to the terminal output. An interrupt from the 8251 will first cause the USART character to be read and stored in memory. The system software then examines the character to determine whether it is a displayable character, a control code, or the first or second character in an escape sequence. After determining the nature of the character, an appropriate subroutine is called. Following the completion of the routines associated with an 8275/8251 interrupt, interrupts are re-enabled and a return instruction executed. The CPU then loops until the receipt of an interrupt. In order to appreciate the operation of the system software in detail, it is necessary to consider the following items:

- 1. System memory organization.
- 2. The relationship between character position on the screen and screen pointers Row Count, Column Count, and memory pointer Top.
- 3. The relationship between memory pointers Row Count, Column Count and the 8275 cursor X and Y position registers.
- 4. Scrolling concepts, including the relation between scrolling, display memory, and the memory pointer Top.




#### System Memory Organization

System memory organization is shown in Figure 4-11. It should be noted that an additional 2K block of RAM was utilized for program memory (rather than PROM) during the software development/debug phase of system design.



#### Character Position/Screen Pointer Relationships

To define the location of a character on the screen, two pointers, Row Count and Column Count, were created in memory. The relationship between character location on the screen and the two pointers is illustrated in Figure 4-12. Row Count and Column Count are stored in memory locations RCTAD and CCTAD, respectively. Row Count represents the position of the first character in a given row. For the first row, Row Count = 0000H. For the second row, Row Count = 0050H. Column Count represents the specific column in which the character is located. Character position on the screen may be calculated by adding the Row Count to the Column Count; e.g., the highlighted character in Figure 4-12 is located at AOH + 03H = A3H.





## Memory Pointer/8275 Cursor Position Register Relationship

It was necessary to establish a relationship between Row Count and Column Count pointers and the 8275 Cursor X and Y Position registers for the cursor generated by the 8275 to be loaded at the appropriate position on the screen. This relationship is summarized in Table 4-2.

The value transferred to the 8275 for the Cursor X Position is identical to the Column Count. A new parameter, Cursor Y Position, stored at memory location CURSY, was also established. For a given Row Count value, a value for Cursor Y Position is defined. This value is transferred to the 8275 Cursor Y Position register.

It is necessary to introduce an additional parameter, Top, which will be used in conjunction with Row Count and Column Count to determine the location in display memory at which an incoming display character will be stored. The location at which a given character will be stored (assuming no more than 2000 characters have been entered since initialization) is calculated by adding TOP + Row Count + Column Count, where TOP is assumed to be 8000H, the starting location of display memory shown in Figure 4-11. Following system initialization, characters will be entered in display memory starting at memory location 8000H. The 2000th character will be entered at location 87CFH. Upon entering the 2001st character, a scrolling condition exists and TOP will be modified to point to memory address 8050H. An in-depth discussion of scrolling is presented in the next section.


ROW	ROW COUNT VALUE	CURSOR Y POSITION REGISTER VALUE	COLUMN	COLUMN COUNT VALUE	CURSOR X POSITION REGISTER VALUE
1	0000H	00H	1	00H	00H
2	0050H	01H	2	01H	01H
3	00A0H	02H	3	02H	02H
4	00F0H	03H	4	03H	03Н
25	0780H = 1920D	18H = 24D	80	4FH = 79D	4FH = 79D

Table 4-2
SCREEN POINTER/8275 CURSOR X, Y POSITION REGISTER RELATIONSHIP

#### Scrolling

Scrolling is implemented in the CRT system design by shifting the entire display up by 1 row when a scrolling condition occurs. Scrolling will occur when certain cursor manipulation functions are exercised or when a character is entered in the last CRT display position, indicating a full memory page condition exists. Character entry will be used as the vehicle for explaining scrolling in the following discussion.

Characters are normally entered sequentially in display memory. When the 2000th character has been entered, display memory capacity has been attained; i.e., a full page condition exists. At this point, scrolling will take place. For scrolling to take place, DMA channel 2, the channel used to extract characters from display memory, must be re-initialized to the appropriate starting address and terminal count values. The memory pointer TOP will be used to establish the starting address for channel 2. Prior to scrolling, TOP = 8000H, the starting address of display memory. Each scrolling operation causes 80D (50H) to be added to TOP, moving the pointer, as shown in Figure 4-13b, to the beginning of the following row in display memory. It should be recalled that TOP, in conjunction with Row Count and Column Count determines the insertion address for incoming display characters. The net effect of modifying TOP is to shift the information being displayed on the CRT up by 1 row; i.e., scrolling is accomplished. Prior to scrolling, the terminal count value for DMA channel 2 is equal in magnitude to the display memory length -1 or 87CFH - 8000H. The actual value sent to the terminal count register is 87CFH - 8000H + 8000H. The addition of 8000H sets bit 14 in the terminal count register to a 1, indicating a DMA read operation. If scrolling is to be implemented, the terminal count value must be modified to 87CFH - TOP + 8000H. Characters transferred by channel 2 include those characters located from the address specified by TOP to the end of display memory. In order to transfer the characters from the beginning of display memory through the address immediately prior to TOP, the autoload feature of the 8257 DMA controller is utilized. When DMA channel 2 reaches terminal count, following the transfer of characters from TOP to the end of display memory, the starting address and terminal count parameters stored in the DMA channel 3 registers are loaded into channel 2. DMA operations resume in channel 2 using the channel 3 parameters. To accomplish the desired channel 3 operations, it is only necessary to re-initialize the channel 3 starting address to the beginning address of display memory, and the terminal count value to 87CFH, the maximum terminal count for a 2000-byte display memory space. These processes are performed during DMA re-initialization following an 8275 interrupt. New text entry following scrolling is illustrated in Figure 4-13. BOTTOM, a parameter corresponding to the address of the first character in the last row to be displayed, is utilized during clear to end of screen operations.




#### 4.4.4 System Subroutines

#### System Initialization Routine (CRTGO)

The system initialization routine, Figure 4-14, establishes a starting point for system operation. The 8251 USART is initialized to transmit to and receive characters from an external device. The 8279 Keyboard Controller, at system reset, comes up in the two-key rollover mode. It is therefore only necessary to set up the Keyboard Controller internal operating frequency during initialization. Assuming a desired internal operating frequency of approximately 100 kHz and a 2.048 MHz system clock, the frequency divider chain is programmed to divide by 21. The 8275 initialization parameters are determined from the original CRT system specifications and vertical retrace Row Count/ Horizontal Retrace Character Count calculations previously performed. The delayed line number feature allows the use of only 3 line count outputs

to determine which of 10 possible lines in a character row will be displayed. Given that the underline placement position is set to the ninth row, the top and bottom lines of the character are automatically blanked, leaving, effectively, 8 unique lines for display. The 8275 cursor position registers are initialized to zero, forcing the cursor to the upper left-hand corner of the display. The preset counters command resets all 8275 counters to zero and stops the 8275 counters until another command is issued. The 8275 is then started by a start display command. An interrupt will be generated from the 8275 approximately 15 ms later. Interrupts are enabled following the 8275 start command. Interrupts were disabled prior to this time to insure that the central processor did not react to erroneous interrupts from the 8275 generated prior to 8275 initialization. The processor, following initialization, waits in a loop until the arrival of an interrupt from the 8275 or 8251.



#### Interrupt Polling Subroutine (Poll)

The interrupt polling subroutine, Figure 4-15, tests to determine the source of the interrupt. If the interrupt originated with the 8275, the 8275 interrupt service subroutine is called. Following completion of the subroutine, interrupts are re-enabled, and a return executed. An interrupt issued from the 8251 forces subroutine calls to the read/store USART character subroutine and the character recognition/handling subroutine. Interrupts are re-enabled at the completion of the character recognition/handling routine. A return operation follows.




Figure 4-15. Interrupt Polling Subroutine (POLL)

#### 8275 Interrupt Service Subroutine (RT 75)

The 8275 interrupt service subroutine, Figure 4-16, re-initializes the 8257 DMA Controller, then tests the 8279 FIFO status. If a character has been transmitted from the keyboard to the Keyboard Controller, a table lookup operation is performed to obtain the correct ASCII code for the character, and the character is transmitted.




Figure 4-16. 8275 Interrupt Service Subroutine (RT75)

#### USART Read/Store Subroutine (RDF 51)

The read/store USART character subroutine, Figure 4-17, moves a character from the USART to the CPU, masks off the upper-most bit, and stores the character in system buffer memory.






Figure 4-17. READ/STORE USART Character Subroutine (RDF51)

# Character Recognition/Handling Subroutine (CHREC)

The character recognition/handling subroutine, Figure 4-18, examines the masked USART charac-


ter to determine whether the character is a displayable character, control code, or the first or second character in an escape sequence. A call to the appropriate subroutine follows the decision-making process. If the character is the first character in an escape sequence, the escape sequence flag is set and the processor loops until a second character is received. The character immediately following the ESC character is examined by the escape code handling subroutine and a jump to an escape code routine follows. If the character is a displayable character or control code, the appropriate subroutine is called.





#### Escape Sequence Subroutine (ESREC)


The escape sequence subroutine, Figure 4-19, performs a masking operation on the USART character, shifts the result by one bit position, and adds this value to the base address of the escape sequence lookup table, BSETI. The lookup table contains starting addresses for each of the escape sequence routines. This address is jammed into the program counter and the routine executed. A summary of escape sequence functions is given in Appendix 5.2.






# Control Code Subroutine (CNTRL)

The control code subroutine, Figure 4-20, involves, conceptually, the same procedures executed by the escape sequence subroutine. A summary of control code functions is given in Appendix 5.2.




The display character handling subroutine, Figure 4-21, determines if the cursor is located in the last column of the row, the last display position, or elsewhere and calls the appropriate subroutines.



#### Display Subroutine One (DIS1)

Display subroutine one, Figure 4-22, calculates the location in memory at which the display character is to be inserted. If the location calculation results in an address outside of the display memory bounds, appropriate compensation action is taken. Prior to inserting the display character in memory, the first character position in the row in which the character will be located is examined. If an End of Row character (EOR) is found, the row in question will be blanked by the 8275. It is necessary to clear the row by filling it with space codes (Fill Subroutine), then insert the display character in the desired location. If no EOR character is found, insertion proceeds without further software intervention.



Display Subroutines A, B, C (DISA, DISB, DISC)

Display subroutines A, B, and C, Figure 4-23, modify the appropriate display memory pointers. The modifications are based on the present cursor location, as determined by subroutine DISPL. The resulting cursor position data is transferred to the 8275 Cursor X and Y Position registers. If DISC is called, a scrolling operation occurs.

# Cursor Up Routine (ESCA)

The cursor up routine, Figure 4-24, determines if the cursor is located in the first display row. If it is, the Row Count and Column Count values are modified, and the cursor is moved to the last display row with no change in X position. If the cursor is not in the top row, the row up subroutine is called.

**DISPLAY SUBROUTINE B (DISB)** DISPL SET COLUMN COUNT = 0 SET ROW COUNT = INCRÉMEN CURSOR Y POSITION CALL LOAD CURSOR POSITION SUBROUTINE, WP75 RETURN DISPLAY SUBBOUTINE C (DISC) DISPL SET COLUMN COUNT = 0 CALL LOAD CURSOR POSITION SUBROUTINE WP75 SUBROUTINE BETURN

DISPLAY SUBROUTINE A (DISA)

DISPI


INCREMENT COLUMN COUNT

CALL LOAD CURSOR POSITION

SUBROUTINE, WP75

RETURN

Figure 4-23. Display Subroutines -A (DISA), B (DISB), C (DISC)







Figure 4-26. Cursor Right Routine (ESCC)

#### Cursor Down Routine (ESCB)

The cursor down routine, Figure 4-25, determines if the cursor is located in the last display row. If it is, the scroll subroutine is called. No modification of cursor position is called for. If the cursor is not located in the last display row, the row down subroutine is called.





#### Cursor Right Routine (ESCC)

The cursor right routine tests the cursor location and moves the cursor as described in Figure 4-26. If the cursor is in the last display position, a scrolling operation occurs. 8275 Cursor X and Y Position registers are updated accordingly.

## Cursor Left Routine (ESCD)

The cursor left routine tests the cursor location and moves the cursor as described in Figure 4-27.





Figure 4-27. Cursor Left Routine (ESCD)

#### Clear Screen Routine (ESCE)


Several possibilities existed for implementing the clear screen function. The simplest of these techniques involves filling the display memory with space codes. This technique, although conceptually simple, requires several milliseconds to implement. The End-of-Row character (EOR) recognized by the 8275 allows the clear screen feature to be executed in a considerably shorter time span. During the clear screen routine, Figure 4-28, EOR characters are placed in the first character position of each row in display memory. Since the EOR character blanks the entire display row when placed in the first character position of the row, the use of EOR characters in each row blanks the entire screen. All pointers are cleared during the clear screen operation.



#### Figure 4-28. Clear Screen Routine (ESCE)


#### Home Routine (ESCH)


The home routine, Figure 4-29, resets the Row Count, Column Count and Cursor Y Position buffers to zero, but does not affect the value of TOP.



#### Erase to End of Screen Routine (ESCJ)

The erase to end of screen routine, Figure 4-30, inserts End of Row characters (EOR) in display memory in the same fashion as the clear screen routine. The fundamental difference between the routines is that the erase to end of screen routine must insert EOR characters selectively. Only rows from the present display row until the last display row, pointed to by BOTTOM, receive EOR characters. It should be noted that the pointer BOTTOM changes dynamically with scrolling operations.






#### Erase Line Routine (ESCK)

The erase line routine, Figure 4-31, calculates the location of the first character in the current display row, stores the location in buffer memory, and calls the fill subroutine, which fills the row with space codes.

**Backspace Routine (CTRLH)** 


See cursor left routine.

*Line Feed Routine (CTRLJ)* See cursor down routine.



## Carriage Return Routine (CTRLM)

The carriage return routine, Figure 4-32, clears the column count and updates the 8275 cursor position registers.





# Row Up, Row Down Subroutines (ROW UP, ROW DOWN)

The row up subroutine, Figure 4-33, subtracts 80D from the Row Count value, decrements the Cursor Y Position pointer, and updates the 8275 Cursor Position registers. The row down subroutine, Figure 4-34, differs in that 80D is added to Row Count.

# Column Right, Column Left Subroutines (COLRT, COLLT)

The column right subroutine, Figure 4-35, increments the Column Count pointer and updates the 8275 cursor position registers. The column left subroutine, Figure 4-36, differs in that the Column Count is decremented.




Figure 4-33. Row Up Subroutine (ROWUP)




Figure 4-34. Row Down Subroutine (ROWDN)




Figure 4-35. Column Right Subroutine (COLRT)





Figure 4-36. Column Left Subroutine (COLLT)

#### Scroll Subroutine (SCROL)

The scroll subroutine, Figure 4-37, fills the row in display memory pointed to by TOP with space characters via the fill subroutine, then modifies the value of TOP. TOP is utilized by the 8275 service subroutine in re-initializing the 8257 DMA controller.




#### Fill Subroutine (FILL)


The fill subroutine, Figure 4-38, calculates the location of the last character in the current display row, plus one character position, by adding 80D = 50H to the location of the first character in the current display row. The current stack pointer value is saved, then the stack pointer is loaded with the location of the last character in the current display row, plus one character position. The B and C registers of the CPU are loaded with space characters and 40 PUSH B operations performed. This technique provides a rapid means (275  $\mu$ sec) of filling a given row with space codes.

#### Load Cursor Position Subroutine (WP 75)

The load cursor position subroutine, Figure 4-39, transfers the contents of the Column Count and cursor Y position pointers to the 8275 cursor X position and cursor Y position registers, respectively.

The relationship between system subroutines is presented in Appendix 5.3. Software timing considerations are covered in Appendix 5.4.








Figure 4-39. Load Cursor Position Subroutine (WP75)

DB₀ 27 D0 28 D1 VCC RxRDY -+ +5V DB1-+ 8251 INT DB2 GND D2 D3 DB3 ÷ DSR OD DTR OF RTS OB CTS OA **D**SR D84-D4 DTR RTS 24 DB5 D5 D6 23 DB6-8251 17 CTS D7 C/D DB7 12 ABO-TxD FROM 8251 DECODER čš RxD 3 TxC 9 RxC 25 RD I/OR 13 +12V +12V **↓**+5V +5V 10 ⁷⁴⁰⁶ **Σ**1κ 21 S1κ RESET-RESET 20 12 ¢2(TTL) 2.7K CLK 5.1K 7406 TTYTx 15 16 0-13 "-D 10 510 1 2N2222 47 7406 7406 h 27 o 28 CRT Tx/TTYTx RET 22 21 3 CRT DATA 25 OUTPUT 14 13 12 11 0A 0B 0C 0D CY 93S16 (*15) A B C D 430 1.5₩ ≹ 12 11 14 13 12 11 QA QB QC QD 
 OA OBOC OD
 9


 OA OBOC OD
 10

 CY
 74161
 ET


 (÷15)
 EP
 7


 A B C D CLRCK
 10
 10
 LD D ET 10 EF 7 CLR CK P1 2 L 74161 (÷11 or 16) 15 CY 15 15 CΥ CY E -12V TTL Tx 20 7 BCD CLRCK 3 4 5 6 3 4 5 6 4 5 6 R2 1K OSC 18.432 MHz t +12∨ ≸150 CRT DATA 2 INPUT 24 7 23 26 TTYRX 14 19 TTYRx RET 10к ≨ >12 12 5 8 20 2N2222 430 ±1№914 110 +12 ᆂ -10V Ŧ 24 CRT Rx 025 TTL Rx 4.7K ~~~ 17 CRT SIG GND/TTL SIG GND Ŧ


SERIAL COMMUNICATIONS SECTION




# **CRT** Terminal Schematic - CPU Section












#### **CRT Terminal Schematic – Peripherals Section**





CRT Terminal Schematic - Dot Timing Logic Section




# Appendix 5.2 ESCAPE/CONTROL/DISPLAY CHARACTER SUMMARY

	CONT CHARA					YABL			·		ESC/ SEQU			
віт	000 °	0 ₀₁	⁰ 10	⁰ 1 ₁	¹ 0 ₀	¹ 0 ₁	¹ 1 ₀	1 ₁₁	01 ₀	0 ₁₁	10 ₀	¹ 0 ₁	1 ₁₀	¹ 1 ₁
0000	NUL @	DLE	SP	φ	0	Р							a de la compañía de la	
0001	SOH A	ό ο ο	!	-1	A	۵			4		A			
0010	STX B	DC2 R	"	2	В	R					. 🖌 в		t de la composition de la comp	
0011	ETX C	DC3 S	#	3	C	s					→ c		•	
· 0100	EOT	DC4 T	\$	4	D	т					← _D			
0101	ENQ E	NAK	%	5	E	υ			an the state		CLR E			
0110	ACK	SYN V	&	6	F	۰V			· · ·		,			
0111	BEL G	етв W	,	7	G	Ŵ			· · · · ·		- S-	1971 - A.		
1000	BS H	CAN X	(	8	н	x		1			HOME H			4 - 4
1001	нт	EM Y	)	9	1	Y	а. 1910 г.		n dana Siri Antonio					$= \frac{1}{2} \sum_{i=1}^{n} $
1010	LF	sub z	*	:	J	z	н. - н				EOS I	14 A.	10.15	
1011	vт ^к	ESC	+	;	ĸ	ſ					EL j			
1100	⇒ FF	FS ·		. <	L									
1101	CR M	GS	-	. =	м	]	х. х.							
1110	SO N	RS ^	•	>	N	۸								
1111	S1 O	US -	/	?	0								·· .	

NOTE:

Shaded blocks = functions terminal will react to. Others can be generated but are ignored up on receipt.



# Appendix 5.4 SOFTWARE TIMING

Subroutine execution times are summarized in the flowchart provided in Figure 5-1. The values shown represent the number of clock cycles required for the execution of a given routine. The actual routine execution time is obtained by multiplying the number of clock cycles/routine by the time/clock cycle. For a 2.048 MHz system clock, the time/ clock cycle is  $0.4883 \ \mu$ sec. It should be noted that the values indicated represent worst-case execution times. In order to appreciate the meaning of the subroutine execution times, it is necessary to consider two factors:

- 1. The time available for the CPU to execute instructions between DMA operations.
- 2. The maximum rate at which data characters are presented to the CPU for processing.

CPU availability during a complete display frame is illustrated in Figure 5-2. Available CPU processing time, per character, at 4800 baud, during the DMA active portion of the display frame, is illustrated in Figure 5-3. It can be seen from Figure 5-3 that 1443  $\mu$ sec are available for processing each character during the DMA active portion of the frame. Total CPU processing time during the DMA inactive portion of the frame may be seen from Figure 5-2 to be 1234  $\mu$ sec. This value encompasses the time to process the 8275 interrupt and perform character handling functions.

Using the information contained in Figure 5-1, the maximum execution time* for a given character handling routine is 802  $\mu$ sec. Since this value is less than 1.443 msec, proper timing is assured. Using the maximum character handling routine execution time and the time required for 8275 interrupt processing, the maximum CPU availability requirement during the DMA inactive portion of the frame may be calculated. This value corresponds to 802  $\mu$ sec + 253  $\mu$ sec (8275 interrupt processing) or 1055  $\mu$ sec. Since this value is less than 1234  $\mu$ sec, proper timing is assured.

#### Appendix 5.5

## VISUAL ATTRIBUTE IMPLEMENTATION CONSIDERATIONS


In order to utilize the visual attribute features of the 8275, it is necessary to modify the CRT system hardware and software functions accordingly.

Hardware modifications necessary to implement character attributes are illustrated in Figure 5-4. The attribute outputs LAO-LA1 selectively control the data transferred to the output shift register.


The software memory management scheme presented in the Application Note must be modified in order to accommodate attribute features. An outline of the software considerations involved when using the attribute features is presented as follows:


- 1. Attributes, as described in the 8275 Data Sheet, occupy character locations in display memory. Since the number of attributes per display row may be variable, the linear mapping relationship between character position on the screen and memory pointers Top, Row Count, and Column Count no longer exists. It is necessary to keep track of the number of attribute characters in each row and their specific location when modifying pointer values.
- 2. The increased number of character locations required will force the user to incorporate additional display RAM.
- 3. Since the total number of characters in display memory may be variable when attributes are utilized, it is necessary to modify the starting address and terminal count values for the DMA channels as required.
- 4. Character insertion and deletion operations may be handled through block transfer operations or through the use of extended display memory row segments.

^{*}see notes, Figure 5-1.









#### Figure 5-3. CPU Availability/Character at 4800 Baud (DMA Active)

Figure 5-4. Typical Character Attribute Logic

# Appendix 5.6 SOFTWARE LISTINGS

LOC	OBJ	SEQ		SOURCE S	TATEMENT	
LOC	000				SYSTEM SOFTWAR	
		234	,0215/0	;	EQUATES	
OOFR			CNCTI			-8251 CONTROL ADDRESS
00FA 00FAF 0005E 00055E 00054 00045 000447 00088 00048 00088 00048		6 7 9 10 11 12 13	CNCTL CNIN CNOM KCOM CRCAT PC2SA PC3SA PC3TC PC3SA PC3TC MDS57 PMD57	ÉQUU EQUU EQQUU EQQUU EQQUU EQQUU EQQUU EQQUU EQQUU EQQUU EQQUU EQQUU	OFBH OFAH OFAH 6FH 5EH 5FH 5EH 44H 45H 45H 46H 47H 46H 47H 46H 46H 47H 48H	:8251 CONTROL ADDRESS 8251 INPUT DATA ADD 8251 OUTPUT DATA ADD 8279 COMMAND ADDRESS 8279 DATA ADDRESS 8275 DATA ADDRESS 8275 DATA ADDRESS 8275 CH 2 START ADD PORT 8257 CH 2 START ADD PORT 8257 CH 3 STARTING ADD PORT 8257 CH 3 STARTING ADD PORT 8257 CH 3 TERM COUNT PORT 8257 MODE CLEAR 8257 MODE SET (AUTOLOAD, CH 2 ENABLED) 8257 MODE SET PORT
		20 21		SYSTEM	INITIALIZATIC	DN ROUTINES
	C34000	23		JMP ORG	CRTGO	;JUMP TO START OF MAIN ROUTINE
0038		25 26 27		•	0038H	
-	C3C900	28		;	POLL	; JUMP TO START OF INT SERVICE ROUTINE
0040	E.	29 30	CDTCO.	ÓRG	0040H	
0040	F3 31FF87	32	CRIGO:	ĎI LXI	SP, 87FFH	;DISABLE INTERRUPTS ;LOAD STACK POINTER
	· · · ·	34		MEMORY	CLEAR ROUTINE	3
004A 004B 0050 0051 0054 0055	210080 3E20 7D FECF CA5400 23 C34700 7C FE87 CA5E00	42	CRTGO: THETA: NXT1:	LXI MVI MOV CPI JZ INX JMP MOV CPI JZ	H,8000H A, 20H A,L OCFH NXT1 H THETA A,H 87H NXT2	LOAD H&L WITH START ADD OF DISPLAY MEM LOAD A WITH SPACE CHAR CODE LOAD SPACE CHAR IN MEM MOVE LOW ADD BYTE TO A COMPARE WITH OCFH IF COMPARTISON JMP TO NXT1 INCREMENT H&L JMP TO THETA, CONT LOADING MEMORY MOVE UP ADD BYTE TO A COMPARE WITH 87H IF COMPARESON, ADD=LAST DISPLAY ADD THEREFORE, JMP TO NXT2 INCREMENT H&L JMP TO THETA, CONT LOADING MEMORY
005A 005B	23 C34700	48		INX JMP	H THETA	JMP TO THETA, CONT LOADING MEMORY
		50 51		POINTE	R/BUFFER CLEAR	ROUTINE
0064 0067 006A	210000 22D387 22E287 22D887 22D887 22DA87 22DC87 22DC87		NXT2:	; SHLD SHLD SHLD SHLD SHLD SHLD SHLD	H,0000H RCTAD LOCBUF LOCAD LOCAD LOCSO LOCSO LOCXX LOCPR H SOCOH	
008A	22DC87 22DE87 22E087 210080 22D687 218087 228087 320587 32D287 32D587 322587 32E587	69	NXT2:	SHLD LXI SHLD LXI SHLD MVI STA STA STA STA	LOCPR H,8000H TOPAD H,8780H EOTAD A,00H CCTAD CURSY XFLG USCHR	ZERO H&L ZERO ROW COUNT ZERO BUFFER ZERO CHARACTER LOCATION ZERO CHARACTER LOCATION ZERO LOC OF 1ST CHAR IN ROW ZERO PRESENT LOC OF 1ST CHAR IN ROW ZERO PRESENT LOC OF 1ST CHAR IN ROW LOAD H&L WITH 8000H SET TOP = 8000H LOAD H&L WITH 8780H SET BOT = 8780H ZERO A ZERO COLUMN COUNT ZERO COLUMN COUNT ZERO COLUSOR Y POINTER ZERO USART CHAR BUFFER
		70 71 72		8251 II	NITIALIZATION	ROUTINE
0090 0092 0094 0096	D3FB 3E27	73 74 75 76 77		MVI OUT MVI OUT	A,4FH CNCTL A,27H CNCTL	MODE SET VALUE TO A OUPUT VALUE COMMAND WORD TO A OUTPUT VALUE
		76 77 78 79 80	: :	8279 II	NITIALIZATION	ROUTINE
0098 0098	3E35 D36F	81		MVI OUT	A,35H KCOM	;OUTPUT PROG CLOCK, DIV BY 21
		82 83 84		8275 II	NITIALIZATION	ROUTINE
				1		

009C 3E00 85 009E D35F 86	MVI A,00H OUT CRCOM	;RESET AND STOP DISPLAY
00Å0 3FLF 87	MVI A,4FH	;SCREEN PARAM BYTE 1
00A2 D35E 88 00A4 3E58 89 00A6 D35E 90	MVI A,58H	; BYTE 2
00A8 3E89 91	OUT CRDAT MVI A,89H	; BYTE 3
00AA DI35E 92 00AC 3ED9 93 00AE DI35E 94	OUT CRDAT MVI A,OD9H	; BYTE 4
00B0 3E80 95	OUT CRDAT MVI A,80H	;LOAD CURSOR POSITION
00B2 D35F 96 00B4 3E00 97	OUT CRCOM MVI A,OOH	;CURSOR X POSITION
00B6 D35E 98 00B8 3E00 99	OUT CRDAT MVI A,OOH	CURSOR Y POSITION
00BA D35E 100	OUT CRDAT MVI A,OEOH	PRESET COUNTERS
00BE D35F 102 00C0 3E23 103	OUT CRCOM MVI A,23H	START DISPLAY
00C2 D35F 104 00C4 FB 105	OUT CRCOM EI	;ENABLE INTERRUPTS
OOBE         D35F         102           OOC0         3E23         103           OOC2         D35F         104           OOC4         FB         105           OOC5         00         106         LOOP:           OOC6         C3C500         107	NOP JMP LOOP	
108		
109 110	8275/8251 INTERRUPT P	OLLING ROUTINE
111		
00C9 DB5F 113 POLL: 00CB E620 114 00CD CAD500 115	IN CRCOM ANI 20H JZ AGGIE	; BEAD 8275 STATUS, CLEARING INT ; MASK STATUS, SAVE INT REO BIT ; IF STATUS=1, SERVICE 8275
00D0 CD7304 117 GIGEM:	ČALL RT75	CALL 8275 INT SERVICE SUBROUTINE
00D0 CD7304 117 GIGEM: 00D3 FB 118 00D4 C9 119 120	EI RET	ENABLE INTERRUPTS RETURN
00D5 CDDD00 121 AGGIE: 00D8 CDE500 122	ČALL RDF51 CALL CHREC	CALL READ USART CHAR ROUTINE
00DB FB 123	EI	CALL CHARACTER RECOG/HANDLING ROUTINE
00DC C9 124 125 126	RET	; RETURN
127	USART READ/STORE CHAR	
OODD         DBFA         128         RDF51:           OODF         E67F         129	ÍN CNIN ANI 7FH	; BEAD ASCII CHAR FROM USART, RESETTING RXRDY MASK BIT 8,SAVE BITS 1-7 ;STORE USART CHAR IN MEMORY
00E1 32E587 130 00E4 C9 131	STA USCHR RET	; STORE USART CHAR IN MEMORY ; RETURN
132 133 134	CHARACTER RECOGNITION	/HANDLING SUBROUTINE
00E5 3AE487 134 00E8 E6FF 136 00EA CAF100 137	LDA XFLG	LOAD A WITH ESC SEQ FLAG
00EA CAF100 137 00ED CD0F01 138	ANI OFFH JZ NXTX CALL ESREC	SET/RESET ZERO BIT IF ONE CHAR=2ND CHAR IN ESC SEQ CALL_ESC SEQ SUBROUTINE
00F0 C9 139 00F1 3AE587 140 NXTX:	RET	• BETTILEN
00F4 E660 141	LDA USCHR ANI 60H	LOAD USART CHAR IN A MASK BITS 1-5,&8,SAVING BITS 6&7 JF ZERO CHAR-CONTROL CHAR
143	JZ NXTY	; IF ONE CHAR=DISPLAY CHAR
00F9 CD4B03 144 00FC C9 145	CALL DISPL RET	CALL DISPLAY CHAR SUBROUTINE
00FD 3AE587 146 NXTY: 0100 E610 147	LDA USCHR ANI 10H	LOAD USART CHAR IN A MASK OFF BITS,SAVE BIT 5 IF ZERO CONT CHAR-CONT CODE
0102 C20901 148 149	JNZ NXTZ	; IF ZERO CONT CHAR=CONT CODE ; IF ONE CONT CHAR∍ESC CODE ;CALL CONTROL CODE SUBROUTINE
0105 CD2701 150 0108 C9 151 0109 21E487 152 NXTZ:	CALL CNTRL RET	; RETURN
0100 3601 153	LXI H,XFLG MVI M,O1H	,LOAD H&L WITH ADD OF ESC SEQ FLAG ;SET ESC SEQ FLAG
155	RET ;	; RETURN
156 157	ESCAPE SEQUENCE SUBRO	UTINE
010F 3E00 158 ESREC: 0111 32F#87 150	MVI A,OOH STA XFLG	;ZERO A ;RESET ESC SEQ FLAG
0114 3AE587 160 0117 E60F 161	LDA USCHR ANI OFH	LOAD USART CHAR IN A MASK BITS 5-8 SHIFT LEFT,YIELDING OFFSET
0119 07 162 011A 21D004 163	RLC	;SHIFT LEFT,YIELDING OFFSET ;LOAD BASE ADD OF TABLE 1 IN H&L
011D 110000 164 0120 5F 165	LXI D,0000H	
0121 19 166 0122 5E 167	DAD D	LOAD OFFSET IN E ADD OFFSET TO BASE, RESULT IN H&L MOVE LOW BYTE OF ROUTINE ADD TO E INCREMENT COMPUTED ADDRESS MOVE UP BYTE OF ROUTINE ADD TO D
0123 23 168	INX H	INCREMENT COMPUTED ADDRESS
U125 EB 1/0	MOV D,M XCHG PCH	CAUDANGE DOE WITE BOL
172	PCHL	LOAD PC WITH ROUTINE ADD, JMP TO ROUTINE
173	CONTROL CODE SUBROUTI	

0127 3AE587 012A E606 012C 21F004 012F 110000 0132 5F 0133 19 0134 5E 0135 23 0136 56 0137 EB 0138 E9	176 177 178 180 181 182 183 184 185 186	XCHG PCHL	LOAD USART CHAR IN A MASK CHAR, SAVE BITS 2-3 LOAD PASE ADD OF TABLE 2 IN H&L CLEAR D&E LOAD OFFSET IN E ADD OFFSET TO BASE, RESULT IN H&L MOVE LOW BYTE OF ROUTINE ADD TO E INCREMENT COMPUTED ADDRESS MOVE UP BYTE OF ROUTINE ADD TO D EXCHANGE D&E WITH H&L LOAD PC WITH ROUTINE ADD, JMP TO ROUTINE
0139 2AD387 013C 7D 013D FEC0 013F CA4601 0142 CD0803 0145 C9 0146 7C 0147 FEC0 0147 FEC0 0149 CA5001 0144 C9 0150 218007 0155 22D387 0156 3E18 0158 32D587 0158 C9 015E C9	196 197 198 200 BETA: 201 202 203 203 205	CURSOR UP ROUTINE LHLD RCTAD MOV A,L CPI OOH JZ ALPHA CALL ROWUP RET MOV A,H CPI OOH JZ BETA CALL ROWUP RET CALL ROWUP RET LXI H,0780H SHLD ROTAD MVI A,18H STA CURSY CALL WP75 RET	LOAD ROWCOUNT IN H&L MOVE LOW BYTE OF ROWCOUNT TO A COMPARE BYTE WITH OOH IF BYTE=O CONTINUE COMPARRISON CALL ROWUP SUBROUTINE RETURN MOVE UP BYTE OF ROWCOUNT TO A COMPARE BYTE WITH OOH IF BYTE=O, ROWCOUNT=FIRST ROW CALL ROWUP SUBROUTINE RETURN LOAD H&L WITH ROWCOUNT=LAST ROW VALUE (1920D) STORE 0780H IN ROWCOUNT BUFFER LOAD A WITH CURSOR Y POS BUFFER CALL LOAD CURSOR POSITION SUBROUTINE
015F 2AD387 0162 7D 0163 FE80	206 207 208 209 ESCB: 210 211 212 213 214 215 GAMMA: 216 217 218 219 220 DELTA: 221	CURSOR DOWN ROUTINE LHLD RCTAD MOV A,L CPI 80H JZ GAMMA CALL ROWDN RET MOV A,H CPI 07H JZ DELTA CALL ROWDN RET CALL WP75	LOAD ROWCOUNT IN HAL MOVE LOW BYTE OF ROWCOUNT TO A COMPARE BYTE WITH 80H IF BYTE=80H, CONTINUE COMPARRISON CALL ROWDOWN SUBROUTINE RETURN MOVE UP BYTE OF ROWCOUNT TO A COMPARE BYTE WITH OTH IF BYTE=07H, ROWCOUNT=LAST ROW CALL ROWDOWN SUBROUTINE RETURN CALL LOAD CURSOR POSITION SUBROUTINE CALL SCROLL SUBROUTINE RETURN
	222 223 224 225 226 ESCC: 227 228 230 231 232 232 233 234 235 236 237 238 237 238 239 230 237 238 239 230 237 238 239 230 237 238 239 230 240 CCTOA: 241 243 240 CCTOB: 243 244 243 244 244 245 246 247 248 249 250 241 241 241 241 245 245 245 245 257 257 257 257 257 257 257 257 257 25	CURSOR RIGHT ROUTINE LDA CCTAD CPI 4FH JZ ZETA CALL COLRT RET LHLD RCTAD MOV A,L CPI 80H JNZ CCTOA JNZ CCTOA JMP CCTOB MVI A,OOH STA CCTAD	LOAD COLUMN COUNT IN A COMPARE BYTE WITH 4FH IF BYTE=4FH, COLUMN COUNT =LAST CHARACTER POS IN ROW CALL COLUMN RIGHT SUBROUTINE RETURN LOAD ROWCOUNT IN H&L MOVE LOW BYTE OF ROWCOUNT TO A COMPARE BYTE WITH 80H IF BYTE=80H, CONTINUE COMPARRISON MOVE UP BYTE OF ROWCOUNT TO A COMPARE BYTE WITH 07H IF BYTE=07H, ROWCOUNT=LAST ROW JUMP TO CCTOB ZERO A ZERO COLUMN COUNT CALL ROWDOWN SUBROUTINE RETURN ZERO CA ZERO COLUMN COUNT BUFFER CALL LOAD CURSOR POSITION SUBROUTINE CALL SCROLL SUBROUTINE RETURN
01B0 3AD287 01B3 FE00 01B5 CABC01 01B8 CD2C03 01BB C9 01BC 2AD387 01BF 7D 01C0 FE00 01C2 C2CE01 01C5 7C 01C6 FE00 01C8 C2CE01	251 252 253 254 255 257 256 257 258 258 259 260 261 262 263	LDA CCTAD CPI OOH JZ NXTA CALL COLLT RET LHLD RCTAD MOV A,L CPI OÓH JNZ CCTMA MOV A,H CPI OÓH JNZ CCTMA	LOAD COLUMN COUNT IN A COMPARE BYTE WITH OCH IF BYTE=0,COLUMN COUNT =FIRST CHAR POS IN ROW CALL COLUMN LEFT SUBROUTINE RETURN LOAD ROWCOUNT IN H&L LOAD LOW BYTE OF ROWCOUNT IN A COMPARE BYTE WITH OCH IF BYTE=0,CONTINUE COMPARRISON LOAD UP BYTE OF ROWCOUNT IN A COMPARE BYTE WITH ZERO IF BYTE=0,HOME POS CONDITION EXISTS

01CB         C3D701         264           01CE         3E4F         265           01D0         32D287         266           01D3         CD0803         267           01D6         C9         268           01D7         218007         269           01D4         22D387         270           01D3         3E4F         271           01D7         3E4F         271           01E2         3E18         273           01E2         3E18         273           01E4         32D587         274           01E4         32D507         274           01E4         20507         275           01E4         C9         275	CCTMA: CCTMB:	JMP CCTMB MVI A,4FH STA CCTAD CALL ROWUP RET LXI H,0780H SHLD RCTAD MVI A,4FH STA CTAD MVI A,18H STA CURSY CALL WP75 RET	JUMP TO CCTMB LOAD A WITH 4FH SET COLUMN COUNT=4FH=79D CALL ROWUP SUBROUTINE RETURN LOAD H&L WITH ROWCOUNT=780H=1920D SET ROWCOUNT =1920D LOAD A WITH 4FH SET COLUMN COUNT=4FH=79D LOAD A WITH 18H SET CURSOR Y POINTER=18H=24D CALL LOAD CURSOR POSITION SUBROUTINE RETURN
277 278		HOME ROUTINE	
210000         279           01EB         210000         280           01EE         22D387         281           01F1         3E00         262           01F3         32D287         283           01F6         32D587         284           01F9         CD3C03         285           01FC         C9         287	ESCH:	LXI H.OOOOH SHLD RCTAD MVI A.OOH STA CCTAD STA CURSY CALL WP75 RET	ZERO H&L SET ROWCOUNT=0 ZERO A SET COLUMN COUNT=0 SET CURSOR Y POINTER=0 CALL LOAD CURSOR POSITION SUBROUTINE RETURN
288		ERASE LINE ROUTINE	
01FD 2AD687 290 0200 EB 291 0201 2AD387 292	ESCK:	LHLD TOPAD XCHG LHLD RCTAD DAD D SHLD LOCXX	LOAD TOP IN H&L STORE TOP IN D&E LOAD ROWCOUNT IN H&L ADD TOP+ROWCOUNT, RESULT IN H&L STORE RESULT IN MEM
0204         19         263           0205         22DE87         295           0208         3E87         296           0208         D21402         298           0208         D21402         298           0208         D21402         299           0211         C32002         300           0214         C22002         301           0217         3ECF         302           0210         D2A02         304           0211         D22002         304           0212         D2402         305           0220         CALEST         306           0212         D2202         304           0210         D2A02         304           02210         D2A02         305           02202         ADE87         306           0223         22E287         307           0226         CD3204         308           0229         C9         309		MVI     A,87H       CMP     H       JNC     FRODO       CALL     COMMX       JMP     BILBO       JNZ     BILBO       JNZ     BILBO       JNC     BILBO       JNC     BILBO       JNC     BILBO       JNC     BILBO       JNC     BILBO       JNL     LOCRX       SHLD     LOCRUF       CALL     FILL       RET     A	LOAD 87H IN A COMPARE H WITH 87H IF NO CARRY, CONTINUE JUMP TO BILBO IF NOT EQUAL END COMPARRISON LOAD CFH IN A COMPARE L WITH CFH IF NO CARRY, LOCXX LESS THAN OR EQ TO 87CFF IF CARRY, CALL COMPENSATION ROUTINE LOAD LOC OF FIRST CHAR IN ROW IN H&L STORE LOCXX IN BUFFER CALL FILL ROW WITH SP CHAR SUBROUTINE RETURN
		COMPENSATION SUBROUTINE	E COMRX
0231 22DE87 316	COMRX:	LHLD LOCXX LXI D,0F830H DAD D SHLD LOCXX RET	LOAD LOCXX IN H&L LOAD COMPENSATION VALUE IN D&E ADD D&E TO H&L STORE RESULT IN LOCXX
319	ESCE:	CLEAR SCREEN ROUTINE	
0237 0019 323 0239 115000 323 023C 210080 324		MVI A,0F0H MVI B,19H LXI D,50H LXI H,8000H	MOVE EOR CHAR TO A MOVE LOOP CTR START VALUE =19H=25D TO B MOVE 80D=50H TO D&E MOVE 8000H TO H&L
023F 77 326 0240 19 327	LOADX:	MOV M,A DAD D DCR B JNZ LOADX	MOVE EOR CHARACTER TO MEM ;ADD 80D=50H TO ADDRESS IN H&L ;DECREMENT B ;CONTINUE LOOPING IF B NOT ZERO
0241 05 328 0242 C23F02 329 0245 210000 331 0248 22D387 332 0248 210080 333 0248 22D080 333 0248 22D687 334 0251 218087 335 0254 22E687 336 0257 3E00 337 0259 32D287 338 025C 32D587 339 025C 32D587 341 0265 C9 341		LXI H,0000H SHLD RCTAD LXI H,8000H SHLD TOPAD LXI H,8780H SHLD BOTAD MVI A,00H STA CCTAD STA CURSY STA XFLG CALL WP75 RET	ZERO HAL ZERO ROWCOUNT ZERO COLUMN COUNT ZERO COLUMN COUNT ZERO CURSOR Y POS ;CALL LOAD CURSOR POSITION SUBROUTINE
344		ERASE TO END OF SCREEN	ROUTINE
0266 2AD687 346 0269 EB 347 026A 2AD387 348 026D 19 349	ESCJ:	LHLD TOPAD XCHG LHLD RCTAD DAD D	LOAD TOP IN H&L STORE TOP IN D&E LOAD ROW COUNT IN H&L ADD TOP+ROWCOUNT, YIELDING LOC OF FIRST CHAR IN PRESENT ROW
350 026E 22E087 351 352		SHLD LOCPR	STORE LOCATION IN MEM

02 02 02 02 02	274 277 27A 27D 280 282	3E87 BC D27D02 CDEE02 C38902 C28902 3ECF BD D28902 CDEE02	34567890128 333355555566666	VAR:	MVI CMP JNC CALL JMP JNZ MVI CMP JNC CALL ;	COMRY FIN FIN A,OCFH L	LOAD 87H IN A COMPARE H WITH 87H IF NO CARRY, CONTINUE COMPARRISON CALL COMPENSATION ROUTINE JUMP TO FIN IF NOT EQUAL END COMPARRISON LOAD CFH IN A COMPARE L WITH CFH IF NO CARRY,LOCPR LESS THAN OR EQ TO 87CFH CALL COMPENSATION ROUTINE
000000000000000000000000000000000000000	8DF 9958BE 9958BE 9958BE	2AD687 7D FE00 C2A102 7C FE80 C2A102 218087 22E687 C3AB02 C3AB02 C3AB02	33333333333333333333333333333333333333	FIN:	; LHLD MOV JNZ MOV CPI JNZ LXI JNP LXI LHLD DAD SHLD		LOAD TOP IN H&L MOVE L TO A COMPARE BYTE TO OOH IF NO COMPARRISON, JUMP TO TROLL MOVE H TO A COMPARE BYTE WITH 80H IF NO COMPARRISON,JUMP TO TROLL IF COMPARRISON,SET BOT=8780H JUMP TO GNOME LOAD -80D=0FFB0H IN D&E LOAD TOP IN H&L ADD -80D TO TOP
02	AD	3EF0 2AE087	379 381 382	GNOME:	MVI LHLD	LOCPR	;LOAD A WITH EOR CHAR (LOOP START) ;LOAD LOCPR IN H&L
02 02 02 02	287 287		384			M,A A,L 80H WIZAR A,H 87H WIZAR	;MOVE EOR CHAR TO MEM MOVE L TO A COMPARE YTE WITH 80H IF NO COMPARRISON,JMP TO WIZAR MOVE H TO A COMPARE BYTE WITH 87H IF NO COMPARRISON, JMP TO WIZAR IF COMPARRISON,PROCEED TO GZONK
022 022 022 022 022 022 022 022 022 022	C1 C2 C3 C6 C7 C8	EB 2AE687 7D BB C2CC02 7C BA C2CC02	2004567800 0000000000000000000000000000000000	GZONK: FUN:	XCHG LHLD MOV CMP JNZ MOV CMP JNZ	BOTAD A,L FUN A,H D FUN	MOVE EOR CHAR TO BEM MOVE L TO A COMPARE YTE WITH 80H IF NO COMPARRISON, JMP TO WIZAR MOVE H TO A COMPARE BYTE WITH 87H IF COMPARRISON, PROCEED TO GZONK STORE PRESENT LOC IN DAE LOAD BOT IN H&L MOVE L TO A COMPARE E WITH A IF NO COMP, JUMP TO FUN MOVE L TO A COMPARE D WITH A IF NO COMP, JMP TO FUN IFCOMPARRISON, RETURN RETURN RETURN
02 02 02 02	CB CC CF D2	22E087 C3AB02	403		RET LXI SHLD JMP	LÓCP R GNOME	SET LOCPR =8000H
02 02 02 02 02 02 02	2D5 2D6 2D9 2D8 2D8 2D8 2D8 2D8	EB 2AE687 7D BB C2E402 7C	405678900 40078900 411234 411234	WIZAR:		BOTAD A,L E NUF A,H D,H NUF	STORE LOCPR IN D&E LOAD BOT IN H&L MOVE L TO A COMPARE E WITH A IF NO COMP, JMP TO NUF MOVE H TO A COMPARE D WITH A IF NO COMP, JMP TO NUF IF COMPARRISON, RETURN RETURN
02 02	2E7 2E8	C9 215000 19 22E087 C3AB02	415 416 417 418 419 420	NUF:	LXI DAD SHLD JMP	D LOCPR GNOME	ADD 80D TO LOCPR (LOCPR IN D&E) STORE LOCPR IN MEM JUMP TO GNOME
02 02 02	F1 F4	22E087	4223 4223 4223 4225 4225 4227 8	COMRY:	LHLD LXI DAD SHLD RET	SATION SUBROUTIN LOCPR D,OF830H LOCPR EED ROUTINE	E COMRY ;LOAD LOCPR IN H&L ;LOAD COM VALUE IN D&E ;ADD COMPENSATION TO LOCPR ;STORE LOCPR IN MEM ;RETURN
02	F9	C35F01	429 430 431 432	CTRLJ:	JMP	ESCB GE RETURN ROUTIN	E
03	FC FE 101 104	3E00 32D287 CD3C03 C9	4334564336433643364336435643564356435643	CTRLM:	MVI STA CALL RET	A.OOH CCTAD WP75	ZERO A SET COLUMN COUNT=0 CALL LOAD CURSOR POSITION SUBROUTINE RETURN
<u>0</u> 7	00F	C28001	438 439 440	מיז נסידי	;	PACE ROUTINE	
03	505	C3B001	441	CTRLH:	JMP	ESCD	

442 443	ROWUP SUBROUTINE	
444 0308 2AD387 445 ROWUF 0308 11B0FF 446 030E 19 447 030F 22D387 448	: LHLD RCTAD LXI D,OFFBOH DAD D SHLD RCTAD	LOAD ROWCOUNT IN H&L MOVE -80D=OFFBOH (2'S COMP) TO D&E ADD -80D TO ROWCOUNT STORE RESULT IN ROWCOUNT BUFFER
0312 21D587 450 0315 35 451 0316 CD3C03 452 0319 C9 453	LXI H,CURSY DCR M CALL WP75 RET	LOAD CURSOR Y POINTER ADDRESS IN H&L DECREMENT CURSOR Y POINTER CALL LOAD CURSOR POSITION SUBROUTINE RETURN
455 456	ROWDOWN SUBROUTINE	
031A         2AD387         457         ROWDN           031D         115000         458         59           0320         19         459         59           0321         22D387         460         61           0327         34         462         62           0328         CD3C03         463         64           0328         C9         465         465	: LHLD RCTAD LXI D,50H DAD D SHLD RCTAD LXI H,CURSY INR M CALL WP75 RET ;	LOAD ROWCOUNT IN H&L MOVE +80D=50H TO D&E ADD +80D TO ROWCOUNT STORE RESULT IN ROWCOUNT LOAD CURSOR Y POINTER ADDRESS IN H&L INCREMENT CURSOR Y POINTER CALL LOAD CURSOR POSITION SUBROUTINE RETURN
466 467	COLUMN LEFT SUBROUTIN	IE Contraction of the second
032C 21D287 468 COLLT 032F 35 469 0330 CD3C03 470 0333 C9 471 472	: LXI H,CCTAD DCR M CALL WP75 RET	LOAD COLUMN COUNT ADDRESS IN H&L DECREMENT COLUMN COUNT CALL LOAD CURSOR POSITION SUBROUTINE RETURN
473	COLUMN RIGHT SUBROUTI	NE
0334 21D287 475 COLRI 0337 34 476 0338 CD3C03 477 0338 C9 478 479	: LXI H,CCTAD INR M CALL WP75 RET	LOAD COLUMN COUNT ADDRESS IN H&L INCREMENT COLUMN COUNT CALL LOAD CURSOR POSITION SUBROUTINE RETURN
480	LOAD CURSOR POSITION	SUBROUTINE
033C 3E80 482 WP75: 033E D35F 483 0340 3AD287 484 0343 D35E 485 0345 3AD587 486 0345 3AD587 486 0348 D35E 487 0348 D35E 487 0348 C9 488	MVI     A,80H       OUT     CRCOM       LDA     CCTAD       OUT     CRDAT       LDA     CURSY       OUT     CRDAT       RET     CRDAT	;LOAD A WITH 80H, LOAD CURSOR POSITION COMMAND ;LOAD A WITH CURSOR X POSITION ;LOAD A WITH CURSOR Y POSITION ;RETURN
489		
491 492	DISPLAY CHARACTER HAN	
034B 3AD287 493 DISPL 034E FE4F 494 0350 CA5A03 495 495	CPI 4FH JZ CTA	LOAD COLUMN COUNT IN H&L COMPARE BYTE WITH 4FH-79D IF BYTE-4FH COLUMN COUNTELAST CHAR- ACTER IN ROW
0353         CD7E03         497           0356         CDPEB03         498           0359         C9         499           0354         2AD387         500         CTA:           0355         FE80         502         503           0360         CA6A03         503         503           0363         CD7E03         504         505	CALL DIS1 CALL DISA RET LHLD RCTAD MOV A,L CPI 80H JZ CTB CALL DIS1	CALL DIST SUBROUTINE CALL DISA SUBROUTINE RETURN LOAD ROWCOUNT IN H&L LOAD LOW BYTE OF ROWCOUNT IN H\$L COMPARE BYTE WITH 80H IF BYTE=80H,CONTINUE COMPARRISON CALL DIST SUBROUTINE
0369 C9 506 036A 7C 507 CTB: 036B FE07 508 036D CA7703 509 0370 CD7E03 510 0373 CDC303 511	CALL DISB RET MOV A,H CPI O7H JZ CTC CALL DIS1 CALL DISB	CALL DISB SUBROUTINE RETURN MOVE UP BYTE OF ROWCOUNT TO H&L COMPARE BYTE WITH 07H IF BYTE=07H,END OF DISPLAY COND EXISTS CALL DIS1 SUBROUTINE CALL DIS1 SUBROUTINE
0377 CD7E03 513 CTC: 037A CDDA03 514 037D C9 515 516	RET CALL DIS1 CALL DISC RET	RETURN CALL DIS1 SUBROUTINE CALL DISC SUBROUTINE RETURN
517 518 037E 2AD687 519 DIS1: 0381 EB 520 0382 2AD387 521 0385 19 522 0386 22DA87 523 0389 EB 524 038A 210000 525 0380 3AD287 526 0390 6F 527 0391 19 528 0392 22D887 530	LHLD RCTAD DAD D SHLD LOCO1 XCHG LXI H,0000H LDA CCTAD MOV L,A DAD D SHLD LOCAD	LOAD TOP IN H&L STORE TOP IN D&E LOAD ROWCOUNT IN H&L ADD TOP+ROWCOUNT IN H&L STORE LOCATION OF FIRST CHAR IN ROW STORE TOP+ROWCOUNT IN D&E ZERO H&L LOAD COLUMN COUNT IN A MOVE COLUMN COUNT IN A CALCULATE LOCATION= TOP+ROWCOUNT+COLUMN COUNT, RESULT IN H&L STORE_LOCATION IN MEMORY
0395 3E87 531	MVI A,87H	LOAD 87H IN A

0397 BC 0398 D2A103 0398 D2E603 0398 C3AD03 03A1 C2AD03 03A4 3ECF 03A6 BD 03A7 D2AD03	532 5334 5355 536 NXTCM: 537 538 539 540	CMP H JNC NXTCM CALL COMRT JMP XSTAD JNZ XSTAD MVI A,OCFH CMP L JNC XSTAD	COMPARE H WITH 87H IF NO CARRY, CONTNUE COMPARRISON IF CARRY, CALL COMPENSATION ROUTINE JUMP TO XSTAD IF NOT EQUAL, END COMPARRISON LOAD OCFH IN A COMPARE L WITH OCFH IF NO CARRY, LOCATION LESS THAN
03AA CDE603 03AD CDFB03 03B0 21E587 03B3 7E 03B4 E63F 03B6 2AD887 03B9 77	541 542 XSTAD: 543 544 544 545 546 546 547	CALL COMRT CALL EORT LXI H,USCHR MOV A,M ANI 3FH LHLD LOCAD MOV M,A	COMPARE L WITH OCFH IF NO CARRY, LOCATION LESS THAN OR EQUAL TO 87CFH IF CARRY, CALL COMPENSATION ROUTINE CALL END OF ROW CHAR TEST ROUTINE LOAD USART CHAR ADD IN H&L MOVE USART CHAR TO A MASK OFF UPPER 2 BITS OF CHAR LOAD LOCATION IN H&L MOVE CHARACTER TO CHARACTER LOCATION IN DISPLAY MEMORY
03BA C9	548 549 550 551	RET	LOCATION IN DISPLAY MEMORY RETURN
	551 552	SUBROUTINE DISA	
03BB 21D287 03BE 34 03BF CD3C03 03C2 C9	552 553 DISA: 554 555 555 555	LXI H,CCTAD INR M CALL WP75 RET	LOAD COLUMN COUNT ADD IN H&L INCREMENT COLUMN COUNT CALL LOAD CURSOR POSITION SUBROUTINE RETURN
	557 558 559	SUBROUTINE DISB	
03C3 3E00 03C5 32D287 03C8 2AD387 03C8 115000 03CE 19 03CF 22D387 03D2 21D587 03D5 34 03D5 24 03D6 CD3C03 03D9 C9	560 DISB: 561 562 563 564 565 566 566 567	MVIA,00HSTACCTADLHLDRCTADLXID,50HDADDSHLDRCTADLXIH,CURSYINRMCALLWP75RETW	ZERO A ZERO COLUMN COUNT LOAD ROWCOUNT IN H&L LOAD 80D=50H IN D&E ADD +80 TO ROWCOUNT STORE ROWCOUNT IN MEMORY LOAD CURSOR Y POSITION ADDRESS IN H&L INCREMENT CURSOR Y POSITION CALL LOAD CURSOR POSITION SUBROUTINE RETURN
	571	SUBROUTINE DISC	
03DA 3E00 03DC 32D287 03DF CD3C03 03E2 CD0B04 03E5 C9	568 569 571 572 573 DISC: 575 575 575 577 578 579 580 280	MVI A,00H STA CCTAD CALL WP75 CALL SCROL RET	ZERO A ZERO COLUMN COUNT CALL LOAD CURSOR POSITION SUBROUTINE RETURN
	579	ADDRESS COMPENSATIC	N SUBROUTINE
03E6 2AD887 03E9 1130F8 03EC 19 03ED 22D887	581 COMRT: 582 583 584 584 585	LHLD LOCAD LXI D,0F830H DAD D SHLD LOCAD	LOAD CHARACTER LOCATION LOAD COMPENSATION VALUE IN D&E AF ) COMPENSATION TO LOCATION STORE MODIFIED LOCATION IN MEMORY
03F0 2ADA87	587	LHLD LOCO 1	LOAD LOCATION OF FIRST CHAR
03F3 1130F8 03F6 19 03F7 22DA87 03FA C9	588 589 590 591 592	LXI D,0F830H DAD D SHLD LOC01 RET	IN ROW IN H&L LOAD COMPENSATION VALUE IN H&L ADD COMPENSATION TO LOCO1 STORE MODIFIED LOCO1 IN MEMORY RETURN
	593 594	END OF ROW TEST ROU	ITINE
03FB 2ADA87	595 EORT:	LHLD LOCO 1	LOAD LOCATION OF FIRST CHAR
03FE 7E 03FF FEF0 0401 C20A04 0404 22E287 0407 CD3204 040A C9	597 598 599 600 601 602 XIT: 603	MOV A,M CPI OFOH JNZ XIT SHLD LOCBUF CALL FILL RET	NOVE FIRST CHAR IN ROW TO A REG COMPARE CHAR WITH OFO (END OF ROW CHAR) IF NO COMPARRISON, EXIT STORE FIRST CHAR IN ROW ADD IN LOCBUF CALL FILL ROW WITH SPACE CODES SUBROUTINE RETURN
	604 605	SCROLL SUBROUTINE	(1 + 1) = (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 + 1) + (1 +
0408 2AD687 040E 22E287 0411 CD3204 0414 2AD687 0417 7D 0418 FE80 0418 FE80 0418 FE80 0410 7C 041E FE87 0420 C22A04 0420 C22A04	606 SCROL: 607 608 610 611 612 613 614 615 616	LHLD TOPAD SHLD LOCBUF CALL FILL LHLD TOPAD MOV A.L CPI 80H JNZ DUCK MOV A.H CPI 87H JNZ DUCK LYI H 8000H	LOAD TOP IN H&L STORE FIRST CHAR IN ROW ADD IN LOCBUF CALL FILL ROW WITH SPACE CODES SUBROUTINE MOVE TOP TO H&L MOVE LOWER BYTE OF TOP TO A COMPARE TOP WITH MAX VALUE IF NO COMPARRISON EXISTS, CONTINUE SCROL MOVE UPPER BYTE OF TOP TO A COMPARE TOP WITH MAX VALUE IF NO COMPARRISON EXISTS, CONTINUE SCROL IF COMPARRISON, TOP=MAX VALUE=8780H IF COMPARRISON, MODIFY TOP TO TOP=8000H STORE MODIFIED TOPAD IN MEMORY REFUEN
0423 210080 0426 22D687 0429 C9 042A 115000	617 618 619 620 DUCK:	LXI H,8000H SHLD TOPAD RET LXI D,50H	IF COMPARTISON, MODIFY TOP TO TOP=8000H STORE MODIFIED TOPAD IN MEMORY RETURN MOVE 80D=50H TO D&E

042D 19 621 042E 22D687 622		D TOPAD	ADD 80D=50H TO TOP STORE MODIFIED TOPAD IN MEMORY
0431 C9 623 624	RET	an tan Tan San San San San San San San San San S	; RETURN
625 626		BROUTINE	LOAD LOCATION OF STREET ON AD THE DOLL
628		LOCBUF D,50H	LOAD LOCATION OF FIRST CHAR IN ROW OR FIRST CHAR IN TOP ROW IN H&L
0435 115000 629 0438 19 630 0439 22DC87 631 043C 012020 632 043F 210000 633 044F 210000 633	DAD	D D LOC80	LOAD 80D=50H IN D&E CALCULATE LOCATION OF LAST CHAR IN ROW STORE LOCATION OF LAST CHAR IN ROW IN MEMORY
0439 22DC87 631 043C 012020 632 043F 210000 633	LXI	B.2020H	LOAD SPACE CHARACTERS IN B&C ZERO H&L
043F 210000 633 0442 39 634 0443 EB 635	DAD XCHG	н,0000н SP	ADD SP TO H&L, TRANSFERRING SP TO H&L STORE STACK POINTER IN D&E
0444 2ADC87 636 0447 F9 637	LHLD SPHL	LOC80	LOAD LOCATION OF LAST CHAR IN ROW IN H&L LOAD LAST CHAR LOCATION IN SP
0448 C5 639 0449 C5 640	PUSH B PUSH B		EXECUTE THE LIST OF PUSH B COMMANDS TO FILL THE LINE WITH BLANK CHARACTERS
044A C5 641 044B C5 642	PUSH B PUSH B	÷.	
044C C5 643 044D C5 644 044E C5 645	PUSH B PUSH B PUSH B		(1, 1, 2, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3,
044E C5 645 044F C5 646 0450 C5 647	PUSH B PUSH B PUSH B		
0451 C5 648 0452 C5 649	PUSH B PUSH B		
0453 C5 650 0454 C5 651	PUSH B PUSH B		
0456 05 653	PUSH B PUSH B		
0457 C5 654 0458 C5 655	PUSH B PUSH B		
	PUSH B PUSH B		
045B C5 658 045C C5 659 045D C5 660	PUSH B PUSH B		
045E C5 661	PUSH B PUSH B	•	
045F C5 662 0460 C5 663 0461 C5 663	PUSH B PUSH B		
0462 C5 665	PUSH B PUSH B PUSH B		(a) A set of the se
0463 C5 666 0464 C5 667 0465 C5 668 0466 C5 669	PUSH B PUSH B	na dha an an a	
0467 05 670	PUSH B PUSH B		and a second
0468 C5 671 0469 C5 672	PUSH B PUSH B		
046Å C5 673 046B C5 674	PUSH B PUSH B		and the second secon Second second
046C C5 675 046D C5 676	PUSH B PUSH B		n an an Anna a Anna an Anna an
046E C5 677 046F C5 678	PUSH B PUSH B	n ang tang tang tang tang tang tang tang	
0470 EB 679 0471 F9 680 0472 C0 681	XCHG SPHL		STACK POINTER TRANSFERRED TO H&L RESTORE STACK
0472 C9 681 682 683	RET		; RETURN
684 685			and a second br>Second second
686 687		TERRUPT SERVICE	SUBROUTINE
688 689		INITIALIZATION	
0475 D348 691 692	OUT	A,MDC57 PMD57	;MOVE MODE CLEAR COMMAND TO A ;OUTPUT MODE CLEAR COMMAND TO 8257
0477 2AD687 693	LHLD MOV	TOPAD A,L PC2SA	LOAD TOP IN H&L LOAD CH 2 START ADD, LOW BYTE, IN A ;OUTPUT CH 2 START ADD TO 8257 ;LOAD CH 2 START ADD, UP BYTE, IN A ;OUTPUT CH 2 START ADD TO 8257
0478 b344 695 047D 7C 696 047E D344 697	OUT MOV	PC2SA A,H PC2SA	LOAD CH 2 START ADD TO 8257 LOAD CH 2 START ADD, UP BYTE, IN A
.698	<b>;</b>		and the second
0480 7D 699 0481 2F 700 0482 6F 701	CMA	A,L	LOAD LOW BYTE OF TOP IN A COMPLEMENT A LOAD COMPLEMENTED VALUE IN L
0462 0F 701 0483 7C 702 0484 2F 703		L,A A,H	LOAD COMPLEMENTED VALUE IN L LOAD UP BYTE OF TOP IN A ;COMPLEMENT_A
0482 2F 701 0483 7C 702 0484 2F 703 0485 27 704 0486 23 705	MOV	H,A H	LOAD COMPLEMENTED VALUE IN H INCREMENT H&L, YIELDING 2'S COMPLEMENT
	LXI	D,87CFH	OF TOP TN A
0487 11CF87 707 048A 19 708 048B 110080 709 048E 19 710	DAD LXI	D,8000H	LOAD 87CFH IN. D&E ADD H&L TO D&E, YIELDING 87CFH-TOP LOAD D&E WITH 8000H
048E 19 7 10	DAD	D'	ADD 8000H TO 87CF-TOP

,

·····			
048F 7D 0490 D345	711 712	MOV A,L OUT PC2TC	MOVE LOW BYTE OF CH 2 TC TO A OUTPUT CH 2 TC TO 8257
0492 7C 0493 D345	713 714	MOV A,H OUT PC2TC	MOVE UP BYTE OF CH 2 TC TO A OUTPUT CH 2 TC TO 8257
0495 210080 0498 7D	7 15 7 16 7 17	LXI H,8000H MOV A,L	LOAD 8000HIN H&L MOVE LOW BYTE OF CH 3 START ADD TO A
0499 D346 0498 7C 049C D346	718 719	OUT PC3SA MOV A,H	OUTPUT CH 3 START ADD TO 8257 MOVE UP BYTE OF CH 3 START ADD TO A
	720 721 722		; OUTPUT CH 3 START ADD TO 8257
049E 21CF87 04A1 7D 04A2 D347	723 724	MOV A,L	LOAD CH 3 TC VALUE IN H&L MOVE L TO A OUTPUT CH 3 TC TO 8257
04A4 7C 04A5 D347 04A7 3E84	725 726 727	MOV A,H OUT PC3TC	OUTPUT CH 3 TC TO 8257 MOVE H TO A OUTPUT CH 3 TC TO 8257 LOAD A WITH MODE SET VALUE
04A7 3E84 04A9 d348	727 728	MVI A,MDS57 OUT PMD57	LOAD A WITH MODE SET VALUE OUTPUT MODE SET TO 8257
	727 728 729 730 731 732 733 733 735 736 737 735 736 737 739 740 XMIT:	KEYBOARD POLLING	G ROUTINE
04AB DB6F 04AD E607	732 733 KPOLL:	İN KCOM ANI 07H	
04AF CAB504 04B2 CDB604	735 736	ANI 07H JZ ZIP CALL XMIT	;INPUT FIFO STATUS MASK STATUS, SAVE BITS 0-2 TEST FOR CHARACTER PRESENT CALL CHARACTER TRANSMIT ROUTINE
04B5 C9	737 ZIP: 738	RET	; REIORW
04B6 DB6E	739 740 741 XMIT:	CHARACTER TRANSMIN KDAT	• INPUT FIFO CHARACTER
04B8 EEC0 04BA 21F804	742	XRI OCOH	INVERT TOP 2 BITS LOAD BASE ADD OF TABLE 3 IN H&L
04BD 110000 04C0 5F	743 744 745	LXI D,0000H MOV E,A	ZERO D&E LOAD E WITH CHARACTER FROM FIFO
04C1 19	746 747 748	DAD D	CALCULATE ADD IN LOCKUP TABLE CONTAINING ASCII CHARACTERS CORDESPONDING TO KEY POSITION IN MATRIX
04C2 DBFB 04C4 E601	710 1197.	IN CNCTL ANI 01H	CORRESPONDING TO KEY POSITION IN MATRIX INPUT USART STATUS MASK STATUS, SAVE TRANSMITTER READY BIT
04C6 CAC204 04C9 7E 04CA E67F 04CC D3FA	751 752	JZ USZ MOV A,M ANI 7FH	TEST READY BIT MOVE ASCII CHAR TO A
04CC D3FA 04CE C9	750 751 752 753 754 755	ANI 7FH OUT CNOUT RET	CONTAINING ASCII CHARACTERS CORRESPONDING TO KEY POSITION IN MATRIX INPUT USART STATUS MASK STATUS, SAVE TRANSMITTER READY BIT TEST READY BIT MOVE ASCII CHAR TO A MASK BIT 7 OUTPUT CHAR FROM USART RETURN FINITION
-	756 757 758	DUMY ROUTINE DE	FINITION
04CF C9	758 759 DUMY: 760 761	ŘET	; RETURN
	762	, ,	
	763 764 765	TABLE DEFINITION	N AREA
	766 767	7 7 7	
04D0 CF04 04D2 3901	768 BSET1: 769	DW DUMY DW ESCA	
04D4 5F01 04D6 7D01	770 771	DW ESCB DW ESCC	
04D8 B001 04DA 3502 04DC CF04	772 773	DW ESCD DW ESCE	
04DE CF04 04DE CF04 04E0 EB01	774 775 776	DW DUMY DW DUMY DW ESCH	
04E2 CF04 04E4 6602	777 778	DW DUMY DW ESCJ	
04E6 FD01 04E8 CF04	779 780	DW ESCK DW DUMY DW DUMY	
04EA CF04 04EC CF04 04EE CF04	776 777 778 779 780 781 782 783 783 783	DW DUMY DW DUMY DW DUMY	
	785	15	
04F0 0503 04F2 F902 04F4 FC02	786 BSET2: 787 788	ĎW CTRLH DW CTRLJ DW CTRLM	
04F6 CF04	789 790	DW CTRLM DW DUMY ;	
	791 792 BSET3:	DB 30H	;DUMMY CHARACTER
04F8 30	792 BSET3:		
04F9 30 04FA 30	793 794	DB 30H DB 30H DB 30H	
04F9 30 04FA 30 04FB 30 04FC 30 04FC 30 04FD 30	793 794 795	DB 30H DB 30H DB 30H	
04F9 30 04FA 30	793 794	DB 30H DB 30H DB 30H	

0500 30 800 DB 30F 0501 30 801 DB 30F	
0500         30         800         DB         301           0501         30         801         DB         301           0502         30         802         DB         301           0503         30         803         DB         301           0503         30         803         DB         301           0504         30         804         DB         301           0505         30         805         DB         301	
0506 30 806 DB 30F	
0509 0A 809 DB 0AF 050A 2C 810 DB 2CF 050B 0D 811 DB 0DF	I F A
050C 20 812 DB 200 050D 7F 813 DB 7FF 050E 2E 814 DE 2EF	SP DEL
0513 56 819 DB 56F 0514 30 820 DB 30F	1
0515         ¥3         821         DB         ¥31           0516         4E         822         DB         4EE           0517         42         823         DB         42E           0518         30         824         DB         30H           0519         2D         825         DB         2DH	I IN AN
0517         42         823         DB         42H           0518         30         824         DB         30H           0519         2D         825         DB         2DH           0514         4F         826         DB         4FH           0518         4C         827         DB         4FH           0518         4C         827         DB         4FH	O L CALENDARIA CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CONTRACTOR CO
0519         2D         825         DB         2DH           0514         4F         826         DB         4FH           0518         4C         827         DB         4CH           051C         39         828         DB         39H           051D         3A         829         DB         34H           051E         50         830         DB         50H           051F         3B         831         DB         3BH           051F         3B         832         DB         3BH           0520         53         832         DB         53H           0520         53         833         DB         44H	P
0518         30         824         DB         30H           0519         2D         825         DB         2DH           0519         2D         825         DB         2DH           0518         4C         826         DB         4FH           0518         4C         827         DB         4CH           0510         3A         829         DB         39H           05110         3A         829         DB         30H           05115         50         830         DB         50H           05116         50         831         DB         39H           05117         3B         832         DB         50H           05121         44         833         DB         44H           0522         44         834         DB         48H	
0523 47 835 DB 47H 0524 41 836 DB 41H 0525 46 837 DB 46H	• •
0526 4A 838 DB 4AH 0527 48 839 DB 48H 0528 57 840 DB 57H 0529 45 841 DB 57H	
052A 49 842 DB 49H 052B 54 843 DB 54H	
052C         51         844         DB         511           052D         52         845         DB         521           052D         52         845         DB         521           052E         55         846         DB         551           052F         59         847         DB         591           0530         32         848         DB         321           0531         33         849         DB         331           0533         355         851         DB         351           0534         31         852         DB         311           0535         34         853         DB         341           0535         34         853         DB         341           0536         37         854         DB         371           0536         37         854         DB         361           0537         36         855         DB         361           0536         37         856         DB         361           0537         36         856         DB         361	n en
0530 32 848 DB 32H 0531 33 849 DB 33H 0532 38 850 DB 38H	
0533 35 851 DB 351 0534 31 852 DB 31H 0535 34 853 DB 34H 0535 34 853 DB 34H	8 5 4 7 6
052D         52         845         DB         52H           052E         55         846         DB         55H           052E         559         847         DB         59H           0530         32         848         DB         32H           05312         38         850         DB         38H           05333         355         8551         DB         38H           05334         311         852         DB         31H           05335         344         852         DB         37H           05334         311         852         DB         37H           05335         340         8555         DB         36H           05376         300         8556         DB         30H           05378         300         857         DB         30H           05378         300         8569         DB         30H           05370         300         8660         DB         30H           05370         300         8661         DB         30H           05372         300         8662         DB         30H           05376         3	
0534 30 858 DB 30H 053B 30 859 DB 30H 053C 30 860 DB 30H	
053D 30 861 DB 30H 053E 30 862 DB 30H 053F 30 863 DB 30H	
0540 30 864 DB 30H 0541 30 865 DB 30H 0542 30 866 DB 30H 0543 30 867 DB 30H	
0544 30 868 DB 30H	
0546         30         870         DB         30H           0547         30         871         DB         30H           0548         30         872         DB         30H           0549         30         873         DB         30H           0549         30         873         DB         30H           0548         30         873         DB         30H           0548         30         875         DB         30H	
0545         30         869         DB         30H           0546         30         870         DB         30H           0547         30         871         DB         30H           0548         30         872         DB         30H           0549         30         873         DB         30H           0548         30         875         DB         30H           0548         30         875         DB         30H           0548         30         876         DB         30H           0549         30         876         DB         30H           0540         30         876         DB         30H           0540         30         877         DB         30H           0540         30         876         DB         30H           0540         30         877         DB         30H	
051D         39         828         DB         39H           051D         3A         829         DB         3AH           051D         3A         829         DB         3AH           051E         50         830         DB         50H           051E         50         832         DB         3BH           0520         53         832         DB         53H           0521         44         833         DB         44H	9 P S D
051F         3B         831         DB         3BH           0520         53         832         DB         53H           0521         144         833         DB         44H           0522         4B         834         DB         44H	P.S. S.

	0.55		han	 : 0	· · · · · · · · · · · · · · · · · · ·		
47164875941259238851476000000000000000000000000000000000000	835 836 837 838 839 840	DB DB DB	47H 41H 46H	, G A F		•	1. 1.
0526 4A 0527 48	838 839	DB DB	4AH 48H	, J Н		1 A.	
0528 57 0529 45	841	DB DB	57H 45H	E E			
052A 49 052B 54 052C 51	842 843 844	DB DB DB	49H 54H 51H	I T			
052D 52 052D 52	845 846	DB DB DB	52H	RU			
052F 59 0530 32	845 846 847 848	DB DB	59H 32H	Ŷ 2			
052592 52592 525592 52257 52257 52257 52257 5237 5237 5237	849 850 851	DB DB	33H 38H 35H 31H 37H 37H 37H 36H	FTQRDYQ78614			
0533 35 0534 31 0535 34	852 853	DB DB DB	30n 31H 34H	, D 1 4			
0536 37 0537 36	8888888890 88888888889 8888888888888888	DB DB	37H 36H	, 4 7 6			•.
0538 30 0539 30	856 857	DB DB	30H 30H				
053A 30 053B 30 053C 30 053C 30 053E 30 053F 30 053F 30	858 859 860	DB DB DB	30H 30H 30H				
053D 30 053E 30	861		. 30H				· · · · ·
053F 30 0540 30	862 863 864	DB DB	30H 30H 30H				
0541 30 0542 30 0543 30	865 866 867	DB DB DB	30H 30H				
0544 30 0545 30	868	55	30H 30H 30H				a stat
0545 30 0546 30 0547 30	870 871	DB DB	30H 30H 30H 30H 30H 30H 30H 30H				
0548 30 0549 30 0544 30	872 873 874	DB DB DB	30H 30H 3CH	; <			
054A 3C 054B 30 054C 30 054D 30	875 876	DB ¹ DB	<u>30н</u> 30н	, `			
054D 30 054E 3E	877 878	DB DB	30H 30H 30H 3EH 3FH 30H 30H	?			
054E 3E 054F 3F 0550 30 0551 30 0552 50	879 880	DB DB DB	3FH 30H 30H	; ?			
0552 5D 0553 30	8690123 8677123 87773456 877789 877789 87789 88888 88888 88888 88888 88888 888888 8888	DB DB	5 DH 30 H	:;]			
0553 30 0554 30 0555 30 0556 30 0557 30	885	DB DB	30H 30H				
0556 30 0557 30	886 887	ĎB	3ŏH				
0558 30 0559 3D 0554 30	888 889 890	DB DB DB	30H 3DH 30H	, ; =			
055A 30 055B 5C 055C 29	891 892	DB DB	5CH 29H	; )			
055D 2A 055E 30	893 894	DB DB	210	; *			
055E 30 055F 2B 0560 30 0561 30	8901 89912 8993 89956 89956 8997 8998	DB DB DB	30H 2BH 30H 30H	; +			
0562 5B 0563 30 0564 30 0565 30	899	DB DB	30H	;[			
0564 30	900 901	DB DB	30H 30H				
0566 30 0567 30 0568 30	902 903	DB DB DB	30H 30H	4 . L. 4			
0569 30 056A 30	905 906	DB DB	30H 30H				
056B 30 056C 30	907 908	DB DB DB DB DB DB DB DB	30Н 30Н				
056D 30 056E 30	909 910	DB DB	30H 30H				
056F 30 0570 22 0571 23	912 912	DB	30H 22H 23H	· "			
0572 28 0573 25	9 14 9 15	DB DB	28H 25H	*(****			· · ·
0574 21	916 917	DB DB	21H 24H	; ;			
0576 27 0577 26 0578 30	918 919 020	DB DB	27H 26H	, &			
EF0100000000000000000000000000000000000	902 902 9005 9005 9008 9010 9112 9115 9910 9910 9910 9910 9910 9910 9910	DB DB DB DB DB DB DB DB DB DB DB DB DB D	ооннинии ооснининининининининининин ооснинининининининининининининининининин				
057B 30 057C 30	923 924	DB DB	30н 30н				

							·	
	057D 30 057E 30	925 926 927 928 929 930	DB 30H DB 30H				1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	
	057E 30 057F 30 0580 30 0581 30	927	DB 30H DB 30H					
	0581 30	929	DB 30H DB 30H					
	057D 30 057E 30 057F 30 0580 30 0581 30 0582 30 0583 30 0584 30	931	DB 30H			, 1994. 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 -		
. •	0585 30	932 933	DB 30H					
	0585 30 0586 30 0587 30 0588 30 0589 30	934 935	DB 30H DB 30H					
	0585 30 0586 30 0587 30 0588 30 0589 30 0589 30 0588 30	936 937	DB 30H DB 30H					
	058A 30 058B 30 058C 30 058D 30	9334 9334 99356 99357 99357 99378 9938 9940	DB 30H DB 30H			2. 		
	058B 30 058C 30 058D 30	941	DB 30H DB 30H					
		942 943	DB 30H		; SUB ; CAN ; CR ; SYN	and the second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second sec		
	0590 1A 0591 18	944 945	DB 1AH DB 18H		SUB CAN			
	0592 0D 0593 16	946 947	DB ODH DB 16H		CR SYN			
	0594 30	948	DB 30H					
	0596 0E 0597 02	950 951	DB 02H		; ETX SO ; STX			
	0597 02 0598 30 0599 1F 059A 0F	952 953 954	DB 1FH		US SI			
	OSAR OC	955	DB OCH		US SI FF			
	059C 30 059D 30 059E 10 059F 30	956 957 958	DB 30H DB 30H					
	059E 10 059F 30	959	DB 10H DB 30H		; DLE		en. Angli angli ang	
	05A0 13 05A1 04	960 961	DB 04H		; DC3 ; EOT ; VT ; BEL ; SOH			
	05A2 0B 05A3 07 05A4 01	962	DB OBH DB O7H	•.	BEL			
	05A5 06	964 965	DB 01H DB 06H		ACK	5. 1997 - A.		
	05A6 0A 05A7 08	966 967	DB OAH DB O8H		BS	1. 	en ander State de la companya de la companya de la companya de la companya de la companya de la companya de la companya	
	05A0 0A 05A7 08 05A8 17 05A9 05 05AA 09 05AB 14 05AC 11 05AD 12	968 969 970 971 972 973	DB 17H DB 05H		SOH ACK LF BS ETB ENQ HT	$Y = \frac{1}{2}$	× .	
	05AB 14	970	DB 09H DB 14H					
	05AD 12	973	DB 11H DB 12H		DC4 DC1 DC2 NAK EM		, • .	
		974 975 976	DB 15H DB 19H		NAK EM			
	05AF 19 05B0 30 05B1 30 05B2 30	977	DB 30H DB 30H		an an an an an an an an an an an an an a	1		
	05B2 30 05B3 30	977 978 979 980	DB 30H DB 30H			·		
	05B3 30 05B4 30 05B5 30 05B6 30	980 981 982	DB 30H DB 30H DB 30H					
	058/30	982 983 984	DB 30H		1.4 			
	05B8 30 05B9 30 05BA 30	984 985 986	DB 30H DB 30H DB 30H		an an Araba Marina an Araba		• • • · · ·	
	05BB 30	987	DB 30H		en en en en en en en en en en en en en e	and the second		
	05BC 30 05BD 30	988 989	DB 30H DB 30H					
	05BE 30 05BF 30	990 991	DB 30H DB 30H		· · · · ·			
	05C0 30 05C1 30	992	DB 30H DB 30H					
	05C0 30 05C1 30 05C2 30 05C2 30 05C5 30 05C5 30 05C5 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05CC8 30 05C55 30 05C55 30 055C55 30 05555 30 055555 30 055555 30 055555 30 05555  30 05555555555	9994 9995 9995 9997 9998 9998 9999 10001	DB 30H DB 30H DB 30H DB 30H DB 30H DB 30H DB 30H		tan Alisar	4 - ¹		
	05C4 30 05C5 30	996 997	DB 30H DB 30H DB 30H DB 30H DB 30H DB 30H DB 30H DB 30H DB 30H					
	05C6 30 05C7 30	998	DB 30H					
	05C9 30				an an an an Arthur an Arthur an Arthur an Arthur an Arthur an Arthur an Arthur an Arthur an Arthur an Arthur an			
	05CB 30	1002 1003 1004 1005 1006	DB 30H DB 30H DB 30H DB 30H DB 30H DB 30H					
	05CD 30	1004	DB 30H DB 30H				an an ann an 1999. An 1996 an t-Stairt	
	05CF 30 05CF 30		DB 30H					
	05D0 30 05D1 30	1008	DB 30H DB 30H DB 30H DB 1DH DB 30H				an an an an an an an an an an an an an a	
	05D2 1D 05D3 30	1010 1011	DB 1DH		; GS		and the second second	
	05D3 30 05D4 30 05D5 30	1008 1009 1010 1011 1012 1013	DB 30H DP 30H DB 30H		a a a a a a a a a a a a a a a a a a a	a Milana a sa		
				· · · · ·	<u> </u>			

05D6 30 05D7 30 05D7 30 05D9 30 05D8 30 05DD0 30 05DD0 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DDC 30 05DEC 30	1014 1015 1016 1017 1018 1020 1021 1022 1023 1024 1025 1026 1026 1026 1027 1028 1029 1031 1033 1031 1033 1034 1035 1036 1037 1038	DB DB DB DB DB DB DB DB DB DB DB DB DB D	ЗОН ЗОНН ЗОНН ЗОНН ЗОНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООНН ЗООН ЗООН ЗООН ЗООН ЗООН ЗООНН ЗООНН ЗООНН ЗООНН ЗООН	
05555555555555555555555555555555555555	1039 1040 1044 1042 1043 1044 1045 1045 1046 1047 1048 1049 1050 1051	DB DB DB DB DB DB DB DB DB DB DB DB DB D	оннни ооннинн оооннин оооннин ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонн ооонно оооноон	AREA
87D2	1053 1054	ÖRG	87D2H	
0001 0002 0001 0002 0002 0002 0002 0002	1052 1053 1054 1055 1056 CCTAD: 1057 RCTAD: 1057 RCTAD: 1058 CURSY: 1059 TOPAD: 1061 LOCAD: 1061 LOC80: 1063 LOCXX: 1064 LOCPR: 1065 LOCBUF: 1066 XFLG: 1066 XFLG: 1067 USCHR: 1068 BOTAD: 1069	SSSSSSSSSSS DDSSSSSSSSSS DDSSSSSSSSSSS	1212222221122	

; FS

; ESC

## Printer Control with the UPI-41

by Lionel	Smith
-----------	-------

THE LRC PRINTER	2-249
INTERFACE SIGNALS	2-250
TIMING	
SOFTWARE	
DETAILS OF THE BUFFER MANAGER	
PRINTER SERVICE ROUTINES	
CONCLUSION	
APPENDIX	

Intel Corporation assumes no responsibility for the use of any circuitry or software other than circuitry or software embodied in an Intel product. No other circuit patent licenses are implied.

#### INTRODUCTION

The UPI-41 is a low-cost, single-chip microcomputer designed to be used as a universal peripheral interface device in a microcomputer system. The device is based on a completely self-contained 8-bit microcomputer with program memory, data memory, CPU, I/O, event timer, and clock oscillator, in a single 40-pin package. A bus interface is included which enables the UPI-41 to be used as a peripheral controller in MCS-48, MCS-80, MCS-85 and other 8-bit microcomputer families. The device is designed for keyboard scanning, printer control, display multiplexing and similar applications which involve interfacing peripheral devices to microcomputer systems.

The UPI-41 is fabricated with N-channel MOS technology and requires only a single 5-volt supply for operation. It has 1K words of program memory and 64 words of data memory on-chip. Both ROM (8041) and EPROM (8741) versions are available and the two are completely pin compatible. The instruction set of the UPI-41 is almost identical to that of the MCS-48. A single byte data register on the UPI-41 interfaces directly to an 8-bit master processor bus to handle asynchronous data transfer to and from the master system. A separate 4-bit register is used to indicate the status of data transfer. Two 8-bit TTL-compatible I/O ports plus two single-bit test inputs are available. I/O can be expanded further by using the 8243 I/O expander device. A separate register in the UPI-41 is used as an event counter or interval timer.

Because it is a complete microcomputer, the UPI-41 provides more power and flexibility than conventional LSI interface devices. For instance, the UPI-41 can be programmed as a peripheral interface for any of the low-cost drum or dot matrix printers currently on the market. In addition to controlling the printer, the UPI-41 can handle zero suppression, limit-checking, formatting and other computations, thereby unburdening the master processor. This type of distributed intelligence, made possible by the UPI-41, greatly enhances overall system capability while reducing cost and development time.

This application note describes how the UPI-41 can be used to implement an interface to a matrix printer. The printer chosen is fairly typical of a large class of printers which minimize total system cost by reducing the mechanical content at the expense of more sophisticated electronic requirements. The UPI-41, with its high degree of capability, is ideal for this type of application. It is suggested that the reader not already familiar with the UPI-41 read the "Intel UPI-41 User's Manual" before proceeding in this document.

#### THE LRC PRINTER

The LRC Model 7040 printer is a matrix printer manufactured by LRC Inc. of Riverton, Wyoming. Capable of printing up to 40 columns of alphanumeric information, this printer is mechanically simple and should be ideal for a variety of applications such as point of sale terminals and data logging. While this note concentrates on the Model 7040 printer, the techniques discussed should be applicable to a variety of similar printers which are currently available.

The printer (Figure 1) consists of four major subassemblies, the frame, the print head, the main drive, and the paper handling components. The frame is an aluminum extrusion which provides a suitable base for mounting the various components of the printer. The print head consists of seven solenoids which each drive stiff wires to impact the paper through the inked ribbon. At the solenoid end of the print head these wires are arranged in a circular fashion. Where these wires impact the printer, however, the wires are arranged in a vertical column. To see how this arrangement can be used to print alphanumeric characters refer to Figure 2. The figure shows a  $5 \times 7$  matrix of "dots". The columns are labeled C1 through C5; the rows are labeled as Row 1 through Row 7. Each row corresponds to one of the solenoiddriven wires. The entire print head assembly is moved left to right across the paper so that at  $T_1$  it is over C1, at  $T_2$  it is over C2, and so on. If the correct solenoids are activated at each of these times  $(T_1-T_5)$  then a character can be formed. Figure 2 shows the character "A" formed. At T₁ solenoids one through five were active, at T₂ solenoids four and six were active, and so on until the complete character was formed. The complete character is formed by choosing the correct pattern of active solenoids for each of five instants in time.


The print head is moved across the paper by the main drive. The main drive consists of a 24-pole synchronous motor which drives a rotating plastic drum. The drum has a spiral groove molded into it. A pin attached to the print head rests in this groove so that as the drum rotates at a constant speed the print head is driven back and forth across the paper. Printing is accomplished by controlling the activation of the solenoids as the print head is driven from left to right across the paper. When the end of the print area occurs the spiral groove reverses the direction of the head motion. As the left-hand edge of the paper is reached a cam attached to the drum activates the HOME microswitch and the groove again reverses the motion of the head. When the print head is again over the print area and travelling in the left to right direction the microswitch is deactivated. The printer controller uses the trailing edge of the signal generated by the microswitch to initiate the printing of a new line of information.

Paper feed is accomplished by a second synchronous motor which can be activated to feed paper through the mechanism. A switch is provided which is activated while the actual line feed is occurring. The control logic can use the trailing edge of the signal generated by this switch to turn off the line feed motor. A version of the printer with automatic line feed is available.

#### INTERFACE SIGNALS

The interface signals to the printer consists of a pair of wires for each solenoid, a pair of wires for each motor (main drive and line feed), a pair of wires returning the state of the HOME microswitch, and a pair of wires returning the state of the LINEFEED microswitch.

The solenoids must be driven from a 40  $\pm$ 4 volt source. The peak current is approximately 3.6A, the average current is approximately 0.5A. A circuit providing the required drive is shown in Figure 3. The output stage, consisting of the 2N6045 Darlington transistor, the 1N4002 catching diode, and the 20-ohm damping resistor, is the



#### Figure 1. LRC Model 7040 Printer

one suggested by the manufacturer of the printer. The input stage is a discrete implementation of a DTL gate. Note that the base-emitter junction of the 2N6045 will protect the 2N2222A transistor from over-voltage on its collector. This circuit has several features which are important to the printer interface:

- 1. All solenoid power (including the power used to drive the base of the power transistor) is derived from the 40-volt supply.
- Disconnecting the drivers from the UPI-41 or the loss of the 5-volt supply to the UPI-41 will result in the solenoids being turned off.




Figure 2. 5 x 7 Dot Matrix

The first feature of the drivers will minimize the impact of the printer and its interface on the 5-volt supply of the system. The second feature prevents the activation of the solenoids erroneously during power on/off cycles or during system checkout. This is an important point since the solenoids will be damaged if left activated continuously. (During the debug of the design described in this note fuses were added to the solenoid drivers to protect them from mishap.)

The two motors can each be driven as shown in Figure 4. The Monsanto MCS-6200 is an opticallycoupled TRIAC which is ideal for driving the small synchronous motors in the printer. Coupled with a buffer this part provides a simple means of controlling the motor without sacrificing the isolation required for safe and reliable operation.

Figure 5 shows a UPI-41 used as an interface between an Intel[®] 8085 and an LRC Model 7040 printer. The drivers which have already been described have been used to interface the TTL outputs of the 8741 to the levels required by the printer. The two contact closure outputs from the printer (PAPERFEED and HOME) have been filtered and applied to the TEST0 and TEST1 inputs of the UPI-41. Bit 5 of output port 2 has been designated as an interrupt pin which will be used to request service from the 8085.







Figure 3. Solenoid Driver








#### TIMING

The relative timing of the interface signals to the printer is shown in Figure 6. Actual printing commences when the main drive switch signal goes into the print ready state. This edge indicates that the print head is scanning across the paper in the left to right direction and that the printer is ready to start the actual printing of characters. When this edge occurs the UPI-41 must start transmitting pulses to each of the seven solenoids. The timing for these pulses is shown on the last line of Figure 6. A pulse of about 400 microseconds is used to generate a dot on the paper; a pause of about 900 microseconds between these pulses satisfies the duty cycle restrictions of the solenoids and provides a space between dots. Since the printer does not provide any feedback to the UPI-41 which would indicate the position of the print head, it is necessary for the UPI-41 to decide when to fire each solenoid based on timing information it maintains internally. The specifications of the printer allow 310 milliseconds for the print head to traverse the print area. The maximum repetition rate at which the solenoids can be fired is once every 1.3 milliseconds. The maximum number of dots that can be printed in the available print area is then 310/1.3 = 238. After the last dot has been printed the line feed motor can be activated. The motor should remain activated until the line feed switch makes the off to on to off transition; this takes about 200 milliseconds. After the line feed motor is deactivated the next time of interest is when the main drive signal goes to the inactive state. At this point the printing of a complete line, including the necessary line feed, has been accomplished and the UPI-41 must prepare itself for the reactivation of the main drive switch. The activation of this switch will indicate that the printing of the next line can commence.

#### SOFTWARE

The software system necessary to drive the LRC printer can be thought of as two main parts, each with an associated data structure. A block diagram of the system is shown in Figure 7. All the items shown above the dotted line are associated with the BUFFER MANAGER (BMGR) program part. All items shown below the dotted line are associated with a PRINTER SERVICE ROUTINE (PSR).




The BUFFER MANAGER is responsible for all interaction with the master processor (i.e., the 8085 in Figure 5). The data structure associated with BMGR is a 40-character buffer which is used to store the characters as they are received from the master processor. BMGR maintains two pointers which are used to access the buffer; these pointers are shown as INPUT POINTER and OUT-PUT POINTER in the diagram and are implemented as UPI-41 registers R₀ and R₁, respectively. The input pointer (INPNT) is kept pointing to the last character loaded into the buffer, the output pointer (OUTPNT) is kept pointing to the next character to be printed. BMGR has two major interfaces, the INPUT BUFFER, which is used to communicate with the master processor, and the register shown in the figure as OUTPUT BUFFER. This register, which is implemented with register  $R_3$  of the UPI-41, is used to communicate with the printer service routine (PSR). A character to be printed is placed in the output buffer (OBUF). When PSR is ready to print the character it moves it from OBUF to its own buffer (PBUF) which is labeled as PRINT BUFFER in the diagram. After the character is moved the output buffer is overwritten by a predetermined value which indicates that PSR has accepted the character. BMGR will load a character into the output buffer only if it currently is equal to this value.

The printer service routine utilizes the TIMER to keep track of the current position of the print head. At the appropriate times it causes the solenoid drivers to be pulsed so that the character stream it sees in PBUF is printed. Based on the contents of PBUF and the contents of ICNT, which indicates the active column of the current character, PSR looks up the appropriate column data to be printed in the character generator tables. This data is stored in the HAMMER BUFFER until the precise time that it should be presented to the hammer drivers via the I/O bits in PORT 1. ICNT and the HAMMER BUFFER are implemented as UPI-41 registers 5 and 7, respectively.

#### **DETAILS OF THE BUFFER MANAGER**

Before BMGR can be discussed in detail, the manner in which it utilizes the character buffer must be understood. Figure 8 shows the operation of the buffer while two lines of data are input to the UPI-41 and subsequently printed. In order to keep the discussion manageable, this figure is drawn as if the printer were capable of printing only four characters per line. The two lines of characters to be printed are:

### ABCD 1234



It should be noted that the buffer contains 5 bytes, one more than the number of print positions. The extra byte is a "phantom address" which, when pointed to by the output pointer, indicates that the section of BMGR which services the printer service routine is inactive. This state must be allowed because the actual print operation cannot begin until the complete line has been input to the buffer. If this rule were not enforced, some underrun protocol would have to be established to handle the situation of the input stream from the master processor failing to keep up with the print head.

Figure 8a shows the buffer in its initial state. The input pointer is set to the last real position in the buffer and the output pointer is set to the phantom position. Figures 8b through 8f show the operation of the pointers as the characters "A", "B", "C", and "D" are loaded. In each case the

input pointer is incremented to point to the next available location and then that location is loaded with the character. The position of the output pointer is not changed until the last position of the buffer has been loaded. When this occurs, the output pointer is set to point at the first character of the buffer. The operation of the pointers thus far can be described by the following algorithm:

INITIAL:

INPOINT:=BUFFER_MAX; OUTPOINT:=BUFFER_MAX+1; ... LOOP: IF CHARACTER_AVAILABLE THEN BEGIN INPOINT:=(INPOINT+1) MOD BUFFER_LENGTH; BUFFER(INPOINT):=CHARACTER; IF INPOINT=BUFFER_MAX THEN OUTPOINT:=BUFFER_MIN; END;

GOTO LOOP;

END;

Obviously, if this loop were allowed to continue, the buffer would be overwritten by the next line of text before the first could be printed. This can be prevented by modifying the algorithm as follows:

LOOP: IF CHARACTER_AVAILABLE THEN BEGIN TEMP:=(INPOINT+1) MOD BUFFER_LENGTH; IF TEMP<>OUTPOINT THEN BEGIN INPOINT:=TEMP; BUFFER(INPOINT):=CHARACTER; IF INPOINT=BUFFER_MAX THEN OUTPOINT:=BUFFER_MIN; END;


END; GOTO LOOP;

This modification will "freeze the action" at Figure 8f until the output pointer is incremented. When this occurs the input procedure will immediately load the input data over the character that was just printed (assuming that data is available to the procedure at a higher rate than can be printed). The defined interface with the printer service routine allows a character to be removed from the buffer and placed in the output buffer whenever the output buffer contains the value placed there by the PSR, indicating that it has accepted the character that was previously in the output buffer. If this value is called EMPTY_FLAG then the complete buffer handling procedure can be defined as follows: INITIAL: INPOINT:=BUFFER MAX; OUTPOINT:=BUFFER_MAX+1; . . . LOOP: IF CHARACTER_AVAILABLE THEN BEGIN TEMP:=(INPOINT+1) MOD BUFFER_LENGTH; IF TEMP<>OUTPOINT THEN BEGIN. INPOINT:=TEMP; BUFFER(INPOINT):=CHARACTER; IF INPOINT=BUFFER_MAX THEN OUTPOINT:=BUFFER_MIN; . END; IF OUTPUT_BUFFER=EMPTY_FLAG THEN REGIN IF OUTPOINT<=BUFFER_MAX THEN BEGIN OUTPUT_BUFFER:=BUFFER(OUTPOINT); OUTPOINT:=OUTPOINT+1; END: END;

END; GOTO LOOP:


Examination of Figures 8g through 8r will show how this algorithm maintains the buffer. If there is an open position and a character is available, it is placed in the buffer. When a complete line is in the buffer, printing is initialized by setting the output pointer to BUFFER_MIN. As the last character of a line is printed, the output pointer is incremented to point at the "phantom location" until the next line is completely entered. It should also be noted that if the input stream is faster than the print operation, then after the last character of a line is printed only one character need be input before printing can resume (see Figures 81, m, and n). Frame r shows that after all available characters have been printed the state of the buffer is the same as it is initially. This is obviously a desirable feature.

The flowcharts for the complete BUFFER MANA-GER are shown in Figures 9a and 9b. The corresponding code can be found starting at label BMGR of the program listings (see appendix). The flowcharts follow the algorithm that has been discussed very closely. Some additions have been made to implement logic not associated with the buffer. The first difference is that when a byte is in the input buffer it is tested to determine whether it is a command byte or a data character before further action is taken. Only two commands are recognized; one to set, and one to reset, the internal interrupt enable flag. This flag, which is implemented as bit zero of PORT2 determines whether or not the UPI-41 will assert an interrupt to the master processor when it is able to accept a new character. Two additional deviations can be noted in Figure 9a: the first is that the motor of the printer will be turned on whenever a data character is received, the second is that if an end of line code (i.e., an ASCII line feed) is received, then, instead of storing it in the buffer, a mode is entered which fills the remaining buffer locations with space characters. This mode is enabled by bit one of PORT2. Note that utilizing otherwise unused bits of PORT2 for program status allows convenient testing and setting by the software and also enables external monitoring of the program operation.





The last addition to the algorithm can be seen in Figure 9b where instead of going directly back to the start of the program after servicing the printer, a test is made to determine if the interrupt to the master processor should be asserted. This interrupt is set if the enable bit is set and there is also room in the buffer for at least one more character. After this test, control is passed back to the beginning of BMGR.



#### PRINTER SERVICE ROUTINES

The Printer Service Routine must convert the characters given to it by the Buffer Manager into an appropriately timed stream of pulses to the solenoids. Because the PSR is extremely timedependent, it was implemented as an interruptdriven routine which is given control when the timer overflow occurs. This allows exact timing of the solenoid firings without requiring software delay loops. If the timing had been generated by such loops, synchronization would have been lost when the delay loops were interrupted in order to service the master processor. If a hardware design of a controller for the printer were being undertaken, a convenient place to start would be to generate a state transition diagram which shows all the states that can be entered and how control can transfer from state to state. This hardware design technique is often useful in software design and was, in fact, used to develop the PSR. The state diagram of the PSR is shown in Figure 10. A total of eight states are necessary to implement the printer control function. Before discussing this diagram further, each of these states must be defined.


- WPA: The WPA (Wait for Print Area) state is the state in which the system waits for the input from the printer which indicates that it is ready to start the actual printing of data.
- TPA: During the TPA (Test Print Area) state the system digitally filters the signal from the printer to ensure that contact bounce is not causing an erroneous indication that the print area has started.

IPO: Transfer to the IPO (Initialize Print Operation) state occurs after the positioning of the print head over the print area has been verified. During this state the system initializes itself to start printing a line of text.

ICOL: The ICOL (Inter Column) state is used to time the period between the activation of the hammers. During this state the space between the dots of the characters is generated. PCOL: During the PCOL (Print Column) state the hammers are energized if the particular character being printed requires a dot in the corresponding position.

- ICHAR: The ICHAR (Inter Character) state is active between characters on a given line.
- WFON: During the WFON (Wait for Feed On) state the system waits for the assertion of the feed pulse from the printer. This signal indicates that the process of feeding paper is occurring.
- WFOFF: The system remains in the WFOFF (Wait for Feed Off) until the feed pulse goes inactive. This indicates that the required paper feed operation has been completed.

The state diagram, in addition to defining the allowable states, also defines how state to state transitions can be made. The general structure of this diagram shows that PSR is initiated by the occurrence of the timer overflow interrupt. When the interrupt occurs the contents of the HAMDAT (HAMmer DATa) register are immediately transferred to PORT1 which causes the hammer solenoids to be activated. Each of the eight possible states sets data into the register which should be output at the next timer overflow occurrence and starts the timer operating in a mode which will result in the main program (BMGR) being interrupted at the proper time. The following paragraphs describe the operation of each of the states



#### Figure 10. Print Control State Transition Diagram

in detail. The flowcharts of the routines can be found in Figure 11.

The WPA, CPA; and IPO states are all associated with the detection of the valid start of the print area. The WPA state sets the timer in the event count mode so that the edge of the print area signal can be detected, the CPA state digitally filters this input once it has been detected to ensure that noise has not caused a false input, and finally, the IPO state initializes the system to start the actual printing of data. The flowchart shows that the WPA state accomplishes the following actions:

- 1. Turns off the paper feed motor
- 2. Sets the filter count (for the CPA state)
- 3. Sets HAMDAT to zero
- 4. Sets STATE to one.

The timer is set to event count with an initial value of 0FFH. This will cause a timer overflow interrupt the next time a negative transition occurs on the TEST1 input. Since this input is tied to the signal from the PRINT AREA switch, this interrupt should occur when the start of the print area is reached. The WPA state sets the STATE register to cause the TPA state to be entered when this interrupt occurs. Each time the TPA (Test Print Area) state is activated the software checks to ensure that the print area switch is in the proper state; if it is not, then all the actions of state zero are repeated (except turning off the motor), since a false start of print area has occurred. If the test reveals that the print area switch is in the proper state, then the filter count is reduced by one and the timer is started with an initial value of 0FFH, the minimum attainable timer increment. The STATE register is set to repeat the TPA state unless the filter count has reached zero; when this occurs the IPO state is selected. The IPO state, which is responsible for the initialization of the actual print operation, first tests the output buffer register to determine if there is any data for it to print. If this test is unsuccessful the printer main drive motor is turned off, the TPA state is reinvoked and the timer is started in the event count mode so that it can detect the next start of print area. At first glance this seems somewhat fruitless since the event required cannot happen if the motor is not turning. By referring back to Figure 9, however, it can be seen that BMGR turns on the motor whenever it has a data character from the master computer. The reception of a character will always allow the PSR to find the next print area. If, when the IPO state makes its test, there is data in the output buffer then the data is moved to the print buffer and the output buffer is set to the empty value. After this is accomplished, a counter is set to the number of columns to be printed per character (seven in this case – see comment by CGEN label in program listing), the STATE register is set to the ICOL state and the timer is set to time the intercolumn time. (The intercolumn time is the time that elapses between each possible column of the character.) Before exiting from this state the first column of data for the hammbers is generated by the COLUMN routine and placed in the HAMDAT register.

The three states already discussed set the printer up so that it is ready to print. The next three states are repeated sequentially until the entire line of data has been printed. The ICOL state is probably the simplest of the states. When it is invoked the hammers have just been fired by the entry into the PSR. All that the ICOL state does is to set the timer to time the proper duration of the hammer strikes, clear the HAMDAT register, and set the STATE register to the PCOL state. The PCOL state, only slightly more complicated than the ICOL state, first decrements the column count. If the end of a character is detected (count equal zero), the HAMDAT register is cleared and the STATE register is set to invoke the ICHAR state. If the end of a character is not detected then the COLUMN routine is again used to determine the next data to be sent to the hammers and the ICOL state is reinvoked. When the ICOL state is active two things can happen, depending on whether there is more data to print. If there is data in the output buffer then a series of actions similar to those of the IPO state occur to reinitialize the printing of a character; if there is no more data in the line then the paper feed motor is turned on, HAMDAT is cleared, and the STATE register is set to the WFON state. The timer is set for approximately one millisecond so that the state of the paper feed switch can be sampled periodically by the WFON and WFOFF states.

The WFON and WFOFF states continue to set the timer to the one millisecond sample rate, the WFON state reinvokes itself until the paper feed switch input is detected and then it invokes the WFOFF state. The WFOFF state reinvokes itself until the paper feed switch is detected in the off state and then invokes the WPA state. The sole purpose of the WFON and WFOFF states is to ensure that an off to on to off transition occurs on the paper feed switch. When this criterion is satisfied the WPA state is invoked which first turns off the paper feed motor and then proceeds to print the next line of data.

#### CONCLUSION

The UPI-41 has been shown to be easily capable of controlling the LRC matrix printer with no external logic other than drivers and receivers. The program listings which implement the algorithms discussed are shown in Appendix A. It should be noted that no attempt has been made to minimize the amount of code in the program; the emphasis was on clarity of operation and ease of implementation. A careful programmer should be able to significantly reduce the amount of code space needed, especially in the printer service routine which duplicates much code in each STATE. Even with this relatively loose coding the printer control function, including the complete character tables, easily fit within the memory available in the UPI-41. The extra room in memory could be used to implement such extra features as tabulation, printing prestored messages, or even limited graphic capabilities. The power and flexibility of the UPI-41 make such features easy to implement.







Figure 11. PSR Flowchart

#### APPENDIX







TOC C	DBJ	SEQ	SOURCE S	TATEMENT
006B 2 006D 6 006E 5	23FD 52 55	228 229 230 CASE4: 231 232 233 234 235 236	MOV MOV STRT	A, #THOFF
006F H 0071 H 0073 2 0075 0	ED77 BEØ5 2300 447B	228 229 230 CASE4: 231 232 233 235 236 237 238 237 238 239 240 241 242 243 244 245	DJNZ MOV MOV JMP	ICNT,C4ELS STATE,#5 A,#0 C4END ; ;
ØØ77 E ØØ79 5	3EØ3 54EØ	246 247 C4ELS: 248	MOV CALL	STATE,#3
ØØ7В ØØ7С 9	2F 93	249 250 C4END: 251 252	XCH RETR	A, HAMDAT'
007D 2 007F 6 0080 5	23F8 52 55	246 247 C4ELS: 248 250 250 C4END: 251 252 253 254 CASE5: 255 256 257 258 259 260 261 263	MOV MOV STRT	A, #TINTER T,A T
0086 E 0087 A 0088 E 008A E 008A E	7B 2397 7B 3692 7B 367 357 3507 3507 3507 3507 3507 3507 3507	264 266 266 268 269 270 271 272 272 273 274 275	MOV XRL J2 MOV MOV MOV MOV CALL JMP	A, OBUF , , , , , , , , , , , , ,
0096 9 0098 e 009A 2	23FA 55 547F 5566 2300 25 25 25 25 25 25 25 25 25 25 25 25 25	278 279 280 281 C5ELS: 282 283 284 285 286 287 288 C5END: 288 C5END: 289 290 291 \$	MOV MOV STRT ANL MOV MOV XCH RETR EJECT	A, #TLFEED T,A P2, #PFEED STATE,#6 A,#0 A,HAMDAT
00990 00990 00990 00995 00995 00995 00995 00995 00995 00995	BBFF BDØ7 3540 3449C 23FA 52 55 55 3806 2300	276 277 278 279 280 281 282 283 284 285 286 287 288 288 288 288 288 288 288 288 289 289	MOV MOV CALL JMP MOV STRT ANL STRT ANL MOV MOV XCH RETR	CSEND ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;

DO; /*CASE 4, PRINTING COL I OF CHAR */ TIME (HAMMERSOFF);

I=I-1; IF I=0 THEN DO; STATE=5; HAMMER\$DATA=0; END

ELSE DO; STATE=3; HAMMER\$DATA=COLUMN(PBUF,I); END;


END; /* END OF CASE 4 */

DO; /*CASE 5, INTERCHARACTER SPACE */
TIME (INTER\$CHAR);


IF OBUF<>EMPTY\$FLAG THEN DO; DBUF=OBUF; OBUF=EMPTY\$FLAG; I=IMAX; STATE=3; HAMMER\$DATA=COLUMN(PBUF,I); END;


ELSE DO; TIME(LINESFEED); PAPERSFEED=ON; STATE=6; HAMMERSDATA=0; END;

END; /* END OF CASE 5*/



LOC OBJ	SEQ	SOURCE S	TATEMENT			
•	369 370 371 372		· · · · · · · · · · · · · · · · · · ·	IF TEMP<>OUT\$POINT THET DO; IN\$POINT=TEMP; IF FILL\$MODE=ON THEN DO; TEMD=SDACE.	N	
	373 374 375 376 377		; ; ; ;	ELSE DO; TEMP=INPUT\$BUFFER; INTERRUPT=OFF;	;	
	378 379 380		;	END; IF TEMP=EOL THEN DO;		
	381 382 383		· · · · · · · · · · · · · · · · · · ·	FILL\$MODE=ON; TEMP=SPACE; END;		
	384 385 386			IF TEMP=CONTROL\$CODE BUFFER(IN\$POINT)=TEMI IF IN\$POINT=BUFFER\$M	THEN TEMP=' P AND Ø3FH; AX THEN	!';
	387 388 389			DO; FILL\$MODE=OFF; OUT\$POINT=BUFFER\$N		
	390 391 392			END; END;	, <b>,</b>	
Ø1Ø9 D9 Ø1ØA C647	393 394 BBL1: 395	XRL JZ	A, OUTPNI BBPRT			
ØIØC D9 ØIØD A8 ØIØE ØA	396 397 398	XRL MOV IN	A, OUTPNT		ч.	
0105 3216	399 400	JB1 IN	A, P2 FILL A, DBB			
0111 22 0112 9ADF 0114 2418 0116 2320 0116 2320	401 402 403 FILL:	ANL JMP MOV	P2, #NOT (EXREQ) BBLLA A, #SPACE A, #EOL BBLLB		r.	
0118 D30A 011A 9620 011C 8A02 011E 2428	404 BBLIA 405 406 407	: XRL JNZ ORL JMP	BBLIB P2,#FMODE			-
0120 D30A 0122 D228	407 408 BBL1B 409 410	: XRL JB6	P2,#FMODE BBL1C A,#EOL BBL1C BBL1C			
Ø124 B220 Ø126 2321 Ø128 533F	411 412 BBL1C	JB5 MOV : ANL	BBL1C A,#EXCLAIM A,#Ø3FH @INPNT,A			
0124 0220 0126 2321 0128 533F 012A A0 012B F8 012C D33F 012C D33F	413 414 415	MOV MOV XRL	A, INPNT A, #BMAX			
Ø12E 9647 Ø130 9AFD Ø132 B918 Ø134 2447	416 417 418	JNZ ANL MOV	BBPRT P2,#NOT FMODE OUTPNT,#BMIN			
0134 2447	419 420 421	JMP	BBPRT	ELSE DO; /*TYPE IS COMMAN INTERRUPT=OFF; IF (PORTØ AND 3)=2 THEN IF (PORTØ AND 3)=3 THEN		_
	422 423 424	ter i i		IF (PORTØ AND 3)=2 THEN IF (PORTØ AND 3)=3 THEN END;	INTENA=OFF	7
0136 22 0137 9ADF 0139 5303 0138 323F 0138 323F	425 426 BBCMD 427	ANL	A, DBB P2, #NOT (EXREQ) A, #3 BBL2_		r u	
ØI3D 2447	428 429 430	ANL JB1 JMP	BBPRT			
Ø13F 1245 Ø141 9AFE Ø143 2447	431 BBL2: 432 433	ANL JMP	BBL3 P2, #NOT INTENA BBPRT			
Ø145 8AØ1	434 BBL3: 435 \$	ORL EJECT	P2,#INTENA			





LOC OBJ	SEQ SOURCE	E STATEMENT	an an an an an an an an an an an an an a	
0200	601 602 ORG 603	200H		1. 4 - 1
0200 0C 0201 22 0202 41 0203 58 0204 01 0205 48 0206 00	604         605         DB           606         DB         607         DB           607         DB         609         DB           609         DB         610         DB           611         DB         612	ØCH ; 22H ; 41H ; 58H ; Ø1H ; 48H ; ØØH ;	** * * * * * * *	[AT]
0207 0F 0208 10 0209 24 020A 40 020B 24 020B 24 020C 10 020C 10 020D 0F	613 DB 614 DB 615 DB 616 DB 617 DB 618 DB 619 DB 620	ØFH ; 10H ; 24H ; 40H ; 24H ; 24H ; 10H ; ØFH ;	**** ; * * * * * *	[A]
020E 7F 020F 00 0210 49 0211 00 0212 08 0212 55 0214 22	621 622 DB 623 DB 624 DB 625 DB 626 DB 627 DB 628 DB 629 DB	7FH ; ØØH ; ØØH ; Ø8H ; 55H ; 22H ;	****** ; * * * * * * * * * * *	<b>[B]</b>
0215 3E 0216 41 0217 40 0218 41 0219 00 021A 41 021B 22	630         DB           631         DB           632         DB           633         DB           634         DB           635         DB           636         DB           637         DB	3EH ; 41H ; 00H ; 41H ; 00H ; 41H ; 22H ;	*****	[C]
021C 7F 021D 00 021E 41 021F 00 0220 00 0221 41 0222 3E	637 DB 639 DB 640 DB 641 DB 642 DB 643 DB 643 DB 644 DB 645	7FH ; ØØH ; ØØH ; ØØH ; 41H ; 3EH ;	**************************************	[D]
0223 7F 0224 00 0225 49 0226 00 0227 49 0228 00 0229 41	645         DB           646         DB           647         DB           648         DB           649         DB           651         DB           651         DB           652         DB	7FH ; 00H ; 49H ; 00H ; 49H ; 00H ; 41H ;	****** ; * * * * * *	[E]
022A 7F 022B 00 022C 48 022D 00 022E 48 022F 00 022F 00 0230 40	053         054         DB           6554         DB         056           6555         DB         056           6567         DB         057           658         DB         059           659         DB         060           659         DB         060	7FH ØØH 48H ØØH 48H ØØH 40H	***************************************	[F]
0231 3E 0232 41 0233 00 0234 41 0235 04 0236 41 0237 26	661         DB           662         DB           663         DB           664         DB           665         DB           666         DB           667         DB           668         DB           669         OB	3EH ; 41H ; 00H ; 41H ; 04H ; 41H ; 26H ;	***** * * * * * * * * *	[G]
	670 \$ EJEC	Ť	ang sa sa sa sa sa sa sa sa sa sa sa sa sa	•

LOC OBJ	SEQ	SOURC	E STATEMENT			
0238 7F 0239 00 023A 08 023B 00 023C 08 023C 08 023D 00 023C 7F	671 672 673 674 675 676 677	DB DB DB DB DB DB DB	00H 08H 00H 08H 00H	******	;	[H]
023F 00 0240 41 0241 00 0242 7F 0243 00 0244 41 0245 00	678 679 680 681 682 683 684 684 685	DB DB DB DB DB DB DB	41H ØØH 7FH ØØH	* * ******	;	[1]
0246 02 0247 01 0248 00 0249 01 024A 00 024B 01 024B 01 024C 7E	686 687 688 689 691 692 692 693	DB DB DB DB DB DB DB	00H	; * ; * ; * ; * ; *	;	[J]
024D 7F 024E 00 024F 04 0250 14 0251 22 0252 41 0253 00	6945 6956 697 698 699 700 701	DB DB DB DB DB DB DB	ØØH	******* * * * * * * *	;	[K]
0254 7F 0255 00 0256 01 0257 00 0258 01 0259 00 0259 00 025A 01	702 703 704 705 706 707 708 709	DB DB DB DB DB DB DB	7FH ØØH Ø1H Ø0H Ø1H	******* * *	;	[L]
025B 7F 025C 40 025D 20 025E 18 025F 20 0260 40 0261 3F	710 711 712 713 714 715 716 717 718 719	DB DB DB DB DB DB DB	7FH 40H 20H 18H 20H 40H		;	[M]
0262 7F 0263 20 0264 10 0265 08 0266 04 0266 04 0267 00 0268 7F	719 720 721 722 723 723 724 725 725 726	DB DB DB DB DB DB DB	7FH 20H 10H 08H 04H 00H 7FH	* *	; :: 	[N]
0269 3E 026A 41 026B 00 026C 41 026C 00 026E 41 026F 3E	727 728 729 730 731 732 733 733 734	DB DB DB DB DB DB DB DB	3EH 41H 00H 41H 00H 41H 3EH	* *	<b>;</b>	[0]
0270 37 0271 00 0272 48 0273 00 0274 00 0275 48 0275 48 0276 30	735 736 737 738 739 740 741 742	DB DB DB DB DB DB DB DB	48H ØØH	*** ** * * * *	;	[P]
0277 3E 0278 41 0279 00 027A 40 027B 05 027C 42 027C 32	743 744 745 746 747 748 749 749	DB DB DB DB DB DB	41H ØØH 4ØH	***** * * * * * *	;	[Q]

LOC	OBJ			SEQ		SOURCE	STATEMENT		
 027E 027F 0280 0281 0282 0283 0283 0284	7F 00 48 00 04 4A 31		ar i	751 752 753 754 755 756 757 757 758		DB DB DB DB DB DB DB DB	7FH ØØH 48H ØØH Ø4H 31H	****** * * * * * * * *	
Ø285 Ø286 Ø287 Ø288 Ø288 Ø288 Ø288 Ø28B	32 49 00 49 00 49 26		· · · · · · · · · · · · · · · · · · ·	759 760 761 762 763 764 765 766 766		DB DB DB DB DB DB DB DB	32H 49H ØØH 49H ØØH 49H 26H	* ** * * * * * * * * *	; [S]
Ø28C Ø28D Ø28E Ø28F Ø29Ø Ø291 Ø292	40 00 40 30 30 40 40	1.0		768 769 770 771 772 773 774 775 776		DB DB DB DB DB DB DB	40H 00H 3FH 40H 40H 40H	* ***** *	; [T]
0293 0294 0295 0296 0297 0298 0299 0299	7C Ø1 Ø0 Ø1 Ø1 Ø2 7C			777 778 779 780 781 782 783 783 784	:  	DB DB DB DB DB DB DB	7CH Ø2H Ø1H Ø1H Ø1H Ø2H 7CH	*	; [U]
	78 Ø2 Ø1 Ø2 Ø4 78	. 4 .		785 786 787 788 789 790 791 792		DB DB DB DB DB DB DB DB	78H Ø4H Ø2H Ø1H Ø2H Ø4H 78H	**** * * * * *	; [V]
02A1 02A2 02A3 02A4 02A5 02A6 02A7	7E Ø1 Ø2 Ø2 Ø1 7E			793 794 795 796 797 798 798 799	4. 	DB DB DB DB DB DB DB	7EH Ø1H Ø2H ØCH Ø2H Ø1H 7EH	**	; [W]
02A8 02A9 02AA 02AB 02AC 02AC 02AD 02AE	41 22 14 08 14 22 41	•••		800 801 802 803 804 805 806 806		DB DB DB DB DB DB DB DB	08H 14H	* * * * * * * *	<b>; [X]</b>
02AF 02B0 02B1 02B2 02B3 02B3 02B4 02B5	40 20 10 0F 10 20 40			808 809 810 811 812 813 814 815 816		DB DB DB DB DB DB DB DB	20H 10H 0FH 10H	* * **** * *	рана ( <b>У</b> ) 1914 - Сарана 1914
				817 \$	A	EJECT			


LOC OBJ	SEQ	SOURCE	STATEMENT				1
02B6 41 02B7 02 02B8 45 02B9 08 02BA 51 02BB 20 02BC 41	818 819 820 821 822 823 823 825	DB DB DB DB DB DB DB DB	41H Ø2H 45H Ø8H 51H 2ØH 41H	; * * ; * * * ; * * * ; * * *	;	[2]	
02BD 7F 02BE 00 02BF 41 02C0 00 02C1 41 02C2 00 02C3 41	8226 8227 8228 8229 831 831 832	DB DB DB DB DB DB DB	7FH ØØH 41H ØØH 41H ØØH 41H	; ****** ; * * ; * *	;		
02C4 40 02C5 20 02C6 10 02C7 08 02C8 04 02C9 02 02CA 01	8334 835 835 836 837 838 839 839 840	DB DB DB DB DB DB DB DB	40H 20H 10H 08H 04H 02H 01H	; * ; * ; * ; * ; *	;	[\]	
02CB 41 02CC 00 02CD 41 02CE 00 02CF 41 02D0 00 02D1 7F	841 843 844 845 846 846 847 848 849	DB DB DB DB DB DB DB	41H ØØH 41H ØØH 41H ØØH 7FH	; * * ; * * ; * *	<b>,</b>	[]]	
02D2 00 02D3 04 02D4 08 02D5 10 02D6 08 02D7 04 02D8 00	850 851 852 853 854 855 855 855 855 855 855 855	DB DB DB DB DB DB DB	00H 04H 08H 10H 08H 04H 00H	;; * ;; * ;; *	* <b>;</b>	[UA]	
02D9 01 02DA 00 02DB 01 02DC 00 02DD 01 02DE 00 02DF 01	857 858 859 860 861 862 863 863 865	DB DB DB DB DB DB DB	01H 00H 01H 00H 01H 00H 01H	* * * *	<b>;</b>	(_)	
,	866 867 868			*			
	869 ;***** 870 ;	1.1	1.4.4	************* OF CGEN TABI		*****	******
	872 ;			****	A.1.	*****	*****
0300	874 875 876 877	ORG	300н				
0300 00 0301 00 0302 00 0303 00 0304 00 0305 00 0306 00	878 879 880 881 882 883 883 884	DB DB DB DB DB DB DB	00H 00H 00H 00H 00H 00H 00H		;	[]	
0307 00 0308 00 0309 00 030A 7D 030B 00 030C 00 030C 00	885 886 8887 8888 889 890 891 892 892 893	DB DB DB DB DB DB DB	00H 00H 00H 7DH 00H 00H 00H	; * *****	;	[1]	
	894 \$	EJECT					· · ·

LOC OBJ	SEQ	SOURCE	STATEMENT			
030E 00 030F 20 0310 40 0311 00 0312 20 0312 40 0314 00	895 896 897 898 899 900 901 902	DB DB DB DB DB DB DB	00H 20H 40H 00H 20H 40H 00H	; * ; * ; *	; [	<b>"]</b>
0315 14 0316 00 0317 7F 0318 00 0319 7F 0318 00 0319 14	902 904 905 906 907 908 909 909 910	DB DB DB DB DB DB DB DB	00н 7FH 00н 7FH 00н	; * * ; ****** ; ****** ; * *	· <b>; [</b>	#]
031C 00 031D 32 031E 49 031F 36 0320 49 0321 26 0322 00	910 911 912 913 914 915 916 916 917 918	DB DB DB DB DB DB DB DB	32H 49H 36H	* ** * * * * * * * * *	;[	\$]
0323 51 0324 02 0325 54 0326 08 0327 15 0328 20 0329 45	919 92Ø 921 922 923 923 924 925	DB DB DB DB DB DB DB DB	02H 54H 08H 15H 20H	; * * * ; * ; * ; * ; * ; * ; * ; *	<b>; ;</b> [	¥]
032A 26 032B 49 032C 10 032D 49 032E 26 032F 01 0330 05	926 927 928 929 930 931 932 933 933 934	DB DB DB DB DB DB DB DB	26H	; ** * ; * * * ; * * * ; * * ; * ; *	;[	<b>&amp;</b> ]
0331 00 0332 00 0333 10 0334 20 0335 40 0336 00 0337 00	934 935 936 937 938 939 940 941 941 942 943	DB DB DB DB DB DB DB	ØØН 10Н 20Н 40Н 00Н	; * *	;[	י <b>ן</b> איז איז איז איז איז איז איז איז איז איז
0338 1C 0339 22 033A 41 033B 00 033C 00 033C 00 033E 00	943 944 945 946 947 948 949 950 951	DB DB DB DB DB DB DB	22H 41H ØØH ØØH ØØH	; *** ; * * ; * * ; ;	;;[	()
033F 00 0340 00 0341 00 0342 00 0343 41 0344 22 0345 1C	951 953 953 955 956 957 957 958	DB DB DB DB DB DB DB DB	ØØH ØØH 41H 22H	; ; ; * * ; * * ; ***	; [	)]
0346 49 0347 22 0348 1C 0349 77 034A 1C 034A 22 034C 49	969 961 962 963 964 965 966 967	DB DB DB DB DB DB DB DB	49H 22H 1CH 77H 1CH 22H 49H	; * * * ; * * ; *** ; *** ; * * ; * *	;[	*]
034D 08 034E 08 034F 08 0350 3E 0351 08 0352 08 0352 08	967 968 969 970 971 972 973 973 974	DB DB DB DB DB DB DB		; * * * ; ** * *	; [	+]


LOC	obj		SEQ		SOURCE	STATEMENT			
0354 0355 0356 0357 0358 0358 0359 035A	00 00 01 00 00 00		975 976 977 978 979 980 981 982 983	•	DB DB DB DB DB DB DB	00H 00H 01H 06H 00H 00H	; ; * ; ** ;	;	[,]
Ø35B Ø35C Ø35D Ø35E Ø35F Ø36Ø Ø361	04 04 04 04 04 04		985 984 985 988 988 988 988 988 988 988 989 991 992		DB DB DB DB DB DB DB	04H 04H 04H 04H 04H 04H 04H 04H	****	;	[-]
Ø362 Ø363 Ø364 Ø365 Ø366 Ø366 Ø368	00 00 00 00 00 00	•, 4	993 994 995 996 997 998 999 1000		DB DB DB DB DB DB DB DB	00H 00H 01H 01H 00H 00H 00H	; ; * ; ;	1997 <b>;</b> 1997 : 1997 : 1997 : 1997 : 1997 : 1997 : 1997 : 1997 : 1997 : 1997 : 1997 : 1997 : 1997 : 1997 : 1997 : 1997 : 1997 : 1	[.]
Ø369 Ø36A Ø36B Ø36C Ø36D Ø36E Ø36F	Ø1 Ø2 Ø8 10 20 40		1001 1002 1003 1004 1005 1006 1007 1008		DB DB DB DB DB DB DB	Ø1H Ø2H Ø4H Ø8H 1ØH 2ØH 4ØH	; * ; * ; * ; * ; *	;	[/]
Ø370 Ø371 Ø372 Ø373 Ø374 Ø375 Ø376	1D 22 45 Ø8 51 22 5C	· •	1009 1010 1011 1012 1013 1014 1015 1016		DB DB DB DB DB DB DB DB	1DH 22H 45H Ø8H 51H 22H 5CH	; * *** ; * * * ; * * * ; * * * ; * * *		[Ø]
Ø377 Ø378 Ø379 Ø37A Ø37B Ø37C Ø37D	00 21 40 7F 00 01 00		1017 1018 1019 1020 1021 1022 1023 1023		DB DB DB DB DB DB DB DB	00H 21H 40H 7FH 00H 01H 00H	; * * ; ****** ; *		[1]
Ø37E Ø37F Ø38Ø Ø381 Ø382 Ø383 Ø384	23 44 Ø1 48 Ø1 48 31		1025 1026 1027 1028 1029 1030		DB DB DB DB DB DB DB DB	23H 44H Ø1H 48H Ø1H 48H 31H	; ** * ; * * ; * * ; * * ; * *	<b>;</b>	[2]
0385 0386 0387 0388 0388 0389 038A 038B	42 Ø1 50 91 50 29 46		1031 1032 1033 1034 1035 1036 1037 1038 1039 1040	er o Solo Solo Solo Solo Solo Solo Solo	DB DB DB DB DB DB DB	42H Ø1H 50H Ø1H 50H 29H 46H	; * * ; * * ; * * ; * * *		[3]
,			1041 \$	<b>3</b>	EJECT				


LOC	OBJ	SEQ	a stala	SOURCE	STATEMENT	. ¹	14 - 4 - 4 - 4 - 4 - 4 - 4 - 4 - 4 - 4 -
Ø38C Ø38D Ø38E Ø38F Ø39Ø Ø391 Ø392	Ø4 Ø8 14 25 F Ø4 Ø4	1042 1043 1044 1045 1046 1047 1048		DB DB DB DB DB DB DB DB	Ø4H Ø8H 14H 20H 5FH ØØH Ø4H	* * * * * * * *	; [4]
Ø393 Ø394 Ø395 Ø396 Ø397 Ø398 Ø399	72 Ø1 50 40 11 4E	1049 1050 1051 1052 1053 1054 1055 1056		DB DB DB DB DB DB DB	72H Ø1H 5ØH Ø1H 4ØH 11H 4EH	* *** * * * * * * * * *	; [5]
039A 039B 039C 039D 039E 039F 03A0	17 21 409 409 409 409	1057 1058 1059 1061 1062 1063 1064 1065		DB DB DB DB DB DB DB DB	17H 21H 40H 09H 40H 09H 46H	; *** * ; * * ; * * ; * * ; * *	; [6]
Ø3A1 Ø3A2 Ø3A3 Ø3A4 Ø3A5 Ø3A6 Ø3A7	40 47 48 50 40	1065 1066 1067 1068 1069 1070 1071 1072 1073		DB DB DB DB DB DB DB DB	40H 00H 47H 08H 50H 20H 40H	; * ; *** * ; * * ; * ; *	; [7]
Ø3A8 Ø3A9 Ø3AA Ø3AB Ø3AC Ø3AD Ø3AE	36 49 ØØ 49 ØØ 49 36	1074 1075 1076 1077 1078 1079 1080	с. 1 1 1	DB DB DB DB DB DB DB	36H 49H 00H 49H 00H 49H 36H	** ** * * * * * * * * *	; [8]
03AF 03B0 03B1 03B2 03B3 03B4 03B5	30 48 41 48 91 42 30	1081 1082 1083 1084 1085 1086 1087 1088 1089	- 19 19 19 19 19 19 19 19 19	DB DB DB DB DB DB DB DB	30H 48H 01H 48H 01H 42H 3CH	; ** ; * * ; * * ; * * ; * *	; [9]
Ø3B6 Ø3B7 Ø3B8 Ø3B9 Ø3BA Ø3BB Ø3BC	00 00 14 00 00	1090 1091 1092 1093 1094 1095 1096 1097 1098		DB DB DB DB DB DB DB	00H 00H 14H 00H 00H 00H	;;;; * *	; [:]
Ø3BD Ø3BE Ø3CØ Ø3C1 Ø3C2 Ø3C3	00 00 02 14 00 00	1099 1100 1101 1102 1103 1104 1105		DB DB DB DB DB DB DB DB	00H 00H 01H 02H 14H 00H 00H	; ; * ; * * ; * *	<b>; ; ;</b>
Ø3C4 Ø3C5 Ø3C6 Ø3C7 Ø3C8 Ø3C9 Ø3CA	00 08 14 22 41 00 00	1106 1107 1108 1109 1110 1111 1112 1112		DB DB DB DB DB DB DB	00H 08H 14H 22H 41H 00H 00H	; * ; * * ; * * ; * *	; [<]
03CB 03CC 03CD 03CE 03CF 03CF 03D0 03D1	00 14 00 14 00 14 00	1114 1115 1116 1117 1118 1119 1120 1121		DB DB DB DB DB DB DB	00H 14H 00H 14H 00H 14H 00H	* * *	; [=]

LOC	OBJ	SEQ	SOURCE	STATEMENT			
Ø3D2 Ø3D3 Ø3D4 Ø3D5 Ø3D6	00 00 41 22 14	1122 1123 1124 1125 1126 1127	DB DB DB DB DB	ØØH ØØH 41H 22H 14H Ø8H	; ; * * ; * *	;	[>]
Ø3D7 Ø3D8	Ø8 ØØ	1128 1129	DB DB	08H 00H	; *		
Ø3D9 Ø3DA Ø3DB Ø3DC Ø3DD Ø3DE Ø3DF	00 20 40 05 48 30 00	1130 1131 1132 1133 1134 1135 1136 1137 1138	DB DB DB DB DB DB DB	00H 20H 40H 05H 48H 30H 00H	; * ; * ; * * ; * *	;	[?]
		1130	END				



# APPENDIX 1 ARTICLE REPRINTS





# Slave microcomputer lightens main microprocessor load


by Don Phillips and Allen Goodman, Intel Corp., Santa Clara, Calif.

□ Peripheral devices for microprocessors are growing in number and complexity to the point where they are taxing the processor's time and memory. Nor do simple interface adapters that contain no intelligence of their own lighten the burden of managing such peripheral equipment as floppy disks, cathode-ray-tube displays, and keyboards. What can save the day for the central processing unit is a new class of peripheral controllers: intelligent microcomputer-based universal peripheral interface chips.

In essence, what the UPI microcomputer does is act as a slave processor to the main-system CPU. With a built-inprocessor and memory, it greatly eases the handling of real-time tasks such as controlling printers, encoding keyboards, and multiplexing displays. In fact, entire control algorithms can be programmed locally in the slave processor, instead of taxing the limited memory space and execution time of the main system. Moreover, the device substantially increases the overall efficiency of a system, since two processors—the central CPU and the slave UPI device—are working in parallel.

#### A peripheral controller


In operation, the UPI microcomputer acts as a peripheral controller rather than just an interface adapter. Its architecture, detailed in Fig. 1, is similar to the recently introduced 8048 one-chip microcomputer: it has an 8-bit CPU, 64 bytes of random-access memory, 1,024 bytes of read-only memory, a timer/counter, and 18 input/output lines. In fact, the device executes the same basic set of instructions as does the 8048, except for special tailoring of data-bus operations to better suit control applications. The difference is that the new peripheral-controlling microcomputer is designed to function as a



1. Smart interface. With an 8-bit CPU, 64 bytes of RAM, and 1,024 words of ROM or erasable PROM, the universal peripheral interface chip is an intelligent peripheral controller rather than a simple interface adapter. The architecture of the chip is similar to that of the 8048 microcomputer. It uses nearly the same instruction set, save for slight variations that improve data-bus operations.

#### Electronics/July 7, 1977

Reprinted from Electronics Magazine, July 7, 1977. Copyright 1977 McGraw Hill, Inc. All rights reserved.



 Slaves. The microcomputer-based universal peripheral interface chips — the 8741 with erasable PROM and the 8041 with maskprogrammed ROM—are connected as slave processors to a main processor (here an 8080 CPU) to take over its I/O chores.

slave processor to the main-system processor.

The chip is the first microcomputer made specifically for a multiprocessor environment in which a master processor sends information to one or more slave processors that in turn control peripheral devices. To accommodate a variety of master processor types, including the 8080, the enhanced 8085, and other 8-bit processors, the chip has bus interface registers that work directly with the central processor's data bus.

Two peripheral controllers are available: the 8741 and the 8041, identical except in one respect. The 8741 has an ultraviolet-erasable, electrically programmable ROM plus the special capability of running through a program a single step at a time. It is designed for low-volume applications requiring program development, as in prototype testing and custom interfacing. The 8041 has a conventional mask-programmable ROM and features a low-power standby mode. It is intended to replace the 8741 once a system design has been set. The 8741/8041 connections for a master-slave arrangement are shown in the block diagram of Fig. 2.

The master processor and the peripheral controller communicate through an asynchronous data-bus buffer register on the UPI. Data and commands are received from the master processor through the DBB, and status and data information are returned through it to the master. The controller sends status information to the

main processor from a 4-bit status register that uses four of the buffer register's eight lines.

The configuration of the DBB and status registers is shown in Fig. 3. The master processor controls data transfer to the UPI by four input lines: the address-input signal specifies whether a command or a data word is being sent; the chip-select line is an enable input that permits communication with the interface, and the read and write lines are used to stroke output and input data, respectively. The master processor uses these signals to direct the exchange of information through the DBB register, which serves as temporary storage for commands and data flowing between master and slave processors.

#### The four flags

The status register comprises four flags that direct the handshaking between the master and slave processors. The first is a general-purpose flag, which is set by programming in the 8041/8741 and used to prevent contention over the DBB register between master and slave processors. Another is the command/data flag that, when set, indicates that command information is being transferred. The input-buffer-full flag is set whenever the DBB register is loaded with a word from the main processor, and the output-buffer-full flag is set when the UPI loads its DBB register. Protocol for the interface begins with the master processor writing an 8-bit character into the buffer register. This sets the IBF flag, signaling the peripheral controller with an internal interrupt. The UPI can then transfer the 8-bit data byte to its accumulator at any time under software control, which clears the IBF flag.

In transferring data in the other direction—from slave to master—the peripheral chip loads the DBB register while automatically setting the OBF flag. The master processor can then read the status register to determine that the OBF flag is set and can proceed to take in data from the buffer register, at the same time clearing the flag in preparation for the arrival of more data.

Transfer of data within the peripheral controller is asynchronous to external processor timing. The chip can thus effectively control peripheral devices while data transfers go on unhindered. Moreover, the DBB register isolates peripheral control tasks from the main processor. Task isolation is desirable in that it eases software development and debugging within a given system (by modularizing functions). In addition, it is certain to enhance data throughput, since two microprocessors are running concurrently.

#### **Optimized for control**


The CPU and instruction set of the 8041/8741 are designed to efficiently handle the single-bit operations required in most control applications, including 1/0 operations and data-bit manipulation. Two 8-bit-wide ports, compatible with transistor-transistor logic, are provided on the chip. (Sixteen additional lines may be had with the addition of an 8243 1/0 expander chip, which takes up half the lines of 1/0 port 2.) Two inputs to the peripheral controller are provided that may be tested with conditional branch instructions in UPI software. Any port line can be set or cleared individually under software control, and any line can function as either input or output, irrespective of remaining lines.

The timer/event-counter included on the peripheral controller can be preset, read, started, or stopped under software control. In the timing mode, an internal oscillator can be set by a crystal or an LC network. In the event-counter mode, the  $T_1$  input may be used to count switch closures or tachometer pulses, directing program flow accordingly. If the counter has been preset, a flag is available that indicates overflow, and it can signal the master processor.


The 1,024 bytes of on-chip ROM are sufficient for most dedicated programming applications. Typically, keyboard encoding or printer control requires 500 to 700 8bit bytes, and therefore ample program space is available for additional functions.

Of the 64 locations in the on-chip RAM, there are two 8-byte register banks, an eight-level program-counter stack, and 32 bytes of user RAM. The dual 8-byte register banks allow fast response to interrupts such as the IBF flag or time overflow. The stack also provides convenient handling of subroutine cells and storage of other data.


The thrust of the peripheral-controller chip is in its isolation of peripheral tasks from the main processor. Since its job is specifically for control, the main



3. Buffer to the bus. The data-bus buffer register (DBB) provides temporary storage for commands and data flowing between the UPI and a main-system processor. The status register puts four signals on the data bus that between them inform the main processor of the status of the DBB and also establish a handshaking protocol.



**4. Printer control.** Memory in the 8741/8041 allows the device to buffer as many as 40 characters to be printed. The main-system processor can transfer a block of data at this speed and then continue with other tasks while the UPI's bidirectional I/O ports monitor and control sequential character printing.



5. Using the UPI. Typical applications of the 8741/8041 include (a) a keyboard scanner in which an 8243 input/output expander is added to permit the encoding of as many as 128 keys, (b) a processcontrol subsystem implemented with an analog multiplexer and a digital-to-analog converter, and (c) a generalized distributed processing system that employs up to seven of the devices as slave processors, connecting them to a single 8048 microcomputer.

processor can therefore be left to down-load commands and transfer data, while the UPI works in real time.

One application might be the controlling of a printer peripheral to an 8080 system, as shown in Fig. 4. The entire real-time control portion of the task can be handled by the peripheral controller. With its built-in timer, it easily handles timing functions like character spacing, print position, and line feed. The UPI has ample 1/0 ports for a 40-column dot-matrix printer.

In this printer application, the DBB register allows for standardization of data transfer to and from the 8080based main processing system. To do this, one typical format might be for the main processor to send a start command followed by a full line of 40 ASCII characters. The peripheral controller would then store the characters under program control in a portion of the RAM and begin execution of the printing as soon as the print head and line feed were in the proper position. In the meantime, the main processor returns to other tasks. The ROM in the 8041/8741 can be used to convert the ASCII code to dot-matrix or other formats.

In printer applications, standardization is the key feature offered by the slave peripheral controller. Without any changes in the 8080-based main processing system, the UPI can be programmed to handle any printer mechanisms—dot matrix, drum, spherical head, and so on. In this way, a designer can easily upgrade the peripherals in his system with a minimum of change in the master-processor software.

#### A keyboard application

Figure 5a illustrates an application in which the new chip plus an 8243 1/0 expander provide a compact system for scanning and encoding as many as 128 keys from a terminal keyboard. N-key rollover and debounce are implemented by using the on-chip RAM to keep a copy of the key status after each scan. When a key closure is detected, the 8041 uses a ROM look-up table to generate the appropriate ASCII code for transfer to the master processor. As many as 16 characters can be stored and transferred in a block to the master processor.

The analog process-control subsystem illustrated in Fig. 5b can be implemented using an analog multiplexer and digital-to-analog converter along with the 8041. In this configuration, the peripheral controller can monitor and digitize eight analog inputs, perform linearization (using equations or ROM look-up tables), check for limits and zero offsets, and receive control information that could determine new limits.

Figure 5c illustrates a generalized distributedprocessing system using as many as seven 8041s as slave processors connected to a single 8048 master processor. Port 2 of the 8048 provides seven chip-select lines to the peripheral controllers plus the command/data control function. This low-cost, low-speed multiprocessor configuration has many advantages over a single high-speed processor. The peripheral controllers are designed especially for control or interface applications, and each can be programmed to handle a single isolated task. This modular approach allows easy development and debugging of the system.

### MICRO PROCESSOR DATA STACK

## MICROCOMPUTER INTERFACING: CHARACTERISTICS OF THE 8253 PROGRAMMABLE INTERVAL TIMER

Marvin L. DeJong School of the Ozarks

Jonathan A. Titus and Christopher Titus Tychon, Inc


#### Peter R. Rony and David G. Larsen

Virginia Polytechnic Institute and State University

As a preliminary discussion, some characteristics of the Intel 8253 programmable interval timer are presented. This extremely versatile input/output chip has various potential uses such as a real-time clock, event counter, and period counter, in addition to replacing softwareimplemented timing loops. For example, interval timers have been used in a digital cardiotachometer, a datalogging timer that employed several phototransistors to measure velocities and accelerations, and a program to sample nonperiodic waveforms for subsequent display on an oscilloscope.⁶

The 8253 is a 24-pin integrated circuit that requires a single 5-V supply and contains three independent 16-bit interval timers, each of which can be operated in six different modes. An interval timer is a device for measuring the time interval between two actions, or a timer that switches electrical circuits on or off for the duration

^oDr DeJong of the Dept of Mathematics/Physics at the School of the Ozarks, Point Lookout, Mo has implemented the timers in these simple, but diverse, applications.



# TABLE 1 Addressing the 8253 Programmable Interval Timer

	Control Inputs					Memory Address in		
CS	RD	WR	A1	A0		Demonstration Program and Interface Circuit		
0	1	0	0	0	Load counter #0	200 000		
0	1	0	Ó.	1	Load counter #1	200 001		
0	1	0	Ť.	0	Load counter #2	200 002		
0	1	0	1	1	Load control register	200 003		
0	0	1	0		Read counter #0	200 000		
0.	0	1	0	<u>ं 1</u> ें	Read counter #1	200 001		
0	0	1	1	0	Read counter #2	200 002		
0	0	1	1	1	No operation (3-state)			
1	х	х	х	х	Disable chip (3-state)	<u> </u>		
0	1	1	X	х	No operation (3-state)			
						1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1. State 1.		


Note: X = don't care (logic 0 or logic 1)

of the preset time interval.¹ Fig 1 serves the dual purpose of giving the pin diagram of the 8253 chip, while showing how the chip can be interfaced with an 8080A/8085based microcomputer system using memory-mapped input/output (1/0).²

Four internal registers—three interval timers and a control register—that are decoded as memory locations 200 000 through 200 003 with the aid of the address bus signals A0, A1, and A15 (see Fig 1 and Table 1) are contained on the 8253 chip. In Table 1, the  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  control inputs determine whether a specific register is being loaded or read. It is not possible to read the contents of the control register.

Table 2 summarizes the coding for the 8-bit control register within the chip. Bits D7 and D6 determine the selection of the interval timer; bits D5 and D4 determine the nature of the read/write operation associated with the chosen timer; bits D3, D2, and D1, the mode of operation of the timer; and bit D0, whether the timer counts down in binary or binary-coded decimal (BCD).

Fig 2 provides a block diagram for a typical counter in the chip. The microcomputer loads the 16-bit down



3-8

counter as two successive bytes, a H and Lo byte, via the bidirectional data bus, D0 through D7. If the gate line, GATE, is active, negative edge transitions at the CLK input decrement the counter. When the counter reaches zero, OUT becomes active, its actual behavior depending upon the mode programmed into the control register for the counter (see Table 2). The three 16-bit counters on the chip can each be programmed independently in any one of the six modes of operation. Counter inputs and outputs-CLK, GATE, and OUT-for the chosen counter are independent of the CLK, GATE, and OUT 1/0 of the remaining two counters on the chip.

In addition to the address, data, and control bus connections shown in Fig 1, the CLK0 and GATE0 inputs to counter 0 are respectively connected to the  $\phi 2$  [transistortransistor logic (TTL)] microcomputer clock output (typically 2 MHz) and to bit 0 of accumulator output port 000. Any TTL level clock with a frequency of less than 2 MHz can be used as input to CLK0, and any suitably debounced switch or source of strobe pulses can be used to control the timer at GATE0. The output of the counter, OUT0, can be connected to an oscilloscope to permit observation of each of the six timer modes of operation.

Next month's discussion will focus on the behavior of a demonstration program for the 8253 programmable peripheral interface chips, which are further described in Refs 3 and 4. This program will illustrate the loading, latching, and reading of counter 0 as well as the various output modes.

#### TABLE 2

#### Coding for 8-Bit Control Register in 8253 Chip

Bits		Control Function	
D7	D6		
0	0	Control word is for counter #	<b>۲</b> 0
0	1	Control word is for counter #	1
1	0	Control word is for counter #	2

	D5	D4	
	0	0	Latch both bytes of chosen counter for read operation
	0	1	Load or read only most significant byte (MSB) of chosen counter
	1	0	Load or read only least significant byte (LSB) of chosen counter
	1	1	Load or read LSB first, then MSB of chosen counter
D3	D2	D1	
0	0	0	Mode 0: Output = 1 on zero counter
0	0	1	Mode 1: Retriggerable variable-width one- shot
х	1	0	Mode 2: Programmable rate generator
x	1	1	Mode 3: Programmable square wave gen- erator
1	0	0	Mode 4: Delayed strobe (software trig- gered strobe)
1	0	1	Mode 5: Triggered strobe (hardware trig- gered strobe)
		D0	
		0	Count down in binary
		1	Count down in BCD

Note: X = don't care (logic 0 or logic 1)

#### References


- R. F. Graf, Modern Dictionary of Electronics, Howard W. Sams & Co, Indianapolis, Ind, 1972, p 298
   D. G. Larsen, P. R. Rony, and J. A. Titus, The Bugbookⁿ
- D. G. Larsen, P. R. Rony, and J. A. Titus, The Bugbook^R VI. 8080A Microcomputer Programming and Interfacing, E & L Instruments, Inc. Derby, Conn, 1977, p 21-1
- E & L Instruments, Inc, Derby, Conn, 1977, p 21-1
   Intel Data Catalog 1977, Intel Corp, 3065 Bowers Ave, Santa Clara, CA 95051, pp 10-159 (Price, \$2.50)
- A. Osborne, An Introduction to Microcomputers, Vol II. Some Real Products, Osborne and Associates, Berkeley, Calif, 1976, pp 4-106

This article is based, with permission, on a column appearing in American Laboratory magazine.

A. Start of a second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second second sec

and the second and the second second 

Semiconductor components are identified as follows:



M – Indicates Military Operating Temperature Range


#### Examples:

CMOS 256 $\times$ 4 RAM, low power selection, plastic package, commercial temperature range.
8080A Microprocessor with 1.5 $\mu s$ cycle time, hermetic package Type C, commercial temperature range.
512 $\times$ 8 PROM, hermetic package Type D, military temperature range, MIL-STD-883 Level C processing.*
8080A Microprocessor, hermetic package Type C, military temperature range, MIL-STD-883 Level B processing.*

Kits, boards and systems may be ordered using the part number designations in this catalog.


The latest Intel OEM price book should be consulted for availability of various options. These may be obtained from your local Intel representative or by writing directly to Intel Corporation, 3065 Bowers Avenue, Santa Clara, California 95051.

*On military temperature devices, B suffix indicates MIL-STD-883 Level B processing. Suffix C indicates MIL-STD-883 Level C processing. "S" number suffixes must be specified when entering any order for military temperature devices. All orders requesting source inspection will be rejected by Intel.



#### PACKAGING INFORMATION All dimensions in inches and (millimeters)

#### CERAMIC DUAL IN-LINE PACKAGE TYPE D





# intel

3065 Bowers Avenue Santa Clara, California 95051 Tel: (408) 987-8080 TWX: 910-338-0026 TELEX: 34-6372

#### ALABAMA

+Hamilton/Avnet Electronics 4692 Commercial Drive Huntsville 35805 Tel: (205) 837-7210 Pioneer 1207 Putman Drive NW Huntsville 35805 Tel: (205) 837-9300

#### ARIZONA

+Hamilton/Avnet Electronics 2615 South 21st Street Phoenix 85034 Tel: (602) 275-7851 +Liberty/Arizona 8155 N. 24th Avenue Phoenix 85021 Tel: (602) 249-2232 TeLEX: 910-951-4282

#### CALIFORNIA

**†Avnet Electronics** 350 McCormick Avenue Costa Mesa 92626 Tel: (714) 754-6111 +Hamilton/Avnet Electronics 1175 Bordeaux Drive Sunnyvale 94086 Tel: (408) 743-3355 †Hamilton/Avnet Electronics 8917 Complex Drive San Diego 92123 Tel: (714) 279-2421 +Hamilton Electro Sales 10912 W. Washington Boulevard Culver City 90230 Tel: (213) 558-2121 +Liberty Electronics 124 Maryland Street El Segundo 90245 Tel: (213) 322-5059 TWX: 910-348-7140 †Liberty/San Diego 8284 Mercury Court San Diego 92111 Tel: (714) 565-9171 TELEX: 910-335-1590 †Elmar Electronics 2288 Charleston Road Mountain View 94040 Tel: (415) 961-3611 TELEX: 910-379-6437 Hamilton/Avnet Electronics 17312 Eastman Street Irvine 92714 Tel: (714) 979-6864

#### COLORADO

†Elmar/Denver 6777 E. 50th Avenue Commerce City 80022 Tel: (303) 287-9611 TWX: 910-936-0770 †Hamilton/Avnet Electronics 5921 No. Broadway Denver 80216 Tel: (303) 534-1212

#### CONNECTICUT

+Cramer/Connecticut 12 Beaumont Road Wallingford 06492 Tel: (203)265-7741 +Hamilton/Avnet Electronics 643 Danbury Road Georgetown 06829 Tel: (203) 762-0361 +Harvey Electronics 112 Main Street Norwalk 06851 Tel: (203) 8651

#### U.S. AND CANADIAN DISTRIBUTORS

#### FLORIDA

Arrow Electronics 1001 N.W. 62nd Street Suite 402 Ft. Lauderdale 33309 Tel: (305) 776-7790 Arrow Electronics 115 Palm Bay Road, NW Suite 10 Palm Bay 32905 Tel: (305) 725-1480 +Hamilton/Avnet Electronics 6800 Northwest 20th Ave. Ft. Lauderdale 33309 Tel: (305) 971-2900 †Pioneer 6220 S. Orange Blossom Trail Suite 412 Orlando 32809 Tel: (305) 859-3600 Hamilton/Avnet 3197 Tech, Drive N, St. Petersburg 33702 Tel: (813) 576-3930

#### GEORGIA

Arrow Electronics 3406 Cak Cliff Road Doraville 30340 Tel: (404) 455-4054 †Hamilton/Avnet Electronics 6700 I 85, Access Road, #11 Norcross 30071 Tel: (404) 448-0800

#### ILLINOIS

†Cramer/Chicago 1911 So. Busse Rd. Mt. Prospect 60056 Tel: (312) 593-8230 †Hamilton/Avnet Electronics 3901 No. 25th Ave. Schiller Park 60176 Tel: (317) 849-7300 Pioneer/Chicago 1551 Carmen Drive Elk Grove Village 60006 Tel: (312) 437-9680

#### INDIANA

†Pioneer/Indiana 6408 Castleplace Drive Indianapolis 46250 Tel: (317) 849-7300 Sheridan Sales 8790 Purdue Road Indianapolis 46268

Indianapolis 46268 Tel: (317) 297-3146

#### KANSAS

†Hamilton/Avnet Electronics 9219 Quivira Road Overland Park 66215 Tel: (913) 888-8900

#### MARYLAND

Hamilton Avnet P.O. Box 647, BWI Airport 7235 Standard Drive Hanover 21076 Tel: (301) 796-5684

†Pioneer/Washington 9100 Gaither Road Gaithersburg 20760 Tel: (301) 948-0710 TWX: 710-828-0545

#### MASSACHUSETTS

†Cramer Electronics Inc. 85 Wells Avenue Newton 02159 Tel: (617) 969-7700

#### MASSACHUSETTS (continued)

+Hamilton/Avnet Electronics 50 Tower Office Park Woburn 01801 Tel: (617) 273-7500

#### MICHIGAN

†Sheridan Sales Co. 24543 Indoplex Circle Farmington Hills 48024 Tel: (313) 477-3800

†Pioneer/Michlgan 13485 Stamford Livonia 48150 Tel: (313) 525-1800 †Hamilton/Avnet Electronics 32487 Schoolcraft Road Livonia 48150 Tel: (313) 522-4700 TWX: 810-242-8775

#### MINNESOTA

 †Industrial Components

 5280 West 74th Street

 Minneapolis 55435

 Tel: (612) 831-2666

 †Cramer/Bonn

 5424 Edina Industrial Blvd.

 Edina 55435

 Tel: (612) 835-7811

 †Hamilton/Avnet Electronics

 7449 Cahill Road

 Edina 55435

#### MISSOURI

†Hamilton/Avnet Electronics 364 Brookes Drive Hazelwood 63042 Tel: (314) 731-1144. Sheridan Sales 220 S. Hwy 67, Suite 10 Florissant 63031 Tel: (314) 837-5200

#### NEW JERSEY

Arrow Electronics Pleasant Valley Avenue Moorestown 08057 Tel: (215) 928-1800 Arrow Electronics 285 Midland Avenue Saddlebrook 07662 Tel: (201) 797-5800 +Hamilton/Avnet Electronics 10 Industrial Road Fairfield 07006 Tel: (201) 575-3390 TWX: 710-994-5787 **†Harvey Electronics** 45 Route 46 Pinebrook 07058 Tel: (201) 227-1262 Hamilton/Avnet Electronics 113 Gaither Drive East Gate Industrial Park Mt. Laurel 08057

Tel: (609) 234-1233 TWX: 710-897-1405

#### NEW MEXICO

Alliance Electronics Inc. 11728 Linn Ave., N.E. Albuquerque 87123 Tel: (505) 292-3360 †Hamilton/Avnet Electronics 2524 Baylor Drive, S.E. Albuquerque 87119 Tel: (505) 765-1500

†Microcomputer System Technical Demonstrator Centers *Microcomputer Systems Spares Order Point

3065 Bowers Avenue Santa Clara, California 95051 Tel: (408) 987-8080 TWX: 910-338-0026 TELEX: 34-6372

#### ALABAMA

ALABAMA Intel Corp. 3322 S. Parkway, Ste. 71 Holiday Office Center Huntsville 35802 Tel: (205) 883-2430 Glen White Associates 3502 9th Avenue Huntsville 35805 Tel: (205) 883-9394 HDar Tock Acceptate Intel Pen-Tech Associates, Inc. Holiday Office Center 3322 S. Memorial Pkwy. Huntsville 35801 Tel: (205) 533-0090

#### ÁRIZONA Intel Corp. 8650 N. 35th Avenue, Suite 101 Phoenix 85021 Tel: (602) 242-7205 +BFA 4426 North Saddle Bag Trail Scottsdale 85251 Tel: (602) 994-5400

CALIFORNIA Intel Corp. 7670 Opportunity Rd. Suite 135 San Diego 92111 Tel: (714) 268-3563 Tel: (714) 268-3563 Intel Corp.* 1651 East 4th Street Suite 105 Santa Ana 92701 Tel: (714) 835-9642 TWX: 910-595-1114 Intel Corp.* 15335 Morrison Suite 345 Sherman Oaks 91403 (713) 98-9510 (213) 986-9510 TWX: 910-495-2045 Intel Corp.* 3375 Scott Blvd, Santa Clara 95051 Tel: (408) 987-8086 TWX: 910-339-9279 TWX: 910-338-0255 Earle Associates, Inc. 4805 Mercury Street Suite L San Diego 92111 Tel: (714) 287-5441 Mac-I 2576 Shattuck Ave. Suite 4B Berkeley 94704 Tel: (415) 843-7625 Mac-I P.O. Box 1420 Cupertino 95014 Tel: (408) 257-9880 Mac-I Mac-I P.O. Box 8763 Fountain Valley 92708 Tel: (714) 839-3341 Mac-I Mac-I 20121 Ventura Blvd., Suite 240E Woodland Hills 91364 Tel: (213) 347-5900 COLORADO

COLOHADO Intel Corp.* 6000 East Evans Ave. Bidg. 1, Suite 260 Denver 80222 Tel: (303) 758-8086 TWX: 910-931-2289 tWestex 27972 Meadow Drive P.O. Box 1355 Evergreen 80439 Tel: (303) 674-5255

CONNECTICUT Intel Corp. Peacock Alley 1 Padanaram Road, Suite 146 Danbury 06810 Tel: (203) 792-8366 TWX: 710-456-1199

#### FLORIDA Intel Corp. 1001 N.W. 62nd Street, Suite 406 Ft. Lauderdale 33309 Tel: (305) 771-0600 TWX: 510-956-9407 Intel Corp. 5151 Adanson Street, Suite 203 Orlando 32804 Tel: (305) 628-2393 TWX: 810-853-9219 †Pen-Tech Associates, Inc. 201 S.E. 15th Terrace, Suite F Deerfield Beach 33441 Tel: (305) 421-4989

+Pen-Tech Associates, Inc. 111 So. Maitland Ave., Suite 202 Maitland 32751 Tel: (305) 645-3444 GEORGIA

GEORGIA †Pen-Tech Associates, Inc. Suite 305 C 2101 Powers Ferry Road Atlanta 30339 Tel: (404) 955-0293

ILLINOIS Intel Corp.* 900 Jorie Boulevard 900 Jořié Boulevard Suite 220 Oakbrook 60521 Tel: (312) 325-9510 TWX: 910-651-5881 †Dytek-Central, Inc. 121 So. Wilke Road Suite 304 Arlington Heights 60005 Tel: (312) 394-3380 TWX: 910-687-2267

INDIANA Electro Reps Inc. 941 E. 86th Street, Suite 101 Indianapolis 46240 Tel: (317) 255-4147 TWX: 810-341-3217

IOWA Technical Representatives, Inc. St. Andrews Building 1930 St. Andrews Drive N.E. Cedar Rapids 52405 Tel: (319) 393-5510

KANSAS KANSAS Technical Representatives, Inc. 8245 Nieman Road, Suite #100 Lenexa 66214 Tel: (913) 888-0212, 3, & 4 TWX: 910-749-6412

KENTUCKY †Lowry & Associates, Inc. 3351 Commodore Lexington 40502 Tel: (606) 269-6329

MARYLAND MARYLAND Intel Corp.* 7257 Parkway Drive Hanover 21076 Tel: (301) 796-7500 TWX: 710-862-1944 Glen White Associates 57 W. Timonium Road, Suite 307 Timonium 21093 Tel: (301) 252-6360 the sa Inc. 11900 Parklawn Drive Rockville 20852 Tel: Wash. (301) 881-8430 Balto. (301) 792-0021

MASSACHUSETTS MASSACHUSETTS Intel Corp.* 187 Billerica Road, Suite 14A Chelmsford 01824 Tel: (617) 667-8126 TWX: 710-343-6333 †Computer Marketing, Inc. 257 Crescent Street Waltham 02154 Tel: (617) 894-7000

MICHIGAN MICHIGAN Intel Corp. 26500 Northwestern Hwy. Suite 401 Southfield 48075 Tel: (313) 353-0920 TWX: 910-420-1212 TELEX: 2 31143 †Lowry & Associates, Inc. 135 W. North Street Suite 4 Brighton 48116 Tel: (313) 227-7067

MINNESOTA MINNESCIA Intel Corp. 8200 Normandale Avenue Suite 422 Bioomington 55437 Tel: (612) 835-6722 TWX: 910-576-2867 1WX: 910-576-2867 +Dytek North 1821: University Ave. Room 163N St. Paul 55104 Tel: (612) 645-5816

# MISSOURI MISSOURI Technical Representatives, Inc. 320 Brookes Drive, Suite 104 Hazelwood 63042 Tel: (314) 731-5200 TWX: 910-762-0618

NEW JERSEY NEW JERSEY Intel Corp. 1 Metroplaza Office Bldg. 505 Thornall St. Edison 08817 Tel: (201) 494-5040 TWX: 710-480-6238

NEW MEXICO NEW MEXICO BFA Corporation P.O. Box 1237 Las Cruces 88001 Tel: (505) 523-0601 TWX: 910-983-0543 BFA Corporation 3705 Westerfield, N.E. Albuquerque 87111 Tel: (505) 292-1212 TWX: 910-989-1157

NEW YORK Intel Corp.* 350 Vanderbilt Motor Pkwy. Suite 402 Hauppauge 11787 Tel: (516) 231-3300 TWX: 510-227-6236 Intel Corp. 80 Washington St. Poughkeepsie 12601 Tel: (914) 473-2303 TWX: 510-248-0060 Intel Corp. 474 Thurston Road Rochester 14619 Tel: (716) 328-7340 TWX: 510-253-3841 †Measurement Technology, Inc. 159 Northern Boulevard Great Neck 11021 Tel: (516) 482-3500 T-Squared 4054 Newcourt Avenue Syracuse 13206 Tel: (315) 463-8592 TWX: 710-541-0554 †T-Souared 2 E. Main Victor 14564 Tel: (716) 924-9101 TELEX: 97-8289

NORTH CAROLINA †Pen-Tech Associates, Inc. P.O. Box 5382 Highpoint 27262 Tel: (919) 883-9125 Glen White Associates 3700 Computer Drive Suite 330 Suite 330 Raleigh 27609 Tel: (919) 787-7016

OHIO Intel Corp.* 8312 North Main Street Dayton 45415 Tel: (513) 890-5350 TWX: 810-450-2528 TWX: 810-450-2528 Intel Corp.* Chagrin-Brainard Bldg, #201 28001 Chagrin Blvd. Cleveland 44122 Tel: (216) 464-2736 Lowry & Associates, Inc. 24200 Chagrin Blvd. Suite 320 Cleveland 44122 Tel: (216) 464-8113 tLowry & Associates, Inc. 1524 Marsetta Drive Dayton 45432 Tel: (513) 429-9040 +Lowry & Associates, Inc. 1050 Freeway Dr., N. Suite 209 Columbus 43229 Tel: (614) 436-2051

OREGON ES/Chase Company 4095 SW 144th St. Beaverton 97005 Tel: (503) 641-4111

PENNSYLVANIA Intel Corp.* 275 Commerce Dr. 200 Office Center

Suite 212 Suite 212 Fort Washington 19034 Tel: (215) 542-9444 TWX: 510-661-2077 TWX: 510-661-2077 +Lowry & Associates, Inc. Seven Parkway Center Suite 455 Pittsburgh 15520 Tei: (412) 922-5110 +Q.E.D. Electronics 300 N. York Road Hatboro 19040 Tel: (215) 674-9600

#### TENNESSEE

Glen White Associates Rt. #12, Norwood S/D Jonesboro 37659 Tel: (615) 477-8850 Glen White Associates 2523 Howard Road Germantown 38138 Tel: (901) 754-0483 Glen White Associates 6446 Ridge Lake Road Hixon 37343 Tel: (615) 842-7799

TEXAS

TEXAS Intel Corp.* 2925 L.B.J. Freeway Suite 175 Dallas 75234 Tel: (214) 241-9521 TWX: 910-860-5487 Intel Corp.* 6776 S.W. Freeway Suite 550 Houston 77074 Tel: (713) 784-3400 Mycrosystems Marketing Inc. 13777 N. Central Expressway Suite 405 Dallas 75243 Tel: (214) 238-7157 TWX: 910-867-4763 Mycrosystems Marketing Inc. 6610 Harwin Avenue, Suite 125 Houston 77036 Tel: (713) 783-2900

UTAH †Westek 3788 Brockbank Drive Salt Lake City 84117 Tel: (801) 278-6920

VIRGINIA Glen White Associates P.O. Box 1104 Lynchburg 24505 Tel: (804) 384-6920 Glen White Associates Rt. #1, Box 322 Colonial Beach 22443 Tel: (804) 224-4871

WASHINGTON WASHINGTON Intel Corp. 300 120th Avenue N.E. Bidg. 2, Suite 202 Bellevue 98005 Tel: (206) 453-8086 E.S./Chase Co. P.O. Box 80903 Seattle 98198 Tel: (206) 782-4824 TWX: 910-444-2298

WISCONSIN Intel Corp. 4369 S. Howell Ave. Milwaukee 53207 Tel: (414) 747-0789

#### CANADA

Intel Corp. Suite 233, Bell Mews 39 Highway 7, Bell Corners Ottawa, Ontario K2H 8R2 Tel: (613) 829-9714 TELEX: 053-4419 Multilek, Inc.* 15 Grenfell Crescent Ottawa, Ontario K2G 0G3 Tel: (613) 226-2365 TELEX: 053-4585

*Field application location †These representatives do not offer Intel Components, only boards and systems.

#### **U.S. AND CANADIAN SALES OFFICES**



INTEL CORPORATION, 3065 Bowers Avenue, Santa Clara, California 95051 (408) 987-8080

Printed in U.S.A./T-3/279/30K CP