

## THE QUIET REVOLUTION AT INTEL

There's a quiet revolution going on at Intel every day, where new products are being introduced that are changing the face of electronic systems the world over, whether they be in computers, consumer products, industrial systems, or in new applications that have never been attacked before. On the pages of this catalog you will find revolution yourself!


## On the cover:

Pictured on the cover of this 1975 edition of the Intel Data Catalog are seven recently introduced Intel products. Each represents the state of the semiconductor art in its area of application.

1. Intel ${ }^{\circledR}$ 8080. Intel Microcomputers have revolutionized the design of logic systems. This 8-bit CPU is Intel's third generation Microcomputer. It has a repertoire of 78 instructions and an instruction cycle time of $2 \mu \mathrm{sec}$. The 8080 is manufactured with N -channel silicon-gate technology. Further information on the 8080 may be found on page 6-25.
2. Intel ${ }^{\circledR}$ 5101. This 1024 bit CMOS RAM dissipates only $15 \mu \mathrm{w}$ per bit when active and only 0.28 nw per bit when in power-down standby. It is organized as 256 words by 4 bits and has an access time of 650 nsec. Four versions are available now and extended temperature range options for military applications will be offered beginning in March 1975. Specifications on the 5101 begin on page 2-115.
3. Intel ${ }^{\circledR}$ 3002. This Schottky Bipolar 2 bit Central Processing Element contains all of the Central Processing Unit circuits of a 2 bit wide slice of a digital computer. An array of 3002's used in conjunction with other members of the Bipolar Microcomputer Set allows the construction of extremely powerful Microprogrammed High Speed Central Processors. Information on the Intel Bipolar Microcomputer Set begins on page 6-53.
4. Intel ${ }^{\circledR}$ 2107B. The 2107B 4 K N -channel RAM is expected to be the industry's workhorse memory. The 2107B accesses in 200 ns , cycles in 400 ns and is low in cost due to its single transistor cell design and small chip size. Specifications begin on page 2-81.
5. Intel ${ }^{\circledR}$ 2416. This unique new semiconductor memory is a 16,384 bit CCD Memory, organized as 64 registers of 256 bits each. Each register is accessed through a decoding network allowing an average latency time of $100 \mu \mathrm{~s}$ and data transfer rates of up to 64 megabits per second. Information on the 2416 is on page 4-19.
6. Intel ${ }^{(\pi)}$ 3604. This High Speed 4096 bit PROM is electrically programmed by selectively blowing a unique polysilicon fuse through the application of the appropriate programming pulses. The 3604 is one product of a 28 member family of High Speed Schottky Bipolar 1K, 2K, and 4K PROMS and ROMS. Specifications are on page 3-36.
7. Intel ${ }^{\circledR}$ 8212. This Schottky Bipolar circuit is an input/output port consisting of an 8-bit latch with three-state output buffers along with control and device selection logic. Because of their multimode capability 8212's can be used to implement latches, buffers, multiplexers, bi-directional bus drivers, or interrupting input/output ports. Information on the 8212 is on page 6-63.

## intel' data catalog

## INDEXES \& GENERAL INFORMATION

## contents

Page

1. Indexes and General Information ..... 1-1
Functional Index ..... 1-2
Numerical Index ..... 1-4
Standard Product Processing and 100\% Screening ..... 1-6
Packaging Information ..... 1-8
Ordering Instructions ..... 1-12
Literature Guide ..... 1-13
Distributors ..... 1-14
2. Random Access Memories (RAMs) ..... 2-1
RAM Selection Guide ..... 2-2
Silicon Gate MOS ..... 2-3
Schottky Bipolar ..... 2-101
CMOS Silicon Gate ..... 2-115
3. Read Only Memories (ROMs) ..... 3-1
ROM and PROM Selection Guide ..... 3-2
Silicon Gate MOS ..... 3-3
Schottky Bipolar ..... 3-21
ROM and PROM Programming Instructions ..... 3-41
4. Shift Registers ..... 4-1
Shift Register Selection Guide ..... 4-2
5. Memory Peripherals ..... 5-1
Memory Peripherals Selection Guide ..... 5-2
6. Microcomputers ..... 6-1
MCS-4/40 ${ }^{\text {TM }}$ ..... 6-5
MCS-8/80 ${ }^{\text {TM }}$ ..... 6-25
WF 3000 ..... 6-53
7. Memory Systems ..... 7-1
8. Timekeeping Circuits ..... 8-1
Timekeeping Circuits Selection Guide ..... 8-2

## intel corporation

Housed today in approximately 500,000 square feet of facilities, Intel is the world's leading supplier of semiconductor memory components. Process technologies used in production by Intel are p-channel, $n$-channel, and complementary silicon gate MOS and SCHOTTKY Bipolar. This breadth of process technology allows Intel to make the optimum cost-performance trade off for a particular memory application.


Santa Clara Corporate Headquarters

## intel facilities

World-wide facilities: Intel manufacturing facilities are located world-wide. Santa Clara, California serves as corporate headquarters. Wafer fabrication plants are located in Mountain View, Santa Clara, and Livermore, California and Portland, Oregon. Assembly operations are performed in Penang, Malaysia; Manila, Philippines; and Santa Clara, California. Marketing offices are located throughout the U.S., in Europe and Japan. New facilities for our Memory Systems Division, Microma and Micro Computer Systems give Intel a total of approximately 500,00 square feet.




## RANDOM ACCESS MEMORIES (RAMS)

SILICON GATE MOS

| 1101A | 256-bit (256w $\times 1$ b) Static |
| :---: | :---: |
| 1101A1 | 256-bit (256w $\times 1$ b) Static |
| 1103 | 1024-bit (1024w x 1b) Dynamic |
| 1103-1 | 1024-bit (1024w x 1b) Dynamic |
| 1103A | 1024-bit (1024w x 1b) Dynámic |
| 1103A-1 | 1024-bit (1024w $\times 1$ b) Dynamic |
| 1103A-2 | 1024-bit (1024w x 1b) Dynamic |
| 2101 | 1024-bit (256w $\times 4$ b) Static |
| 2101-1. | 1024-bit (256w x 4b) Static |
| 2101-2 | 1024-bit (256w x 4b) Static |
| 2102 | 1024-bit (1024w $\times 1 \mathrm{l}$ ) Static |
| 2102-1 | 1024-bit (1024w $\times 1$ b) Static |
| 2102-2 | 1024-bit (1024w $\times 1$ b) Static |
| 2102-8 | 1024-bit (1024w $\times 1$ b) Static |
| 2102A | 1024-bit (1024w $\times 1 \mathrm{l}$ ) Static |
| 2102AL | 1024-bit (1024w x 1b) Static |
| 2102A-2 | 1024-bit (1024w x 1b) Static |
| 2102AL-2 | 1024-bit (1024w $\times 1 \mathrm{~b}$ ) Static |
| 2102A-4 | 1024-bit (1024w $\times$ 1b) Static |
| 2102AL-4 | 1024-bit (1024w $\times 1$ b) Static |
| M2102A-4 | 1024-bit (1024w $\times 1$ b) Static |
| M2102A-6 | 1024-bit (1024w x 1b) Static |
| 2105 | 1024-bit (1024w x 1b) Dynamic |
| 2105-1 | 1024-bit (1024w x 1b) Dynamic |
| 2105-2 | 1024-bit (1024w x 1b) Dynamic |
| 2107A | 4096-bit (4096w $\times$ 1b) Dynamic |
| 2107A-1 | 4096-bit (4096w $\times$ 1b) Dynamic |
| 2107A-4 | 4096-bit (4096w x 1b) Dynamic |
| 2107A-5 | 4096-bit (4096w x 1b) Dynamic |
| 2107A-8 | 4096-bit (4096w x 1b) Dynamic |
| 2107B | 4096-bit (4096w x 1b) Dynamic |
| 2107B-4 | 4096-bit (4096w x 1b) Dynamic |
| 2107B-6 | 4096-bit (4096w x 1b) Dynamic |
| 2111 | 1024-bit (256w x 4b) Static |
| 2111-1 | 1024-bit (256w x 4b) Static |
| 2111-2 | 1024-bit (256w $\times 4$ b) Static |
| 2112 | 1024-bit (256w x 4b) Static |
| 2112-2 | 1024-bit (256w x 4b) Static |

## SCHOTTKY BIPOLAR

| 3101 | 64-bit (16w $\times 4 \mathrm{~b}$ ) Fully Decoded |
| :---: | :---: |
| 3101A | 64 -bit (16w $\times 4 b$ ) Fully Decoded |
| M3101 | 64-bit (16w $\times 4$ b) Fully Decoded |
| M3101A | 64-bit (16w x 4b) Fully Decoded |
| 3104 | 16-bit (4w x 4b) Content Addressable |
| 3106 | 256-bit (256w $\times 1$ b) Fully Decoded |
| 3106A | 256-bit (256w x 1b) Fully Decoded |
| 3106-8 | 256-bit (256w x 1b) Fully Decoded |
| 3107 | 256-bit (256w x 1b) Fully Decoded |
| 3107A | 256-bit (256w x 1b) Fully Decoded |
| 3107-8 | 256-bit (256w x 1b) Fully Decoded |

## PAGE

## SILICON GATE CMOS

| 5101 | 1024-bit (256w $\times 4$ 4b) Static Low Power | $2-115$ |
| :--- | :--- | :--- |
| 5101-3 | 1024-bit (256w $\times 4$ b) Static Low Power | $2-115$ |
| 5101L | 1024-bit (256w $\times 4$ b) Static Low Power | $2-115$ |
| 5101L-3 | 1024-bit (256w $\times 4 b$ ) Static Low Power | $2-115$ |
|  |  |  |
| READ ONLY MEMORIES (ROMs and PROMs) | $3-1$ |  |

SILICON GATE MOS

| 1302 | 2048-bit (256w x 8b) Mask Programmable | 3-3 |
| :---: | :---: | :---: |
| 1602A | 2048-bit (256wx 8b) Electrically Programmable | 3-7 |
| 1602A-6 | 2048-bit (256w x 8b) Electrically Programmable | 3-14 |
| 1702A | 2048-bit (256w x 8b) Erasable and Electrically Programmable | 3-7 |
| 1702A-6 | 2048-bit (256w x 8b) Erasable and Electrically Programmable | 3-14 |
| 2308 | 8192-bit (1024w $\times 8$ b) Mask Programmable | 3-17 |
| 2316A | 16384-bit (2048w $\times 8$ b) Mask Programmable | 3-17 |
| 2704 | 4096-bit ( $512 w \times 8 \mathrm{~b}$ ) Erasable and Electrically Programmable | 3-18 |
| 2708 | 8192-bit (1024w x 8b) Erasable and Electrically Programmable | 3-18 |

SCHOTTKY BIPOLAR

| 3301A | 1024-bit (256w x 4b) Mask Programmable | 3-19 |
| :---: | :---: | :---: |
| M3301A | 1024-bit (256w x 4b) Mask Programmable | 3-23 |
| 3302 | 2048-bit (512w x 4b) Mask Programmable | 3-31 |
| 3302-4 | 2048-bit (512w x 4b) Mask Programmable | 3-31 |
| 3302-6 | 2048-bit (512w $\times 4$ b) Mask Programmable | 3-31 |
| 3304A | 4096-bit (512w x 8b) Mask Programmable | $3 \cdot 33$ |
| 3304A-4 | 4096-bit (512w x 8b) Mask Programmable | 3.33 |
| 3304A-6 | 4096-bit (512w x 8b) Mask Programmable | 3-33 |
| 3322 | 2048-bit (512w x 4b) Mask Programmable | 3-31 |
| 3322-4 | 2048-bit (512w x 4b) Mask Programmable | 3-31 |
| 3322-6 | 2048-bit (512w x 4b) Mask Programmable | 3-31 |
| 3324A | 4096-bit (512w x 8b) Mask Programmable | 3-33 |
| 3324A-4 | 4096-bit (512w x 8b) Mask Programmable | 3-33 |
| 3601 | 1024-bit (256w x 4b) Electrically Programmable | 3-25 |
| 3601-1 | 1024-bit (256w x 4b) Electrically Programmable | 3-25 |
| M3601 | 1024-bit (256w x 4b) Electrically Programmable | 3-29 |
| 3602 | 2048-bit (512w x 4b) Electrically Programmable | 3-32 |
| 3602-4 | 2048-bit (512w x 4b) Electrically Programmable | 3-32 |
| 3602-6 | 2048-bit (512w $\times 4$ b) Electrically Programmable | 3-32 |
| 3604 | 4096-bit (512w x 8b) Electrically Programmable | 3-34 |
| 3604-4 | 4096-bit (512w $\times 8$ b) Electrically Programmable | 3-34 |
| 3604-6 | 4096-bit (512w x 8b) Electrically Programmable | 3-34 |
| 3622 | 2048-bit (512w x 4b) Electrically Programmable | 3-32 |
| 3622-4 | 2048-bit (512w x 4b) Electrically Programmable | 3-32 |
| 3622-6 | 2048-bit (512w x 4b) Electrically Programmable | 3-32 |
| 3624 | 4096-bit (512w x 8b) Electrically Programmable | 3-38 |
| 3624-4 | 4096-bit (512w x 8b) Electrically Programmable | 3-38 |


|  |  | PAGE |
| :---: | :---: | :---: |
| SHIFT REGISTERS |  | 4-1 |
| 1402A | 1024-bit (Quad 256) Dynamic | $4-3$ |
| 1403A | 1024-bit (Dual 512) Dynamic | 4-3 |
| 1404A | 1024-bit (Single 1024) Dynamic | 4-3 |
| 1405A | 512-bit Dynamic Recirculating | 4.7 |
| 1406 | 200-bit (Dual 100) Dynamic | 4-11 |
| 1407 | 200-bit (Dual 100) Dynamic | 4-11 |
| 1506 | 200-bit (Dual 100) Dynamic | 4-11 |
| 1507 | 200-bit (Dual 100) Dynamic | 4-11 |
| 2401 | 2048-bit (Dual 1024) Dynamic Recirculating | 4-15 |
| 2405 | 1024-bit Dynamic Recirculating | 4-15 |
| 2416 | 16,384-bit (64 Registers of 256 bits) | 4-19 |
|  | Dynamic CCD |  |
| MEMORY PERIPHERALS |  | 5-1 |
| 3205 | One-of-Eight Binary High Speed Decoder | 5-3 |
| 3207A | Quad Bipolar-to-MOS Level Shifter and Driver | 5-7 |
| 3207A-1 | Quad Bipolar-to-MOS Level Shifter and Driver | 5-11 |
| 3208A | Hex Sense Amplifier | 5-13 |
| 3210 | TTL-to-MOS Level Shifter and High Voltage Clock Driver | 5-19 |
| 3211 | ECL-to-MOS Level Shifter and High Voltage Clock Driver | 5-23 |
| 3235 | Quad Bipolar-to-MOS Level Shifter and Driver | 5-27 |
| 3404 | 6-bit High Speed Latch | 5-3 |
| 3408A | Hex Sense Amp with Latches | 5-13 |
| MICROCOMPUTER SYSTEMS |  | 6-1 |
| MCS 4/40 | 4-bit Microcomputer Set | 6-5 |
| MCS 8/80 | 8-bit Microcomputer Set | 6.25 |
| WF 3000 | - Bipolar Microprocessor Set | 6-53 |

## MEMORY SYSTEMS

in-10 $\quad 4 \mathrm{~K} \times 18$ (or $8 \mathrm{~K} \times 9$ ) RAM Memory Board
in-12 $4 \mathrm{~K} \times 18$ (or $8 \mathrm{~K} \times 9$ ) RAM Memory Board
in-14 $4 K \times 18$ (or $8 \mathrm{~K} \times 9$ ) RAM Memory Board
in-26 $4 K \times 9$ RAM Memory Board
in-30 $4 \mathrm{~K} \times 9$ RAM Memory Board
in-40 $4 \mathrm{~K} \times 9$ RAM Memory Board
in-41E $\quad 4 \mathrm{~K} \times 9$ RAM Memory Board
in-50 $1 \mathrm{~K} \times 10$ RAM Memory Board $\quad 7-16$
in-60 20K x 10 Serial Memory Board 7-18
in-62 $\quad 88 \mathrm{~K} \times 1$ Serial Memory Board $\quad 7-20$
in-CAB Memory Cabinets 7-22
in-CHS Card Chassis 7-23
in-PS Power Supplies 7-24
in-Series Accessories 7-25

CMOS TIMEKEEPING CIRCUITS 8-1
5201 LCD Hours/Minutes/Seconds Decoder-Driver 8-3
5201-2 LCD Hours/Minutes/Seconds Decoder-Driver 8-3
5202 LCD Hours and Minutes Decoder-Driver 8-3
5202-2 LCD Hours and Minutes Decoder-Driver 8-3
5204 LCD Time/Seconds/Date Decoder-Driver 8-7
$5801 \quad 32.768 \mathrm{kHz}$ Oscillator-Divider $\quad 8.11$

7-10
7-12
7-14

8
$8-3$

|  |  | PAG |
| :---: | :---: | :---: |
| 1101A | 256-bit (256w $\times 1$ b) Static RAM | 2-3 |
| 1101A1 | 256-bit (256w x 1b) Static RAM | 2-3 |
| 1103 | 1024-bit (1024w x 1b) Dynamic RAM | 2-7 |
| 1103-1 | 1024-bit (1024w x 1b) Dynamic RAM | 2.12 |
| 1103A | 1024-bit (1024w x 1b) Dynamic RAM | 2-15 |
| 1103A-1 | 1024-bit (1024w x 1b) Dynamic RAM | 2-20 |
| 1103A-2 | 1024-bit (1024w x 1b) Dynamic RAM | 2.25 |
| 1302 | 2048-bit (256w x 8b) ROM | 3-3 |
| 1402A | 1024-bit (Quad 256) Dynamic Shift Register | 4-3 |
| 1403A | 1024-bit (Dual 512) Dynamic Shift Register | 4-3 |
| 1404A | 1024-bit (Single 1024) Dynamic Shift Register | 4.3 |
| 1405A | 512-bit Dynamic Recirculating Shift Register | 4.7 |
| 1406 | 200-bit (Dual 100) Dynamic Shift Register | 4-11 |
| 1407 | 200-bit (Dual 100) Dynamic Shift Register | 4-11 |
| 1506 | 200-bit (Dual 100) Dynamic Shift Register | 4-11 |
| 1507 | 200-bit (Dual 100) Dynamic Shift Register | 4-11 |
| 1602A | 2048-bit (256w x 8b) PROM | 3-7 |
| 1602A-6 | 2048-bit (256w x 8b) PROM | 3-14 |
| 1702A | 2048-bit (256w x 8b) PROM | 3-7 |
| 1702A-6 | 2048-bit (256w x 8b) PROM | 3.14 |
| 2101 | 1024-bit (256w x 4b) Static RAM | 2-29 |
| 2101-1 | 1024-bit (256w x 4b) Static RAM | 2-29 |
| 2101-2 | 1024-bit (256w x 4b) Static RAM | $2-29$ |
| 2102 | 1024-bit (1024w x 1b) Static RAM | $2 \cdot 33$ |
| 2102-1 | 1024-bit (1024w x 1b) Static RAM | 2-37 |
| 2102-2 | 1024-bit (1024w x 1b) Static RAM | 2-39 |
| 2102-8 | 1024-bit (1024w x 1b) Static RAM | 2-41 |
| 2102A | 1024-bit (1024w $\times$ 1b) Static RAM | 2-43 |
| 2102AL | 1024-bit (1024w x 1b) Static RAM | 2-43 |
| 2102A-2 | 1024-bit (1024w x 1b) Static RAM | 2-47 |
| 2102AL-2 | 1024-bit (1024w x 1b) Static RAM | 2.47 |
| 2102A-4 | 1024-bit (1024w $\times 1 \mathrm{~b}$ ) Static RAM | 2.49 |
| 2102AL-4 | 1024-bit (1024w x 1b) Static RAM | 2-49 |
| M2102A-4 | 1024-bit (1024w $\times 1$ b) Static RAM | 2.51 |
| M2102A-6 | 1024-bit (1024w $\times 1$ b) Static RAM | 2.53 |
| 2105 | 1024-bit (1024w x 1b) Dynamic RAM | 2.55 |
| 2105-1 | 1024-bit (1024w x 1b) Dynamic RAM | 2-55 |
| 2105-2 | 1024-bit (1024w x 1b) Dynamic RAM | $2 \cdot 63$ |
| 2107A | 4096-bit (4096w x 1b) Dynamic RAM | 2-67 |
| 2107A-1 | 4096-bit (4096w x 1b) Dynamic RAM | 2.73 |
| 2107A-4 | 4096-bit (4096w x 1b) Dynamic RAM | 2.75 |
| 2107A-5 | 4096-bit (4096w x 1b) Dynamic RAM | 2.77 |
| 2107A-8 | 4096-bit (4096w x 1b) Dynamic RAM | 2.79 |
| 2107B | 4096-bit (4096w x 1b) Dynamic RAM | 2.81 |
| 2107B-4 | 4096-bit (4096w x 1b) Dynamic RAM | 2.89 |
| 2107B-6 | 4096-bit (4096w x 1b) Dynamic RAM | 2-91 |
| 2111 | 1024-bit (256w x 4b) Static RAM | 2-93 |
| 2111-1 | 1024-bit (256w $\times 4$ b) Static RAM | 2.93 |
| 2111-2 | 1024-bit (256w $\times 4$ b) Static RAM | 2.93 |
| 2112 | 1024-bit (256w x 4b) Static RAM | 2.97 |
| 2112-2 | 1024-bit (256w x 4b) Static RAM | 2.97 |
| 2308 | 8192-bit (1024w x 8b) ROM | 3.17 |
| 2316A | 16,384-bit (2048w $\times 8$ b) ROM | 3-18 |


|  |  | PAGE |  |  | PAGE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 3602-4 | 2048-bit (512w x 8b) Schottky Bipolar PROM | 3-32 | 8101 | 1024-bit (256w $\times 4$ b) RAM | 6-35 |
| 3602-6 | 2048-bit (512w $\times 8$ b) Schottky Bipolar PROM | 3-32 | 8102 | 1024-bit (1024w x 1b) RAM | 6-36 |
| 3604 | 4096-bit ( $512 \mathrm{w} \times 8 \mathrm{~b}$ ) Schottky Bipolar PROM | 3-34 | 8102-2 | 1024-bit (1024w x 1b) RAM | 6-36 |
| 3604-4 | 4096-bit (512w x 8b) Schottky Bipolar PROM | 3-34 | 8102A-4 | 1024-bit (1024w x 1b) RAM | 6-36 |
| 3604-6 | 4096-bit (512w x 8b) Schottky Bipolar PROM | 3-34 | 8107A | 4096-bit (4096w x 1b) RAM | 6-37 |
| 3622 | 2048-bit (512w x 4b) Schottky Bipolar P.ROM | 3.32 | 8111 | 1024-bit (256w x 4b) RAM | 6.35 |
| 3622-4 | 2048-bit ( $512 \mathrm{w} \times 4 \mathrm{~b}$ ) Schottky Bipolar PROM | 3-32 | 8201 | Clock Generator for MCS-8 ${ }^{\text {TM }}$ | 6-41 |
| 3622-6 | 2048-bit (512w x 4b) Schottky Bipolar PROM | $3 \cdot 32$ | 8205 | High Speed One-of-Eight Binary Decoder | 6-40 |
| 3624 | 4096-bit (512w x 4b) Schottky Bipolar PROM | 3-38 | 8210 | TTL to MOS Level Shifter and | 6.40 |
| 3624-4 | 4096-bit (512w x 4b) Schottky Bipolar PROM | 3-38 |  | High Voltage Clock Driver |  |
| 4001 | 2048-bit (256w $\times 8$ b) ROM and | 6-13 | 8212 | 8-bit Input/Output Port | 6-38 |
|  | 4-bit I/O Port |  | 8214 | Priority Interrupt Control Unit | 6-42 |
| 4002 | 320-bit RAM and 4-bit I/O Port | 6.16 | 8216 | Non-inverting Bi-Directional Bus Driver | 6.38 |
| 4003 | 10-bit Serial-in/Parallel-out, | 6-17 | 8224 | 8080 Clock Generator | 6.41 |
|  | Serial-out Shift Register |  | 8228 | System Controller for 8080 | 6-42 |
| 4004 | 4-bit Central Processor Unit | 6-5 | 8251 | Universal Communications Interface | 6-39 |
| 4008 | Address Latch for MCS ${ }^{\text {TM }} 4 / 40$ | 6-19 | 8255 | Programmable Peripheral Interface | 6.39 |
| 4009 | I/O Device for MCS ${ }^{\text {TM }} 4 / 40$ | 6-19 | 8308 | 8192-bit (1024w x 8b) ROM | 6-33 |
| 4040 | 4-bit Central Processor Unit | 6-9 | 8316 | 16,384-bit (2048w x 8b) ROM | 6.33 |
| 4101 | 1024-bit (256w $\times 4$ b) Static RAM | 6-16 | 8604 | 4096-bit ( $512 \mathrm{w} \times 8 \mathrm{~b}$ ) PROM | 6-34 |
| 4201 | Clock Generator for MCS 4/40 | 6-20 | 8702A | 2048-bit (256w x 8b) PROM | 6-34 |
| 4207 | General Purpose Input/Output | 6-18 | 8702A-4 | 2048-bit (256w x 8b) PROM | 6-34 |
| 4209 | General Purpose Input/Output | 6-18 |  |  |  |
| 4211 | General Purpose Input/Output | 6-18 |  |  |  |
| 4289 | Standard Memory and I/O Interface | 6-20 |  |  |  |
| 4308 | 8192-bit ( $1024 \mathrm{w} \times 8 \mathrm{~b}$ ) ROM | 6-13 |  |  |  |
| 4316 | 16,384-bit (2048w $\times 8$ b) ROM | 6.14 |  |  |  |
| 4702A | 2048-bit (256w x 8b) PROM | 6-15 | INTEL MEMORY SYSTEMS |  |  |
| 5101 | 1024-bit (256w x 4b) CMOS Low Power RAM | $2 \cdot 115$ |  |  |  |
| 5101-3 | 1024-bit ( $256 \mathrm{w} \times 4$ b) CMOS Low Power RAM | 2-115 | in-10 | $4 \mathrm{~K} \times 18$ (or $8 \mathrm{~K} \times 9$ ) RAM Memory Board | 7.6 |
| 5101L | 1024-bit (256w x 4b) CMOS Low Power RAM | 2-115 | in-12 | $4 \mathrm{~K} \times 18$ (or $8 \mathrm{~K} \times 9$ ) RAM Memory Board | 7 -6 |
| 5101 L -3 | 1024-bit (256w x 4b) CMOS Low Power RAM | 2-115 | in-14 | $4 \mathrm{~K} \times 18$ (or $8 \mathrm{~K} \times 9$ ) RAM Memory Board | 7-6 |
| 5201 | CMOS LCD Hours/Minutes/Seconds | 8-3 | in-26 | $4 \mathrm{~K} \times 9$ RAM Memory Board | 7.8 |
|  | Decoder-Driver |  | in-30 | $4 \mathrm{~K} \times 9$ RAM Memory Board. | 7-10 |
| 5201-2 | CMOS LCD Hours/Minutes/Seconds | 8-3 | in-40 | $4 \mathrm{~K} \times 9$ RAM Memory Board | 7-12 |
|  | Decoder-Driver |  | in-41E | 4K x 9 RAM Memory Board | 7-14 |
| 5202 | CMOS LCD Hours and Minutes Decoder-Driver | 8-3 | in-50 | $1 \mathrm{~K} \times 10$ RAM Memory Board | 7-16 |
| $5202-2$ | CMOS LCD Hours and Minutes Decoder-Driver | 8-3 | in-60 | 20K x 10 Serial Memory Board | 7-18 |
| 5204 | CMOS LCD Time/Seconds/Date Decoder-Driver | 8.7 | in-62 | $88 \mathrm{~K} \times 1$ Serial Memory Board | 7-20 |
| 5801 | CMOS 32.768 kHz Oscillator-Divider | 8-11 | in-CAB | Memory Cabinets | 7-22 |
| 8008 | 8-bit Central Processor Unit | 6-25 | in-çHS | Card Chassis | 7-23 |
| 8008-1 | 8-bit Central Processor Unit | 6-25 | in-PS | Power Supplies | 7-24 |
| 8080 | 8-bit Central Processor Unit | 6-29 | in-Series | Accessories | 7-25 |



Lead Bonding (Monitored by QA per MIL-STD-883 Method 2011 Test Condition D.)


Precap Visual
Inspection per


MIL-STD-883 Method
2010.1B to insure that after assembly all devices are free from defects which could lead to failure in normal applications. (Each lot must pass a QA acceptance)


Hermeticity Testing to eliminate devices which show insufficient hermeticity. (Monitored by QA)
Fine leak C DIPs.CERDIPs, and
Metal cans (MIL-STD-883
Method 1014A)* Gross Leak
 DiPs and Cerdips only (Method 1014C; vacuum omitted and 2 hour pressurization).

## Metal Can

Pneupactor for constant acceleration and mechanical shock (15,000G for 0.5 msec )
to insure that all devices are adequately
die attached, bonded and free from package defects. (Not 100\% screened Monitored by QA)


Temperature Cycling per MIL-STD-883
Method 1010 Test Condition C (10 Cycles: $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ ) to insure that all devices are free from metalization, bonding or packaging defects. (Monitored by QA)

MIL-STD-883 100\% screens for class B devices which are performed on a "Customer-Special" basis are:

Stabilization Bake (Method 1008)
Burn-in (Method 1015, conditions A, B, or C)
MIL-STD-883 Group A Electrical Tests of Method 5005 at maximum and minimum operating temperatures are performed on a "Customer Special" basis.
MIL-STD-883 Group B and C tests are performed periodically to provide generic data. Reprints of the reports on these tests are available from:

Product Marketing
Intel Corporation
3065 Bowers Avenue
Santa Clara, California 95051

Electrical Testing at $25^{\circ} \mathrm{C}$ to


## 8-LEAD METAL CAN PACKAGE (M)



10-LEAD MĖTAL CAN PACKAGE (M)


16-LEAD CerDIP DUAL IN-LINE PACKAGE (D)


10-LEAD FLAT PACK PACKAGE (F)


16-LEAD CERAMIC DUAL IN-LINE PACKAGE (C)


16-LEAD PLASTIC DUAL IN-LINE PACKAGE (P)


18-LEAD CERAMIC DUAL IN-LINE PACKAGE (C)


22-LEAD PLASTIC DUAL IN-LINE PACKAGE (P)


18-LEAD CerDIP DUAL IN-LINE PACKAGE (D)


22-LEAD CERAMIC DUAL IN-LINE PACKAGE (C)


24-LEAD CerDIP DUAL IN-LINE PACKAGE (D)


## 24-LEAD CERAMIC DUAL IN-LINE PACKAGE (C)



24-LEAD PLASTIC DUAL IN-LINE PACKAGE (P)


28-LEAD PLASTIC DUAL IN-LINE PACKAGE (P)


28-LEAD CERAMIC DUAL IN-LINE PACKAGE (C)


30-LEAD FLAT PACK PACKAGE (F)


40-LEAD CERAMIC DUAL IN-LINE PACKAGE (C)


40-LEAD PLASTIC DUAL IN-LINE PACKAGE (P)


## I. MEMORY COMPONENTS (Products in Sections 2, 3, 4, 5, and 8)

The following list indicates the basic package type(s) available for each Intel product. To order, place the appropriate package designation letter before the Intel product number. (For example, when ordering Intel's standard 1103 in a plastic dual in-line package, it should be ordered as $P$ 1103.)

Package Designation Letter
C
D
P
$M$
F

## Basic Package Type Description

Ceramic (Metal Lid) Dual In-line Package (Hermetic)
CerDIP (Glass Seal) Dual In-line Package (Hermetic)
Plastic Dual In-line Package
Metal Can Package (Hermetic)
Flat Package

Within each basic package type there are various outlines corresponding to the different number of leads. (See the package outline on page 1-8.)

| Intel Product Type | Standard Package Type Available |  |  | No. Of Lead | Intel Product Type | Standärd Package Type Available |  |  | No. Of Leads |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1101A, 1101A-1 | P | C |  | 16 | 3101, 3101A | P | C | D | 16 |
| $\begin{aligned} & 1103,1103-1,1103 A, 1103 A \text {, } \\ & 1103 A-2 \end{aligned}$ | P |  | D | 18 | $\begin{aligned} & 3104 \\ & 3106.3106 A .3106-8 . ~ \\ & 3107 \end{aligned}$ |  | C |  | 24 |
| 1302 | P | C |  | 24 | 3106, 3106A, 3106-8, 3107, 3107A, 3107-8 | P | C | D | 16 |
| 1402A |  | C |  | 16 | 3205 | P | C | D | 16 |
| 1403A |  |  | M | 8 | 3207A, 3207A-1 |  |  | D | 16 |
| 1404A |  |  | M | 8 | 3208A | P |  | D | 18 |
| 1405A |  |  | M | 10 | 3210 |  |  | D | 18 |
| 1406, 1407, 1506, 1507 |  |  | M | 8 | 3211 |  |  | D | 18 |
| 1602A, 1602A-6 |  | C |  | 24 | 3235 |  |  | D | 16 |
| 1702A, 1702A-6 |  | C |  | 24 | 3301A | P | C | D | 16 |
| 2101, 2101-1, 2101-2 | P | C | D | 22 | M3301A |  | C | D | 16 |
| 2102, 2102-1, 2102-2, 2102-8 | P | C |  | 16 | 3302, 3302-4, 3302-6 | P | C | D | 16 |
| 2102A, 2102AL, 2102A-2, |  |  |  |  | 3304A, 3304A-4, 3304A-6 |  | C | D | 24 |
| $\begin{aligned} & 2102 A L-2,2102 A-4, \\ & 2102 A I-4 \end{aligned}$ | P | C | D | 16 | 3322, 3322-4, 3322-6 | P | C | D | 16 |
| M2102A-4, M2 102A-6 |  | C |  | 16 | $3324 A, 3324 A-4$ 3404 | P | C | D | 24 16 |
| 2105, 2105-1, 2105-2 | P | C |  | 18 | 3408A | P |  | D | 18 |
| $\begin{aligned} & \text { 2107A, 2107A-1, 2107A-4, } \\ & \text { 2107A-5, 2107A-8 } \end{aligned}$ | P | C | D | 22 | 3601, 3601-1 M 3601 |  |  | D | 16 |
| 2107B, 2107B-4, 2107B-6 | P | C | D | 22 | 3602, 3602-4, 3602-6 |  |  | D | 16 |
| 2111, 2111-1, 2111-2 | P | C | D | 18 | 3604, 3604-4, 3604-6 |  |  | D | 24 |
| 2112, 2112-2 | P | C | D | 16 | 3622, 3622-4, 3622-6 |  |  | D | 16 |
| 2308 | P | C |  | 24 | 3624, 3624-4 |  |  | D | 24 |
| 2316A | P | C |  | 24 | 5101, 5101-3, 5101L, 5101L-3 | P | C | D | 22 |
| 2401, 2405 | P | C |  | 16 | 5201, 5201-2 |  |  | F | 30 |
| C2416 |  | C |  | 22 | 5202, 5202-2 |  |  | F | 30 |
| P2416 | P |  |  | 18 | 5204 |  |  | F | 30 |
| 2704 |  | C |  | 24 | 5801 |  |  | F | 10 |
| 2708 |  | C |  | 24 | 5801 |  |  |  |  |

NOTE: The data sheets in this catalog are subject to change without notice. You can insure your specification is the current revision by contacting your local Intel sales office.

The following literature guide provides further information on many products described in this data catalog. The list includes only a few of our major pieces of literature. If you have specific requirements for more detailed information on one or more of our products, contact your local Intel sales office or Intel Corporation, 3065 Bowers Avenue, Santa Clara, California 95051. If you wish to receive literature on a continuing basis, please fill our the card at the front of this book.

## APPLICATION NOTES AND ARTICLE REPRINTS

AP4 Designing Memory Systems with the Intel ${ }^{\circledR}$ 2107A 4K RAM
AP5 Designing High Speed, Low Cost Memory Systems with the Intel ${ }^{\circledR} 2105$
AP6 Designing with Intel ${ }^{\odot}$ PROMs \& ROMs
AP8 Designing with Intel's Static MOS RAMs
AP10 Memory System Design with the Intel ${ }^{\circledR}$ 2107B 4K RAM
AR12 Semiconductor Memory Costs Present and Future
AR14 1024 Bit Bipolar RAM

## MICROCOMPUTER LITERATURE

AR3 Microcomputers, What they mean to your Company
MCS-40 ${ }^{\text {TM }}$ User's Manual
MCS-8 ${ }^{\text {TM }}$ User's Manual
MCS-80 ${ }^{\text {TM }}$ Systems Manual


## U.S. DISTRIBUTORS

## WEST

## ARIZONA

Cramer/Arizona
2643 East University Drive Phoenix 85034
Tel: (602) 263-1112
Hamilton/Avnet Electronics 2615 South 21st Street Phoenix 85034
Tel: (602) 275-7851

## CALIFORNIA

Hamilton/Avnet Electronics
575 E. Middlefield Road
Mountain View 94040
Tel: (415) 961-7000
Hamilton/Avnet Electronics 8917 Complex Drive
San Diego 92123
Tel: (714) 279-2421
Hamilton Electro Sales
10912 W. Washington Boulevard
10912 W. Washing
Culver City 90230
Tel: (213) 558-2121
Cramer/San Francisco
720 Palomar Avenu
Tel: (408) 739-301
Cramer/Los Angeles
17201 Daimler Street
rvine 92705
Tel: (714) 979-3000
Cramer/San Diego
8975 Complex Drive
an Diego 92123
Tel: (714) 565-1881

## COLORADO

Cramer/Denver
5465 E. Evans PI. at Hudson
Tel: (303) 758
el: (303) 758-2100
Hamilton/Avnet Electronics
5921 No. Broadway
Denver 80216
Tel: (303) 534-1212

## NEW MEXICO

Hamilton/Avnet Electronics
2450 Baylor Drive, S.E
Tel: (505) 765-1500
Cramer/New Mexico
137 Vermont, N.E.
Albuquerque 87108
Tel: (505) 265-5767

## OREGON

Almac/Stroum Electronics
4475 S.W. Scholls Ferry Rd.
Portland 97225
Tel: (503) 292-3534

## UTAH

Cramer/Utah
391.W. 2500 South

Salt Lake City 84115
Tel: (801) 487-4131
Hamilton/Avnet Electronics
647 W. Billinis Road
Salt Lake City 84119
Tel: (801) 262-8451

## WASHINGTON

Hamilton/Avnet Electronics
13407 Northrup Way
Bellevue 98005
Tel: (206) 746-8750
Almac/Stroum Electronics
811 Sixth Ave. South
Seattle 98108
Tel: (206) 763-2300
Cramer/Seattle
5602 Sixth Ave. South
Seattle 98108
Tel: (206) 762-5755

## LLINOIS

Cramer/Chicago
1911 So. Busse Rd.
Mt. Prospect 60056
Tel: (312) 593-8230
Hamilton/Avnet Electronics
3901 No. 25th Ave.
Schiller Park 60176
Tel: (312) 678-6310

## KANSAS

Hamilton/Avnet Electronics 37 Lenexa Industrial Center
9900 Pflumm Road
Lenexa 66215
Tel: (913) 888-8900

## MICHIGAN

Sheridan Sales Co.
24543 Indoplex Drive
Farmington Hills 48024
Tel: (313) 477-38
Cramer/Detroit
13193 Wayne Road
Livonia 48150
Tel: (313) 425-7000
Hamilton/Avnet Electronics
12870 Farmington Road
Livonia 48150
Tel: (313) 522-4700
TWX: 810-242-8775
MINNESOTA
Industrial Components, Inc.
5280 West 74th Street
Tel: (612) 831-2666
Tel: (612)
Cramer/Bonn
7275 Bush Lake Road
Tel: (612) 835
Tel: (612) 835-7811
Hamilton/Avnet Electronics 7683 Washington Avenue, So. Edina 55435
Tel: (612) 941-3801

## MISSOURI

Hamilton/Avnet Electronics 364 Brookes Lane
Tel: (314) 731-1144
Tel: (314) 731-1144
Sheridan Sales Co.
110 South Highway 140, Suite 10 Tel: (314) 837-5200

| MID-AMERICA |  |
| :---: | :---: |
| ics | OHIO <br> Hamilton/Avnet Electronics 118 Westpark Road Dayton 45459 <br> Tel: (513) 433-0610 <br> TWX: 810-450-2531 |
|  | Sheridan Sales Co. 10 Knollarest Drive Cincinnati 45222 Tel: (513) 761-5432 TWX: 810-461-2670 |
| nter | Cramer/Cleveland 5835 Harper Road Cleveland 44139 Tel: (216) 248-8400 TWX: 810-427-9407 |
|  | Hamilton/Avnet Electronics 761 Beta Drive Cleveland 44143 Tel: (216) 461-1400 |
|  | Cramer/Tri States, Inc. 666 Redna Terrace Cincinnati 45215 Tel: (513) 771-6441 TWX: 810-461-2882 |
| ics | Sheridan Sales Co. <br> 23224 Commerce Park Road <br> Beachwood 44122 <br> Tel: (216) 831-0130 |
|  | Sheridan Sales Co. <br> Shiloh Building, Suite 250 <br> 5045 North Main Street <br> Dayton 45405 <br> Tel: (513) 277-8911 |
| $\begin{aligned} & \text { ics } \\ & \text { e, So. } \end{aligned}$ | TEXAS |
|  | Cramer Electronics 2970 Blystone Dallas 75220 Tel: (214) 350-1355 |
|  | Hamilton/Avnet Electronics 4445 Sigma Road Dallas 75240 Tel: (214) 661-8661 |
|  | Hamilton/Avnet Electronics <br> 1216 W. Clay <br> Houston 77019 <br> Tel: (713) 526-4661 |
| Suite 10 | Component Specialties, Inc. 10907 Shady Trail, Suite 101 <br> Dallas 75220 <br> Tel: (214) 357-4576 |
|  | Component Specialties, Inc. 7313 Ashcroft Street Houston 77036 Tel: (713) 771-7237 |
|  | WISCONSIN <br> Cramer/Wisconsin 430. West Rawson Avenue Oak Creek 53154 <br> Tel: (414) 764-1700 |

NORTHEAST
CONNECTICUT
Cramer/Connecticut
35 Dodge Avenue
North Haven 06473
Tel: (203) 239-5641
Hamilton/Avnet Electronićs
643 Danbury Road
Georgetown 06829
Tel: (203) 762-0361

## MARYLAND

Cramer/EW Baltimore
7255 Standard Drive
Hanover 21076
Tel: (301) 796-5790
Cramer/EW Washington
16021 Industrial Drive Gaithersburg 20760 Tel: (301) 948-0110
Hamilton/Avnet Electronics 7255 Standard Drive
Hanover 21076
Tel: (301) 796-5000
MASSACHUSETTS
Cramer Electronics Inc.
85 Wells Avenue
Newton 02159
Tel: (617) 969-7700
Hamilton/Avnet Electronics
185 Cambridge Street
Burlington 01803
Tel: (617) 273-2120

## NEW JERSEY

Cramer/Pennsylvania, Inc.
12 Springdale Road
Cherry Hill Industrial Center
Cherry Hill 08003
Tel: (609) 424-5993
TWX: 710-896-0908
Hamilton/Avnet Electronics
218 Little Falls Road
Cedar Grove 07009
Tel: (201) 239-0800
TWX: 710-994-5787
Cramer/New Jersey
No. 1 Barrett Avenue
Moonachie 07074
Tel: (201) 935-5600
Hamilton/Avnet Electronics
113 Gaither Drive
East Gate Industrial Park
Mt. Laurel 08057
Tel: (609) 234-2133
TWX: 710-897-1405
NEW YORK
Cramer/Binghamton
3220 Watson Boulevard Endwell 13760
Tel: (607) 754-666
Cramer/Rochester
3000 Winton Road South
Rochester 14623
Tel: (716) 275-0300
Hamilton/Avnet Electronics
167 Clay Road
Rochester 14623
Tel: (716) 442-7820
Cramer/Syracuse
6716 Joy Road
East Syracuse 13057
Tel: (315) 437-6671
Hamilton/Avnet Electronics
6500 Joy Road
E. Syracuse 13057

Tel: (315). 437-2642
Cramer/Long Island
29 Oser Avenue
Hauppauge, L.I. 11787
Tel: (516) 231-5600
TWX: 510-227-9863
Hamilton/Avnet Electronics
70 State Street
Westbury, L.I. 11590
Tel: (516) 333-5800
TWX: 510-222-8237

## PENNSYLVANIA

Sheridan Sales Co.
1717 Penn Avenue, Suite 5009 Pittsburgh 15221
Tel: (412) 244-1640
Cramer Electronics
616 Beatty Drive
Monroeville 15146
Tel: (412) 242-7410

SOUTHEAST
ALABAMA
Cramer/EW Huntsville, Inc.
2310 Bob Wallace Avenue, S.W.
Huntsville 35805
Tel: (205) 539-5722
Hamilton/ Avnet Electronics
805 Oster Drive NW
Huntsville 35805
Tel: (205) 533-1170

## FLORIDA

Cramer/E.W. Hollywood
4035 No. 29th Avenue
Hollywood 33020
Tel: (305) 923-8181
Hamilton/Avnet Electronics
4020 No. 29th Ave.
Hollywood 33021
Tel: (305) 925-5401
Cramer/E.W. Orlando
345 No. Graham Ave.
Orlando 32814
Tel: (305) 894-1511
GEORGIA
Cramer/EW Atlanta
3923 Oakcliff Industrial Center
Atlanta 30340
Tel: (404) 448-9050
Hamilton/Avnet Electronics
6700 I 85, Access Road, Suite 2B
Norcross 30071
Tel: (404) 448-0800
NORTH CAROLINA
Cramer Electronics
938 Burke Street
Winston-Salem 27102
Tel: (919) 725-8711

## CANADA

BRITISH COLUMBIA
L. A. Varah Ltd.

2077 Alberta Street
Vancouver 10
Tel: (604) 873-3211

## ONTARIO

Cramer/Canada
920 Alness Avenue, Unit No. 9
Downsview
Toronto 392
Tel: (416) 661-9222
TWX: 610-492-6210
Hamilton/Avnet Electronics
6291-16 Dorman Road
Mississauga L4V 1H2
Tel: (416) 677-7432
TWX: 610-492-8867
Hamilton/Avnet Electronics
1735 Courtwood Cresc.
Ottawa K2C 2B4
Tel: (613) 226-1700
TWX: 610-562-1906

## QUEBEC

Hamilton/Avnet Electronics
2670 Paulus
St. Laurent H45 1G2
Tel: (514) 331-6443
TWX: 610-421-3731

## ,



RANDOM ACCESS MEMORIES

|  | Type | $\begin{array}{\|c} \text { No. of } \\ \text { Bits } \end{array}$ | Description | Organization | Electrical Characteristics Over Temperature |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | $\begin{gathered} \text { Access Time } \\ \text { Max. } \end{gathered}$ | Cycle Time Max. | Power Dissipation Max.[1] Operating/Standby | Supplies [V] | Page No. |
|  | 1101A | 256 | Static Fully Decoded | $256 \times 1$ | 1500 ns | 1500 ns | $685 \mathrm{~mW} / 340 \mathrm{~mW}$ | +5, -9 | 2.3 |
|  | 1101A1 | 256 | Hi-Speed Static Fully Decoded | $256 \times 1$ | 1000ns | 1000ns | $685 \mathrm{~mW} / 340 \mathrm{~mW}$ | +5, -9 | 2.3 |
|  | 1103 | 1024 | Dynamic Fully Decoded | $1024 \times 1$ | 300 ns | 580 ns | $400 \mathrm{~mW} / 67 \mathrm{~mW}$ | +16, +19 | 2.7 |
|  | 1103.1 | 1024 | Dynamic Fully Decoded | $1024 \times 1$ | 150ns | 340ns | $400 \mathrm{~mW} / 76 \mathrm{~mW}$ | +19, +22 | 2.12 |
|  | 1103A | 1024 | Dynamic Fully Decoded | $1024 \times 1$ | 205ns | 580 ns | $400 \mathrm{~mW} / 64 \mathrm{~mW}$ | +16, +19 | 2.15 |
|  | 1103A-1 | 1024 | Dynamic Fully Decoded | $1024 \times 1$ | 145ns | 340 ns | $625 \mathrm{~mW} / 10 \mathrm{~mW}$ | +19, +22 | 2.20 |
|  | 1103A-2 | 1024 | Dynamic Fully Decoded | $1024 \times 1$ | 145 ns | 400 ns | $570 \mathrm{~mW} / 10 \mathrm{~mW}$ | +19, +22 | 2.25 |
|  | 2101 | 1024 | Static, Separate I/0 | $256 \times 4$ | 1000ns | 1000 ns | 350 mW | +5 | 2.29 |
|  | 2101-1 | 1024 | Static, Separate I/0 | $256 \times 4$ | 500ns | 500ns | 350 mW | +5 | 2-29 |
|  | $2101 \cdot 2$ | 1024 | Static, Separate ! $/ 0$ | $256 \times 4$ | 650 ns | 650 ns | 350 mW | +5 | 2.29 |
|  | 2102 | 1024 | Static Fully Decoded | $1024 \times 1$ | 1000 ns | 1000ns | 350 mW | +5 | 2.33 |
|  | 2102-1 | 1024 | HiSpeed Static Fully Decoded | $1024 \times 1$ | 500 ns | 500ns | 350 mW | +5 | 2.37 |
|  | 2102-2 | 1024 | Static Fuliy Decoded | $1024 \times 1$ | 650 ns | 650 ns | 350 mW | +5 | 2.39 |
|  | 2102.8 | 1024 | Static Fully Decoded | $1024 \times 1$ | 1500 ns | 1500 ns | 350 mW | +5 | 2.41 |
|  | 2102A | 1024 | Very High Speed Static | $1024 \times 1$ | 350ns | 350ns | $350 \mathrm{~mW} / 42 \mathrm{~mW}$ | +5 | 2.43 |
|  | 2102A-2 | 1024 | Very High Speed Static | $1024 \times 1$ | 250ns | 250ns | $350 \mathrm{~mW} / 42 \mathrm{~mW}$ | +5 | 2.47 |
|  | 2102A-4 | 1024 | Very High Speed Static | $1024 \times 1$ | 450ns | 450 ns | $350 \mathrm{~mW} / 42 \mathrm{~mW}$ | +5 | 2.49 |
|  | M2102A-4 | 1024 | Static, $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $1024 \times 1$ | 450ns | 450ns | 350 mW | +5 | 2.51 |
|  | M2102A-6 | 1024 | Static, $T_{A}=55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $1024 \times 1$ | 650 ns | 650 ns | 350 mW | +5 | 2.53 |
|  | 2105 | 1024 | Hi-Speed Dynamic Fully | $1024 \times 1$ | 95 ns | 200 ns | $460 \mathrm{~mW} / 97 \mathrm{~mW}$ | +12, -5.2 | 2.55 |
|  | 2105-1 | 1024 | Very High Speed Dynamic Fully Decoded | $1024 \times 1$ | 80ns | 180ns | - $513 \mathrm{~mW} / 97 \mathrm{~mW}$ | +12, -5.2 | 2.55 |
|  | 2105-2 | 1024 | High Speed Dynamic with Invisible Refresh | $1024 \times 1$ | 85ns | 190ns | $540 \mathrm{~mW} / 97 \mathrm{~mW}$ | +12, -5.2 | 2.63 |
|  | 2107A | 4096 | Dynamic Fully Decoded | $4096 \times 1$ | 300 ns | 700ns | $458 \mathrm{~mW} / 10 \mathrm{~mW}$ | $+12,+5,-5$ | 2.67 |
|  | 2107A 1 | 4096 | Dynamic Fully Decoded | $4096 \times 1$ | 280 ns | 550ns | $516 \mathrm{~mW} / 16 \mathrm{~mW}$ | +12, $+5,-5$ | 2.73 |
|  | 2107A-4 | 4096 | Dynamic Fully Decoded | $4096 \times 1$ | 350 ns | 840 ns | $405 \mathrm{~mW} / 10 \mathrm{~mW}$ | $+12,+5,-5$ | 2.75 |
|  | 2107A.5 | 4096 | Dynamic Fully Decoded | $4096 \times 1$ | 420 ns | 970 ns | $376 \mathrm{~mW} / 11 \mathrm{~mW}$ | $+12,+5,-5$ | 2.77 |
|  | 2107A-8 | 4096 | Dynamic Fully Decoded | $4096 \times 1$ | 420 ns | 970 ns | $376 \mathrm{~mW} / 11 \mathrm{~mW}$ | $+12,+5,-5$ | 2.79 |
|  | 2107B | 4096 | Dynamic Fully Decoded | $4096 \times 1$ | 200 ns | 400 ns | $960 \mathrm{~mW} / 16 \mathrm{~mW}$ | $+12,+5,-5$ | 2.81 |
|  | 2107B-4 | 4096 | Dynamic Fully Decoded | $4096 \times 1$ | 270 ns | 470ns | $960 \mathrm{~mW} / 18 \mathrm{~mW}$ | $+12,+5,-5$ | 2.89 |
|  | 21078-6 | 4096 | Dynamic Fully Decoded | $4096 \times 1$ | 350 ns | 800 ns | $840 \mathrm{~mW} / 25 \mathrm{~mW}$ | $+12,+5,-5$ | 2.91 |
|  | 2111 | 1024 | Static, Common I/0 with Output Deselect | $256 \times 4$ | 1000 ns | 1000ns | 350 mW | $+5$ | 2.93 |
|  | 2111.1 | 1024 | Static, Common I/0 with Output Deselect | $256 \times 4$ | 500 ns | 500 ns | 350 mW | +5 | 2.93 |
|  | 2111.2 | 1024 | Static, Common I/O with Output Deselect | $256 \times 4$ | 650 ns | 650ns | 350 mW | +5 | 2.93 |
|  | 2112 | 1024 | Static, Common I/O without Output Deselect | $256 \times 4$ | 1000 ns | 1000ns | 350 mW | +5 | 2.97 |
|  | 2112-2 | 1024 | Static, Common I/O without Output Deselect | $256 \times 4$ | 650 ns | 650 ns | 350 mW | +5 | 2.97 |
|  | 3101 | 64 | Fully Decoded | $16 \times 4$ | 60 ns | 60 ns | 525 mW | +5 | 2.101 |
|  | 3101 A | 64 | High Speed Fully Decoded | $16 \times 4$ | 35 ns | 35ns | 525 mW | +5 | 2.101 |
|  | M3101 | 64 | $\begin{aligned} & \text { Fully Decoded }\left(-55^{\circ} \mathrm{C}\right. \text { to } \\ & +125^{\circ} \mathrm{C} \end{aligned}$ | $16 \times 4$ | 75 ns | 75ns | 546 mW | +5 | 2-105 |
|  | M3101A | 64 | High Speed Fully Decoded ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) | $16 \times 4$ | 45 ns | 45ns | 546 mW | +5 | 2.105 |
|  | 3104 | 16 | Content Addressable Memory | $4 \times 4$ | 30 ns | 40ns | 625 mW | $+5$ | 2.107 |
|  | 3106 | 256 | High Speed Fully Decoded (With 3-State Output) | $256 \times 1$ | 80 ns | 80ns | 650 mW | +5 | 2.111 |
|  | 3106A | 256 | High Speed Fully Decoded (With 3-State Output) | $256 \times 1$ | 60 ns | 70ns | 650 mW | +5 | 2.111 |
|  | 3106.8 | 256 | High Speed Fully Decoded (With 3-State Output) | $256 \times 1$ | 80 ns | 80ns | 650 mW | +5 | 2.111 |
|  | 3107 | 256 | High Speed Fully Decoded (With Open Collector Output) | $256 \times 1$ | 80 ns | 80 ns | 650 mW | +5 | 2.111 |
|  | 3107A | 256 | High Speed Fully Decoded (With Open Collector Output) | $256 \times 1$ | 60 ns | 70 ns | 650 mW | +5 | 2.111 |
|  | 3107-8 | 256 | High Speed Fully Decoded (With Open Collector Output) | $256 \times 1$ | 60 ns | 70ns | 650 mW | +5 | 2.111 |
| 箷苍 | 5101 | 1024 | Static CMOS RAM | $256 \times 4$ | 650 ns | 650 ns | $142 \mathrm{~mW} / 75 \mu \mathrm{~W}$ | +5 | 2.115 |
|  | 5101.3 | 1024 | Static CMOS RAM | $256 \times 4$ | 650 ns | 650 ns | $142 \mathrm{~mW} / 1 \mathrm{~mW}$ | +5 | 2.115 |
|  | 5101 L | 1024 | Static CMOS RAM | $256 \times 4$ | 650 ns | 650 ns | $142 \mathrm{~mW} / 30 \mu \mathrm{~W}$ | +5 | 2.115 |
|  | 5101L-3 | 1024 | Static CMOS RAM | $256 \times 4$ | 650ns | 650 ns | $142 \mathrm{~mW} / 400 \mu \mathrm{~W}$ | +5 | 2.115 |

Note 1: . Power Dissipation calculated with maximum power supply current and nominal supply voltages.

# 256 BIT FULLY DECODED RANDOM ACCESS MEMORY 

\author{

- Access Time -- Typically Below 650 nsec - 1101A1, 850 nsec -1101A <br> - Low Power Standby Mode <br> - Low Power Dissipation -- Typically less than $1.5 \mathrm{~mW} /$ bit during access <br> - Directly DTL and TTL Compatible <br> - Three-state Output --OR-tie Capability
}
- Simple Memory Expansion -Chip Select Input Lead
- Fully Decoded --On Chip Address Decode and Sense
- Inputs Protected -- All Inputs Have Protection Against Static Charge
- Ceramic and Plastic Package -16 Pin Dual In-Line Configuration

The 1101A is an improved version of the 1101 which requires only two power supplies ( +5 V and -9 V ) for operation. The 1101 A is a direct pin for pin replacement for the 1101.
The Intel ${ }^{\oplus} 1101$ A is a 256 word by 1 bit random access memory element using normally off P-channel MOS devices integrated on a monolithic array. It uses fully dc stable (static) circuitry and therefore requires no clocks to operate.
The 1101 A is designed primarily for small buffer storage applications where high performance, low cost, and ease of interfacing with other standard logic circuits are important design objectives. The unit will directly interface with standard bipolar integrated logic circuits (TTL, DTL, etc.) The data output buffers are capable of driving TTL loads directly. A separate chip select ( $\overline{\mathrm{CS}}$ ) lead allows easy selection of an individual package when outputs are OR-tied.
For applications requiring a faster access time we recommend the 1101 A 1 which is a selection from the 1101 A and has a guaranteed maximum access time of $1.0 \mu \mathrm{sec}$.
The Intel 1101A is fabricated with silicon gate technology. This low threshold technology allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.
Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost silicone packaging.


LOGIC SYMBOL


PIN NAMES

| $D_{\text {IN }}$ | DATA INPUT | $\overline{C S}$ |
| :--- | :--- | :--- |
| $A_{0}-A_{7}$ | ADDRESS INPUTS | CHIP SELECT |
| R/W | READ/WRITE INPUT |  |

BLOCK DIAGRAM


# Absolute Maximum Ratings ${ }^{(1)}$ 

| Temperature Under Bias | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ |
| All Input or Output Voltages with Respect to the Most |  |
| $\quad$ Positive Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ | +0.5 V to -20 V |
| Supply Voltages $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{D}}$ with Respect to $\mathrm{V}_{\mathrm{CC}}$ | -20 V |
| Power Dissipation | 1 WATT |

## D.C. and Operating Characteristics

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DD}}=-9 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{D}}=-9 \mathrm{~V} \pm 5 \%$, unless otherwise specified

| SYMBOL | TEST | MIN. | TYP. ${ }^{(2)}$ | MAX. | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{IL}^{\prime}$ | INPUT LOAD CURRENT (ALL INPUT PINS) |  | <1.0 | 500 | nA | $\mathrm{v}_{\text {IN }}=0.0 \mathrm{~V}$ |
| ILO | OUTPUT LEAKAGE CURRENT |  | <1.0 | 500 | nA | $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{v}, \overline{\mathrm{CS}}=\mathrm{V}_{\text {CC }}-2$ |
| ${ }^{\text {DD1 }}$ | POWER SUPPLY CURRENT, V $V_{\text {D }}$ |  | 13 | 19 | mA | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| ${ }^{\text {DD } 2}$ | POWER SUPPLY CURRENT, $V_{\text {DD }}$ |  |  | 25 | mA | $\mathrm{T}_{\mathrm{A}}=0{ }^{\circ} \mathrm{C}$ Continuous |
| $\mathrm{l}_{1}$ | POWER SUPPLY CURRENT, $\mathrm{V}_{\mathrm{D}}$ |  | 12 | 18 | mA | $\begin{array}{ll}\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, & \begin{array}{l}\text { Operation } \\ \mathrm{I}_{\mathrm{OL}}=0.0 \mathrm{~mA}\end{array}\end{array}$ |
| ${ }^{\text {D2 }}$ | POWER SUPPLY CURRENT, $\mathrm{V}_{\mathrm{D}}$ |  |  | 24 | mA | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}, \quad \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{IL}}$ | INPUT "LOW" VOLTAGE | -10 |  | $\mathrm{v}_{\mathrm{cc}}-4.5$ | $v$ |  |
| $\mathrm{V}_{\mathrm{IH}^{(3)}}$ | INPUT "HIGH" VOLTAGE | $\mathrm{v}_{\mathrm{CC}}-2$ |  | $\mathrm{v}_{\mathrm{CC}}+0.3$ | v |  |
| IoLI | OUTPUT SINK CURRENT | 3.0 | 8 |  | mA | $\mathrm{V}_{\text {OUT }}=+0.45 \mathrm{~V}, \mathrm{~T}_{\text {A }}=+25^{\circ} \mathrm{C}$ |
| Iol2 | OUTPUT SINK CURRENT | 2.0 |  |  | mA | $\mathrm{V}_{\text {OUT }}=+0.45 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |
| ${ }^{\text {c }}$ c | OUTPUT CLAMP.CURRENT |  | 6 | 13 | mA | $\mathrm{V}_{\text {OUT }}=-1.0 \mathrm{~V}$ |
| ${ }^{\text {IOHI }}$ | OUTPUT SOURCE CURRENT | -3.0 | -8 |  | mA | $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |
| ${ }^{\text {OH2 }}$ | OUTPUT SOURCE CURRENT | -2.0 | -7 |  | mA | $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | OUTPUT "LOW" VOLTAGE |  |  | +0.45 | v | $\mathrm{l}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | OUTPUT "HIGH" VOLTAGE | +3.5 | +4.9 |  | v | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |
| $\mathrm{C}_{\text {IN }}{ }^{(4)}$ | INPUT CAPACITANCE (ALL INPUT PINS) |  | 7 | 10 | pF | $\mathrm{v}_{\mathrm{IN}}=\mathrm{v}_{\text {cC }}$ |
| $\mathrm{COUT}^{(4)}$ | OUTPUT CAPACITANCE |  | 7 | 10 | pF |  |
| $\mathrm{C}_{\mathrm{V}}{ }^{(4)}$ | $V_{D}$ POWER SUPPLY CAPACITANCE |  | 20 | 35 | pF | $\mathrm{V}_{\mathrm{D}}=\mathrm{V}_{\mathrm{cc}}$ ] |

Note 1: Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Note 2: Typical values are at nominal voltages and $T_{A}=25^{\circ} \mathrm{C}$.
Note 3: A TTL driving the 1101A, 1101A1 must have its output high $\geq V_{C C}-2$ even if it is loaded by other bipolar gates.
Note 4: This parameter is periodically sampled and is not $100 \%$ tested.
A.C. Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{D}}=-9 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DD}}=-9 \mathrm{~V} \pm 5 \%$

READ CYCLE

| SYMBOL | TEST |  | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {t }}^{\text {R }}$ | Read Cycle | $\begin{aligned} & \text { 1101A } \\ & 1101 \mathrm{~A} 1 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.0 \end{aligned}$ |  |  | $\mu \mathrm{sec}$ $\mu \mathrm{sec}$ |
| ${ }^{\text {t }}$ AC | Address to Chip Select Delay | $\begin{aligned} & \text { 1101A } \\ & \text { 1101A1 } \end{aligned}$ | - |  | $\begin{aligned} & 1.2^{(1)} \\ & 0.7^{(1)} \end{aligned}$ | $\mu \mathrm{sec}$ <br> $\mu \mathrm{sec}$ |
| ${ }^{\text {A }}$ A | Access Time | $\begin{aligned} & \text { 1101A } \\ & \text { 1101A1 } \end{aligned}$ |  | $\begin{aligned} & 0.85 \\ & 0.65 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.0 \end{aligned}$ | $\mu \mathrm{sec}$ $\mu \mathrm{sec}$ |
| ${ }^{\text {toH }}$ | Previous Read Data Valid |  | 0.05 |  |  | $\mu \mathrm{sec}$ |

## WRITE CYCLE

| ${ }^{\mathrm{t}}{ }_{\text {WC }}$ | Write Cycle | 0.8 | $\mu \mathrm{sec}$ |
| :---: | :--- | :--- | :---: |
| ${ }^{{ }^{\text {WD }}}$ | Address to Write Pulse Delay | 0.3 | $\mu \mathrm{sec}$ |
| $\mathrm{t}^{\mathrm{WP}}$ | Write Pulse Width | 0.4 | $\mu \mathrm{sec}$ |
| $\mathrm{t}_{\mathrm{DW}}$ | Data Set up Time | 0.3 | $\mu \mathrm{sec}$ |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 0.1 | $\mu \mathrm{sec}$ |

CHIP SELECT AND DESELECT

| $\mathrm{t}_{\mathrm{CW}}$ | Chip Select Pulse Width | 0.4 | $\mu \mathrm{sec}$ |  |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{CS}}$ | Access Time Through <br> Chip Select Input | 0.2 | 0.3 | $\mu \mathrm{sec}$ |
| $\mathrm{t}_{\mathrm{CD}}$ | Chip Deselect Time | 0.1 | 0.3 | $\mu \mathrm{sec}$ |

CONDITIONS OF TEST:
Input pulse amplitudes: 0 to 5 V , Input pulse rise and fall time: 10 nsec. Speed measurements referenced to 1.5 V levels (unless otherwise noted). Output load is 1 TTL gate and $C_{L}=20 \mathrm{pF}$; measurements made at output of TTL gate ( $\mathrm{t}_{\text {PD }} \leq 10 \mathrm{nsec}$ )

## READ CYCLE

## ADDRESSES

$\overline{\mathrm{CS}}$

R/W

OUTPUTS

WRITE CYCLE

ADDRESSES
$\overline{\mathrm{CS}}$

R/W

DATA IN


CHIP SELECT AND DESELECT


POWER SWITCHING OF $V_{D}$

$V_{D D}=-9 V \pm 5 \%$

Note 1: Maximum value for $t_{A C}$ measured at minimum read cycle.

## Typical D. C. Characteristics


output current vs output voltage

## Typical A. C. Characteristics



ACCESS tIME VS. LOAD CAPACITANCE



## Silicon Gate MOS 1103

## FULLY DECODED RANDOM ACCESS 1024 BIT DYNAMIC MEMORY

- Low Power Dissipation - Dissipates Power Primarily on Selected Chips
- Access Time - 300 nsec
- Cycle Time - 580 nsec
- Refresh Period... 2 milliseconds for 0-70 ${ }^{\circ} \mathrm{C}$ Ambient
- OR-Tie Capability


## - Simple Memory Expansion Chip Enable Input Lead

- Fully Decoded-on Chip Address Decode
- Inputs Protected-All Inputs Have Protection Against Static Charge
- Ceramic and Plastic Package -18 Pin Dual In-Line Configuration.

The Intel ${ }^{\circ} 1103$ is designed primarily for main memory applications where high performance, low cost, and large bit storage are important design objectives.
It is a 1024 word by 1 bit random access memory element using normally off $P$-channel MOS devices integrated on a monolithic array. It is fully decoded, permitting the use of an 18 pin dual in-line package. It uses dynamic circuitry and primarily dissipates power only during precharge.
Information stored in the memory is non-destructively read. Refreshing of all 1024 bits is accomplished in 32 read cycles and is required every two milliseconds.
A separate cenable (chip enable) lead allows easy selection of an individual package when outputs are OR-tied.
The Intel 1103 is fabricated with silicon gate technology. This low threshold technology allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.
Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost plastic packaging.


## Maximum Guaranteed Ratings*

Temperature Under Bias
Storage Temperature
All Input or Output Voltages with Respect to the Most Positive Supply Voltage, $\mathrm{V}_{\mathrm{BB}}$
Supply Voltages $V_{D D}$ and $V_{S S}$ with Respect to $V_{B B}$
Power Dissipation
$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
-25 V to 0.3 V
-25 V to 0.3 V
1.0 W
*COMMENT:
Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. and Operating Characteristics

$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{S S}^{(1)}=16 \mathrm{~V} \pm 5 \%,\left(\mathrm{~V}_{B B}-\mathrm{V}_{S S}\right)^{(6)}=3 \mathrm{~V}$ to $4 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=0 \mathrm{~V}$ unless otherwise specified

| SYMBOL | TEST | MIN. | TYP. | MAX. | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILI | INPUT LOAD CURRENT (ALL INPUT PINS) |  |  | 1 | $\mu \cdot \mathbf{A}$ | $V_{I N}=0 V$ |
| $\mathrm{I}_{\mathrm{LO}}$ | OUTPUT LEAKAGE CURRENT |  |  | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{BB}}$ | $V_{B B}$ SUPPLY CURRENT |  |  | 100 | $\mu \mathrm{A}$ |  |
| $I_{\text {DD1 }}{ }^{(2)}$ | SUPPLY CURRENT DURING TPC |  | 37 | 56 | mA | $\begin{aligned} & \text { ALL ADDRESSES }=0 \mathrm{~V} \\ & \text { PRECHARGE }=0 \mathrm{~V} \\ & \text { CENABLE }=V_{S S} ; T_{A}=25 \div \mathrm{C} \end{aligned}$ |
| ${ }^{\text {DD } 2}{ }^{(2)}$ | SUPPLY CURRENT DURING TOV |  | 38 | 59 | mA | ALL ADDRESSES $=0 \mathrm{~V}$ PRECHARGE $=0 \mathrm{~V}$ CENABLE $=0 \mathrm{~V} ; \mathrm{T}_{A}=25^{\circ} \mathrm{C}$ |
| IDD3 $^{(2)}$ | SUPPLY CURRENT DURING TPOV | - | 5.5 | 11 | mA | PRECHARGE $=V_{S S}$ CENABLE $=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| ${ }^{\text {DD4 }}{ }^{(2)}$ | SUPPLY CURRENT DURING ${ }_{\text {TPP }}$ |  | 3 | 4 | mA | $\begin{aligned} & \text { PRECHARGE }=V_{S S} \\ & \text { CENABLE }=V_{S S} ; T_{A}=25{ }^{\circ} \mathrm{C} \end{aligned}$ |
| ${ }^{\text {I }}{ }^{(5)}{ }^{(5)}$ | AVERAGE SUPPLY CURRENT |  | 17 | 25 | mA | CYCLE TIME $=580 \mathrm{~ns} ;$ PRECHARGE WIDTH $=190 \mathrm{~ns} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| $V_{\text {ILi }}{ }^{(7)}$ | INPUT LOW VOLTAGE (ALL ADDRESS \& DATA-IN LINES) | $\mathrm{V}_{\text {SS }}-17$ |  | $\mathrm{V}_{S S}-14.2$ | V | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |
| $V_{1 L 2}{ }^{(7)}$ | INPUT LOW VOLTAGE <br> (ALL ADDRESS \& DATA-IN LINES) | $V_{S S}-17$ |  | $\mathrm{V}_{S S}-14.5$ | V | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ |
| $V_{1 L 3}{ }^{(7,8)}$ | INPUT LOW VOLTAGE (PRECHARGE CENABLE \& READ/WRITE INPUTS) | $V_{S S}-17$ |  | $\mathrm{V}_{\text {SS }}-14.7$ | V | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |
| $V_{1 L 4}{ }^{(7,8)}$ | INPUT LOW VOLTAGE (PRECHARGE CENABLE\& READ/WRITE INPUTS) | $\mathrm{V}_{\text {SS }}{ }^{-17}$ |  | $\mathrm{V}_{\text {SS }}-15.0$ | V | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{1 \mathrm{H} 1}(7)$ | INPUT HIGH VOLTAGE (ALL INPUTS) | $V_{S S}-1$ |  | $V_{S S}{ }^{+1}$ | V | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{1 \mathrm{H} 2}{ }^{(7)}$ | INPUT HIGH ソOLTAGE (ALL INPUTS) | $\mathrm{V}_{\text {SS }}-0.7$ |  | $V_{S S}{ }^{+1}$ | V | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ |
| $\mathrm{IOH}_{1}$ | OUTPUT HIGH CURRENT | 600 | 900 | 4000 | $\mu \mathrm{A}$ | $\left.\begin{array}{l} T_{A}=25^{\circ} \mathrm{C}  \tag{4}\\ T_{A}=70^{\circ} \mathrm{C} \\ T_{A}=25^{\circ} \mathrm{C}, \\ T_{A}=70^{\circ} \mathrm{C}, \end{array}\right]-R_{\text {LOAD }}=100 \Omega$ |
| ${ }^{\mathrm{OH} 2}$ | OUTPUT HIGH CURRENT | 500 | 800 | 4000 | $\mu \mathbf{A}$ |  |
| ${ }^{1} \mathrm{OL}$ | OUTPUT LOW CURRENT | See Note 3 |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH} 1}$ | OUTPUT HIGH VOLTAGE | 60 | 90 | 400 | mV |  |
| $\mathrm{V}_{\mathrm{OH} 2}$ | OUTPUT HIGH VOLTAGE | 50 | 80 | 400 | mV |  |
| $\mathrm{V}_{\mathrm{OL}}$ | OUTPUT LOW VOLTAGE | See Note 3 |  |  |  | $\left.\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}, ~\right]$ |

Note 1: The $V_{S S}$ current drain is equal to ( $I_{D D}+I_{\mathrm{OH}}$ ) or ( $I_{\mathrm{DD}}+I_{\mathrm{OL}}$ ).
Note 2: See Supply Current vs. Temperature (p. 3) for guaranteed current at the temperature extremes. These values are taken from a single pulse measurement.
Note 3: The output current when reading a low output is the leakage current of the 1103 plus external noise coupled into the output line from the clocks. $\mathrm{V}_{\mathrm{OL}}$ equals $\mathrm{IOL}^{2}$ across the load resistor.
Note 4: This value of load resistance is used for measurement purposes. In applications the resistance may range from $100 \Omega$ to $1 \mathrm{k} \Omega$
Note 5: This parameter is periodically sampled and is not $100 \%$ tested.
Note 6: ( $\mathrm{V}_{\mathrm{BB}}-\mathrm{V}_{\mathrm{SS}}$ ) supply should be applied at or before $\mathrm{V}_{\mathrm{SS}}$.
Note 7: The maximum values for $V_{I L}$ and the minimum values for $V_{I H}$ are linearly related to temperature between $0^{\circ} \mathrm{C}$ and $70^{\circ} \mathrm{C}$. Thus any value in between $0^{\circ} \mathrm{C}$ and $70^{\circ} \mathrm{C}$ can be calculated by using a straight-line relationship.
Note 8: The maximum values for $V_{I L}$ (for precharge, cenable \& read/write) may be increased to $V_{S S}-14.2 @ 0^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{SS}}-14.5 @ 70^{\circ} \mathrm{C}$ (same values as those specified for the address \& data-in lines) with a 40 ns degradation (worst case) in $t_{A C}, t_{P C}, t_{R C}, t_{W C}, t_{R W C}, t_{A C C} 1$ and $t_{A C C 2}$.

Supply Current vs Temperature


## Typical Characteristics




Note 1. $\triangle I D D$ is due to charging of internal device node capacitance at precharge
Note 2. These values are taken from a single pulse measurement


AC Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=16 \pm 5 \%,\left(\mathrm{~V}_{\mathrm{BB}}-\mathrm{V}_{\mathrm{SS}}\right)=3.0 \mathrm{~V}$ to $4.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=0 \mathrm{~V}$ READ, WRITE, AND READ/WRITE CYCLE

| SYMBOL | TEST | MIN. | TYP. | MAX | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {Ref }}$ | TIME BETWEEN REFRESH |  |  | 2 | ms |  |
| $t_{4}$, ${ }^{\text {(1) }}$ | ADDRESS TO CENABLE SET UP TIME | 115 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{c}}$. | CENABLE TO ADDRESS HOLD TIME | 20 |  |  | ns |  |
| tuc (1) | PRECHARGE TO CENABLE DELAY | 125 |  |  | ns |  |
| top | CENABLE TO PRECHARGE DELAY | 85 |  |  | ns |  |
| $t$ | PRECHARGE \& CENABLE OVERLAP, LOW | 25 |  | . 75 | ns | $\mathrm{t}_{\mathrm{T}}=20 \mathrm{~ns}$ |
| toun | PRECHARGE \& CENABLE OVERLAP, HIGH |  |  | 140 | ns | $\mathrm{t}_{\mathrm{T}}=20 \mathrm{~ns}$ |
| tovm | PRECHARGE \& CENABLE OVERLAP, 50\% POINTS | 45 |  | 95 | ns |  |

READ CYCLE

| SYMBOL | TEST | MIN. | TYP. | MAX. | UNIT | COND | ITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {RC }}{ }^{(1)}$ | READ CYCLE | 480 |  |  | ns |  |  |
| $t_{\text {pov }}$ | PRECHARGE TO END OF CENABLE | 165 |  | 500 | ns |  |  |
| $t_{\text {PO }}$ | END OF PRECHARGE TO OUTPUT DELAY |  |  | 120 | ns |  |  |
| $t_{\text {ACCI }}{ }^{(1)}$ | ADDRESS TO OUTPUT ACCESS | 300 |  |  | ns | $\begin{aligned} & t_{A C_{\text {min }}}+t_{\text {ov min }} \\ & +t_{\text {PO } \text { max }}+2 t_{T} \end{aligned}$ | $\mathbf{t}_{\mathbf{T}}=\mathbf{2 0} \mathbf{n s}$ $\mathrm{C}_{\text {LOAD }}=100 \mathrm{pF}$ $\mathrm{R}_{\text {LOA }}=100 \Omega$ $\mathrm{~V}_{\text {REF }}=40 \mathrm{mV}$ |
| $t_{A C C 2}{ }^{(1)}$ | PRECHARGE TO OUTPUT ACCESS | 310 |  |  | ns | $\left\|\begin{array}{l} t_{\mathrm{P} \text { Cin }}+t_{\mathrm{ov} \text { min }} \\ +t_{\mathrm{PO} \text { max }}+2 t_{\mathrm{t}} \end{array}\right\|$ |  |

## WRITE OR READ/WRITE CYCLE

| SYMBOL | TEST | MIN. | TYP. | MAX. | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{t w c}^{(1)}$ | WRITE CYCLE | 580 |  |  | ns | \} $t_{T}=20 \mathrm{~ns}$ |
| $t_{\text {Rwc }}{ }^{(1)}$ | READ/WRITE CYCLE | 580 |  |  | ns | $\int t=20 n$ |
| $t_{\text {pw }}$ | PRECHARGE TO READ/WRITE DELAY | 165 |  | 500 | ns | . |
| $t_{\text {wp }}$ | READ/WRITE PULSE WIDTH | 50 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{w}}$ | READ/WRITE SET UP TIME | 80 |  |  | ns |  |
| $t_{\text {d }}$ | DATA SET UP TIME | 105 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{DH}}$ | DATA HOLD TIME | 10 |  |  | ns |  |
| $t_{\text {PO }}$ | END OF PRECHARGE TO OUTPUT DELAY | , |  | 120 | ns | $\begin{aligned} & \mathrm{C}_{\text {LOAD }}=100 \mathrm{pF} \\ & \mathrm{R}_{\text {LOAD }}=100 \Omega \end{aligned}$ |
| tow | RELATIONSHIP BETWEEN CENABLE AND READ/WRITE |  |  | 0 | ns | $V_{\text {REF }}=40 \mathrm{mV}$ |

Note 1: These times will degrade by 40 ns (worst case) if the maximum values for $V_{1 L}$ (for precharge, cenable and read/write inputs) go to $\mathrm{V}_{S S}-14.2 \mathrm{~V} @ 0^{\circ} \mathrm{C}$ and $\mathrm{V}_{S S}-14.5 \mathrm{~V} @ 70^{\circ} \mathrm{C}$ as defined on page 2.
*CAPACITANCE $T_{A}=25 \mathrm{C}$


[^0]WRITE CYCLE OR READ/WRITE CYCLE
Timing illustrated for minimum cycle.


READ CYCLE

$\left.\begin{array}{l}\text { NOTE (1) } \\ V_{D D}+2 V \\ \text { NOTE (2) } \\ V_{S S}-2 V\end{array}\right] \mathrm{t}_{\mathrm{T}}$ IS DEFINED AS THE TRANSITIONS BETWEEN THESE TWO POINTS
NOTE 3 tow IS REFERENCED TO POINT (1) OF THE RISING EDGE OF CENABLE OR READ/WRITE WHICHEVER OCCURS FIRST
NOTE 4 t DHH $^{2}$ IS REFERENCED TO POINT (2) OF THE RISING EDGE OF CENABLE OR READ/WRITE WHICHEVER OCCURS FIRST

## Silicon Gate MOS 1103-1

The Intel ${ }^{\circledR} 1103-1$ is a high speed 1024 bit dynamic random access memory and is the high speed version of the standard 1103. The DC and AC Characteristics for the $1103-1$ are given in the following three pages. The absolute maximum ratings for the 1103-1 are the same as for the 1103 on page 2-8.

- Access Time - 150 nsec
- Cycle Time - 340 nsec


## D.C. and Operating Characteristics

$\left(T_{A}=0^{\circ} \mathrm{C}\right.$ to $+55^{\circ} \mathrm{C}, \mathrm{V}_{S S}{ }^{1}=19 \mathrm{~V} \pm 5 \%\left(\mathrm{~V}_{B B}-\mathrm{V}_{S S}\right)^{6}=3 \mathrm{~V}$ to $4 \mathrm{~V}, \mathrm{~V}_{D D}=0 \mathrm{~V}$ unless otherwise specified)

| SYMBOL | TEST | MIN. | TYP. | MAX. | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{ILI}^{\text {I }}$ | INPUT LOAD CURRENT (ALL INPUT PINS) |  |  | 10 | $\mu \mathrm{A}$ | $\mathbf{V}_{\text {IN }}=\mathbf{O V}$ |
| $\mathrm{I}_{1}$ | OUTPUT LEAKAGE CURRENT |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| $\mathrm{I}_{\text {B }}$ | $\mathbf{V}_{\text {BE }}$ SUPPLY CURRENT |  |  | 100 | $\mu \mathbf{A}$ |  |
| $\mathrm{IDOI}^{2}$ | SUPPLY CURRENT DURING TPC |  | 45 | 60 | mA | $\begin{aligned} & \text { ALL ADDRESSES }=0 \mathrm{~V} \\ & \text { PRECHARGE }=0 \mathrm{~V} \\ & \text { CENABLE }=\mathrm{V}_{\mathrm{SS}} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |
| $\mathrm{I}_{002}{ }^{2}$ | SUPPLY CURRENT DURING Tov |  | 50 | 68.5 | mA | $\begin{aligned} & \text { ALL ADDRESSES }=0 \mathrm{~V} \\ & \text { PRECHARGE }=0 \mathrm{~V} \\ & \text { CENABLE }=0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |
| $\mathrm{IDOS}^{2}$ | SUPPLY CURRENT DURING TPOV |  | 8.5 | 11 | mA | $\begin{aligned} & \text { PRECHARGE }=V_{S S} \\ & \text { CENABLE }=0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |
| $\mathrm{IDO4}^{2}$ | SUPPLY CURRENT DURING $T_{C P}$ |  | 3.0 | 4 | mA | $\begin{aligned} & \text { PRECHARGE }=V_{S S} \\ & \text { CENABLE }=V_{S S} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |
| $I_{\text {dDavg }}{ }^{5}$ | AVERAGE SUPPLY CURRENT |  | 20 | 23 | mA | CYCLE TIME $=340 \mathrm{~ns}$ PRECHARGE WIDTH@50\% $105 \mathrm{~ns}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {LL }}$ | INPUT LOW VOLTAGE | $V_{\text {Ss }}-20$ |  | $V_{55}-18$ | V |  |
| $\mathrm{V}_{1+}$ | INPUT HIGH VOLTAGE | $\mathrm{V}_{55}-1$ |  | $\mathrm{V}_{\text {ss }}+1$ | V |  |
| $\mathrm{I}_{\text {OHi }}$ | OUTPUT HIGH CURRENT | 1150 | 1300 | 7000 | $\mu \mathrm{A}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| $\mathrm{IOH}_{2}$ | OUTPUT HIGH CURRENT | 900 | 1150 | 7000 | $\mu \mathrm{A}$ | $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$ |
| $\mathrm{IOL}^{3}$ | OUTPUT LOW CURRENT |  | e Not |  |  | $\zeta R_{\text {LOAD }}^{*}=100 \Omega$ |
| $\mathrm{V}_{\mathrm{OH}}$ | OUTPUT HIGH VOLTAGE | 115 | 130 | 700 | mV | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, |
| $\mathrm{V}_{\mathrm{OH} 2}$ | OUTPUT HIGH VOLTAGE | 90 | 115 | 700 | mV | $\mathrm{T}_{\mathrm{A}}=55^{\circ} \mathrm{C}$, |
| $\mathrm{VOL}^{3}$ | OUTPUP LOW VOLTAGE |  | e Not |  |  |  |

Note 1: The $V_{S S}$ current drain is equal to (IDD $+I_{O H}$ ) or ( $I_{D D}+I_{O L}$ ).
Note 2: See Supply Current vs. Temperature (p. 2-9)for guaranteed current at the temperature extremes. These values are taken from a single pulse measurement.
Note 3: The output current when reading a low output is the leak age current of the 1103 plus external noise coupled into the output line from the clocks. VOL equals IOL across the load resistor.
Note 4: This value of load resistance is used for measurement purposes. In applications the resistance may range from $100 \Omega$ to $1 \mathrm{k} \Omega$.
Note 5: This parameter is periodically sampled and is not $100 \%$ tested.
Note 6: ( $\mathrm{V}_{\mathrm{BB}}-\mathrm{V}_{\mathrm{SS}}$ ) supply should be applied at or before $\mathrm{V}_{\mathrm{SS}}$.

AC Characteristics $\left(T_{A}=0^{\circ} \mathrm{C}\right.$ to $55^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=19 \pm 5 \%, \mathrm{~V}_{\mathrm{BB}}-\mathrm{V}_{\mathrm{SS}}=3.0 \mathrm{~V}$ to $4.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=\mathrm{oV}$ ) READ, WRITE, AND READ/WRITE CYCLE

| SYMBOL | TEST | MIN. | TYP. | MAX. | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {REF }}$ | TIME BETWEEN REFRESH |  |  | 1 | ms |  |
|  | ADDRESS TO CENABLE SET UP TIME | 30 |  |  | ns |  |
| $t_{c}$. | CENABLE TO ADDRESS HOLD TIME | 10 |  |  | ns |  |
| tre | PRECHARGE TO CENABLE DELAY | 60 |  |  | ns |  |
| $t \mathrm{cp}$ | CENABLE TO PRECHARGE DELAY | 40 |  |  | ns |  |
| tore: | PRECHARGE \& CENABLE OVERLAP, LOW | 5 |  | 30 | ns | $\mathrm{t}_{\mathrm{T}}=20 \mathrm{~ns}$ |
| toven | PRECHARGE \& CENABLE OVERLAP, HIGH |  |  | 85 | ns | $\mathrm{t}_{\mathrm{T}}=20 \mathrm{~ns}$ |
| tovm | PRECHARGE \& CENABLE OVERLAP 50\% POINTS | 25 |  | 50 | ns |  |

READ CYCLE

| SYMBOL | TEST | MIN. | TYP. | MAX | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {RC }}{ }^{(1)}$ | READ CYCLE | 300 |  |  | ns | $\mathrm{t}_{\mathrm{T}}=\mathbf{2 0} \mathbf{n s}$ |
| $t_{\text {por }}$ | PRECHARGE TO END OF CENABLE | 115 |  | 500 | ns |  |
| $t_{\text {PO }}(1)$ | END OF PRECHARGE TO OUTPUT DELAY |  |  | 75 | ns | $\begin{aligned} & \mathrm{C}_{\mathrm{LOAD}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{LAAD}}=100 \Omega \\ & \mathrm{~V}_{\mathrm{REF}}=80 \mathrm{mV} \end{aligned}$ |
| $t_{\text {ACCI }}{ }^{(1)}$ | ADDRESS TO OUTPUT ACCESS | 150 |  |  | ns | $\begin{gathered} t_{A C_{\text {min }}}+t_{\text {oVLmin }}+t_{\text {POmax }}+2 t_{T} \\ C_{\text {LOAD }}=50 \mathrm{pF} \\ R_{\text {LOAD }}=100 \Omega \\ V_{\text {REF }}=80 \mathrm{mV} \end{gathered}$ |
| $t_{\text {ACC2 }}{ }^{(1)}$ | PRECHARGE TO OUTPUT ACCESS | 180 |  |  | ns | $\begin{gathered} t_{P C_{\text {min }}}+t_{\text {ovLmin }}+t_{t_{\text {POMax }}}+2 t_{T} \\ C_{\text {LOAD }}=50 \mathrm{pF} \\ R_{\text {LOAD }}=100 \Omega \\ V_{R E F}=80 \mathrm{mV} \end{gathered}$ |

WRITE OR READ/WRITE CYCLE

| SYMBOL | TEST | MIN. | TYP. | MAX. | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| twe | WRITE CYCLE | 340 |  |  | ns | $\mathrm{t}_{\mathrm{T}}=\mathbf{2 0} \mathbf{n s}$ |
| $t_{\text {kwc }}{ }^{(1)}$ | READ/WRITE CYCLE | 340 |  |  | ns |  |
| $t_{p w}$ | PRECHARGE TO READ/WRITE DELAY | 115 |  | 500 | ns |  |
| $t_{\text {wp }}$ | READ/WRITE PULSE WIDTH | 20 |  |  | ns |  |
| $t_{w}$ | READ/WRITE SET UP TIME | 20 |  |  | ns |  |
| tow | DATA SET UP TIME | 40 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{OH}}$ | DATA HOLD TIME | 10 |  |  | ns |  |
| $\mathrm{tpO}^{(1)}$ | END OF PRECHARGE TO OUTPUT DELAY |  |  | 75 | ns | $\begin{aligned} & \mathrm{C}_{\text {LOAD }}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{LOAD}}=100 \Omega \end{aligned}$ |
| ${ }_{\text {cw }}$ | RELATIONSHIP BETWEEN CENABLE AND READ/WRITE |  |  | 0 | ns | $V_{\text {REF }}=80 \mathrm{mV}$ |

NOTE 1: These times will degrade by 35 nsec if a $V_{R E F}$ point of ${ }^{\circ} 40 \mathrm{mV}$ is chosen instead of the 80 mV point defined in the spec.
*CAPACITANCE $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| SYMBOL | TEST | TYP. | $\begin{aligned} & \text { PLASTIC PKG. } \\ & \text { MAX. } \end{aligned}$ | CERAMIC PKG. MAX. | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {AD }}$ | ADDRESS CAPACITANCE | 5 | 7 | 12 | pF | $V_{\text {IN }}=V_{S S} \quad$ d |
| $\mathrm{C}_{\text {PR }}$ | PRECHARGE CAPACITANCE | 15. | 18 | 19.5 | pF | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ |
| $\mathrm{C}_{C E}$ | CENABLE CAPACITANCE | 15 | 18 | 21 | pF | $V_{\text {IN }}=V_{S S} \quad f=1 \mathrm{MHz}$ |
| $\mathrm{C}_{\text {Rw }}$ | READ/WRITE CAPACITANCE | 11 | 15 | 19.5 | pF | $V_{\text {IN }}=V_{\text {SS }} . \quad\left\{\begin{array}{l}\text { All Unused } \\ \text { Pins Are }\end{array}\right.$ |
| $\mathrm{C}_{\text {(N\| }}$ | DATA INPUT CAPACITANCE | 4 | 5 | 7.5 | pF | $\begin{array}{l\|l} \text { CENABLE }=O V & \begin{array}{l} \text { At A.C. } \\ \text { Ground } \end{array} \\ \mathrm{V}_{\text {IN }}=\mathrm{V}_{S S} \end{array}$ |
| $\mathrm{C}_{1 \times 2}$ | DATA INPUT CAPACITANCE | 2 | 4 | 6.5 | pF | $\begin{aligned} & \text { CENABLE }=V_{S S} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}} \end{aligned}$ |
| Cout | DATA OUTPUT CAPACITANCE | 2 | 3 | 7 | pF | $\mathrm{V}_{\text {out }}=0 \mathrm{~V} \quad J$ |

[^1]

READ CYCLE

$\left.\begin{array}{ll}\text { NOTE (1) } & v_{D D}+2 V \\ \text { NOTE (2) } & v_{S S}-2 V\end{array}\right] t_{T}$ IS DEFINED AS THE TRANSITIONS BETWEEN THESE TWO POINTS
NOTE $3 \mathrm{t}_{\mathrm{dw}}$ IS REFERENCED TO POINT (1) OF THE RISING EDGE OF CHIP ENABLE OR READ/WRITE WHICHEVER OCCURS FIRST NOTE $4 \mathrm{t}_{\mathrm{DH}}$ IS REFERENCED TO POINT (2) OF THE RISING EDGE OF CHIP ENABLE OR READ/WRITE WHICHEVER OCCURS FIRST

## Silicon Gate MOS 1103A

## FULLY DECODED RANDOM ACCESS 1024 BIT DYNAMIC MEMORY

\author{

* No Precharge Required-- Critical Precharge Timing is Eliminated <br> - Electrically Equivalent to 1103--Pin-for-Pin/Functionally Compatible <br> - Fast Access Time --205ns max. <br> - Low Standby Power Dissipa-tion--2 $\mu \mathrm{W} /$ Bit typical
}

The 1103 A is a 1024 word by 1 bit dynamic RAM. It is designed primarily for main memory applications where high performance, low cost, and large bit storage are important design objectives. The 1103 A is electrically equivalent to the 1103.
1103A systems may be simplified due to the elimination of the precharge clock, its associated circuitry, and critical overlap timing. Only one external clock, CENABLE, is required.
Information stored in the memory is non-destructively read. Refreshing of all 1024 bits is accomplished in 32 read cycles (addressing $A_{0}$ to $A_{4}$ ) and is required every two milliseconds. The memory may be used in a low power standby mode by having cenable at $\mathrm{V}_{\text {SS }}$ potential.
The 1103 A is fabricated with silicon gate technology. This low threshold technology allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.

PIN CONFIGURATION


PIN NAMES

| DIN | DATA INPUT | NC | NO EXTERNAL CONNECTION <br> REQUIRED (INTERNALLY <br> NOT CONNECTED) |
| :--- | :--- | :--- | :--- |
| $A_{0-A 9}$ | ADDRESS INPUTS | CE | CHIP ENABLE |
| R/W | READ/WRITE | DOUT | DATA OUTPUT |

LOGIC SYMBOL


BLOCK DIAGRAM


## Absolute Maximum Ratings*

Temperature Under Bias ..... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature ..... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
All Input or Output Voltages with Respect to the most Positive Supply•Voltage, $\mathrm{V}_{\mathrm{BB}}$ ..... -25 V to 0.3 V
Supply Voltages $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ with Respect to $\mathrm{V}_{\mathrm{BB}}$ ..... -25 V to 0.3 V
Power Dissipation ..... 1.0W

## *COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D. C. and Operating Characteristics

$$
\mathrm{T}_{A}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}, \mathrm{~V}_{S S}{ }^{[1]}=16 \mathrm{~V} \pm 5 \%,\left(\mathrm{~V}_{B B}-V_{S S}\right)^{[2]}=3 \mathrm{~V} \text { to } 4 \mathrm{~V}, \mathrm{~V}_{D D}=0 \mathrm{~V} \text { unless otherwise specified. }
$$



## NOTES:

1. The $V_{S S}$ current drain is equal to ( $I_{D D}+I_{O H}$ ) or ( $I_{D D}+I_{O L}$ ).
2. ( $V_{B B}-V_{S S}$ ) supply should be applied at or before $V_{S S}$.
3. The output current when reading a low output is the leakage current of the 1103 plus external noise coupled into the output line from the clocks. $\mathrm{V}_{\text {OL }}$ equals IOL across the load resistor.
4. This value of load resistance is used for measurement purposes. In applications the resistance may range from $100 \Omega$ to $1 \mathrm{k} \Omega$.

## Supply Current vs Temperature




## Typical Characteristics



AVERAGE IDD VS. SUPPLY VOLTAGE



AVERAGE $I_{D D}$ VS.
1103A CYCLE TIME

A.C. Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=16 \mathrm{~V} \pm 5 \%,\left(\mathrm{~V}_{\mathrm{BB}}-\mathrm{V}_{\mathrm{SS}}\right)=3.0 \mathrm{~V}$ to $4.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=0 \mathrm{~V}$ READ, WRITE, AND READ/WRITE CYCLE

| Symbol | Test | Min. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| Conditions |  |  |  |  |
|  | Time Between Refresh |  | 2 | ms |
| $\mathrm{t}_{\text {AC }}$ | Address to Cenable Set Up <br> Time | 0 | ns |  |
| $\mathrm{t}_{\text {AH }}$ | Address Hold Time | 100 | ns |  |
| $\mathrm{t}_{\mathrm{CC}}$ | Cenable Off Time | 230 | ns |  |

READ CYCLE

| Symbol | Test | Min. | Max. | Unit | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {RC }}$ | Read Cycle | 480 |  | ns | $\begin{aligned} & \mathrm{t}_{\mathrm{T}}=20 \mathrm{~ns} \\ & \mathrm{t}_{\mathrm{ACC}}=\mathrm{t}_{\mathrm{AC} \mathrm{MIN}}+ \\ & \mathrm{t}_{\mathrm{CO}}+\mathrm{t}_{\mathrm{T}} \end{aligned}$ | $\begin{aligned} & C_{\text {LOAD }}=100 \mathrm{pF} \\ & R_{\text {LOAD }}=100 \Omega \\ & V_{\text {REF }}=40 \mathrm{mV} \end{aligned}$ |
| ${ }^{\text {t }} \mathrm{CV}$ | Cenable on Time | 210 | 500 | ns |  |  |
| ${ }^{\text {t }} \mathrm{CO}$ | Cenable Output Delay |  | 185 | ns |  |  |
| ${ }^{\text {t }}$ ACC | ADDRESS TO OUTPUT ACCESS |  | 205 | ns |  |  |
| ${ }^{\text {twh }}$ | Read/Write Hold Time | 30 |  | ns |  |  |

WRITE OR READ/WRITE CYCLE

| Symbol | Test | Min. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {W WCY }}$ | Write Cycle | 580 |  | ns | $\begin{aligned} & ]-\mathrm{t}_{\mathrm{T}}=20 \mathrm{~ns} \\ & -\left[\begin{array}{c} \mathrm{C}_{\text {LOAD }}=100 \mathrm{pF} ; \mathrm{R}_{\text {LOAD }}=100 \Omega \\ V_{\text {REF }}=40 \mathrm{mV} \end{array}\right. \end{aligned}$ |
| $\mathrm{t}_{\text {RWC }}$ | Read/Write Cycle | 580 |  | ns |  |
| ${ }^{\text {t }}$ W ${ }_{\text {w }}$ | Cenable to Read/Write Delay | 210 | 500 | ns |  |
| ${ }^{\text {t }}$ WP | Read/Write Pulse Width | 50 |  | ns |  |
| $t_{W}$ | Read/Write Set Up Time | 80 |  | ns |  |
| ${ }^{\text {t }}$ DW | Data Set Up Time | 105 |  | ns |  |
| ${ }^{\text {t }}{ }_{\text {DH }}$ | Data Hold Time | 10 |  | ns |  |
| ${ }^{\text {t }} \mathrm{CO}$ | Output Delay |  | 185 | ns |  |
| ${ }_{\text {t }}$ w | Read/Write to Cenable | 0 |  | ns |  |

CAPACITANCE ${ }^{[1]} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Symbol | Test | Typ. <br> Plastic | Plastic Pk Max. | Ceramic Pkg. Max. | Unit | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $C_{\text {AD }}$ | Address Capacitance | 5 | 7 | 12 | pF | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ | $\mathrm{f}=1 \mathrm{MHz} . \text { All }$ <br> unused pins are at A.C. ground. |
| $\mathrm{C}_{\text {ce }}$ | Cenable Capacitance | 22 | 25 | 28 | pF | $V_{\text {IN }}=V_{\text {SS }}$ |  |
| $\mathrm{C}_{\text {RW }}$ | Read/Write Capacitance | 11 | 15 | 19.5 | pF | $V_{\text {IN }}=V_{\text {SS }}$ |  |
| $\mathrm{C}_{\text {IN1 }}$ | Data Input Capacitance | 4 | 5 | . 7.5 | pF | $\begin{aligned} & \text { Cenable }=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{S S} \end{aligned}$ |  |
| $\mathrm{C}_{\text {IN2 }}$ | Data Input Capacitance | 2 | 4 | 6.5 | pF | Cenable $=\mathrm{V}_{\text {SS }}$ |  |
| Cout | Data Output Capacitance | 2 | 3 | 7.0 | pF | $\begin{aligned} & V_{\text {IN }}=V_{\text {SS }} \\ & V_{\text {OUT }}=0 \mathrm{~V} \end{aligned}$ |  |

NOTES: 1. These parameters are periodically sampled and are not $100 \%$ tested. They are measured at worst case operating conditions.

WRITE CYCLE OR READ/WRITE CYCLE Timing illustrated for minimum cycle.


READ CYCLE


NOTES:
(1.) $\left.V_{D D}+2 V\right]{ }^{2} \mathrm{t}$ is defined as the transition between these two points.
3. tDW is referenced to point 1 of the rising edge of cenable or Read/Write, whichever occurs first.
4. $t_{D H}$ is referenced to point 2 of the rising edge of Read/Write.

# FULLY DECODED RANDOM ACCESS 1024 BIT DYNAMIC MEMORY 

\author{

- High Speed 1103A - Access Time - 145ns/Cycle Time-340ns <br> \section*{* No Precharge Required -- Critical Precharge Timing is Eliminated} <br> - Low Standby Power Dissipation -- $0.2 \mu \mathrm{~W} /$ Bit Typical <br> \section*{- Address Registers} Incorporated on the Chip <br> - Simple Memory Expansion -Chip Enable Input Lead <br> - Inputs Protected -- All Inputs Have Protection Against Static Charge <br> - Standard 18-Pin Dual In-Line Packages
}

The Intel ${ }^{\oplus} 1103 A-1$ is a high speed 1024 bit dynamic random access memory and is the fastest version of the standard 1103A. It is designed primarily for main memory applications where high performance, low cost, and large bit storage are important design objectives.
1103A-1 systems may be simplified due to the elimination of the precharge clock, its associated circuitry, and critical overlap timing. Only one external clock, CENABLE, is required.
Information stored in the memory is non-destructively read. Refreshing of all 1024 bits is accomplished in 32 read cycles (addressing $A_{0}$ to $A_{4}$ ) and is required every one millisecond. The memory may be used in a low power standby mode by having cenable at VSS potential.
The 1103A-1 is fabricated with silicon gate technology. This low threshold technology allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.

PIN CONFIGURATION


PIN NAMES

| DIN | DATA INPUT | NC | NO EXTERNAL CONNECTION <br> REQUIRED (INTERNALLY <br> NOT CONNECTED) |
| :--- | :--- | :--- | :--- |
| $A_{0}-A_{9}$ | ADDRESS INPUTS | CE | CHIP ENABLE |
| R/W | READ/WRITE | $\overline{\text { DOUT }}$ | DATA OUTPUT |

LOGIC SYMBOL

Absolute Maximum Ratings*
Temperature Under Bias ..... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature ..... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
All Input or Output Voltages with Respect to the most Positive Supply Voltage, $\mathrm{V}_{\mathrm{BB}}$ ..... -25 V to 0.3 V
Supply Voltages $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ with Respect to $\mathrm{V}_{\mathrm{BB}}$ ..... -25 V to 0.3 V
Power Dissipation ..... 1.0 W

## *COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D. C. and Operating Characteristics

$T_{A}=0^{\circ} \mathrm{C}$ to $+55^{\circ} \mathrm{C}, \mathrm{V}_{S S}{ }^{[1]}=19 \mathrm{~V} \pm 5 \%,\left(V_{B B}-V_{S S}\right)^{[2]}=3 \mathrm{~V}$ to $4 \mathrm{~V}, \mathrm{~V}_{D D}=0 \mathrm{~V}$ unless otherwise specified.

| Symbol | Test | Min. | Typ. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {LI }}$ | Input Load Current (All Input Pins) |  |  | 10 | $\mu \mathrm{A}$ | $V_{\text {IN }}=0 \mathrm{~V}$ |
| $\mathrm{I}_{\text {LO }}$ | Output Leakage Current |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| $\mathrm{I}_{\text {BB }}$ | $V_{B B}$ Supply Current |  |  | 100 | $\mu \mathrm{A}$ |  |
| - ${ }_{\text {DD1 }}$ | Supply Current During Cenable On |  | 7 | 11 | mA | Cenable $=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| ${ }^{\text {DD } 2}$ | Supply Current During Cenable Off |  | 0.01 | 0.5 | mA | Cenable $=\mathrm{V}_{\text {SS }} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| I DDAV | Average Supply Current |  | 25 | 33 | mA | Cycle Time $=340 \mathrm{~ns} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| $V_{\text {IL }}$ | Input Low Voltage | $V_{D D}-1$ |  | $\mathrm{V}_{\mathrm{DD}}+1$ | V |  |
| $\mathrm{V}_{1} \mathrm{H}$ | Input High Voltage | $V_{S S}-1$ |  | $\mathrm{V}_{S S}+1$ | v |  |
| $\mathrm{I}_{\mathrm{OH} 1}$ | Output High Current | 1150 | 1800 | 7000 | $\mu \mathrm{A}$ | $-\mathrm{R}_{\text {LOAD }}{ }^{[4]}=100 \Omega$ |
| $\mathrm{I}_{\mathrm{OH} 2}$ | Output High Current | 900 | 1600 | 7000 | $\mu \mathrm{A}$ |  |
| $\mathrm{I}_{\mathrm{OL}}$ | Output Low Current | See Note Three |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage | 115 | 180 | 700 | mV |  |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage | 90 | 160 | 700 | mV |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | See Note Three |  |  |  |  |

NOTES:

1. The $V_{\mathrm{SS}}$ current drain is equal to ( $I_{\mathrm{DD}}+I_{\mathrm{OH}}$ ) or ( $I_{\mathrm{DD}}+I_{\mathrm{OL}}$ ).
2. ( $\mathrm{V}_{\mathrm{BB}}-\mathrm{V}_{\mathrm{SS}}$ ) supply should be applied at or before $\mathrm{V}_{\mathrm{SS}}$.
3. The output current when reading a low output is the leakage current of the 1103 plus external noise coupled into the output line from the clocks. $V_{O L}$ equals IOL across the load resistor.
4. This value of load resistance is used for measurement purposes. In applications the resistance may range from $100 \Omega$ to $1 \mathrm{k} \Omega$.
A.C. Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}, \mathrm{V}_{S S}=19 \mathrm{~V} \pm 5 \%,\left(\mathrm{~V}_{B B}-\mathrm{V}_{S S}\right)=3.0 \mathrm{~V}$ to $4.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=0 \mathrm{~V}$.

READ, WRITE, AND READ/WRITE CYCLE

| Symbol | Test | Min. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {REF }}$ | Time Between Refresh |  | 1 | ms | . |
| ${ }^{t} A C$ | Address to Cenable Set Up Time | 0 |  | ns |  |
| ${ }^{t}{ }_{\text {AH }}$ | Address Hold Time | 100 |  | ns |  |
| ${ }^{t} \mathrm{CC}$ | Cenable Off Time | 120 |  | ns |  |

READ CYCLE

| Symbol | Test | Min. | Max. | Unit | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle | 300 |  | ns | $\begin{aligned} & \mathrm{t}_{\mathrm{T}}=20 \mathrm{~ns} \\ & t_{\mathrm{ACC}}=\mathrm{t}_{\mathrm{AC} \text { MIN }}+ \\ & \mathrm{t}_{\mathrm{CO}}+\mathrm{t}_{\mathrm{T}} \end{aligned}$ | $C_{\text {LOAD }}=50 \mathrm{pF}$$\mathrm{R}_{\text {LOAD }}=100 \Omega$$\mathrm{~V}_{\text {REF }}=80 \mathrm{mV}$ |
| ${ }^{\text {t }} \mathrm{C}$ V | Cenable on Time | 140 | 500 | ns |  |  |
| ${ }^{\text {t }} \mathrm{CO}$ | Cenable Output Delay |  | 125 | ns |  |  |
| ${ }^{\text {t }}$ ACC | ADDRESS TO OUTPUT ACCESS |  | 145 | ns |  |  |
| ${ }^{\text {t }}$ WH | Read/Write Hold Time | 30 |  | ns |  |  |

WRITE OR READ/WRITE CYCLE

| Symbol | Test | Min. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {WCY }}$ | Write Cycle | 340 |  | ns | $]-\mathrm{t}_{\mathrm{T}}=20 \mathrm{~ns}$ |
| $\mathrm{t}_{\text {RWC }}$ | Read/Write Cycle | 340 |  | ns |  |
| ${ }^{\text {t }}$ CW | Cenable to Read/Write Delay | 140 | 500 | ns |  |
| ${ }^{\text {t }}$ WP | Read/Write Pulse Width | 20 |  | ns |  |
| ${ }^{\text {w }}$ w | Read/Write Set Up Time | 20 |  | ns |  |
| ${ }^{\text {t }}$ W | Data Set Up Time | 40 |  | ns |  |
| ${ }^{\text {t }}$ DH | Data Hold Time | 10 |  | ns |  |
| ${ }^{\text {t }}$ CO | Output Delay |  | 125 | ns | $-\left[\begin{array}{c} C_{\text {LOAD }}=50 \mathrm{pF} ; R_{\text {LOAD }}=100 \Omega \\ V_{\text {REF }}=80 \mathrm{mV} \end{array}\right.$ |
| $\mathrm{t}_{\mathrm{Wc}}$ | Read/Write to Cenable | 0 |  | ns |  |

CAPACITANCE ${ }^{[1]} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Symbol | Test | Typ. Plastic | Plastic Pk Max. | Ceramic Pkg. Max. | Unit | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {AD }}$ | Address Capacitance | 5 | 7 | 12 | pF | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ | $\mathrm{f}=1 \mathrm{MHz}$. All unused pins are at A.C. ground. |
| $\mathrm{C}_{\text {CE }}$ | Cenable Capacitance | 22 | 25 | 28 | pF | $V_{1 N}=V_{S S}$ |  |
| $\mathrm{C}_{\text {RW }}$ | Read/Write Capacitance | 11 | 15 | 19.5 | pF | $V_{\text {IN }}=V_{\text {SS }}$ |  |
| $\mathrm{CiN1}^{\text {c }}$ | Data Input Capacitance | 4 | 5 | 7.5 | pF | $\begin{aligned} & \text { Cenable }=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}} \end{aligned}$ |  |
| $\mathrm{C}_{\text {IN2 }}$ | Data Input Capacitance | 2 | 4 | 6.5 | pF | Cenable $=\mathrm{V}_{\text {SS }}$ |  |
| $\mathrm{C}_{\text {OUT }}$ | Data Output Capacitance | 2 | 3 | 7.0 | pF | $\begin{aligned} & V_{\text {IN }}=V_{\text {SS }} \\ & V_{\text {OUT }}=0 \mathrm{~V} \end{aligned}$ |  |

[^2]WRITE CYCLE OR READ/WRITE CYCLE


READ CYCLE


NOTES:
(1.) $\mathrm{V}_{\mathrm{DD}}+2 \mathrm{~V}$ (2.) $\mathrm{V}_{\mathrm{SS}}-2 \mathrm{~V}$ - $\mathrm{t} T$ is defined as the transition between these two points.
3. tDW is referenced to point 1 of the rising edge of cenable or Read/Write, whichever occurs first.
4. ${ }^{t_{D H}}$ is referenced to point 2 of the rising edge of Read/Write.

## Supply Current vs Temperature



## Typical Characteristics



AVERAGE IDD VS.
CYCLE TIME


AVERAGE $I_{D D}$ VS.
SUPPLY VOLTAGE

$I_{\text {do }}$ VS. CENABLE


## FULLY DECODED RANDOM ACCESS 1024 BIT DYNAMIC MEMORY

## - High Speed 1103 A - Access Time - 145ns/Cycle Time-400ns

## * No Precharge Required -- Critical Precharge Timing is Eliminated

- Low Standby Power Dissipa-tion-- $0.2 \mu \mathrm{~W} /$ Bit Typical


## - Address Registers

 Incorporated on the Chip- Simple Memory Expansion -Chip Enable Input Lead
- Inputs Protected -- All Inputs Have Protection Against Static Charge
- Standard 18-Pin Dual In-Line Packages

The Intel ${ }^{\circ} 1130 \mathrm{~A}-2$ is a high speed 1024 bit dynamic random access memory and is the 400 ns cycle time version of the standard 1103A. It is designed primarily for main memory applications where high performance, low cost, and large bit storage are important design objectives.
1103A-2 systems may be simplified due to the elimination of the precharge clock, its associated circuitry, and critical overlap timing. Only one external clock, CENABLE, is required.
Information stored in the memory is non-destructively read. Refreshing of all 1024 bits is accomplished in 32 read cycles (addressing $A_{0}$ to $A_{4}$ ) and is required every one millisecond. The memory may be used in a low power standby mode by having cenable at $\mathrm{V}_{\mathrm{SS}}$ potential.
The 1103A-2 is fabricated with silicon gate technology. This low threshold technology allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.

Absolute Maximum Ratings*
Temperature Under Bias ..... $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature ..... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
All Input or Output Voltages with Respect to the most Positive Supply Voltage, $\mathrm{V}_{\mathrm{BB}}$ ..... -25 V to 0.3 V
Supply Voltages $V_{D D}$ and $V_{S S}$ with Respect to $V_{B B}$ ..... -25 V to 0.3 V
Power Dissipation ..... 1.0 W

*COMMENT:
Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D. C. and Operating Characteristics

$T_{A}=0^{\circ} \mathrm{C}$ to $+55^{\circ} \mathrm{C}, \mathrm{V}_{S S}{ }^{[1]}=19 \mathrm{~V} \pm 5 \%,\left(\mathrm{~V}_{B B}-V_{S S}\right)^{[2]}=3 \mathrm{~V}$ to $4 \mathrm{~V}, \mathrm{~V}_{D D}=0 \mathrm{~V}$ unless otherwise specified.

| Symbol | Test | Min. | Typ. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Load Current (All Input Pins) |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |
| $\mathrm{I}_{\text {LO }}$ | Output Leakage Current |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| $\mathrm{I}_{B B}$ | $\mathrm{V}_{\mathrm{BB}}$ Supply Current |  |  | 100 | $\mu \mathrm{A}$ |  |
| $\mathrm{I}_{\text {DD1 }}$ | Supply Current During Cenable On |  | 7 | 11 | mA | Cenable $=0 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| I DD2 | Supply Current During Cenable Off |  | 0.01 | 0.5 | mA | Cenable $=\mathrm{V}_{\text {SS }} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| I DDAV | Average Supply Current |  | 22 | 30 | mA | Cycle Time $=400 \mathrm{~ns} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| $V_{\text {IL }}$ | Input Low Voltage | $\mathrm{V}_{\mathrm{DD}}{ }^{-1}$ |  | $\mathrm{V}_{\mathrm{DD}}+1$ | V |  |
| $\mathrm{V}_{1 H}$ | Input High Voltage | $\mathrm{v}_{\mathrm{ss}}{ }^{-1}$ |  | $\mathrm{V}_{\text {SS }}+1$ | V |  |
| $\mathrm{I}_{\mathrm{OH} 1}$ | Output High' Current | 1150 | 1800 | 7000 | $\mu \mathrm{A}$ | $-\mathrm{R}_{\text {LOAD }}{ }^{[4]}=100 \Omega$ |
| $\mathrm{I}_{\mathrm{OH} 2}$ | Output High Current | 900 | 1600 | 7000 | $\mu \mathrm{A}$ |  |
| $\mathrm{I}_{\mathrm{OL}}$ | Output Low Current | See Note Three |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage | 115 | 180 | 700 | mV |  |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage | 90 | 160 | 700 | mV |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | See Note Three |  |  |  |  |

NOTES:

1. The $V_{S S}$ current drain is equal to ( $I_{D D}+I_{O H}$ ) or ( ${ }_{D D D}+I_{O L}$ ).
2. ( $\mathrm{V}_{\mathrm{BB}}-\mathrm{V}_{S S}$ ) supply should be applied at or before $\mathrm{V}_{\mathrm{SS}}$.
3. The output current when reading a low output is the leakage current of the 1103 plus external noise coupled into the output line from the clocks.
$V_{\text {OL }}$ equals IOL across the load resistor.
4. This value of load resistance is used for measurement purposes. In applications the resistance may range from $100 \Omega$ to $1 \mathrm{k} \Omega$.
A.C. Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}, \mathrm{V}_{S S}=19 \mathrm{~V} \pm 5 \%,\left(\mathrm{~V}_{B B}-\mathrm{V}_{S S}\right)=3.0 \mathrm{~V}$ to $4.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=0 \mathrm{~V}$.

READ, WRITE, AND READ/WRITE CYCLE Refer to page $2-23$ for definitions.

| Symbol | Test | Min. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {REF }}$ | Time Between Refresh |  | 1 | ms |  |
| ${ }^{\text {t }}$ AC | Address to Cenable Set Up Time | 0 |  | ns |  |
| ${ }^{\text {t }}$ AH | Address Hold Time | 100 |  | ns |  |
| ${ }^{\text {t }} \mathrm{CC}$ | Cenable Off Time | 180 |  | ns |  |

## READ CYCLE

| Symbol | Test | Min. | Max. | Unit | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle | 360 |  | ns | $\begin{aligned} & t_{T}=20 \mathrm{~ns} \\ & t_{\mathrm{ACC}}=\mathrm{t}_{\mathrm{AC} \mathrm{MIN}}+ \\ & \mathrm{t}_{\mathrm{CO}}+\mathrm{t}_{\mathrm{T}} \end{aligned}$ | $\begin{aligned} & C_{\text {LOAD }}=50 \mathrm{pF} \\ & R_{\text {LOAD }}=100 \Omega \\ & V_{\text {REF }}=80 \mathrm{mV} \end{aligned}$ |
| ${ }^{\text {t }} \mathrm{CV}$ | Cenable on Time | 140 | 500 | ns |  |  |
| ${ }^{\text {t }} \mathrm{CO}$ | Cenable Output Delay |  | 125 | ns |  |  |
| ${ }^{\text {t }}$ ACC | ADDRESS TO OUTPUT ACCESS |  | 145 | ns |  |  |
| ${ }^{\text {twh }}$ | Read/Write Hold Time | 30 |  | ns |  |  |

WRITE OR READ/WRITE CYCLE

| Symbol | Test | Min. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {W WCY }}$ | Write Cycle | 400 |  | ns | $f-\mathrm{t}_{\mathrm{T}}=20 \mathrm{~ns}$ |
| $\mathrm{t}_{\text {RWC }}$ | Read/Write Cycle | 400 |  | ns |  |
| ${ }^{\text {t }}{ }^{\text {w }}$ | Cenable to Read/Write Delay | 140 | 500 | ns |  |
| ${ }^{\text {t }}$ W ${ }^{\text {P }}$ | Read/Write Pulse Width | 20 |  | ns |  |
| ${ }^{\text {W }}$ W | Read/Write Set Up Time | 20 |  | ns |  |
| ${ }^{\text {t }}$ DW | Data Set Up Time | 40 |  | ns |  |
| ${ }^{\text {t }}$ DH | Data Hold Time | 10 |  | ns |  |
| ${ }^{\text {t }}$ CO | Output Delay |  | 125 | ns | $-\left[\begin{array}{c} C_{\text {LOAD }}=50 \mathrm{pF} \cdot ; R_{\text {LOAD }}=100 \Omega \\ V_{\text {REF }}=80 \mathrm{mV} \end{array}\right.$ |
| ${ }^{\text {tw }}$ | Read/Write to Cenable | 0 |  | ns |  |

CAPACITANCE ${ }^{[1]} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Symbol | Test | Typ. Plastic | Plastic Pkg. Max. | Ceramic Pkg. Max. | Unit | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {AD }}$ | Address Capacitance. | 5 | 7 | 12 | pF | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ | $\mathrm{f}=1 \mathrm{MHz} . \text { All }$ <br> unused pins are at A.C. ground. |
| $\mathrm{C}_{\text {CE }}$ | Cenable Capacitance | 22 | 25 | 28 | pF | $V_{\text {IN }}=V_{S S}$ |  |
| $\mathrm{C}_{\text {RW }}$ | Read/Write Capacitance | 11 | 15 | 19.5 | pF | $V_{\text {IN }}=V_{S S}$ |  |
| $\mathrm{Cl}_{\text {IN1 }}$ | Data Input Capacitance | 4 | 5 | 7.5 | pF | $\begin{aligned} & \text { Cenable }=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}} \end{aligned}$ |  |
| $\mathrm{C}_{\text {IN } 2}$ | Data Input Capacitance | 2 | 4 | 6.5 | pF | Cenable $=\mathrm{V}_{\text {SS }}$ |  |
| $\mathrm{C}_{\text {OUT }}$ | Data Output Capacitance | 2 | 3 | 7.0 | pF | $\begin{aligned} & V_{\text {IN }}=V_{\text {SS }} \\ & V_{\text {OUT }}=0 \mathrm{~V} \end{aligned}$ |  |

[^3]
## Supply Current vs Temperature



## Typical Characteristics



AVERAGE IDD VS.
CYCLE TIME


CYCLE TIME ( $\mu \mathrm{s}$ )

AVERAGE $I_{D D}$ VS.
SUPPLY VOLTAGE


Idd VS. CENABLE


# intel ${ }^{\circ}$ Silicon Gate MOS 2101, 2101-1, 2101-2 

## 1024 BIT (256 x 4) STATIC MOS RAM WITH SEPARATE I/O

- $256 \times 4$ Organization to Meet Needs for Small System Memories
- Access Time - 0.5 to $1 \mu \mathrm{sec}$ Max.
- Single +5V Supply Voltage
- Directly TTL Compatible - All Inputs and Output
- Static MOS - No Clocks or Refreshing Required
- Simple Memory Expansion - Chip Enable Input
- Inputs Protected - All Inputs Have Protection Against Static Charge
- Low Cost Packaging - 22 Pin Plastic Dual-In-Line Configuration
- Low Power - Typically 150 mW
- Three-State Output - OR-Tie Capability
- Output Disable Provided for Ease of Use in Common Data Bus Systems

The Intel ${ }^{\circledR} 2101$ is a 256 word by 4 bit static random access memory element using normally off N -channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data.
The 2101 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives.
It is directly TTL compatible in all respects: inputs, outputs, and a single +5 V supply. Two chip-enables allow easy selection of an individual package when outputs are OR-tied. An output disable is provided so that data inputs and outputs can be tied for common I/O systems. The output disable function eliminates the need for bidirectional logic in a common I/O system.
The Intel 2101 is fabricated with N -channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.
Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost silicone packaging.


## Absolute Maximum Ratings*

Ambient Temperature Under Bias . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$<br>Storage Temperature<br>$\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$<br>Voltage On Any Pin<br>With Respect to Ground . . . . . . . . . -0.5 V to +7 V<br>Power Dissipation . . . . . . . . . . . . . . . . . . . . 1 Watt

*COMMENT:
Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. and Operating Characteristics for 2101, 2101-1, 2101-2

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| Symbol | Parameter | Min. | Typ. ${ }^{[1]}$ | Max. | Unit | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Current |  |  | 10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{IN}}=0$ to 5.25 V |
| $\mathrm{I}_{\mathrm{LOH}}$ | I/O Leakage Current ${ }^{[2]}$ |  |  | 15 | $\mu \mathrm{~A}$ | $\overline{\mathrm{CE}}_{1}=2.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=4.0 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{LOL}}$ | $\mathrm{I} / \mathrm{O}$ Leakage Current ${ }^{[2]}$ |  |  | -50 | $\mu \mathrm{~A}$ | $\overline{\mathrm{CE}}_{1}=2.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=0.45 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current |  | 30 | 60 | mA | $\mathrm{V}_{\mathrm{IN}}=5.25 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=0 \mathrm{~mA}$ <br> $\mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Power Supply Current |  |  | 70 | mA | $\mathrm{V}_{\mathrm{IN}}=5.25 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=0 \mathrm{~mA}$ <br> $\mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{IL}}$ | Input "Low" Voltage |  | -0.5 |  | +0.65 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input "High" Voltage | 2.2 |  | $\mathrm{~V}_{\mathrm{CC}}$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output "Low" Voltage |  |  | +0.45 | V | $\mathrm{I}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output "High" Voltage | 2.2 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-150 \mu \mathrm{~A}$ |

## Typical D. C. Characteristics



OUTPUT SINK CURRENT VS.
OUTPUT VOLTAGE


NOTES: 1. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. Input and Output tied together.

## A.C. Characteristics for 2101

READ CYCLE $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$, unless otherwise specified.


## WRITE CYCLE



## A. C. CONDITIONS OF TEST



## Waveforms

## read cycle



NOTES: 1. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. This parameter is periodically sampled and is not $100 \%$ tested.
3. t $D F$ is with respect to the trailing edge of $\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}$, or OD, whichever occurs first.

Capacitance ${ }^{[2]} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$


## WRITE CYCLE


4. $O D$ should be tied low for separate $I / O$ operation.

## 2101-1 (500 ns Access Time)

## A.C. Characteristics for 2101-1

READ CYCLE $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$, unless otherwise specified.

| Symbol | Parameter | Min. | Typ. ${ }^{[1]}$ | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle | 500 |  |  | ns | $\begin{aligned} & \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns} \\ & \mathrm{~V}_{\mathrm{IN}}=+0.65 \mathrm{~V} \text { to }+2.2 \mathrm{~V} \\ & \text { Timing Reference }=1.5 \mathrm{~V} \\ & \text { Load }=1 \mathrm{TTL} \text { Gate } \\ & \quad \text { and } \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} . \end{aligned}$ |
| $t_{\text {A }}$ | Access Time |  |  | 500 | ns |  |
| ${ }^{\text {t }}$ Co | Chip Enable To Output |  |  | 350 | ns |  |
| tod | Output D'isable To Output |  |  | 300 | ns |  |
| $\mathrm{t}_{\mathrm{DF}}{ }^{[2]}$ | Data Output to High Z State | 0 |  | 150 | ns |  |
| ${ }^{\text {toh }}$ | Previous Read Data Valid after change of Address | 40 |  |  | ns |  |

WRITE CYCLE

| Symbol | Parameter | Min. | Typ. ${ }^{[1]}$ | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {t }}$ W | Write Cycle | 500 |  |  | ns | $\begin{aligned} & \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns} \\ & \mathrm{~V}_{\mathrm{IN}}=+0.65 \mathrm{~V} \text { to }+2.2 \mathrm{~V} \\ & \text { Timing Reference }=1.5 \mathrm{~V} \\ & \text { Load }=1 \mathrm{TTL} \text { Gate } \\ & \quad \text { and } \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} . \end{aligned}$ |
| $\mathrm{t}_{\text {AW }}$ | Write Delay | 100 |  |  | ns |  |
| ${ }^{\text {c }}$ W ${ }^{\text {d }}$ | Chip Enable To Write | 400 |  |  | ns |  |
| t ${ }_{\text {DW }}$ | Data Setup | 280 |  |  | ns |  |
| ${ }_{\text {t }}^{\text {D }}$ H | Data Hold | 100 |  |  | ns |  |
| ${ }^{\text {t }}$ P $P$ | Write Pulse | 300 | . |  | ns |  |
| $t_{\text {t }}$ R | Write Recovery | 50 |  |  | ns |  |
| ${ }^{t}$ DS | Output Disable Setup | 150 |  |  | ns |  |

## 2101-2 ( 650 ns Access Time)

## A.C. Characteristics for 2101-2

READ CYCLE $\quad T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$, unless otherwise specified.

| Symbol | Parameter | Min. | Typ. ${ }^{[1]}$ | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle | 650 |  |  | ns | $\begin{aligned} & \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns} \\ & \mathrm{~V}_{\mathrm{IN}}=+0.65 \mathrm{~V} \text { to }+2.2 \mathrm{~V} \\ & \text { Timing Reference }=1.5 \mathrm{~V} \\ & \text { Load }=1 \mathrm{TTL} \text { Gate } \\ & \quad \text { and } \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} . \end{aligned}$ |
| $\mathrm{t}_{\text {A }}$ | Access Time |  |  | 650 | ns |  |
| ${ }^{\text {t }} \mathrm{CO}$ | Chip Enable To Output |  |  | 400 | ns |  |
| tod | Output Disable To Output |  |  | 350 | ns |  |
| $\mathrm{t}_{\mathrm{DF}}{ }^{[2]}$ | Data Output to High Z State | 0 |  | 150 | ns |  |
| $\mathrm{t}_{\mathrm{OH}}$ | Previous Read Data Valid after change of Address | 40 |  |  | ns |  |

WRITE CYCLE

| Symbol | Parameter | Min. | Typ. ${ }^{[1]}$ | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {wc }}$ | Write Cycle | 650 |  |  | ns | $\begin{aligned} & \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns} \\ & \mathrm{~V}_{\mathrm{IN}}=+0.65 \mathrm{~V} \text { to }+2.2 \mathrm{~V} \\ & \text { Timing Reference }=1.5 \mathrm{~V} \\ & \text { Load }=1 \mathrm{TTL} \text { Gate } \\ & \quad \text { and } C_{\mathrm{L}}=100 \mathrm{pF} . \end{aligned}$ |
| $\mathrm{t}_{\text {AW }}$ | Write Delay | 150 |  |  | ns |  |
| ${ }^{\text {c }}$ W | Chip Enable To Write | 550 |  |  | ns |  |
| $t_{\text {DW }}$ | Data Setup | 400 |  |  | ns |  |
| ${ }_{\text {t }}^{\text {D }}$ | Data Hold | 100 |  |  | ns |  |
| $t_{\text {WP }}$ | Write Pulse | 400 |  |  | ns |  |
| twr | Write Recovery | 50 |  |  | ns |  |
| ${ }^{t}$ DS | Output Disable Setup | 150 |  |  | ns |  |

NOTES: 1. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. tDF is with respect to the trailing edge of $\overline{C E}_{1}, C E_{2}$, or OD , whichever occurs first.

## 1024 BIT FULLY DECODED STATIC MOS RANDOM ACCESS MEMORY

■ Single +5 Volts Supply Voltage<br>- Directly TTL Compatible - All Inputs and Output<br>- Static MOS - No Clocks or Refreshing Required<br>■ Low Power - Typically 150 mW<br>- Access Time - Typically 500 nsec<br>■ Three-State Output - OR-Tie Capability

The Intel ${ }^{8} 2102$ is a 1024 word by one bit static random access memory element using normally off . N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data.
The 2102 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives.
It is directly TTL compatible in all respects: inputs, output, and a single +5 volt supply. A separate chip enable ( $\overline{\mathrm{CE}}$ ) lead allows easy selection of an individual package when outputs are OR-tied.
The Intel 2102 is fabricated with N -channel silicon gate technology. This technology allows the design and production of high performance easy to use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.
Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost silicone packaging.


## Absolute Maximum Ratings*

## *COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D. C. and Operating Characteristics

$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. ${ }^{(1)}$ | MAX. |  |  |
| $I_{\text {LI }}$ | INPUT LOAD CURRENT (ALL INPUT PINS) |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{1 \mathrm{~N}}=0$ to 5.25 V |
| $\mathrm{I}_{\mathrm{LOH}}$ | OUTPUT LEAKAGE CURRENT |  |  | 10 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=2.2 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=4.0 \mathrm{~V}$ |
| ILOL | OUTPUT LEAKAGE CURRENT |  |  | -100 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=2.2 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0.45 \mathrm{~V}$ |
| ${ }^{\text {CCC1 }}$ | POWER SUPPLY CURRENT |  | 30 | 60 | mA | ALL INPUTS $=5.25 \mathrm{~V}$ DATA OUT OPEN $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| ${ }^{1} \mathrm{CC2}$ | POWER SUPPLY CURRENT |  |  | 70 | mA | ALL INPUTS $=5.25 \mathrm{~V}$ DATA OUT OPEN $T_{A}=0^{\circ} \mathrm{C}$ |
| $V_{\text {IL }}$ | INPUT "LOW" VOLTAGE | -0.5 |  | +0.65 | V |  |
| $V_{\text {IH }}$ | INPUT "HIGH" VOLTAGE | 2.2 |  | V cc | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | OUTPUT "LOW" VOLTAGE |  |  | +0.45 | V | $\mathrm{I}_{\mathrm{OL}}=1.9 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | OUTPUT "HIGH" VOLTAGE | 2.2 |  |  | V | $\mathrm{IOH}^{=}=-100 \mu \mathrm{~A}$ |

## Typical D.C. Characteristics




NOTE: 1. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
A. C. Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. ${ }^{(1)}$ | MAX. |  |
| READ CYCLE |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | READ CYCLE | 1000 |  |  | ns |
| $\mathrm{t}_{\mathrm{A}}$ | ACCESS TIME |  | 500 | 1000 | ns |
| ${ }^{\text {c }}$ CO | CHIP ENABLE TO OUTPUT TIME |  |  | 500 | ns |
| ${ }^{\text {toH1 }}$ | PREVIOUS READ DATA VALID WITH RESPECT TO ADDRESS | 50 |  |  | ns |
| ${ }^{\text {t }} \mathrm{OH} 2$ | PREVIOUS READ DATA VALID WITH RESPECT TO CHIP ENABLE | 0 |  |  | ns |
| WRITE CYCLE |  |  |  |  |  |
| ${ }^{\text {w }}$ c | WRITE CYCLE | 1000 |  |  | ns |
| ${ }^{\text {aw }}$ | ADDRESS TO WRITE SETUP TIME | 200 |  |  | ns |
| ${ }^{\text {W }}$ W | WRITE PULSE WIDTH | 750 |  |  | ns |
| ${ }_{\text {t }}$ WR | WRITE RECOVERY TIME | 50 |  |  | ns |
| ${ }^{\text {d }}$ W | DATA SETUP TIME | 800 |  |  | ns |
| ${ }_{\mathrm{t}}^{\mathrm{D}}$. | DATA HOLD TIME | 100 |  |  | ns |
| ${ }^{\text {t }} \mathrm{CW}$ | CHIP ENABLE TO WRITE SETUP TIME | 900 |  |  | ns |

Capacitance ${ }^{[2]} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$

## A.C. CONDITIONS OF TEST

Input Pulse Levels: $\quad+0.65$ Volt to 2.2 Volt Input Pulse Rise and Fall Times: 20 nsec

Timing Measurement Reference Level: $\quad$ 1.5 Volt
Output Load: $\quad 1 \mathrm{TTL}$ Gate and $C_{L}=100 \mathrm{pF}$

| SYMBOL | TEST | LIMITS (pF) |  |
| :---: | :---: | :---: | :---: |
|  |  | TYP.[1] | MAX. |
| $\mathrm{C}_{1 \mathrm{~N}}$ | INPUT CAPACITANCE <br> (ALL INPUT PINS) $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 3 | 5 |
| $\mathrm{C}_{\text {OUT }}$ | OUTPUT CAPACITANCE $\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}$ | 7 | 10 |

## Waveforms

READ CYCLE


NOTES: 1. Typical values are for $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. This parameter is periodically sampled and is not $100 \%$ tested.

Typical D. C. Characteristics


OUTPUT SOURCE CURRENT VS. OUTPUT VOLTAGE



OUTPUT CURRENT VS. OUTPUT VOLTAGE WITH CHIP DISABLED


OUTPUT SINK CURRENT VS. OUTPUT VOLTAGE


RELATIONSHIP BETWEEN OUTPUT SINK CURRENT, NUMBER OF OR-TIES, AND OUTPUT VOLTAGE


## Typical A. C. Characteristics



ACCESS TIME VS. AMBIENT TEMPERATURE


## 1024 BIT FULLY DECODED STATIC MOS RANDOM ACCESS MEMORY

*Fast Access Time -- 500 ns max.<br>- Fast Cycle Time -- 500 ns max.<br>- N-ChanneI Silicon Gate

## - Maximum Times Apply over Temperature Range and Supply Voltage Variation

The Intel ${ }^{\oplus} 2102-1$ is the fastest ( 500 ns ) version of the standard one microsecond 2102 . It has all the same features, pin configuration, and D.C. operating characteristics as the standard 2102. The absolute maximum ratings, pin configuration, and D.C. operating characteristics are repeated below for convenience, while the A.C. characteristics appear on the opposite side.


LOGIC SYMBOL


## ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ Storage Temperature . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+450^{\circ} \mathrm{C}$ Voltage On Any Pin

With Respect to Ground . . . . . . . . -0.5 V to +7 V
Power Dissipation . ${ }^{\text {. . . . . . . . . . . . . . . . . } 1 \text { Watt }}$
*COMMENT
Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D. C. and Operating Characteristics

$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. ${ }^{(1)}$ | MAX:- |  |  |
| $\mathrm{I}_{\mathrm{LI}}$ | INPUT LOAD CURRENT (ALL INPUT PINS) |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0$ to 5.25 V |
| $\mathrm{I}_{\text {LOH }}$ | OUTPUT LEAKAGE CURRENT |  |  | 10 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=2.2 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=4.0 \mathrm{~V}$ |
| $\mathrm{I}_{\text {LOL }}$ | OUTPUT LEAKAGE CURRENT |  |  | -100 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=2.2 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0.45 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{CC} 1}$ | POWER SUPPLY CURRENT |  | 30 | 60 | mA | ALL INPUTS $=5.25 \mathrm{~V}$ DATA OUT OPEN $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| ${ }^{\text {CC2 }}$ | POWER SUPPLY CURRENT |  |  | 70 | mA | ALL INPUTS $=5.25 \mathrm{~V}$ DATA OUT OPEN $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {IL }}$ | INPUT "LOW" VOLTAGE | -0.5 |  | +0.65 | V |  |
| $\mathrm{V}_{\mathrm{iH}}$ | INPUT "HIGH" VOLTAGE | 2.2 |  | $\mathrm{V}_{\mathrm{cc}}$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | OUTPUT "LOW" VOLTAGE |  |  | +0.45 | V | $\mathrm{I}_{\mathrm{OL}}=1.9 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | OUTPUT "HIGH" VOLTAGE | 2.2 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |

[^4]A. C. Characteristics $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. ${ }^{[1]}$ | MAX. |  |
| READ CYCLE |  |  |  |  |  |
| ${ }^{\text {t }} \mathrm{C}$ | READ CYCLE | 500 |  |  | ns |
| ${ }^{\text {t }}$ A | ACCESS TIME |  |  | 500 | ns |
| ${ }_{\text {t }}^{\text {co }}$ | CHIP ENABLE TO OUTPUT TIME |  |  | 350 | ns |
| ${ }^{\text {toh }}$ | PREVIOUS READ DATA VALID WITH RESPECT TO ADDRESS | 50 |  |  | ns |
| ${ }^{\text {toH2 }}$ | PREVIOUS READ DATA VALID WITH RESPECT TO CHIP ENABLE | 0 |  |  | ns |
| WRITE CYCLE |  |  |  |  |  |
| ${ }^{\text {tw }}$ c | WRITE CYCLE | 500. |  |  | ns |
| ${ }^{\text {t }}$ AW | ADDRESS TO WRITE SETUP TIME | 150 |  |  | ns |
| ${ }_{\text {t }}^{\text {WP }}$ | WRITE PULSE WIDTH | 300 |  |  | ns |
| ${ }_{\text {t }}^{\text {WR }}$ | WRITE RECOVERY TIME | 50 |  |  | ns |
| ${ }^{\text {t }}$ DW | DATA SETUP TIME | 330 |  |  | ns |
| ${ }^{\text {t }}$ D | DATA HOLD TIME | 100 | . |  | ns |
| ${ }^{\text {t }} \mathrm{CW}$ | CHIP ENABLE TO WRITE SETUP TIME | 400 |  |  | ns |

Capacitance ${ }^{[2]} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$

| A. C. CONDITIONS OF TEST |
| :--- |
| Input Pulse Levels: $\quad+0.65$ Volt to 2.2 Volt |
| Input Pulse Rise and Fall Times: |
| Timing Measurement |
| Reference Level: $\quad 20 \mathrm{nsec}$ |
| Output Load: $\quad 1.5 \mathrm{Volt}$ |


| SYMBOL | TEST | LIMITS (pF) |  |
| :--- | :--- | :---: | :---: |
|  | TYP. ${ }^{[1]}$ | MAX. |  |
| $\mathrm{C}_{\text {IN }}$ | INPUT CAPACITANCE <br> (ALL INPUT PINS) $V_{\text {IN }}=0 V$ | 3 | 5 |
| $\mathrm{C}_{\text {OUT }}$ | OUTPUT CAPACITANCE <br> $V_{\text {OUT }}=0 \mathrm{O}$ | 7 | 10 |

## Waveforms

## READ CYCLE



WRITE CYCLE


NOTES: 1. Typical values are for $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. This parameter is periodically sampled and is not $100 \%$ tested.

Silicon Gate MOS 2102-2

## 1024 BIT FULLY DECODED STATIC MOS RANDOM ACCESS MEMORY

* Fast Access Time --650ns max.
- Fast Cycle Time--650ns max.
- N-ChanneI Silicon Gate


## - Maximum Times Apply over Temperature Range and Supply Voltage Variation

The Intel ${ }^{\otimes} 2102-2$ is a fast ( 650 ns ) version of the standard one microsecond 2102. It has all the same features, pin configuration, and D.C. operating characteristics as the standard 2102. The absolute maximum ratings, pin configuration, and D.C. operating characteristics are repeated below for convenience, while the A.C. characteristics appear on the opposite side.

PIN CONFIGURATION


LOGIC SYMBOL


## ABSOLUTE MAXIMUM RATINGS*


#### Abstract

Ambient Temperature Under Bias . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ Storage Temperature . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Voltage On Any Pin

With Respect to Ground . . . . . . . . -0.5 V to +7 V Power Dissipation . . . . . . . . . . . . . . . . . . . . 1 Watt *COMMENT Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


## D. C. and Operating Characteristics

$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. ${ }^{(1)}$ | MAX. |  |  |
| $I_{\text {LI }}$ | INPUT LOAD CURRENT (ALL INPUT PINS) |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0$ to 5.25 V |
| $\mathrm{I}_{\mathrm{LOH}}$ | OUTPUT LEAKAGE CURRENT |  |  | 10 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=2.2 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=4.0 \mathrm{~V}$ |
| $\mathrm{I}_{\text {LOL }}$ | OUTPUT LEAKAGE CURRENT |  |  | -100 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=2.2 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0.45 \mathrm{~V}$ |
| ${ }^{\text {' CCi } 1}$ | POWER SUPPLY CURRENT |  | 30 | 60 | mA - | ALL INPUTS $=5.25 \mathrm{~V}$ <br> DATA OUT OPEN $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| ${ }^{\text {CC2 }}$ | POWER SUPPLY CURRENT |  |  | 70 | mA | ALL INPUTS $=5.25 \mathrm{~V}$ <br> DATA OUT OPEN $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |
| $V_{\text {IL }}$ | INPUT "LOW" VOLTAGE | -0.5 |  | +0.65 | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ | INPUT "HIGH" VOLTAGE | 2.2 |  | $\mathrm{V}_{\mathrm{Cc}}$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | OUTPUT '"LOW' VOLTAGE |  |  | +0.45 | V | $\mathrm{I}_{\mathrm{OL}}=1.9 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | OUTPUT "HIGH" VOLTAGE | 2.2 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |

NOTE: 1. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
A. C. Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. ${ }^{[1]}$ | MAX. |  |
| READ CYCLE |  |  |  |  |  |
| ${ }^{\text {R }}$ R | READ CYCLE | 650 |  |  | ns |
| $\mathrm{t}_{\mathrm{A}}$ | ACCESS TIME |  |  | 650 | ns |
| ${ }^{\text {t }}$ CO | CHIP ENABLE TO OUTPUT TIME |  |  | 400 | ns |
| ${ }^{\text {toH1 }}$ | PREVIOUS READ DATA VALID WITH RESPECT TO ADDRESS | 50 |  |  | ns |
| ${ }^{\text {t }} \mathrm{OH} 2$ | PREVIOUS READ DATA VALID WITH RESPECT TO CHIP ENABLE | 0 |  |  | ns |
| WRITE CYCLE |  |  |  |  |  |
| ${ }_{\text {t }}$ ( ${ }_{\text {c }}$ | WRITE CYCLE | 650 |  |  | ns |
| ${ }^{\text {AW }}$ | ADDRESS TO WRITE SETUP TIME | 200 |  |  | ns |
| ${ }^{\text {w }}$ P | WRITE PULSE WIDTH | 400 |  |  | ns |
| ${ }^{\text {WR }}$ | WRITE RECOVERY TIME | 50 |  |  | ns |
| ${ }^{\text {t }}$ W | DATA SETUP TIME | 450 |  |  | ns |
| ${ }^{\text {t }}$ D | DATA HOLD TIME | 100 |  |  | ns |
| ${ }^{\text {t }} \mathrm{CW}$ | CHIP ENABLE TO WRITE SETUP TIME | 550 |  |  | ns |

## A.C. CONDITIONS OF TEST

Input Pulse Levels:
+0.65 Volt to 2.2 Volt
Input Pulse Rise and Fall Times: 20 nsec
Timing Measurement Reference Level: 1.5 Volt
Output Load: $\quad 1$ TTL Gate and $C_{L}=100 \mathrm{pF}$

Capacitance ${ }^{[2]} T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=.1 \mathrm{MHz}$

| SYMBOL | TEST | LIMITS (pF) |  |
| :--- | :--- | :---: | :---: |
|  | TYP.[1] | MAX. |  |
| $\mathrm{C}_{\text {IN }}$ | $\begin{array}{l}\text { INPUT CAPACITANCE } \\ \text { (ALL INPUT PINS) } V_{I N}\end{array}=0 \mathrm{~V}$ |  |  |$) 3$|  |
| :---: |
| $\mathrm{C}_{\text {OUT }}$ |

## Waveforms

READ CYCLE


WRITE CYCLE


NOTES: 1. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. This parameter is periodically sampled and is not $100 \%$ tested.

## 1024 BIT FULLY DECODED STATIC MOS RANDOM ACCESS MEMORY

- Access Time -- $1.5 \mu \mathrm{~s}$ max.
- Cycle Time -- $2.0 \mu \mathrm{~s}$ max.
- N-Channel Silicon Gate

The Intel ${ }^{\oplus} 2102-8$ is a $1.5 \mu$ s version of the standard 2102. It has all the same features, and pin configuration as the standard 2102. The absolute maximum ratings, and pin configuration are repeated below for convenience, while the D.C. operating characteristics and A.C. characteristics appear as follows.

PIN CONFIGURATION
2102-8


LOGIC SYMBOL


ABSOLUTE MAXIMUM RATINGS*
Ambient Temperature Under Bias . . . $15^{\circ} \mathrm{C}$ to $+55^{\circ} \mathrm{C}$ Storage Temperature . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Voltage On Any Pin

With Respect to Ground . . . . . . . . -0.5 V to +7 V
Power Dissipation . . . . . . . . . . . . . . . . . . . 1 Watt
*Comment
Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D. C. and Operating Characteristics

$T_{A}=15^{\circ} \mathrm{C}$ to $+55^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$, unless otherwise specified.

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | TEST CONDITIONS

[^5]A. C. Characteristics $T_{A}=15^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. ${ }^{[1]}$ | MAX. |  |
| READ CYCLE |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | READ CYCLE | 2000 |  |  | ns |
| $\mathrm{t}_{\mathrm{A}}$ | ACCESS TIME | . |  | 1500 | ns |
| ${ }^{\text {t }} \mathrm{CO}$ | CHIP ENABLE TO OUTPUT TIME |  |  | 1500 | ns |
| ${ }^{\text {t }}{ }^{\text {H }}$ | PREVIOUS READ DATA VALID WITH RESPECT TO ADDRESS | 0 |  |  | ns |
| ${ }^{\text {toh2 }}$ | PREVIOUS READ DATA VALID WITH RESPECT TO CHIP ENABLE | 0 |  |  | ns |
| WRITE CYCLE |  |  |  |  |  |
| $\mathrm{t}_{\text {wc }}$ | WRITE CYCLE | 2000 |  |  | ns |
| ${ }_{\text {t }}^{\text {AW }}$ | ADDRESS TO WRITE SETUP TIME | 900 |  |  | ns |
| $t_{\text {WP }}$ | WRITE PULSE WIDTH | 1000 |  |  | ns |
| ${ }_{\text {t }}^{\text {WR }}$ | WRITE RECOVERY TIME | 100 |  |  | ns |
| ${ }_{\text {t }}^{\text {W }}$ | DATA SETUP TIME | 1600 |  |  | ns |
| ${ }^{\text {D }}$ D | DATA HOLD TIME | 300 |  |  | ns |
| ${ }^{\mathrm{t}} \mathrm{CW}$ | CHIP ENABLE TO WRITE SETUP TIME | 1800 |  |  | ns |

A.C. CONDITIONS OF TEST

Input Pulse Levels:
+0.65 Volt to 3.0 Volt Input Pulse Rise and Fall Times: . 20 nsec Timing Measurement Reference Level: , 1.5 Volt Output Load: $\quad 1$ TTL Gate and $C_{L}=100 \mathrm{pF}$
[2]
Capacitance $T_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$

| SYMBOL | TEST | LIMITS (pF) |  |
| :---: | :---: | :---: | :---: |
|  |  | TYP[1] | MAX. |
| $\mathrm{C}_{\text {IN }}$ | INPUT CAPACITANCE <br> (ALL INPUT PINS) $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 3 | 5 |
| $\mathrm{C}_{\text {OUT }}$ | OUTPUT CAPACITANCE $V_{\text {OUT }}=0 \mathrm{~V}$ | 7 | 10 |

## Waveforms

READ CYCLE


WRITE CYCLE


NOTES: 1. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. This parameter is periodically sampled and is not $100 \%$ tested.

# 1024 BIT FULLY DECODED STATIC MOS RANDOM ACCESS MEMORY 

*Fast Access Time -- 350 ns max.<br>- Single +5 Volts Supply Voltage<br>- Directly TTL Compatible - All Inputs and Output<br>- Static MOS - No Clocks or Refreshing Required<br>- Low Power - Typically 150 mW<br>- Three-State Output - OR-Tie Capability<br>- Simple Memory Expansion - Chip Enable Input<br>- Fully Decoded - On Chip Address Decode<br>- Inputs Protected - All Inputs Have Protection Against Static Charge<br>- Low Cost Packaging - 16 Pin Plastic Dual-In-Line Configuration

The Intel ${ }^{\oplus} 2102 \mathrm{~A}$ is a high speed 1024 word by one bit static random access memory element using N -channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data.
The 2102A is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives. A low standby power version (order as a 2102 AL ) is also available. It has all the same operating characteristics of the 2102 A with the added feature of 42 mW maximum power dissipation in standby.

It is directly TTL compatible in all respects: inputs, output, and a single +5 volt supply. A separate chip enable ( $\overline{\mathrm{CE}}$ ) lead allows easy selection of an individual package when outputs are OR-tied.

The Intel 2102A is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance easy to use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P -channel silicon gate technology.
Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost silicone packaging.


## Absolute Maximum Ratings*

| Ambient Temperature Under Bias | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Voltage On Any Pin |  |
| $\quad$ With Respect To Ground | -0.5 V to +7 V |
| Power Dissipation | 1 Watt |

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D. C. and Operating Characteristics

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. ${ }^{[1]}$ | Max. |  |  |
| $I_{\text {LI }}$ | Input Load Current (All Input Pins) |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0$ to 5.25 V |
| $\mathrm{I}_{\mathrm{LOH}}$ | Output Leakage Current |  |  | 5 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.4$ to $\mathrm{V}_{\mathrm{CC}}$ |
| ILOL | Output Leakage Current |  |  | -10 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0.4 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Power Supply Current |  | 30 | 60 | mA | All Inputs $=5.25 \mathrm{~V}$, <br> Data Out Open, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| ${ }^{\text {ccc2 }}$ | Power Supply Current |  |  | 70 | mA | All Inputs $=5.25 \mathrm{~V}$, <br> Data Out Open, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {IL }}$ | Input "Low" Voltage | -0.5 |  | 0.8 | V |  |
| $\mathrm{V}_{\text {IH }}$ | Input "High" Voltage | 2.0 |  | $\mathrm{V}_{\mathrm{Cc}}$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output "Low" Voltage |  |  | 0.4 | V | $\mathrm{IOL}=2.1 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output "High" Voltage | 2.4 |  |  | V | $\mathrm{IOH}^{\prime}=-100 \mu \mathrm{~A}$ |

## Standby Characteristics - See Ordering Information on Previous Page

## $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter | Limits |  |  | Unit |
| :--- | :--- | ---: | ---: | :---: | :--- |
|  |  |  |  |  |  |
|  |  | Min. | Typ. ${ }^{[1]}$ | Max. |  |
| $\mathrm{V}_{\mathrm{PD}}$ | $\mathrm{V}_{\mathrm{CC}}$ in Standby | 1.5 |  |  | V |
| $\mathrm{~V}_{\mathrm{CES}}{ }^{[2]}$ | CE Bias in Standby | 2.0 |  |  | V |
|  |  | $\mathrm{~V}_{\mathrm{PD}}$ |  |  | V |
| $\mathrm{I}_{\mathrm{PD} 1}$ | Standby Current Drain |  | $15 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{PD}} \leqslant \mathrm{V}_{\mathrm{CC}}$ Max. |  |  |
| $\mathrm{I}_{\mathrm{PD} 2}$ | Standby Current Drain |  | 28 | mA | All Inputs $=\mathrm{V}_{\mathrm{PD} 1}=1.5 \mathrm{~V}$ |
| $\mathrm{t}_{\mathrm{CP}}$ | Chip Deselect to Standby Time | 0 |  |  | ns |
| $\mathrm{t}_{\mathrm{R}}{ }^{[3]}$ | Standby Recovery Time | $\mathrm{t}_{\mathrm{RC}}$ |  |  | ns |

## STANDBY WAVEFORMS


ov - - - - - - - - - - - - - - - - - - - - - - - -

NOTES:

1. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. Consider the test conditions as shown: If the standby voltage ( $\mathrm{V}_{\mathrm{PD}}$ ) is between 5.25 V ( $\mathrm{V}_{\mathrm{CC}}$ Max.) and 2.0 V , then $\overline{\mathrm{CE}}$ must be held at 2.0 V Min. $\left(\mathrm{V}_{\mathrm{IH}}\right)$. If the standby voltage is less than 2.0 V but greater than 1.5V (VPD Min.), then $\overline{C E}$ and standby voltage must be at least the same value or, if they are different, $\overline{C E}$ must be the more positive of the two.
3. $t_{R}=t_{R C}$ (READ CYCLE TIME).
A. C. Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. [1] | Max. |  |
| READ CYCLE |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle | 350 |  |  | ns |
| $\mathrm{t}_{\text {A }}$ | Access Time |  |  | 350 | ns |
| ${ }^{\text {t }} \mathrm{CO}$ | Chip Enable to Output Time |  |  | 180 | ns |
| $\mathrm{t}_{\mathrm{OH} 1}$ | Previous Read Data Valid with Respect to Address | 40 |  |  | ns |
| ${ }^{\text {toH2 }}$ | Previous Read Data Valid with Respect to Chip Enable | 0 |  |  | ns |
| WRITE CYCLE |  |  |  |  |  |
| $t_{\text {WC }}$ | Write Cycle | 350 |  |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address to Write Setup Time | 20 |  |  | ns |
| ${ }^{t}$ WP | Write Pulse Width | 250 |  |  | ns |
| $t_{W R}$ | Write Recovery Time | 0 |  |  | ns |
| tow | Data Setup Time | 250 |  |  | ns |
| ${ }_{\text {t }}$ H | Data Hold Time | 0 |  |  | ns |
| ${ }^{\text {c }}$ W | Chip Enable to Write Setup Time | 250 |  |  | ns |

## A.C. CONDITIONS OF TEST

Input Pulse Levels: Input Rise and Fall Times: Timing

Reference Output Load: $\quad 1$ TTL Gate and $C_{L}=100 \mathrm{pF}$
0.8 Volt to 2.0 Volt
. 5 Volts
1:

Capacitance ${ }^{[2]} T_{A}=25^{\circ} \mathrm{C}, f=1 \mathrm{MHz}$

| SYMBOL | TEST | LIMITS (pF) |  |
| :--- | :--- | :---: | :---: |
|  | TYP.[1] |  | MAX. |
| $C_{\text {IN }}$ | INPUT CAPACITANCE <br> (ALL INPUT PINS) $V_{I N}=0 V$ | 3 | 5 |
| $C_{\text {OUT }}$ | OUTPUT CAPACITANCE <br> $V_{\text {OUT }}=0 V$ | 7 | 10 |

## Waveforms

## READ CYCLE



WRITE CYCLE


NOTES: 1. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. This parameter is periodically sampled and is not $100 \%$ tested.

## Typical D. C. and A. C. Characteristics

POWER SUPPLY CURRENT VS. AMBIENT TEMPERATURE


POWER SUPPLY CURRENT VS.


OUTPUT SINK CURRENT VS. OUTPUT VOLTAGE


ACCESS TIME VS. LOAD CAPACITANCE


# intel 

## 1024 BIT FULLY DECODED STATIC MOS RANDOM ACCESS MEMORY

## *Fast Access Time -- 250 ns max. <br> - Fast Cycle Time -- 250 ns max.

- $\mathbf{N}$-Channel Silicon Gate


## - Maximum Times Apply over Temperature Range and Supply Voltage Variation

The Intel ${ }^{\circ} 2102 \mathrm{~A}-2$ is a faster ( 250 ns ) version of the standard 2102A. It has all the same features, pin configuration, and D.C. operating characteristics as the standard 2102A. The absolute maximum ratings, pin configuration, and D.C. operating characteristics are repeated below for convenience, while the A.C. characteristics appear on the opposite side. A low standby power version (order as a 2102AL-2) is also available. It has all the same operating characteristics of the 2102A-2 with the added feature of 42 mW maximum power dissipation in standby. (See 2102A data sheet for parametric definition.)

PIN CONFIGURATION
2102A-2


LOGIC SYMBOL
2102A-2



#### Abstract

ABSOLUTE MAXIMUM RATINGS* Ambient Temperature Under Bias . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ Storage Temperature . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Voltage On Any Pin

With Respect to Ground . . . . . . . . -0.5 V to +7 V Power Dissipation . . . . . . . . . . . . . . . . . . . . 1 Watt

\section*{*COMMENT}

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional cperation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


## D. C. and Operating Characteristics

$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified

| Symbol | Parameter |  | Limits |  |  | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
|  |  | Test Conditions |  |  |  |  |

[^6]2. A low standby power version (order as a $2102 \mathrm{AL}-2$ ) is also available. It has all the same operating characteristics of the $2102 \mathrm{~A}-2$ with the added feature of 42 mW maximum power dissipation in standby. (See 2102A data sheet for parametric definition.)
A. C. Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. [1] | Max. |  |
| READ CYCLE |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle | 250 |  |  | ns |
| $\mathrm{t}_{\mathrm{A}}$ | Access Time |  |  | 250 | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Chip Enable to Output Time |  |  | 130 | ns |
| $\mathrm{toH}^{1}$ | Previous Read Data Valid with Respect to Address | 40 |  |  | ns |
| ${ }^{\text {toh2 }}$ | Previous Read Data Valid with Respect to Chip Enable | 0 |  |  | ns |
| WRITE CYCLE |  |  |  |  |  |
| $t_{\text {Wc }}$ | Write Cycle | 250 |  |  | ns |
| ${ }^{\text {taw }}$ | Address to Write Setup Time | 20 |  |  | ns |
| $t_{\text {WP }}$ | Write Pulse Width | 180 |  |  | ns |
| $t_{\text {WR }}$ | Write Recovery Time | 0 |  |  | ns |
| ${ }^{\text {t }}$ W | Data Setup Time | 180 |  |  | ns |
| ${ }_{\text {t }}$ H | Data Hold Time | 0 |  |  | ns |
| ${ }^{\text {c }}$ W | Chip Enable to Write Setup Time | 180 |  |  | ns |

## A.C. CONDITIONS OF TEST

| Input Pulse Levels: | 0.8 Volt to 2.0 Volt |  |
| :--- | ---: | ---: |
| Input Rise and Fall Times: | 10 nsec |  |
| Timing Measurement | Inputs: | 1.5 Volts |
| Reference Levels | Output: | 0.8 and 2.0 Volts |
| Output Load: | 1 TTL Gate and $C_{L}=100 \mathrm{pF}$ |  |

Capacitance ${ }^{[2]} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$

| SYMBOL | TEST | LIMITS (pF) |  |
| :--- | :--- | :---: | :---: |
|  | TYP! ${ }^{[1]}$ | MAX. |  |
| $\mathrm{C}_{\text {IN }}$ | INPUT CAPACITANCE <br> (ALL INPUT PINS) $V_{\text {IN }}=0 V$ | 3 | 5 |
| C $_{\text {OUT }}$ | OUTPUT CAPACITANCE <br> $V_{\text {OUT }}=0 \mathrm{O}$ | 7 | 10 |

## Waveforms

## READ CYCLE



WRITE CYCLE


NOTES: 1. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. This parameter is periodically sampled and is not $100 \%$ tested.

## 1024 BIT FULLY DECODED STATIC MOS RANDOM ACCESS MEMORY

\author{

* Fast Access Time -- 450ns max. <br> - Fast Cycle Time --450ns max. <br> - N-Channel Silicon Gate
}


## - Maximum Times Apply over Temperature Range and Supply Voltage Variation

The Intel ${ }^{\circ} 2102 \mathrm{~A}-4$ is a 450 ns version of the standard 2102A. It has all the same features, pin configuration, and D.C. operating characteristics as the standard 2102A. The absolute maximum ratings, pin configuration, and D.C. operating characteristics are repeated below for convenience, while the A.C. characteristics appear on the opposite side. A low standby power version (order as a 2102AL-4) is also available. It has all the same operating characteristics of the 2101A-4 with the added feature of 42 mW maximum power dissipation in standby. (See 2102A data sheet for parametric definition.)

PIN CONFIGURATION

2102A-4


LOGIC SYMBOL

2102A-4


## ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ Storage Temperature . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Voltage On Any Pin

With Respect to Ground . . . . . . . . -0.5 V to +7 V
Power Dissipation . . . . . . . . . . . . . . . . . . . . 1 Watt
*COMMENT
Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods maiy affect device reliability.

## D. C. and Operating Characteristics

$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ.[1] | Max. |  |  |
| $I_{L I}$ | Input Load Current (All Input Pins) |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0$ to 5.25 V |
| $\mathrm{I}_{\text {LOH }}$ | Output Leakage Current |  |  | 5 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.4$ to $\mathrm{V}_{\mathrm{CC}}$ |
| ILOL | Output Leakage Current |  |  | -10 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0.4 \mathrm{~V}$ |
| $\mathrm{ICC1}^{12]}$ | Power Supply Current |  | 30 | 60 | mA | All Inputs $=5.25 \mathrm{~V}$, <br> Data Out Open, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| $\mathrm{ICC2}^{[2]}$ | Power Supply Current |  |  | 70 | mA | All Inputs $=5.25 \mathrm{~V}$, <br> Data Out Open, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |
| $V_{\text {IL }}$ | Input "Low" Voltage | -0.5 |  | 0.8 | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input "High" Voltage | 2.0 |  | $\mathrm{V}_{\mathrm{cc}}$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output "Low" Voltage |  |  | 0.4 | V | $\mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output "High" Voltage | 2.4 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |

NOTE: 1. Typical values are for $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. A low standby power version (order as a $2102 \mathrm{AL}-4$ ) is also available. It has all the same operating characteristics of the 2101A-4 with the added feature of 42 mW maximum power dissipation in standby. (See 2102A data sheet for parametric definition.)
A. C. Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ.[1] | Max. |  |
| READ CYCLE |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle | 450 |  |  | ns |
| $\mathrm{t}_{\mathrm{A}}$ | Access Time |  |  | 450 | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Chip Enable to Output Time |  |  | 230 | ns |
| ${ }^{\text {toh1 }}$ | Previous Read Data Valid with Respect to Address | 40 |  |  | ns |
| $\mathrm{t}_{\mathrm{OH} 2}$ | Previous Read Data Valid with Respect to Chip Enable | 0 |  |  | ns |
| WRITE CYCLE |  |  |  |  |  |
| twc | Write Cycle | 450 |  |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address to Write Setup Time | 20 |  |  | ns |
| $t_{W P}$. | Write Pulse Width | 300 |  |  | ns |
| twr | Write Recovery Time | 0 |  |  | ns |
| tow | Data Setup Time | 300 |  |  | ns |
| ${ }_{\text {t }}$ H | Data Hold Time | 0 |  |  | ns |
| ${ }^{\text {t }}$ W | Chip Enable to Write Setup Time | 300 |  |  | ns |

## A.C. CONDITIONS OF TEST

| Input Pulse Levels: | 0.8 Volt to 2.0 Volt |  |
| :--- | ---: | ---: |
| Input Rise and Fall Times: | 10 nsec |  |
| Timing Measurement | Inputs: | 1.5 Volts |
| Reference Levels | Output: | 0.8 and 2.0 Volts |
| Output Load: | 1 TTL Gate and $C_{L}=100 \mathrm{pF}$ |  |

Capacitance ${ }^{[2]} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$

| SYiNiBOL | TEST | LIMITS ( pF ) |  |
| :--- | :--- | :---: | :---: |
|  | TYP.[1] | MAX. |  |
| $\mathrm{C}_{\text {IN }}$ | INPUT CAPACITANCE <br> (ALL INPUT PINS) $V_{\text {IN }}=0 \mathrm{~V}$ | 3 | 5 |
| $\mathrm{C}_{\text {OUT }}$ | OUTPUT CAPACITANCE <br> $V_{\text {OUT }}=0 \mathrm{~V}$ | 7 | 10 |

## Waveforms

READ CYCLE


WRITE CYCLE


NOTES: 1. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. This parameter is periodically sampled and is not $100 \%$ tested.

# 1024 BIT FULLY DECODED STATIC MOS RANDOM ACCESS MEMORY <br> *Expanded Temperature Range- $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> *Fast Access Time --450ns max. <br> - Fast Cycle Time--450ns max. <br> \section*{- N-Channel Silicon Gate} <br> - Maximum Times Apply over Temperature Range and. Supply Voltage Variation 

The Intel ${ }^{\oplus}$ M2102A-4 is an expanded temperature range 1024 bit static N -channel MOS RAM. It is capable of operating over the full temperature range from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, and in addition the single 5 volt power supply can have a tolerance of $\pm 10 \%$. The access time of the M2102A-4 is 450 nsec.

PIN CONFIGURATION

M2102A-4


LOGIC SYMBOL


## ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Storage Temperature . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Voltage On Any Pin

With Respect to Ground . . . . . . . . -0.5 V to +7 V
Power Dissipation . . . . . . . . . . . . . . . . . . . . 1 Watt
*COMMENT
Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D. C. and Operating Characteristics

$T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ unless otherwise specified

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ.[1] | Max. |  |  |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Load Current (All Input Pins) |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0$ to 5.5 V |
| $\mathrm{I}_{\text {LOH }}$ | Output Leakage Current |  |  | 10 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.2$ to $\mathrm{V}_{\mathrm{CC}}$ |
| ILOL | Output Leakage Current |  |  | -50 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}=2.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0.45 \mathrm{~V}$ |
| ICC1 | Power Supply Current |  | 30 | 60 | mA | All Inputs $=5.5 \mathrm{~V}$, Data Out Open, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| ${ }^{\text {c CC2 }}$ | Power Supply Current |  |  | 70 | mA | All Inputs $=5.5 \mathrm{~V}$, <br> Data Out Open; $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ |
| $V_{\text {IL }}$ | Input "Low" Voltage | -0.5 |  | 0.8 | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input "High" Voltage | 2.0 |  | $\mathrm{V}_{\mathrm{Cc}}$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output "Low" Voltage |  |  | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output "High" Voltage | 2.2 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |

NOTE: 1. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
A. C. Characteristics $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$ unless otherwise specified

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ.[1] | Max. |  |
| READ CYCLE |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle | 450 |  |  | ns |
| $t_{A}$ | Access Time |  |  | 450 | ns |
| ${ }^{\text {t }}$ CO | Chip Enable to Output Time |  |  | 230 | ns |
| $\mathrm{t}_{\mathrm{OH} 1}$ | Previous Read Data Valid with Respect to Address | 40 |  |  | ns |
| ${ }^{\text {toh2 }}$ | Previous Read Data Valid with Respect to Chip Enable | 0 |  |  | ns |
| WRITE CYCLE |  |  |  |  |  |
| ${ }_{\text {tw }}$ | Write Cycle | 450 |  |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address to Write Setup Time | 20 |  |  | ns |
| $t_{\text {WP }}$ | Write Pulse Width | 300 |  |  | ns |
| twr | Write Recovery Time | 0 |  |  | ns |
| ${ }_{\text {t }}$ W | Data Setup Time | 300 | , |  | ns |
| ${ }_{\text {t }}$ H | Data Hold Time | 0 |  |  | ns |
| ${ }^{\text {c }}$ W | Chip Enable to Write Setup Time | 300 |  |  | ns |



## Waveforms

READ. CYCLE


WRITE CYCLE


NOTES: 1. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. This parameter is periodically sampled and is not $100 \%$ tested.

## Silicon Gate MOS M2102A-6

## 1024 BIT FULLY DECODED STATIC MOS RANDOM ACCESS MEMORY

* Expanded Temperature Range: $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
* Fast Access Time --650ns max.
- Fast Cycle Time --650ns max.
- N -Channel Silicon Gate
- Maximum Times Apply over Temperature Range and Supply Voltage Variation

The Intel ${ }^{\oplus}$ M2102A-6 is an expanded temperature range 1024 bit static N-channel MOS RAM. It is capable of operating over the full temperature range from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, and in addition the single 5 volt power supply can have a tolerance of $\pm 10 \%$. The access time of the M2102A-6 is 650 nsec.

PIN CONFIGURATION M2102A-6

LOGIC SYMBOL



#### Abstract

ABSOLUTE MAXIMUM RATINGS* Ambient Temperature Under Bias . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Storage Temperature . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Voltage On Any Pin

With Respect to Ground . . . . . . . . -0.5 V to +7 V Power Dissipation . . . . . . . . . . . . . . . . . . . 1 Watt *COMmENT Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


## D. C. and Operating Characteristics

$T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{C}}=5 \mathrm{~V} \pm 10 \%$, unless otherwise specified.

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNIT |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | TEST CONDITIONS

(1) Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
A. C. Characteristics $T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%$, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP[1] | MAX. |  |
| READ CYCLE |  |  |  |  |  |
| ${ }_{\text {t }}^{\text {RC }}$ | READ CYCLE | 650 |  |  | ns |
| $t_{\text {A }}$ | ACCESS TIME |  |  | 650 | ns |
| ${ }^{\text {co }}$ | CHIP ENABLE TO OUTPUT TIME |  |  | 400 | ns |
| ${ }^{\text {t }} \mathrm{OH} 1$ | PREVIOUS READ DATA VALID WITH RESPECT TO ADDRESS | 50 |  |  | ns |
| ${ }^{\text {toH2 }}$ | PREVIOUS READ DATA VALID WITH RESPECT TO CHIP ENABLE | 0 |  |  | ns |
| Write cycle |  |  |  |  |  |
| ${ }^{\text {w }}$ ( | WRITE CYCLE | 650 |  |  | ns |
| ${ }_{\text {t }}^{\text {AW }}$ | ADDRESS TO WRITE SETUP TIME | 200 |  |  | ns |
| ${ }_{\text {twp }}$ | WRITE PULSE WIDTH | 400 |  |  | ns |
| ${ }^{\text {W }}$ WR | WRITE RECOVERY TIME | 50 |  |  | ns |
| ${ }^{\text {t }}$ DW | DATA SETUP TIME | 450 |  |  | ns |
| ${ }^{\text {t }}$ D | DATA HOLD TIME | 100 |  |  | ns |
| ${ }^{\text {c }}$ W | CHIP ENABLE TO WRITE SETUP TIME | 550 |  |  | ns |

Capacitance ${ }^{[2]} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$

| A.C. CONDITIONS OF TEST |  |  |
| :--- | ---: | ---: |
| Input Pulse Levels: $\quad+0.65$ Volt to | 2.2 Volt |  |
| Input Pulse Rise and Fall Times: | 20 nsec |  |
| Timing Measurement | Reference Level: | 1.5 Volt |
| Output Load: $\quad 1 \mathrm{TTL}$ Gate and $C_{L}=100 \mathrm{pF}$ |  |  |


| SYMBOL | TEST | LIMITS (pF) |  |
| :--- | :--- | :---: | :---: |
|  | TYP! ${ }^{[1]}$ | MAX. |  |
| $\mathrm{C}_{\text {IN }}$ | INPUT CAPACITANCE <br> (ALL INPUT PINS) $V_{I N}=0 V$ | 3 | 5 |
| $\mathrm{C}_{\text {OUT }}$ | OUTPUT CAPACITANCE <br> $V_{\text {OUT }}=0 V$ | 7 | 10 |

## Waveforms

## READ CYCLE



## WRITE CYCLE



NOTES: 1. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. This parameter is periodically sampled and is not $100 \%$ tested.

## 1024 BIT HIGH SPEED DYNAMIC MOS RANDOM ACCESS MEMORIES

## - High Speed N-Channel80 ns Maximum Access Time 2105-1 <br> 95 ns Maximum Access Time 2105 <br> - Cycle Times : 260 ns Maximum for 2105-1 270 ns Maximum for 2105 <br> - Planar Refresh <br> - Standby Power-100 $\mu$ W/Bit

> - Fully Decoded-On Chip Address Decode
> - Low Level Address, Data, Write Enable Inputs
> - Current Sinking Output OR-Tie Capability
> - All Inputs Have Protection Against Static Charge
> - Standard 18-Pin Dual In-Line Packages

The Intel ${ }^{\circ} 2105$ and 2105-1 are very high speed 1024 word by one bit dynamic random access memories using normally off N -Channel MOS devices integrated on a monolithic array.
The 2105 and 2105-1 are designed for memory applications where very high speed, low cost, and low power dissipation are important design objectives. The planar refresh mode of operation simplifies system design and allows all 1024 memory cells to be refreshed at once.
The Intel 2105 and 2105-1 are fabricated with N-Channel silicon gate technology. This technology allows the design and production of high performance, easy to use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-Channel silicon gate technology.


## Absolute Maximum Ratings*

Temperature Under Bias $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$


Power Dissipation
*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. and Operating Characteristics

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{BB}}=-5 \mathrm{~V} \pm 5 \%{ }^{[3]}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}^{[4]}$, unless otherwise specified. ${ }^{[2]}$

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. ${ }^{[1]}$ | Max. |  |  |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Load Current <br> (Address, $\mathrm{D}_{\mathrm{IN}}$, WE) |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{N}}=0 \mathrm{~V}$ to 6.5 V |
| 1 LIC | Input Load Current (CE, Ref) |  |  | 10 | $\mu \mathrm{A}$ | $V_{\text {IN }}=0 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| ILO | Output Leakage Current |  |  | 1 | $\mu \mathrm{A}$. | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ |
| IDD1 | $V_{D D}$ Current During Cenable ON |  | 25 | 40 | mA | $\begin{aligned} & \mathrm{V}_{C E}=13.6 \mathrm{~V}, \mathrm{~V}_{I N}=0 \mathrm{~V} \text { to } 4 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |
| IDD2 | $V_{D D}$ Current During Cenable OFF, Address High |  | 13 | 20 | mA | $\mathrm{V}_{\mathrm{CE}}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=4 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| IDDS | Average Standby VDD Current During Cenable OFF |  | 3.0 | 6.0 | mA | $\begin{aligned} & V_{C E}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{t}_{\mathrm{REF}}=10 \mu \mathrm{~s} \end{aligned}$ |
| $\left\|I_{\text {BB1 }}\right\|$ | $\mathrm{V}_{\mathrm{BB}}$ Current During Cenable ON |  | 5.5 | 10.5 | mA | $\begin{aligned} & V_{C E}=13.6 \mathrm{~V}, V_{I N}=0 \mathrm{~V} \text { to } 4 \mathrm{~V}, \\ & D_{\text {OUT }}=0 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |
| $\left\|\left.\right\|_{\text {BBS }}\right\|$ | Standby $V_{B B}$ Current During Cenable OFF |  | 2.5 | 5.0 | mA | $\begin{aligned} & V_{C E}=0 \mathrm{~V}, \mathrm{~V}_{I N}=0 \mathrm{~V} \text { to } 4 \mathrm{~V}, \\ & D_{O U T}=0 \mathrm{~V}, \mathrm{t}_{\mathrm{REF}}=10 \mu \mathrm{~s}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |
| IDD AV | Average $\mathrm{V}_{\text {DD }}$ Supply Current |  | 23 | 35 | mA | $\mathrm{t}_{\mathrm{cyc}}=270 \mathrm{~ns}, \mathrm{t}_{\mathrm{REF}}=10 \mu \mathrm{~s}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
|  |  |  | 25* | 39* | mA | $\mathrm{t}_{\mathrm{cyc}}=260 \mathrm{~ns}, \mathrm{t}_{\text {REF }}=10 \mu \mathrm{~s}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| $\left\|I_{\text {bB AV }}\right\|$ | Average $\mathrm{V}_{\mathrm{BB}}$ Supply Current |  | 4.0 | 8.0 | mA | $\mathrm{t}_{\text {cyc }}=270 \mathrm{~ns}, \mathrm{t}_{\text {REF }}=10 \mu \mathrm{~s}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
|  |  |  | 4.5* | 9.0* | mA | $\mathrm{t}_{\text {cyc }}=260 \mathrm{~ns}, \mathrm{t}_{\text {REF }}=10 \mu \mathrm{~s}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| $V_{\text {IL }}$ | Input Low Level Voltage (All Inputs) | $\mathrm{V}_{\text {SS }}{ }^{-1}$ |  | $\mathrm{V}_{\text {SS }}+1$ | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Level Voltage (Address, $\mathrm{D}_{\mathrm{IN}}$, WE) | 4.0 |  | 6.5 | V |  |
| $\mathrm{V}_{\text {IHC }}$ | Input High Level Voltage (CE, Ref) | $V_{D D}-1$ |  | $\mathrm{V}_{\mathrm{DD}}+1$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage |  |  | -150 | mV | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ at $\mathrm{t}_{\mathrm{CO}}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | -80 |  |  | mV | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ at $\mathrm{t}_{\mathrm{CO}}$ |

## NOTES:

1. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltages.
2. The only requirement for the sequence of applying voltage to the device is that $V_{D D}$ and $V_{S S}$ should never be 0.3 V more negative than $\mathrm{V}_{\mathrm{BB}}$.
3. The $\mathrm{V}_{\mathrm{BB}}$ supply also may be equal to $-5.2 \mathrm{~V} \pm 5 \%$.
4. The current $I_{S S}$ is $I_{D D}-I_{B B}$.

* These parameters refer to the 2105-1.




## SILICON GATE MOS 2105,2105-1

A.C. Characteristics $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{BB}}=-5.2 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, unless otherwise specified.[1]

READ, WRITE, and READ MODIFY WRITE CYCLE

| Symbol | Parameter | Min. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {REF }}$ | Time Between Planar Refresh Pulses | 1 | 10 | $\mu \mathrm{s}$ | - |
| $\mathrm{t}_{\text {AR }}$ | Address Reset Time | Note 2 |  | ns |  |
| $\mathrm{taS}_{\text {A }}[3][5]$ | High Address Setup Time | 5 |  | ns |  |
| $\mathrm{t}_{\text {AS-[4] }}$ [5] | Low Address Setup Time | 35 |  | ns |  |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold Time | 50 |  | ns |  |
| ${ }^{\text {t CE }}$ | Cenable On Time | $\begin{gathered} 90 \\ \hline 80^{*} \end{gathered}$ | $\begin{aligned} & \frac{500}{500^{*}} \end{aligned}$ | ns |  |
| ${ }^{\text {t }} \mathrm{C}$ | Cenable Off Time | 150 |  | ns |  |

## READ CYCLE

| Symbol | Parameter | Min. | Max. | Unit | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {RCY [ }}$ 6] | Read Cycle | 270 |  | ns | $\mathrm{t}_{\mathrm{T}}=15 \mathrm{~ns}$ |  |
|  |  | 260* |  | ns |  |  |
| tws | Write Enable to Cenable Setup Time | 0 |  | ns |  |  |
| ${ }_{\text {t }} \mathrm{O}$ | Cenable Output Delay |  | 75 | ns |  |  |
|  |  |  | $60 \mathrm{~ns}^{*}$ | ns |  |  |
| ${ }^{\text {tacc }}{ }^{[7]}$ | Address to Output Access |  | 95 | ns |  |  |
|  |  |  | 80* | ns |  |  |

## WRITE CYCLE

| Symbol | Parameter | Min. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {twCy }}$ [6] | Write Cycle | 270 |  | ns | $\mathrm{t}_{\mathrm{T}}=15 \mathrm{~ns}$ |
| twp | Write Enable Pulse Width | 70 |  | ns |  |
| twc | Write Enable to Cenable End | 70 | 120 | ns |  |
| $\mathrm{t}_{\text {DS }}{ }^{[10]}$ | Data Setup Time | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{DH}}{ }^{[11]}$ | Data Hold Time | 20 |  | ns |  |

## READ MODIFY WRITE CYCLE

| Symbol | Parameter | Min. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {RWC }}{ }^{[12]}$ | Read Modify Write Cycle | 340 |  | ns | $\mathrm{t}_{\mathrm{T}}=15 \mathrm{~ns}$ |
| $\mathrm{t}_{\text {CEM }}{ }^{\text {[13] }}$ | Cenable On Time | 160 | 500 | ns |  |
|  |  | 150* | 500* | ns |  |

## PLANAR REFRESH TIMING

| Symbol | Parameter | Min. | Max. | Unit | Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $t_{\text {CR }}$ | Cenable to Refresh Start | 50 |  | ns |  |
| $\mathrm{t}_{\mathrm{RCF}}$ | Refresh to Cenable End | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{RP}}$ | Refresh Pulse Width | 50 | 500 | ns |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Refresh to Cenable Start | 90 |  | ns |  |
| $\mathrm{t}_{\mathrm{REF}}$ | Time Between Planar Refresh | 1 | 10 | $\mu \mathrm{~s}$ |  |

NOTES: 1. The only requirement for the sequence of applying voltage to the device is that $V_{D D}$ and $V_{S S}$ should never be $0.3 V_{\text {more negative than }} V_{B B}$. 2 . $t_{A R}$ is defined as $t_{C E}+$ ${ }^{\mathrm{t}} \mathrm{T}-\mathrm{t}_{\mathrm{A}} \mathrm{H}$. During $\mathrm{t}_{\mathrm{AR}}$ addresses may only be reset low or remain stable. Addresses may change after the start of tcC and before the start of $\mathrm{t} A S$-- 3 . High addresses must be stable by the start of $t_{A S+}$ time. 4. Low addresses must be stable by the start of $t_{A S}$ - time. 5. To conserve power and reduce sensing noise, it is recommended that all addresses be reset low after $t_{C O}$ time and remain reset until $t_{A S}+$ time. 6. The parameter $t_{R C Y}$ and $t_{W C Y}$ are defined as $t_{T}+t_{C E}+t_{T}+t_{C C}$. 7. The parameter $t_{A C C}$ is defined as $t_{A S}+t_{T}+t_{C O}$. 8. The parameter ${ }^{t} C O$ is defined at $V_{O L}$ or $V_{O H}$ whichever occurs last. 9 . The load resistor $R_{L}$ is connected to $V_{\text {termination }}$ where $V_{\text {termination }}=-1.175 \mathrm{~V} \pm 60 \mathrm{~m} V$ at $25^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{C}}=$ $1.3 \mathrm{mV} /{ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{BB}} / \mathrm{V}_{\text {termination }}=4.43$. 10. The parameter $\mathrm{t}_{\mathrm{DS}}$ is referenced to the rising edge of write enable and the transition of data. 11. The parameter tDH is referenced to the falling edge of Cenable ( (3) ) or Write Enable ( (1) ), whichever occurs first. 12. The parameter $\mathrm{t}_{\mathrm{RWC}}$ is defined as $\mathrm{t}_{\mathrm{CO}}+\mathrm{t}_{\mathrm{WC}}+3 \mathrm{t}_{\mathrm{T}}+\mathrm{t}_{\mathrm{CC}}+\mathrm{modify}^{\mathrm{time}}$ or $\mathrm{t}_{\mathrm{T}}+\mathrm{t} \mathrm{CEM}+\mathrm{t}_{\mathrm{T}}+\mathrm{t}_{\mathrm{CC}}+$ modify time. 13. TCEM applies for Read Modify Write Cycle.
*These parameters refer to the 2105-1.



Capacitance $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{D D}=12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{B B}=-5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{S S}=0 \mathrm{~V}$, unless otherwise specified.

| Symbol | Parameter | Plastic Pkg. Typ. Max. |  | Unit | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance (Address, $\mathrm{D}_{\text {IN }}, \mathrm{WE}, \mathrm{Ref}$ ) | 4 | 6 | pF | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ | $\begin{aligned} & f=1 \mathrm{MHz} \text {. All } \\ & - \text { Unused Pins Are } \\ & \text { at } \mathrm{V}_{\mathrm{SS}} . \end{aligned}$ |
| $\mathrm{C}_{\text {OUT }}$ | Data Out Capacitance | 4 | 6 | pF | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ |  |
| $\mathrm{C}_{\text {CE }}$ | Effective Cenable Capacitance | 65 | 85 | pF | Note 1 |  |

## Typical Data Output Characteristics

The actual oscilloscope photo below shows the Cenable input and the resulting data outputs of two address locations during read of a typical device. One location with a one (high) stored and the other with a zero (low) stored. The output would normally be strobed at $t_{\mathrm{CO}}$ time. For a high output the condition of $\mathrm{V}_{\mathrm{OH}}$ between OV and -80 mV must be met. For a low output the condition of $\mathrm{V}_{\mathrm{OL}}$ more negative than -150 mV must be met.


Typical Current Transients vs. Time


## Application Information

## Basic Cell Operation

## Read or Write Cycle

The basic 2105 storage element, as shown in the Figure, is comprised of the distributed gate to substrate capacitance of $Q_{6}$ and $Q_{7}$. A one or a zero is stored by charging one capacitor and discharging the other. $\mathrm{Q}_{6}$ and $\mathrm{Q}_{7}$ are cross coupled and provide a stable flip-flop when $Q_{1}, Q_{2}, Q_{4}$, and $\mathrm{Q}_{5}$ are turned on. $\mathrm{Q}_{4}$ and $\mathrm{Q}_{5}$ are enabled by one of the 32 row select decoders. Enabling $Q_{4}$ and $Q_{5}$ connects the storage elements to the column I/O bus. A few nanoseconds later $\mathrm{O}_{1}, \mathrm{O}_{2}, \mathrm{Q}_{3}$ are disabled when Cenable becomes true. When $\mathrm{Q}_{1}$ and $\mathrm{Q}_{2}$ are disabled, they form a high resistance load to each of the differential column I/O lines. This allows a differential voltage to be developed across the lines. The differential voltage will either originate from $\mathrm{Q}_{6}$ and $\mathrm{Q}_{7}$ (in a read mode) or from the data in line if Write, Enable, Cenable and column decode are all true. In the case of a read cycle, the information in the cell is retained. Enabling the write bus will override the $\mathrm{Q}_{6}$ and $\mathrm{Q}_{7}$ levels and charge their distributed capacities to the new data value. If the write bus is not enabled, the data from $Q_{6}$ and $Q_{7}$ is gated to the read bus by way of $Q_{8}$ and $Q_{9}$ which are also gated by the column select decode signal. The data on the read bus is amplified by the data out sense amplifier and becomes the data out signal from the device. When chip enable goes false, (logic 0 ), $\mathrm{Q}_{1}, \mathrm{Q}_{2}$ and $\mathrm{Q}_{3}$ will conduct. The low resistance of these elements insures a zero volt difference across the I/O lines. Incidentally, this provides a refresh condition on the row which is selected and a data hold condition on the other 31 rows.

## Refreshing the Cell

During refresh, $\mathrm{Q}_{1}-\mathrm{Q}_{3}$ are on, connecting both sides of the column I/O bus to $\mathrm{V}_{\mathrm{DD}}$ through a low resistance path. If $\mathrm{Q}_{4}$ and $\mathrm{Q}_{5}$ are turned off (rows not selected), the data on the distributed capacitance of $\mathrm{Q}_{4}$ and $\mathrm{O}_{5}$ will eventually leak off. However, applying a refresh signal to all rows will enable $Q_{4}$ and $Q_{5}$ on all 1024 cells. $Q_{4}$ and $Q_{6}$ become a voltage divider to the gate of $\mathrm{Q}_{7}$ as $\mathrm{Q}_{5}$ and $\mathrm{Q}_{7}$ form a voltage divider for the gate of $\mathrm{Q}_{6}$. Both dividers form a regenerative feed back network to re-enforce the initial charges on the distributed capacity of the storage element. Isolation between cells on the same column is provided by the low resistance of $\mathrm{Q}_{1}, \mathrm{Q}_{2}$ and $\mathrm{Q}_{3}$. Removing the refresh signal restores the circuits to a data hold condition.


Simplified memory cell and associated circuitry.

## Power Supply Requirements

The 2105 N -channel device requires only two voltages for operation. $V_{D D}$, the most positive voltage, is +12 volts, $V_{B B}$ is either -5 volts or -5.2 volts, and $V_{S S}$ is 0 volts (ground).
$V_{B B}$ is the substrate voltage and is normally equal to the standard ECL -5.2 volt level. $V_{B B}$ is the most negative voltage present and serves to maintain a back bias between the substrate and active elements. Back biasing the substrate increases the MOS threshold levels, and maintains isolation between independent adjacent elements. The current associated with $\mathrm{V}_{\mathrm{BB}}, \mathrm{I}_{\mathrm{BB}}$ has three states that are of concern to the designer. $\mathrm{I}_{\mathrm{BB} 1}$ is the $\mathrm{V}_{\mathrm{BB}}$ current with cenable on, but does not include the leading and trailing edge transition currents. $I_{B B S}$ is the standby current and includes the refresh transient currents. $I_{B B A V}$ is the average $V_{B B}$ current over a memory cycle. All three currents vary inversely with temperature as shown in the figure on the data sheet. Typical $I_{B B}$ transients are presented in the figure below.

A positive voltage on the N -channel substrate could occur if the $\mathrm{V}_{\mathrm{BB}}$ line becomes accidentally connected to a positive voltage line and if the $V_{B B}$ power supply current limit is set lower than the current limit of the positive supply. A positive N -channel substrate to ground ( $\mathrm{V}_{\mathrm{SS}}$ ) bias will result in a substrate current through each 2105 device. By use of current limiting power supplies and connecting a diode from $V_{B B}$ to $V_{S S}$, (anode to $V_{B B}$ and cathode to $V_{S S}$ ) the forward substrate currents will be reduced, thus preventing possible catastrophic results from occurring.
$V_{D D}$ is the most positive voltage associated with an N -channel device, and for the 2105 is equal to 12 volts. The $V_{D D}$ current, IDD, varies depending on the mode of operation of the memory. $I_{D D 1}$ is the $V_{D D}$ current with cenable on, but


Typical $\mathrm{I}_{\mathrm{BB}}$ transients.
does not include the leading and trailing edge transition currents. IDD2 is the current for cenable off and the addresses high which is the maximum current related to addresses cycling on devices that are not selected. IDDS is the standby current with cenable off, and is also related to the refresh frequency. IDDAV is the average $\mathrm{V}_{\mathrm{DD}}$ current over a memory cycle. Typical $I_{D D}$ transient currents are presented in the last figure.

The IDDS standby current includes the average of the planar refresh current. During each refresh pulse, a typical current surge in the order of 100 mA and 20 ns duration is drawn from the $V_{D D}$ supply. The amount of standby current represented by refresh is calculated by averaging this $I_{D D}$ refresh' pulse over the $10 \mu$ s refresh cycle time. Stated in equation form:

$$
I_{\text {REF AV }}=\frac{O N T I M E}{\text { TOTAL TIME }} \times I_{\text {PREF }}
$$

OR, numerically

$$
\mathrm{I}_{\mathrm{REF} \mathrm{AV}} \pm \frac{20 \times 10^{-9} \mathrm{SEC}}{10 \times 10^{-6 ~ S E C}} \times 100 \mathrm{~mA}=.2 \mathrm{~mA}
$$

The above equation indicates that the average refresh current is proportional to the refresh frequency. Thus, doubling the refresh rate from 100 kHz to 200 kHz would double $I_{\text {REF AV }}$, or, for the IDDS value in Table VII,

$$
\begin{aligned}
I_{\mathrm{DDS}} & =I_{\mathrm{MIN}}+I_{\mathrm{REF} \mathrm{AV}} \\
& =2.8 \mathrm{~mA}+.4 \mathrm{~mA}=3.2 \mathrm{~mA}
\end{aligned}
$$



Typical IDD transients.

# 1024 BIT HIGH SPEED DYNAMIC MOS RANDOM ACCESS MEMORY 

## Invisible Refresh

\author{

- High Speed N-Channel85 ns Maximum Access Time <br> - Cycle Time-- 190 ns Maximum <br> - Planar Refresh <br> - Standby Power-100 $\mu$ W/Bit <br> - Fully Decoded-On Chip Address Decode
}
- Low Level Address, Data, Write Enable Inputs
- Current Sinking Output
- OR-Tie Capability
- All Inputs Have Protection Against Static Charge
- Standard 18-Pin Dual In-Line Packages

The Intel 2105-2 is a very high speed 1024 word by one bit dynamic random access memory element using normally off N-Channel MOS devices integrated on a monolithic array.
The $2105-2$ is designed for memory applications where very high speed, low cost, and low power dissipation are important design objectives. The planar refresh mode of operation simplifies system design and allows all 1024 memory cells to be refreshed at once. The refresh timing is completely asynchronous to all other 2105-2 timing.
The Intel 2105-2 is fabricated with N-Channel silicon gate technology. This technology allows the design and production of high performance, easy to use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-Channel silicon gate technology.


## Absolute Maximum Ratings*

Temperature Under Bias . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
All Input or Output Voltages with Respect to the most Negative Supply Voltage, VBB . . . . . . . . . . . . . . . . . +25 V to -0.3 V
Supply Voltages $V_{D D}$ and $V_{S S}$ with Respect to $V_{B B}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +20 V to -0.3 V
Power Dissipation

## *COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. and Operating Characteristics

$T_{A}=0^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{B B}=-5.2 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{S S}=0 \mathrm{~V}$, unless otherwise specified. ${ }^{[2]}$

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. [1] | Max. |  |  |
| $I_{L I}$ | Input Load Current <br> (Address, $\mathrm{D}_{\text {IN }}$, WE) |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{N}}=0 \mathrm{~V}$ to 6.5 V |
| $I_{\text {LIC }}$ | Input Load Current (CE, Ref) |  |  | 10 | $\mu \mathrm{A}$ | $V_{\text {IN }}=0 \mathrm{~V}$ to $\mathrm{V}_{D D}+0.5 \mathrm{~V}$ |
| I Lo | Output Leakage Current |  |  | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ |
| IDD1 | $V_{D D}$ Current During Cenable ON |  | 30 | 44 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CE}}=13.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} \text { to } 4 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |
| IDD2 | $V_{D D}$ Current During Cenable OFF, Address High |  | 15 | 21 | mA | $V_{C E}=0 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{~N}}=4 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| IDDS | Average Standby VDD Current During Cenable OFF |  | 3.0 | 6.0 | mA | $\begin{aligned} & V_{C E}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{t}_{\mathrm{REF}}=10 \mu \mathrm{~S} \end{aligned}$ |
| $\left\|I_{\text {BB1 }}\right\|$ | $\mathrm{V}_{\mathrm{BB}}$ Current During Cenable ON |  | 5.5 | 10.5 | mA | $\begin{aligned} & V_{C E}=13.6 \mathrm{~V}, \mathrm{~V}_{I N}=0 \mathrm{~V} \text { to } 4 \mathrm{~V}, \\ & D_{\text {OUT }}=0 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |
| $\left\|{ }_{\text {BBS }}\right\|$ | Standby $V_{B B}$ Current During Cenable OFF |  | 2.5 | 5.0 | mA | $\begin{aligned} & V_{C E}=0 \mathrm{~V}, \mathrm{~V}_{I N}=0 \mathrm{~V} \text { to } 4 \mathrm{~V}, \\ & D_{O U T}=0 \mathrm{~V}, \mathrm{t}_{\mathrm{REF}}=10 \mu \mathrm{~s}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |
| IDDAV | Average V ${ }_{\text {DD }}$ Supply Current |  | 28 | 41 | mA | $\mathrm{t}_{\mathrm{cyc}}=190 \mathrm{~ns}, \mathrm{t}_{\text {REF }}=10 \mu \mathrm{~s}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| $\mid I_{B B}$ AV $\mid$ | Average $\mathrm{V}_{\text {BB }}$ Supply Current |  | 4.5 | 9.0 | mA | $\mathrm{t}_{\mathrm{cyc}}=190 \mathrm{~ns}, \mathrm{t}_{\text {REF }}=10 \mu \mathrm{~s}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| $V_{\text {IL }}$ | Input Low Level Voltage (All Inputs) | $\mathrm{V}_{S S}-1$ |  | $\mathrm{V}_{S S}+1$ | V |  |
| $V_{1 H}$ | Input High Level Voltage (Address, $\mathrm{D}_{\mathrm{IN}}$, WE) | 4.0 |  | 6.5 | V |  |
| $V_{1 H C}$ | Input High Level Voltage (CE, Ref) | $\mathrm{V}_{\mathrm{DD}}{ }^{-1}$ |  | $\mathrm{V}_{\mathrm{DD}}+1$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage ${ }^{\text {[4] }}$ |  |  | -150 | mV | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ at $\mathrm{t}_{\mathrm{CO}}=65 \mathrm{~ns}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage ${ }^{[4]}$ | -80 |  |  | mV | $\mathrm{R}_{\mathrm{L}}=100 \Omega$ at $\mathrm{t}_{\mathrm{CO}}=65 \mathrm{~ns}$ |

## NOTES:

[^7]4. Output voltages are measured w.r.t. $\mathrm{V}_{\text {termination }}$
5. The load resistor $R_{L}$ is connected to $V_{\text {termination }}$ where $V_{\text {termination }}=-1.175 \mathrm{~V} \pm 60 \mathrm{mV}$ at $25^{\circ} \mathrm{C}, \mathrm{T}^{\mathrm{C}}=1.3 \mathrm{mV} /{ }^{\circ} \mathrm{C}$, $\mathrm{V}_{\mathrm{BB}} / \mathrm{V}_{\text {termination }}=4.43$.
A. C. Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{B B}=-5.2 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, unless otherwise specified. READ, WRITE, and READ MODIFY WRITE CYCLE

| Symbol | Parameter | Min. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {REF }}$ | Time Between Planar Refresh Pulses | 1 | 10 | $\mu \mathrm{s}$ |  |
| $t_{\text {AR }}$ | Address Reset Time | Note 2 |  | ns |  |
| $\mathrm{taS}_{\text {+ }}{ }^{(3)]}$ [5] | High Address Setup Time | 5 |  | ns |  |
| $\mathrm{t}_{\text {AS- }}{ }^{\text {[4] [5] }}$ | Low Address Setup Time | 35 |  | ns |  |
| $t_{\text {AH }}$ | Address Hold Time | 50 |  | ns |  |
| ${ }^{\text {t }}$ CE | Cenable On Time | 80 | 360 | ns |  |
| ${ }_{\text {t }}$ C | Cenable Off Time | 80 |  | ns |  |

## READ CYCLE

| Symbol | Parameter | Min. | Max. | Unit | Conditio |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{RCY}}{ }^{[6]}$ | Read Cycle | 190 |  | ns | $\begin{aligned} & \mathrm{t}_{\mathrm{T}}=15 \mathrm{~ns} \\ & \begin{array}{c} \mathrm{C}_{\text {LOAD }}=50 \mathrm{pF} \\ \mathrm{R}_{\text {LOAD }}=100 \Omega \\ \text { Refer to Note } 8 \end{array} \\ & R_{\mathrm{L}} \quad \underset{V_{\text {TERM }}}{ } \mathrm{C}_{\mathrm{L}} \\ & \hline \end{aligned}$ |  |
| $t_{\text {WS }}$ | Write Enable to Cenable Set Up Time | 0 |  | ns |  |  |
| ${ }^{\text {t }} \mathrm{CO}$ | Cenable Output Delay |  | 65 | ns |  |  |
| $\mathrm{t}_{\text {ACC }}{ }^{[7]}$ | Address to Output Access |  | 85 | ns |  |  |

## WRITE CYCLE

| Symbol | Parameter | Min. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{WCY}}{ }^{[6]}$ | Write Cycle | 190 |  | ns | $\mathrm{t}_{\mathrm{T}}=15 \mathrm{~ns}$ |
| ${ }^{\text {W }}$ W | Write Enable Pulse Width | 70 |  | ns |  |
| ${ }^{\text {w }}$ w | Write Enable to Cenable End | 70 | 120 | ns |  |
| $\mathrm{t}_{\mathrm{DS}}{ }^{[10]}$ | Data Set Up Time | 0 |  | ns |  |
| $\mathrm{t}_{\text {DH }}{ }^{[11]}$ | Data Hold Time | 20 |  | ns |  |

## READ MODIFY WRITE CYCLE

| Symbol | Parameter | Min. | Max. | Unit | Conditions |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{RWC}^{[12]}}$ | Read Modify Write Cycle | 270 |  | ns | $\mathrm{t}_{\mathrm{T}}=15 \mathrm{~ns}$ |
| $\mathrm{t}_{\text {CEM }}{ }^{[13]}$ | Cenable On Time | 160 | 360 | ns |  |

## PLANAR REFRESH TIMING

| Symbol | Parameter | Min. | Max. | Unit | Conditions |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $t_{\text {RP }}$ | Asynchronous Refresh P.W. | $\mathrm{t}_{\mathrm{CE}}+140$ |  | ns | The refresh pulse timing is not <br> related to any other signal. |
| $\mathrm{t}_{\text {REF }}$ | Time Between Planar Refresh | 1 | 10 | $\mu \mathrm{~s}$ |  |

NOTES: 1. The only requirement for the sequence of applying voltage to the device is that $V_{D D}$ and $V_{S S}$ should never be $0.3 V_{\text {more }}$ negative than $V_{B B}$.
2. ${ }^{t} A R$ is defined as $t_{C E}+t_{T}-t_{A H}$. During $t_{A R}$ addresses may only be reset low or remain stable. Addresses may change after the start of ${ }^{t} \mathrm{CC}$ and before the start of $\mathrm{t}_{\mathrm{AS}}$ -
3. High addresses must be stable by the start of taS+ time.
4. Low addresses must be stable by the start of $t_{A S-}$ time.
5. To conserve power and reduce sensing noise, it is recommended that all addresses be reset low after tco time and remain reset until tas+ time.
6. The parameter $t_{R C Y}$ and ${ }^{2} W C Y$ are defined as $t_{T}+{ }^{t} C E+t_{T}+t_{C C}$.
7. The parameter $t_{A C C}$ is defined as $t_{A S}+t_{T}+t_{C O}$.
8. The parameter $\mathrm{t}_{\mathrm{CO}}$ is defined at $\mathrm{V}_{\mathrm{OL}}$ or $\mathrm{V}_{\mathrm{OH}}$, whichever occurs last.
9. The load resistor $R_{L}$ is connected to $V_{\text {termination }}$ where $V_{\text {termination }}=-1.175 \mathrm{~V} \pm 60 \mathrm{mV}$ at $25^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{C}}=1.3 \mathrm{mV} /{ }^{\circ} \mathrm{C}$, $V_{B B} / V_{\text {termination }}=4.43$.
10. The parameter tDS is referenced to the rising edge of Write Enable and the transition of data.
11. The parameter $\mathrm{t}_{\mathrm{DH}}$ is referenced to the falling edge of Cenable (3) ) or Write Enable ( (1) ), whichever occurs first.

13. TCEM applies for Read Modify Write Cycle.

Waveforms
READ CYCLE


## WRITE CYCLE



NOTES:
(1) $v_{S S}+1.5 \mathrm{~V}$
(3) $v_{S S}+2.0 \mathrm{~V}$
(2) $\mathrm{V}_{\mathrm{SS}}+3.0 \mathrm{~V}$
(4) $V_{D D}-2.0 \mathrm{~V}$
(5) The parameter tco is defined at $\mathrm{V}_{\mathrm{OL}}$ or $\mathrm{V}_{\mathrm{OH}}$, whichever occurs last. $R_{L}=100 \Omega, C_{L}=50 \mathrm{pF}$.
(6) Data Out is valid during
tCE time or until Write tCE time or until
Enable goes high.

## FULLY DECODED RANDOM ACCESS 4096 BIT DYNAMIC MEMORY

## * Access Time -- 300 ns max. <br> * Refresh Period --2 ms

\author{

- Low Cost Per Bit <br> - Low Standby Power <br> - Easy System Interface <br> - Only One High Voltage Input Signal-Chip Enable <br> - Low Level Address, Data, Write Enable, Chip Select Inputs
}
- Address Registers Incorporated on the Chip
- Simple Memory Expansion Chip Select Input Lead
- Fully Decoded-On Chip Address Decode
- Output is Three State and TTL Compatible
- Ceramic and Plastic 22-Pin DIPs

The Intel 2107A is a 4096 word by 1 bit dynamic $n$-channel MOS RAM. It was designed for memory applications where very low cost and large bit storage are important design objectives. The 2107A uses dynamic circuitry which reduces the operation and standby power dissipation.

Reading information from the memory is non-destructive. Refreshing is accomplished by performing one read cycle on each of the 64 row addresses. Each row address must be refreshed every two milliseconds. The memory is refreshed whether Chip Select is a logic one or a logic zero.

The 2107 A is fabricated with n-channel silicon gate technology. This technology allows the design and production of high performance, easy to use MOS circuits and provides a higher functional density on a monolithic chip than other MOS technologies.

PIN CONFIGURATION


LOGIC SYMBOL


PIN NAMES

| DIN | DATA INPUT | CE | CHIP ENABLE |
| :--- | :--- | :--- | :--- |
| $\mathrm{A}_{0} \cdot \mathrm{~A}_{11}$ | ADDRESS INPUTS* | $\overline{\mathrm{DOUT}}$ | DATA OUTPUT |
| $\overline{W E}$ | WRITE ENABLE | V $_{\text {CC }}$ | POWER (+5V) |
| $\overline{\mathrm{CS}}$ | CHIP SELECT | NC | NOT CONNECTED |

[^8]BLOCK DIAGRAM


| Wholute Maximum Ratings* |  |
| :---: | :---: |
| Ththtitrature Under Bias . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} 0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |  |
| Thtatye Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ <br> All Itput or Output Voltages with Respect to the most Negative Supply Voltage, $\mathrm{V}_{\mathrm{BB}} \ldots \ldots$. . . . . . . . . . . . . +25V to -0.3 V |  |
|  |  |
|  |  |
| \|hetar Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.0W |  |
| tolmment: <br> Chtases above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating thty and functional operation of the device at these or any other conditions above those indicated in the operational sections of thimpecification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. |  |
|  |  |

## DiC. and Operating Characteristics

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{D D}=+12 \mathrm{~V} \pm 5 \%, V_{C C}=+5 \mathrm{~V} \pm 5 \%, V_{B B}{ }^{[1]}=-5 \mathrm{~V} \pm 5 \%, V_{S S}=0 \mathrm{~V}$, unless otherwise notes.

| Symbol | Parameter | Limits |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. ${ }^{\text {[2] }}$ | Max. |  |  |
| 1.1 | Input Load Current <br> (all inputs except CE) |  | . 01 | 10 | $\mu \mathrm{A}$ | $V_{\text {IN }}=V_{\text {IL MIN }}$ to $V_{\text {IH MAX }}$ |
| Itc | Input Load Current |  | . 01 | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL MIN }}$ to $\mathrm{V}_{\text {IH MAX }}$ |
| \|lol | Output Leakage Current for high impedance state |  | . 01 | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{CE}=-1 \mathrm{~V} \text { to }+.8 \mathrm{~V} \text { or } \overline{\mathrm{CS}}=3.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V} \text { to } 5.25 \mathrm{~V} \end{aligned}$ |
| IbD1 | VDD Supply Current during CE off[3] | . | . 1 | 100 | $\mu \mathrm{A}$ | $C E=-1 \mathrm{~V}$ to +.8V |
| lod2 | VDD Supply Current during CE on |  | 14 | 22 | mA | $C E=V_{I H C}, T_{A}=25^{\circ} \mathrm{C}$ |
| IdDaV | Average VDD Supply Current |  | 23 | 34 | mA | $\begin{aligned} & \text { Cycle time }=700 \mathrm{~ns}, \mathrm{t}_{\mathrm{CEW}}=480 \mathrm{~ns}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \text {, Fig. } 1,3 \end{aligned}$ |
| Icc1 | VCc Supply Current during CE off |  | . 01 | 10 | $\mu \mathrm{A}$ | $C E=-1 \mathrm{~V}$ to +.8 V |
| $1 \mathrm{CC2}$ | VCc Supply Current during CE on |  | 5 | 10 | mA | $C E=V_{1 H C}, T_{A}=25^{\circ} \mathrm{C}$ |
| İccav. | Average VCC Supply Current |  | 6 | 10 | mA | $\begin{aligned} & \text { Cycle time }=700 \mathrm{~ns}, \mathrm{t}_{\mathrm{CEW}}=480 \mathrm{~ns} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \text { Fig. } 2,4 \end{aligned}$ |
| $I_{B B}$ | $V_{B B}$ Supply Current |  | 1 | 100 | $\mu \mathrm{A}$ |  |
| $V_{\text {IL }}$ | Input Low Voltage [4] | -1.0 |  | 0.8 | V |  |
| $\mathrm{V}_{1 \mathrm{H}}$ | Input High Voltage [4] | 3.5 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |  |
| VILC | CE Input Low Voltage ${ }^{[4]}$ | -1.0 |  | +1.0 | V |  |
| $V_{1 H C}$ | CE Input High Voltage | $V_{D D}-1$ |  | $V_{D D}+1$ | v |  |
| VOL | Output Low Voltage ${ }^{\text {[4] }}$ | 0.0 |  | 0.45 | V | $\mathrm{lOL}^{\text {a }}=1.7 \mathrm{~mA}$, Fig. 6 |
| V OH | Output High Voltage ${ }^{4]}$ | 2.4 |  | Vcc | V | $\mathrm{IOH}=-100 \mu \mathrm{~A}$, Fig. 5 |

## Notes:

t. The only requirement for the sequence of applying voltage to the device is that $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{CC}}$, and $\mathrm{V}_{\mathrm{SS}}$ should never be .3 V or more negative than $V_{B B}$.
2. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal power supply voltages.
3. The IDD and ICC currents flow to $V_{S S}$. The $I_{B B}$ current is the sum of all leakage currents.
4. Referenced to $\mathrm{V}_{\mathrm{SS}}$ unless otherwise noted.

## D.C. Characteristics

Fig. 1. Idd AVERAGE VS. temperature


Fig. 3. TYPICAL IDD AVERAGE VS. CYCLE TIME


Fig. 5. TYPICAL $I_{O H}$ Vs. $V_{O H}$


Fig. 7. TYPICAL REFRESH VS. TEMPERATURE


Fig. 2. Icc AVERAGE VS. TEMPERATURE


Fig. 4. TYPICAL Icc AVERAGE VS. CYCLE TIME


Fig. 6. TYPICAL IOL VS. $\mathrm{V}_{\mathrm{OL}}$


Fig. 8. typical access time vs. temperature

A.C. Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{BB}}=-5 \mathrm{~V} \pm 5 \%$,

READ, WRITE, AND READ MODIFY/WRITE CYCLE $V_{S S}=0 V$, unless otherwise noted.

| Symbol | Parameter | Min. | Max. | Unit |  |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $t_{\text {REF }}$ | Time Between Refresh |  | 2 | ms |  |
| $\mathrm{t}_{\mathrm{AC}}$ | Address to CE Set Up Time | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold Time | 100 |  | ns |  |
| $\mathrm{t}_{\mathrm{C}}$ | CE Off Time | 180 |  | ns |  |
| $\mathrm{t}_{\mathrm{T}}$ | CE Transition Time |  | 50 |  |  |
| $\mathrm{t}_{\text {CF }}$ | CE Off to Output <br> High Impedance State | 0 |  | ns |  |

READ CYCLE

| Symbol | Parameter | Min. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{RCY}}$ | Read Cycle Time | 500 |  | ns | $\mathrm{t}_{\mathrm{T}}=20 \mathrm{~ns}$ |
| tcer | CE On Time During Read | 280 | 3000 | ns |  |
| ${ }^{\text {t }}$ CO | CE Output Delay |  | 280 | ns | $\begin{aligned} & \mathrm{C}_{\text {load }}=50 \mathrm{pF}, \text { Load }=\text { One TTL Gate, } \\ & \text { Ref }=2.0 \mathrm{~V} \text { for High, } 0.8 \mathrm{~V} \text { for Low. } \\ & t_{\mathrm{ACC}}=\mathrm{t}_{\mathrm{AC}}+\mathrm{t}_{\mathrm{CO}}+1 \mathrm{t}_{\mathrm{T}} \end{aligned}$ |
| ${ }^{\text {t }}$ ACC | Address to Output Access |  | 300 | ns |  |
| twL | CE to $\overline{\mathrm{WE}}$ Low | 0 |  | ns |  |
| twc | $\overline{W E}$ to CE on | 0 |  | ns |  |

## WRITE CYCLE

| Symbol | Parameter | Min. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| twcy | Write Cycle Time | 700 |  | ns | $\mathrm{t}_{\mathrm{T}}=20 \mathrm{~ns}$ |
| ${ }_{\text {t CEW }}$ | CE Width During Write | 480 | 3000 | ns. |  |
| $\mathrm{t}_{\mathrm{w}}$ | $\overline{\text { WE }}$ to CE Off | 340 |  | ns |  |
| ${ }^{\text {c }}$ W | CE to $\overline{\text { WE }}$ High | 300 |  | ns |  |
| tow | DIN to WE Set Up | 0 |  | ns |  |
| ${ }^{\text {t }}{ }^{\text {d }}{ }^{[1]}$ | CE to $\mathrm{D}_{\text {IN }}$ Set Up |  | 50 | ns |  |
| ${ }^{\text {t }}$ DH | DIN Hold Time | 0 |  | ns |  |
| twp | WE Pulse Width | 150 |  | ns |  |
| tww | WE Wait | 0 |  | ns |  |
| twc | $\overline{\text { WE }}$ to CE On | 0 |  | ns |  |

Capacitance ${ }^{[2]} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Symbol | Test | Plastic And <br> Ceramic Pkg. <br> Typ. <br> Max. |  | Unit | Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{AD}}$ | Address Capacitance, $\overline{\mathrm{CS}, \overline{\mathrm{WE}}, \mathrm{D}_{\mathrm{IN}}}$ | 3 | 6 | pF | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}}$ |
| $\mathrm{C}_{\mathrm{CE}}$ | CE Capacitance | 17 | 25 | pF | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}}$ |
| $\mathrm{C}_{\text {OUT }}$ | Data Output Capacitance | 3 | 6 | pF | $\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}$ |

Notes: 1. tCD applies only when $\mathrm{t} \mathbf{W}>$ tcew -50 ns .
2. Capacitance measured with Boonton Meter or effective capacitance calculated from the equation
$C=\frac{I \Delta t}{\Delta V}$ with the current equal to a constant 20 mA .

Read Modify Write Cycle


Note 1. ${ }^{\mathrm{C}_{\mathrm{CRW}}}{ }^{-\mathrm{t}_{\mathrm{w}}}={ }^{\mathrm{t}} \mathrm{CO}^{\circ}$


NOTES:

1. $V_{S S}+1.5 \mathrm{~V}$ is the reference tevel for measuring timing of the address $C S, W E$, and $D_{I N}$.
$V_{S S}+3.0 V$ is the reference level for measuring timing of the address, $C S, W E$, and $D_{I N}$
$\mathrm{V}_{\mathrm{SS}}+2.0 \mathrm{~V}$ is the reference level for measuring timing of CE .
2. $V_{D D}-2 V$ is the reference tevel for measuring timing of $C E$.
3. $\mathrm{V}_{\mathrm{SS}}+2.0 \mathrm{~V}$ is the reference level for measuring the timing of DOUT.

Read and Refresh Cycle ${ }^{[1]}$


## Write Cycle



NOTES: 1. For Refresh cycle row and column addresses must be stable before $t_{A C}$ and remain stable for entire $t_{A H}$ period.
2. $V_{S S}+1.5 \mathrm{~V}$ is the reference level for measuring timing of the addresses, $\overline{C S}, \overline{W E}$, and $D_{I N}$.
3. $V_{S S}+3.0 \mathrm{~V}$ is the reference level for measuring timing of the addresses, $\overline{C S}, \overline{W E}$, and $D_{I N}$.
4. $V_{S S}+2.0 \mathrm{~V}$ is the reference level for measuring timing of $C E$.
5. $V_{D D}-2 V$ is the reference level for measuring timing of $C E$.
6. $\mathrm{V}_{\mathrm{SS}}+2.0 \mathrm{~V}$ is the reference level for measuring the timing of $\overline{\mathrm{DOUT}_{\mathrm{OUT}}}$.

## FULLY DECODED RANDOM ACCESS 4096 BIT DYNAMIC MEMORY

## *Access Time--280 ns max. *Write Cycle Time-550 ns *Read Cycle Time--420 ns

The 2107A-1 is a high speed version of the 2107A. Please refer to page 2-67 for functional description, pin configuration, logic symbol, and block diagram. See page 2-68 for absolute maximum ratings and page 2-70 for capacitance specification. Refer to page 2-72 for read and write cycle timing definitions, and page 2-71 for read-modify-write cycle timing definitions.

## D.C. and Operating Characteristics

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{D D}=+12 \mathrm{~V} \pm 5 \%, V_{C C}=+5 \mathrm{~V} \pm 5 \%, V_{B B}{ }^{[1]}=-5 \mathrm{~V} \pm 5 \%, V_{S S}=0 \mathrm{~V}$, unless otherwise notes.

| Symbol | Parameter | Limits |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. ${ }^{[2]}$ | Max. |  |  |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Load Current <br> (all inputs except CE) |  | . 01 | 10 | $\mu \mathrm{A}$ | $V_{\text {IN }}=V_{\text {IL MIN }}$ to $V_{\text {IH MAX }}$ |
| ILC | Input Load Current |  | . 01 | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL M M }}$ M to $\mathrm{V}_{\text {IH MAX }}$ |
| $\|\mathrm{ILO}\|$ | Output Leakage Current for high impedance state |  | . 01 | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{CE}=-1 \mathrm{~V} \text { to }+.8 \mathrm{~V} \text { or } \overline{\mathrm{CS}}=3.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V} \text { to } 5.25 \mathrm{~V} \end{aligned}$ |
| IDD1 | $\mathrm{V}_{\mathrm{DD}}$ Supply Current during CE off[3] |  | . 1 | 100 | $\mu \mathrm{A}$ | $C E=-1 \mathrm{~V}$ to +.8 V |
| IDD2 | $V_{D D}$ Supply Current during CE on |  | 14 | 22 | mA | $C E=V_{I H C}{ }^{\circ}, T_{A}=25^{\circ} \mathrm{C}$ |
| IDD AV | Average VDD Supply Current |  | 28 | 38 | mA | $\begin{aligned} & \text { Cycle time }=550 \mathrm{~ns}, \mathrm{t}_{\mathrm{CEW}}=410 \mathrm{~ns} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \text { Fig. } 1,3 \end{aligned}$ |
| Icc1 | $\mathrm{V}_{\mathrm{CC}}$ Supply Current during CE off |  | . 01 | 10 | $\mu \mathrm{A}$ | $C E=-1 \mathrm{~V}$ to +.8 V |
| $I_{\text {cc2 }}$ | $V_{C C}$ Supply Current during CE on |  | 5 | 10 | mA | $C E=V_{1 H C}, T_{A}=25^{\circ} \mathrm{C}$ |
| Icc av | Average $\mathrm{V}_{\mathrm{CC}}$ Supply Current |  | 8 | 12 | mA | Cycle time $=550 \mathrm{~ns}, \mathrm{t}_{\mathrm{CEW}}=410 \mathrm{~ns}$ $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Fig. 2,4 |
| $I_{B B}$ | $V_{B B}$ Supply Current |  | 1 | 100 | $\mu \mathrm{A}$ |  |
| $V_{\text {IL }}$ | Input Low Voltage[4] | -1.0 |  | 0.8 | V |  |
| $\mathrm{V}_{1} \mathrm{H}$ | Input High Voltage ${ }^{\text {[4] }}$ | 3.5 |  | $\mathrm{V}_{\mathrm{cc}}+1$ | V |  |
| VILC | CE Input Low Voltage[4] | -1.0 |  | +1.0 | V |  |
| $\mathrm{V}_{\text {HC }}$ | CE Input High Voltage | $V_{D D}-1$ |  | $V_{D D}+1$ | V |  |
| VOL | Output Low Voltage ${ }^{\text {[4] }}$ | 0.0 |  | 0.45 | V | $\mathrm{IOL}=1.7 \mathrm{~mA}$, Fig. 6 |
| VOH | Output High Voltage ${ }^{\text {[4] }}$ | 2.4 |  | $\mathrm{V}_{\mathrm{cc}}$ | V | $\mathrm{IOH}^{\prime}=-100 \mu \mathrm{~A}, \mathrm{Fig} .5$ |

NOTES:

1. The only requirement for the sequence of applying voltage to the device is that $V_{D D}, V_{C C}$, and $V_{S S}$ should never be $.3 V_{\text {more }}$ negative than $V_{B B}$.
2. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal power supply voltages.
3. The $I_{D D}$ and $I_{C C}$ currents flow to $V_{S S}$. The $I_{B B}$ current is the sum of all leakage currents.
4. Referenced to $V_{S S}$ unless otherwise noted.

## SILICON GATE MOS 2107A-1

A.C. Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{BB}}=-5 \mathrm{~V} \pm 5 \%$,

READ, WRITE, AND READ MODIFY/WRITE CYCLE $V_{S S}=0 V$, unless otherwise noted.

| Symbol | Parameter | Min. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {REF }}$ | Time Between Refresh |  | 1 | ms | ${ }^{t} \mathrm{AC}$ is measured from end of address transition |
| $t_{\text {AC }}$ | Address to CE Set Up Time | 0 |  | ns |  |
| $\mathrm{t}_{\text {AH }}$ | Address Hold Time | 100 |  | ns |  |
| ${ }_{\text {t }} \mathrm{C}$ | CE Off Time | 100 |  | ns |  |
| ${ }_{\text {t }}$ | CE Transition Time |  | 50 | ns |  |
| $\mathrm{t}_{\mathrm{CF}}$ | CE Off to Output High Impedance State | 0 |  | ns |  |

## READ CYCLE

| Symbol | Parameter | Min. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{RCY}}$ | Read Cycle Time | 420 |  | ns | $\mathrm{t}_{\mathrm{T}}=20 \mathrm{~ns}$ |
| ${ }_{\text {t }}^{\text {cer }}$ | CE On Time During Read | 280 | 3000 | ns |  |
| $\mathrm{t}_{\mathrm{CO}}$ | CE Output Delay |  | 260 | ns | $\begin{aligned} & \mathrm{C}_{\text {load }}=50 \mathrm{pF}, \text { Load }=\text { One TTL Gate, } \\ & \text { Ref }=2.0 \mathrm{~V} \text { for High, } 0.8 \mathrm{~V} \text { for Low. } \\ & \mathrm{t}_{\mathrm{ACC}}=\mathrm{t}_{\mathrm{AC}}+\mathrm{t}_{\mathrm{CO}}+1 \mathrm{t}_{\mathrm{T}} \end{aligned}$ |
| $\mathrm{t}_{\text {ACC }}$ | Address to Output Access |  | 280 | ns |  |
| twL | CE to $\overline{W E}$ | 0 |  | ns |  |
| twc | $\overline{W E}$ to CE on | 0 |  | ns |  |

## WRITE CYCLE

| Symbol | Parameter | Min. | Max. | Unit | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tway | Write Cycle Time | 550 |  | ns | $\mathrm{t}_{\mathrm{T}}=20 \mathrm{~ns}$ |  |
| tcew | CE Width During Write | 410 | 3000 | ns |  |  |
| tw | $\overline{\text { WE }}$ to CE Off | 250 |  | ns |  |  |
| ${ }^{\text {t }}$ W | CE to $\overline{\mathrm{WE}}$ | 250 |  | ns |  |  |
| tow | $\mathrm{D}_{\text {IN }}$ to WE Set Up | 0 |  | ns |  |  |
| ${ }^{\text {t }}{ }^{[1]}$ | CE to $\mathrm{D}_{\text {IN }}$ Set Up |  | 50 | ns |  |  |
| ${ }_{\text {t }}^{\text {D }}$ H | DIN Hold Time | 0 |  | ns |  |  |
| twp | $\overline{\text { WE Pulse Width }}$ | 150 |  | ns |  |  |
| ${ }^{\text {tww }}$ | WE Wait | 0 |  | ns |  |  |
| twc | $\overline{\text { WE }}$ to CE On | 0 |  | ns |  |  |

## Read Modify Write Cycle

| Symbol | Parameter | Min. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {RWe }}{ }^{\text {[1] }}$ | Read Modify Write(RMW) Cycle Time | 670 |  | ns | $\mathrm{t}_{\mathbf{T}}=20 \mathrm{~ns}$ |
| ${ }^{\text {t }}$ CRW | CE Width During RMW | 530 | 3000 | ns |  |
| ${ }^{\text {tw }}$ c | $\overline{W E}$ to $C E$ on | 0 |  | ns |  |
| ${ }^{t}$ w | $\overline{\text { WE }}$ to CE off | 250 |  | ns | $\begin{aligned} & C_{\text {load }}=50 \mathrm{pF} \text {, Load }=\text { One TTL Gate, } \\ & \text { Ref }=2.0 \mathrm{~V} \text { for High, } 0.8 \mathrm{~V} \text { for Low. } \end{aligned}$ |
| ${ }^{\text {t }}$ \% | $\overline{\text { WE Pulse Width }}$ | 150 |  | ns |  |
| ${ }^{\text {t }}$ W | $\mathrm{D}_{\text {IN }}$ to $\overline{\mathrm{WE}}$ Set Up | 0 |  | ns |  |
| ${ }^{\text {t }}{ }_{\text {d }}$ | $\mathrm{D}_{\text {IN }}$ Hold Time | 0 |  | ns |  |
| ${ }^{\text {t }} \mathrm{CO}$ | CE to Output Delay |  | 260 | ns |  |
| ${ }^{\text {t }}$ ACC | Access Time |  | 280 | ns |  |
| ${ }^{\text {tw }}$ \% |  | 0 |  | ns | $t_{A C C}=t_{A C}+t_{C O}+1 t_{T}$ |

Note 1. ${ }^{\mathrm{t}} \mathrm{CRW}{ }^{-1} \mathrm{w}^{=} \mathrm{t}_{\mathrm{co}}{ }^{\circ}$

## Silicon Gate MOS 2107A-4

# FULLY DECODED RANDOM ACCESS 4096 BIT DYNAMIC MEMORY 

\author{

* Access Time -- 350 ns max.
}

\author{

* Refresh Period -- 2 ms
}

The 2107A-4 is a version of the 2107A with 570 ns read cycle time and 840 ns write cycle time. Please refer to page 2-67 for functional description, pin configuration, logic symbol, and block diagram. See page 2-68 for absolute maximum ratings and page 2-70 for capacitance specification. Refer to page 2-72 for read and write cycle timing definitions, and page 2-71 for read-modify-write cycle timing definitions.

## D.C. and Operating Characteristics

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{BB}}[1]=-5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, unless otherwise notes.

| Symbol | Parameter | Limits |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. ${ }^{[2]}$ | Max. |  |  |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Load Current <br> (all inputs except CE) |  | . 01 | 10 | $\mu \mathrm{A}$ | $V_{\text {IN }}=V_{\text {IL MIN }}$ to $V_{\text {IH }}$ MAX |
| ILC | Input Load Current |  | . 01 | 10 | $\mu \mathrm{A}$ | $V_{\text {IN }}=V_{\text {IL MIN }}$ to $V_{\text {IH }}$ MAX |
| $\left\|I_{\text {Lo }}\right\|$ | Output Leakage Current for high impedance state |  | . 01 | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & C E=-1 \mathrm{~V} \text { to }+.8 \mathrm{~V} \text { or } \overline{\mathrm{CS}}=3.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V} \text { to } 5.25 \mathrm{~V} \end{aligned}$ |
| IDD1 | $V_{D D}$ Supply Current during CE off[3] |  | . 1 | 100 | $\mu \mathrm{A}$ | $C E=-1 \mathrm{~V}$ to +. 8 V |
| IDD2 | VD Supply Current during CE on |  | 14 | 22 | mA | $C E=V_{I H C}, T_{A}=25^{\circ} \mathrm{C}$ |
| IdD AV | Average $V_{D D}$ Supply Current |  | 20 | 30 | mA | $\begin{aligned} & \text { Cycle time }=840 \mathrm{~ns}, \mathrm{t} \text { cew }=600 \mathrm{~ns}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \text { Fig. } 1,3 \end{aligned}$ |
| ${ }^{\text {I CC1 }}$ | $V_{C C}$ Supply Current during CE off |  | . 01 | 10 | $\mu \mathrm{A}$ | $C E=-1 \mathrm{~V}$ to +.8 V |
| ICC2 | $V_{C C}$ Supply Current during CE on |  | 5 | 10 | mA | $C E=V_{1 H C}, T_{A}=25^{\circ} \mathrm{C}$ |
| Icc Av | Average $\mathrm{V}_{\mathrm{CC}}$ Supply Current |  | 5 | 9 | mA | $\begin{aligned} & \text { Cycle time }=840 \mathrm{~ns}, \mathrm{t}_{\mathrm{cew}}=600 \mathrm{~ns}, \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \text { Fig. } 2,4 \end{aligned}$ |
| $I_{B B}$ | $V_{B B}$ Supply Current |  | 1 | 100 | $\mu \mathrm{A}$ |  |
| $V_{1 L}$ | Input Low Voltage ${ }^{\text {4] }}$ | -1.0 |  | 0.8 | V |  |
| $\mathrm{V}_{1} \mathrm{H}$ | Input High Voltage [4] | 3.5 |  | $\mathrm{V}_{\mathrm{cc}}{ }^{+1}$ | V |  |
| VILC | CE Input Low Voltage ${ }^{\text {[4] }}$ | -1.0 |  | +1.0 | V |  |
| $V_{\text {IHC }}$ | CE Input High Voltage | $V_{D D}-1$ |  | $V_{D D}+1$ | V |  |
| VOL | Output Low Voltage ${ }^{\text {[4] }}$ | 0.0 |  | 0.45 | V | $\mathrm{IOL}=1.7 \mathrm{~mA}$, Fig. 6 |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage ${ }^{[4]}$ | 2.4 |  | $\mathrm{V}_{\mathrm{cc}}$ | V | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$, Fig. 5 |

## NOTES:

1. The only requirement for the sequence of applying voltage to the device is that $V_{D D}, V_{C C}$, and $V_{S S}$ should never be .3 V more negative than $V_{\text {BB }}$.
2. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal power supply voltages.
3. The $I_{D D}$ and $I_{C C}$ currents flow to $V_{S S}$. The $I_{B B}$ current is the sum of all leakage currents.
4. Referenced to $\mathrm{V}_{\text {SS }}$ unless otherwise noted.
A. C. Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{BB}}=-5 \mathrm{~V} \pm 5 \%$,

READ, WRITE, AND READ MODIFY/WRITE CYCLE $V_{S S}=0 V$, unless otherwise noted.

| Symbol | Parameter | Min. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {REF }}$ | Time Between Refresh |  | $\begin{aligned} & 2 \\ & 1 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{ms} \\ & \mathrm{~ms} \end{aligned}$ | Ceramic package <br> Plastic package* |
| $t_{A C}$ | Address to CE Set Up Time | 0 |  | ns | $t_{A C}$ is measured from end of address transition |
| ${ }^{\text {t }}$ AH | Address Hold Time | 100 |  | ns |  |
| ${ }^{\text {t }} \mathrm{C}$ | CE Off Time | 200 |  | ns |  |
| ${ }_{\text {t }}$ | CE Transition Time |  | 50 | ns |  |
| ${ }^{\text {t }} \mathrm{CF}$ | CE Off to Output High Impedance State | 0 |  | ns |  |

${ }^{*}$ tREF of 2 ms available by special request in plastic. Specify P2107AS1226.
READ CYCLE

| Symbol | Parameter | Min. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{RCY}}$ | Read Cycle Time | 570 |  | ns | $\begin{aligned} & \mathrm{t}_{\mathrm{T}}=20 \mathrm{~ns} \\ & \mathrm{C}_{\text {load }}=50 \mathrm{pF}, \text { Load }=\text { One TTL Gate, } \\ & \text { Ref }=2.0 \mathrm{~V} \text { for High, } 0.8 \mathrm{~V} \text { for Low. } \\ & \mathrm{t}_{\mathrm{ACC}}=\mathrm{t}_{\mathrm{AC}}+\mathrm{t}_{\mathrm{CO}}+1 \mathrm{t}_{\mathrm{T}} \end{aligned}$ |
| $\mathrm{t}_{\text {CER }}$ | CE On Time During Read | 330 | 3000 | ns |  |
| $\mathrm{t}_{\mathrm{CO}}$ | CE Output Delay |  | 330 | ns |  |
| ${ }^{\text {t }}$ ACC | Address to Output Access |  | 350 | ns. |  |
| ${ }^{\text {tw }}$ L | CE to $\overline{W E}$ | 0 |  | ns |  |
| twc | $\overline{W E}$ to CE on | 0 |  | ns |  |

write cycle

| Symbol | Parameter | Min. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| twey | Write Cycle Time | 840 |  | ns | $\mathrm{t}_{\mathbf{T}}=20 \mathrm{~ns}$ |
| ${ }^{\text {tcew }}$ | CE Width During Write | 600 | 3000 | ns |  |
| tw | $\overline{\text { WE }}$ to CE Off | 400 |  | ns |  |
| ${ }_{\text {twp }}$ | $\overline{\text { WE Pulse Width }}$ | 200 |  | ns |  |
| ${ }_{\text {t }}$ W | $\mathrm{D}_{\text {IN }}$ to $\overline{\mathrm{WE}}$ Set Up | 0 |  | ns |  |
| ${ }_{\text {t }}{ }^{[1]}$ | CE to $\mathrm{D}_{\text {IN }}$ Set Up |  | 50 | ns |  |
| ${ }_{\text {t }}{ }_{\text {d }}$ | DIN Hold Time | 0 |  | ns |  |
| ${ }^{\text {tww }}$ | WE Wait | 170 |  | ns |  |
| ${ }^{\text {tw }}$ c | $\overline{\text { WE }}$ to CE On | 0 |  | ns |  |

## Read Modify Write Cycle

| Symbol | Parameter | Min. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {RWC }}{ }^{[1]}$ | Read Modify Write(RMW) Cycle Time | 970 |  | ns | $\mathrm{t}_{\mathrm{T}}=20 \mathrm{~ns}$ |
| ${ }^{\text {t }}$ CRW | CE Width During RMW | 730 | 3000 | ns |  |
| ${ }_{\text {t }}{ }^{\text {c }}$ c | $\overline{\mathrm{WE}}$ to CE on | 0 |  | ns |  |
| $t_{\text {w }}$ | $\overline{\text { WE }}$ to CE off | 400 |  | ns | $\begin{aligned} & C_{\text {load }}=50 \mathrm{pF} \text {, Load }=\text { One TTL Gate, } \\ & \text { Ref }=2.0 \mathrm{~V} \text { for High, } 0.8 \mathrm{~V} \text { for Low. } \end{aligned}$ |
| ${ }^{\text {t }}$ WP | $\overline{\text { WE Pulse Width }}$ | 200 |  | ns |  |
| ${ }_{\text {t }}$ D | $\mathrm{D}_{\text {IN }}$ to $\overline{\text { WE }}$ Set Up | 0 |  | ns |  |
| ${ }^{\text {t }}$ DH | $\mathrm{D}_{\text {IN }}$ Hold Time | 0 |  | ns |  |
| ${ }^{\mathrm{t}} \mathrm{co}$ | CE to Output Delay |  | 330 | ns | . |
| ${ }^{\text {t }}$ ACC | Access Time |  | 350 | ns |  |
| ${ }^{\text {w }}$ \% |  | 0 |  | ns | $t_{A C C}=t_{A C}+t_{C O}+1 t_{T}$ |

Note 1. ${ }^{\mathrm{t}} \mathrm{CRW}^{-\mathrm{t}} \mathrm{w}=\mathrm{t}_{\mathrm{CO}}{ }^{\text {. }}$

## Silicon Gate MOS 2107A-5

# FULLY DECODED RANDOM ACCESS 4096 BIT DYNAMIC MEMORY 

*Access Time -- 420 ns max.

\author{

* Refresh Period --2 ms;
}

The 2107A-5 is a version of the 2107A with 690 ns read cycle time and 970 ns write cycle time. Please refer to Aimm "tr? for functional description, pin configuration, logic symbol, and block diagram. See page 2-68 for absolute mias in) 414 ratings and page 2-70 for capacitance specification. Refer to page 2-72 for read and write cycle timing definitiph!, mis page 2-71 for read-modify-write cycle timing definitions.

## D.C. and Operating Characteristics

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{D D}=+12 \mathrm{~V} \pm 5 \%, V_{C C}=+5 \mathrm{~V} \pm 5 \%, V_{B B}{ }^{[1]}=-5 \mathrm{~V} \pm 5 \%, V_{S S}=0 \mathrm{~V}$, unless otherwise notes.

| Symbol | Parameter | Limits |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. ${ }^{\text {[2] }}$ | Max. |  |  |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Load Current <br> (all inputs except CE) |  | . 01 | 10 | $\mu \mathrm{A}$ | $V_{I N}=V_{I L}$ MIN to $V_{\text {IH }}$ MAX |
| ILC | Input Load Current |  | . 01 | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL M M }}$ M to $\mathrm{V}_{\text {IH MAX }}$ |
| $\mid \mathrm{I}$ LO\| | Output Leakage Current for high impedance state |  | . 01 | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{CE}=-1 \mathrm{~V} \text { to }+.8 \mathrm{~V} \text { or } \overline{\mathrm{CS}}=3.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V} \text { to } 5.25 \mathrm{~V} \end{aligned}$ |
| $\mathrm{I}_{\text {DD1 }}$ | $V_{D D}$ Supply Current during CE off ${ }^{[3]}$ |  | . 1 | 100 | $\mu \mathrm{A}$ | $C E=-1 V$ to +.8 V |
| IDD2 | VDD Supply Current during CE on |  | 14 | 22 | mA | $C E=V_{1 H C}, T_{A}=25^{\circ} \mathrm{C}$ |
| IDDAV | Average $V_{D D}$ Supply Current |  | 18 | 28 | mA | $\begin{aligned} & \text { Cycle time }=970 \mathrm{~ns}, \mathrm{t}_{\mathrm{cEw}}=680 \mathrm{~ns} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \text { Fig. } 1,3 \end{aligned}$ |
| ${ }^{\text {c CC1 }}$ | $\mathrm{V}_{\mathrm{CC}}$ Supply Current during CE off |  | . 01 | 10 | $\mu \mathrm{A}$ | $C E=-1 V$ to +.8 V |
| ${ }^{\text {CCC2 }}$ | $V_{C C}$ Supply Current during CE on |  | 5 | 10 | mA | $C E=V_{1 H C}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| Icc AV | Average $\mathrm{V}_{\mathrm{CC}}$ Supply Current |  | 4 | 8 | mA | $\begin{aligned} & \text { Cycle time }=970 \text { ns, } \mathrm{t}_{\mathrm{cEW}}=680 \mathrm{~ns} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \text { Fig. } 2,4 \end{aligned}$ |
| $I_{B B}$ | $V_{B B}$ Supply Current |  | 1 | 100 | $\mu \mathrm{A}$ | . |
| $V_{\text {IL }}$ | Input Low Voltage [4] | -1.0 |  | 0.8 | V |  |
| $\mathrm{V}_{1} \mathrm{H}$ | Input High Voltage ${ }^{\text {[4] }}$ | 3.5 |  | $\mathrm{V}_{\mathrm{cc}}+1$ | V |  |
| VILC | CE Input Low Voltage ${ }^{\text {[4] }}$ | -1.0 |  | +1.0 | V |  |
| $\mathrm{V}_{\mathbf{H C}}$ | CE Input High Voltage | $V_{D D}-1$ |  | $V_{D D}+1$ | V |  |
| V OL | Output Low Voltage ${ }^{\text {[4] }}$ | 0.0 |  | $0.45{ }^{\prime}$ | V | $\mathrm{IOL}=1.7 \mathrm{~mA}$, Fig. 6 |
| V OH | Output High Voltage ${ }^{[4]}$ | 2.4 |  | V Cc | V | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$, Fig. 5 |

## NOTES:

1. The only requirement for the sequence of applying voltage to the device is that $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{CC}}$, and $\mathrm{V}_{\mathrm{SS}}$ should never be .3 V more negative than $V_{B B}$.
2. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal power supply voltages.
3. The IDD and ICC currents flow to $\mathrm{V}_{\mathrm{SS}}$. The $\mathrm{I}_{\mathrm{BB}}$ current is the sum of all leakage currents.
4. Referenced to $V_{S S}$ unless otherwise noted.
A.C. Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{BB}}=-5 \mathrm{~V} \pm 5 \%$,

READ, WRITE, AND READ MODIFY/WRITE CYCLE $V_{S S}=0 V$, unless otherwise noted.

| Symbol | Parameter | Min. | Max. | Unit | Conditions <br> $\mathrm{t}_{\text {REF }}$ |  | Time Between Refresh |  | 2 <br> 1 | ms <br> ms | Ceramic package <br> Plastic package ${ }^{*}$ |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{AC}}$ | Address to CE Set Up Time | 0 |  | ns |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold Time | 100 |  | ns |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{AC}}$ is measured from end of address transition |  |  |  |  |  |  |  |  |  |  |  |

*tREF of 2 ms available by special request in plastic. Specify P2107AS1245.

## READ CYCLE

| Symbol | Parameter | Min. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{RCY}}$ | Read Cycle Time | 690 |  | ns | $\mathrm{t}_{\mathrm{T}}=20 \mathrm{~ns}$ |
| ${ }^{\text {t CER }}$ | CE On Time During Read | 400 | 3000 | ns |  |
| $\mathrm{t}_{\mathrm{CO}}$ | CE Output Delay |  | 400 | ns | $\begin{aligned} & \mathrm{C}_{\text {load }}=50 \mathrm{pF}, \text { Load }=\text { One TTL Gate, } \\ & \text { Ref }=2.0 \mathrm{~V} \text { for High, } 0.8 \mathrm{~V} \text { for Low. } \\ & \mathrm{t}_{\mathrm{ACC}}=\mathrm{t}_{\mathrm{AC}}+\mathrm{t}_{\mathrm{CO}}+1 \mathrm{t}_{\mathrm{T}} \end{aligned}$ |
| ${ }^{\text {t }}$ ACC | Address to Output Access |  | 420 | ns |  |
| ${ }^{\text {tw }}$ L | CE to $\overline{\mathrm{WE}}$ | 0 |  | ns |  |
| twc | $\overline{W E}$ to CE on | 0 |  | ns |  |

## WRITE CYCLE

| Symbol | Parameter | Min. | Max. | Unit | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| twcy | Write Cycle Time | 970 |  | ns | $\mathrm{t}_{\mathrm{T}}=20 \mathrm{~ns}$ |  |
| $\mathrm{t}_{\text {CEW }}$ | CE Width During Write | 680 | 3000 | ns |  |  |
| $\mathrm{t}_{\mathrm{w}}$ | WE to CE Off | 450 |  | ns |  |  |
| $t_{\text {WP }}$ | $\overline{\text { WE Pulse Width }}$ | 200 |  | ns |  |  |
| tow | $\mathrm{D}_{\text {IN }}$ to $\overline{W E}$ Set Up | 0 |  | ns |  |  |
| $\mathrm{t}_{\mathrm{CD}}{ }^{[1]}$ | CE to DIN Set Up |  | 50 | ns |  |  |
| ${ }^{\text {t }}$ DH | $\mathrm{D}_{\text {IN }}$ Hold Time | 0 |  | ns |  |  |
| tww | $\overline{\text { WE Wait }}$ | 200 |  | ns |  |  |
| twc | WE to CE On | 0 |  | ns |  |  |

## Read Modify Write Cycle

| Symbol | Parameter | Min. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {RWC }}{ }^{[1]}$ | Read Modify Write(RMW) Cycle Time | 1140 |  | ns | $\mathrm{t}_{\mathrm{T}}=20 \mathrm{~ns}$ |
| ${ }^{\text {t }}$ CRW | CE Width During RMW | 850 | 3000 | ns |  |
| ${ }^{\text {twc }}$ | $\overline{\text { WE }}$ to CE on | 0 |  | ns |  |
| ${ }^{\text {t }}$ w | $\overline{W E}$ to CE off | 450 |  | ns | $\begin{aligned} & C_{\text {load }}=50 \mathrm{pF}, \text { Load }=\text { One TTL Gate, } \\ & \text { Ref }=2.0 \mathrm{~V} \text { for High, } 0.8 \mathrm{~V} \text { for Low. } \end{aligned}$ |
| ${ }^{\text {t }}$ WP | $\overline{\text { WE Pulse Width }}$ | 200 |  | ns |  |
| ${ }^{\text {t }}$ DW | $\mathrm{D}_{\text {IN }}$ to $\overline{W E}$ Set Up | 0 |  | ns |  |
| ${ }^{\text {t }}$ DH | $\mathrm{D}_{\text {IN }}$ Hold Time | 0 |  | ns |  |
| ${ }^{\text {t }} \mathrm{CO}$ | CE to Output Delay |  | 400 | ns |  |
| ${ }^{\text {t }}$ ACC | Access Time |  | 420 | ns |  |
| ${ }^{\text {tw }}$ \% | $\overline{\bar{D}_{\text {OUT }}}$ Valid After WE | 0 |  | ns | $\mathrm{taCC}=\mathrm{t}_{\mathrm{AC}}+\mathrm{t}_{\mathrm{CO}}+1 \mathrm{t}_{T}$ |

Note 1. ${ }^{\mathrm{t}} \mathrm{CRW}^{-1} \mathrm{t}=\mathrm{t}_{\mathrm{co}}{ }^{\circ}$

## FULLY DECODED RANDOM ACCESS 4096 BIT DYNAMIC MEMORY

*Access Time -- 420 ns max.

\author{

* Refresh Period --2 ms
}

The 2107A-8 is the lowest cost version of the 2107A. Please refer to page 2-67 for functional description, pin configuration, logic symbol, and block diagrams. See page 2-68 for absolute maximum ratings and page 2-70 for capacitance specification. Refer to page 2-72 for read and write cycle timing definitions, and page 2-71 for read-modify-write cycle timing definitions.

## D.C. and Operating Characteristics

$T_{A}=0^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}, \mathrm{V}_{D D}=+12 \mathrm{~V}+5 \%-2.5 \%, \mathrm{~V}_{C C}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{B B}{ }^{[1]}=-5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}$, unless otherwise notes.

| Symbol | Parameter | Limits |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. ${ }^{\text {[2] }}$ | Max. |  |  |
| ${ }_{\text {ILI }}$ | Input Load Current <br> (all inputs except CE) |  | . 01 | 10 | $\mu \mathrm{A}$ | $V_{\text {IN }}=V_{\text {IL. MIN }}$ to $V_{\text {IH MAX }}$ |
| ILC | Input Load Current |  | . 01 | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL MIN }}$ to $\mathrm{V}_{\text {IH MAX }}$ |
| $\mid \mathrm{l}$ Lo $\mid$ | Output Leakage Current for high impedance state |  | . 01 | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{CE}=-1 \mathrm{~V} \text { to }+.8 \mathrm{~V} \text { or } \widetilde{\mathrm{CS}}=3.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V} \text { to } 5.25 \mathrm{~V} \end{aligned}$ |
| IDD1 | $V_{D D}$ Supply Current during CE off[3] |  | . 1 | 100 | $\mu \mathrm{A}$ | $\mathrm{CE}=-1 \mathrm{~V}$ to +.8 V |
| IDD2 | $V_{D D}$ Supply Current during CE on |  | 14 | 22 | mA | $C E=V_{I H C}, T_{A}=25^{\circ} \mathrm{C}$ |
| IdD AV | Average $V_{D D}$ Supply Current |  | 18 | 28 | mA | $\begin{aligned} & \text { Cycle time }=970 \mathrm{~ns}, \mathrm{t}_{\mathrm{CEW}}=680 \mathrm{~ns} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \text { Fig. } 1,3 \end{aligned}$ |
| Icc1 | $V_{C C}$ Supply Current during CE off |  | . 01 | 10 | $\mu \mathrm{A}$ | $C E=-1 \mathrm{~V}$ to +.8 V |
| ICC2 | $V_{C C}$ Supply Current during CE on |  | 5 | 10 | mA | $C E=V_{1 H C}, T_{A}=25^{\circ} \mathrm{C}$ |
| Iccav | Average $\mathrm{V}_{\mathrm{Cc}}$ Supply Current |  | 4 | 8 | mA | $\begin{aligned} & \text { Cycle time }=970 \mathrm{~ns}, \mathrm{t}_{\mathrm{cEW}}=680 \mathrm{~ns} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \text { Fig. } 2,4 \end{aligned}$ |
| $I_{B B}$ | $V_{B B}$ Supply Current |  | 1 | 100 | $\mu \mathrm{A}$ |  |
| $V_{\text {IL }}$ | Input Low Voltage [4] | -1.0 |  | 0.8 | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage [4] | 3.5 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |  |
| $V_{\text {ILC }}$ | CE Input Low Voltage ${ }^{\text {[4] }}$ | -1.0 |  | +1.0 | V |  |
| $\mathrm{V}_{\text {IHC }}$ | CE Input High Voltage | $V_{D D}-0.8$ |  | $V_{D D}+1$ | V |  |
| VOL | Output Low Voltage ${ }^{\text {[4] }}$ | 0.0 |  | 0.45 | V | $\mathrm{l}_{\mathrm{OL}}=1.7 \mathrm{~mA}$, Fig. 6 |
| V OH | Output High Voltage ${ }^{[4]}$ | 2.4 |  | V Cc | V | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$, Fig. 5 |

## NOTES:

1. The only requirement for the sequence of applying voltage to the device is that $V_{D D}, V_{C C}$, and $V_{S S}$ should never be $.3 V$ more negative than $\mathrm{V}_{\mathrm{BB}}$.
2. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal power supply voltages.
3. The I $I_{D D}$ and ICC currents flow to $V_{S S}$. The $I_{B B}$ current is the sum of all leakage currents.
4. Referenced to $V_{S S}$ unless otherwise noted.

## SILICON GATE MOS 2107A-8

A.C. Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}+5 \%-2.5 \%, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V}+5 \%, \mathrm{~V}_{\mathrm{BB}}=-5 \mathrm{~V} \pm 5 \%$,

READ, WRITE, AND READ MODIFY/WRITE CYCLE $V_{S S}=0 V$, unless otherwise noted.

| Symbol | Parameter | Min. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {REF }}$ | Time Between Refresh |  | $\begin{aligned} & 2 \\ & 1 \end{aligned}$ | $\begin{aligned} & \mathrm{ms} \\ & \mathrm{~ms} \end{aligned}$ | Ceramic package <br> Plastic package* <br> $t_{A C}$ is measured from end of address transition |
| $\mathrm{t}_{\text {AC }}$ | Address to CE Set Up Time | 0 |  | ns |  |
| ${ }^{\text {t }}$ A ${ }_{\text {ch }}$ | Address Hold Time | 100 |  | ns |  |
| ${ }^{\text {t }} \mathrm{C}$ | CE Off Time | 250 |  | ns |  |
| ${ }_{\text {t }}$ | CE Transition Time |  | 50 | ns |  |
| ${ }^{\text {t }}$ cF | CE Off to Output <br> High Impedance State | 0 |  | ns |  |

*tREF of 2 ms is available by special request in plastic. Specify P2107AS987.

## READ CYCLE

| Symbol | Parameter | Min. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{RCY}}$ | Read Cycle Time | 690 |  | ns | $\mathrm{t}_{\mathrm{T}}=20 \mathrm{~ns}$ |
| tCER | CE On Time During Read | 400 | 3000 | ns |  |
| ${ }^{\text {t }}$ O | CE Output Delay |  | 400 | ns | $\begin{aligned} & \mathrm{C}_{\text {load }}=50 \mathrm{pF}, \text { Load }=\text { One TTL Gate, } \\ & \text { Ref }=2.0 \mathrm{~V} \text { for High, } 0.8 \mathrm{~V} \text { for Low. } \\ & \mathrm{t}_{\mathrm{ACC}}=\mathrm{t}_{\mathrm{AC}}+\mathrm{t}_{\mathrm{CO}}+1 \mathrm{t}_{\mathrm{T}} \end{aligned}$ |
| ${ }^{\text {t }}$ ACC | Address to Output Access |  | 420 | ns. |  |
| ${ }^{\text {tw }}$ L | CE to $\overline{\mathrm{WE}}$ | 0 |  | ns |  |
| twc | $\overline{\mathrm{WE}}$ to CE on | 0 |  | ns |  |

## WRITE CYCLE

| Symbol | Parameter | Min. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t WCY }}$ | Write Cycle Time | 970 |  | ns | $\mathrm{t}_{\mathrm{T}}=20 \mathrm{~ns}$ |
| ${ }^{\text {t CEW }}$ | CE Width During Write | 680 | 3000 | ns |  |
| $\mathrm{t}_{\mathrm{w}}$ | $\overline{W E}$ to CE Off | 450 |  | ns |  |
| $t_{\text {WP }}$ | WE Pulse Width | 200 |  | ns |  |
| tow | $\mathrm{D}_{\text {IN }}$ to WE Set Up | 0 |  | ns |  |
| ${ }^{\mathrm{t}_{\mathrm{CD}}{ }^{\text {[1] }}}$ | CE to $\mathrm{D}_{\text {IN }}$ Set Up |  | 50 | ns |  |
| ${ }^{\text {t }}{ }_{\text {d }}$ | $\mathrm{D}_{\text {IN }}$ Hold Time | 0 |  | ns |  |
| ${ }^{\text {tww }}$ | $\overline{\text { WE Wait }}$ | 200 |  | ns |  |
| twc | $\overline{\text { WE }}$ to CE On | 0 |  | ns |  |

## Read Modify Write Cycle

| Symbol | Parameter | Min. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{RWC}}{ }^{[1]}$ | Read Modify Write(RMW) Cycle Time | 1140 |  | ns | $\mathrm{t}_{\mathrm{T}}=20 \mathrm{~ns}$ |
| ${ }^{\text {chew }}$ | CE Width During RMW | 850 | 3000 | ns |  |
| ${ }^{\text {twc }}$ | $\overline{\mathrm{WE}}$ to CE on | 0 |  | ns |  |
| ${ }^{\text {t }}$ W | $\overline{W E}$ to CE off | 450 |  | ns | $\begin{aligned} & C_{\text {load }}=50 \mathrm{pF} \text {, Load }=\text { One TTL Gate, } \\ & \text { Ref }=2.0 \mathrm{~V} \text { for High, } 0.8 \mathrm{~V} \text { for Low. } \end{aligned}$ |
| ${ }^{\text {t }}$ WP | $\overline{\text { WE Pulse Width }}$ | 200 |  | ns |  |
| ${ }^{\text {t }}$ DW | $\mathrm{D}_{\text {IN }}$ to WE Set Up | 0 |  | ns |  |
| ${ }^{\text {t }}$ DH | $\mathrm{D}_{\text {IN }}$ Hold Time | 0 |  | ns | $t_{A C C}=t_{A C}+t_{C O}+1 t_{T}$ |
| ${ }^{\text {t }} \mathrm{CO}$ | CE to Output Delay |  | 400 | ns |  |
| ${ }^{\text {t }}$ ACC | Access Time |  | 420 | ns |  |
| ${ }^{\text {t }}$ \% ${ }^{\text {d }}$ |  | 0 |  | ns |  |

Note 1. ${ }^{\mathrm{t}} \mathrm{CRW}^{-\mathrm{t}} \mathrm{w}^{\mathrm{t}} \mathrm{tcO}^{\circ}$

# FULLY DECODED RANDOM ACCESS 4096 BIT DYNAMIC MEMORY 

* Access Time -- 200 ns max.
* Read, Write Cycle Times--400 ns max.
* Refresh Period -- 2 ms
- Low Cost Per Bit
- Low Standby Power
- Easy System Interface
- Only One High Voltage Input Signal-Chip Enable
- TTL Compatible -- All Address, Data, Write Enable, Chip Select Inputs
- Read-Modify-Write Cycle Time-- 520 ns
- Address Registers Incorporated on the Chip
- Simple Memory Expansion Chip Select Input Lead
- Fully Decoded-On Chip Address Decode
- Output is Three State and TTL Compatible
- Industry Standard 22-Pin Configuration

The Intel 2107 B is a 4096 word by 1 bit dynamic n-channel MOS RAM. It was designed for memory applications where very low cost and large bit storage are important design objectives. The 2107B uses dynamic circuitry which reduces the standby power dissipation.

Reading information from the memory is non-destructive. Refreshing is most easily accomplished by performing one read cycle on each of the 64 row addresses. Each row address must be refreshed every two milliseconds. The memory is refreshed whether Chip Select is a logic one or a logic zero.

The 2107B is fabricated with n-channel silicon gate technology. This technology allows the design and production of high performance, easy to use MOS circuits and provides a higher functional density on a monolithic chip than other MOS technologies. The 2107B uses a single transistor cell to achieve high speed and low cost. It is a replacement for the 2107A.

Absolute Maximum Ratings*
Temperature Under BiasStorage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to +150² C
All Input or Output Voltages with Respect to the most Negative Supply Voltage, $\mathrm{V}_{B}$ ..... +25 V to -0.3 V
Supply Voltages $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{CC}}$, and $\mathrm{V}_{\mathrm{SS}}$ with Respect to $\mathrm{V}_{\mathrm{BB}}$ ..... +20 V to -0.3 V
Power Dissipation ..... 1.25W

## *COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. and Operating Characteristics

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{D D}=+12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{C C}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{B B}{ }^{[1]}=-5 \mathrm{~V} \pm 5 \%, V_{S S}=0 \mathrm{~V}$, unless otherwise noted.

| Symbol | Parameter | Limits |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. ${ }^{\text {2] }}$ | Max. |  |  |
| ${ }^{\text {L }}$ I | Input Load Current (all inputs except CE) |  | . 01 | 10 | $\mu \mathrm{A}$ | $V_{\text {IN }}=V_{\text {IL MIN }}$ to $V_{\text {IH MAX }}$ |
| ILC | Input Load Current |  | . 01 | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL MIN }}$ to $\mathrm{V}_{\text {IH MAX }}$ |
| IILOI | Output Leakage Current for high impedance state |  | . 01 | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & C E=V_{I L C} \text { or } \overline{C S}=V_{I H} \\ & V_{O}=0 \mathrm{~V} \text { to } 5.25 \mathrm{~V} \end{aligned}$ |
| IDD1 | $V_{D D}$ Supply Current during CE off[3] |  | 110 | 200 | $\mu \mathrm{A}$ | $C E=-1 \mathrm{~V}$ to +.6 V |
| ${ }^{\text {DD2 }}$ | $V_{D D}$ Supply Current during CE on |  | 80 | 100 | mA | $C E=V_{I H C}, T_{A}=25^{\circ} \mathrm{C}$ |
| IDD AV1 | Average VDD Current |  | 55 | 80 | mA | $\begin{aligned} & \begin{array}{l} \text { Cycle time }=400 \mathrm{~ns}, \\ \mathrm{t}_{\mathrm{CE}}=230 \mathrm{~ns} \end{array} \quad-\mathrm{T}_{\triangle}=25^{\circ} \mathrm{C} \end{aligned}$ |
| IDD AV2 | Average V ${ }_{\text {DD }}$ Current |  | 27 | 40 | mA | $\text { Cycle time }=1000 \mathrm{~ns} \text {, }$ $\mathrm{t}_{\mathrm{CE}}=230 \mathrm{~ns}$ |
| $\mathrm{I}_{\mathrm{CC} 1}{ }^{[4]}$ | VCC Supply Current during CE off |  | . 01 | 10 | $\mu \mathrm{A}$ | $C E=V_{\text {ILC }}$ or $\overline{C S}=V_{\text {IH }}$ |
| $\mathrm{I}_{\text {BB }}{ }^{-}$ | $\mathrm{V}_{\text {BB }}$ Supply Current |  | 5 | 100 | $\mu \mathrm{A}$ |  |
| $V_{\text {IL }}$ | Input Low Voltage | -1.0 |  | 0.6 | V | $\mathrm{t}_{\mathbf{T}}=20 \mathrm{~ns}-$ See Figure 4 |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage | 2.4 |  | $\mathrm{V}_{\mathrm{Cc}}+1$ | V |  |
| $\mathrm{V}_{\text {ILC }}$ | CE Input Low Voltage | -1.0 |  | +1.0 | V |  |
| $\mathrm{V}_{\text {IHC }}$ | CE Input High Voltage | $\mathrm{V}_{\mathrm{DD}}{ }^{-1}$ |  | $\mathrm{V}_{\mathrm{DD}}+1$ | V |  |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage | 0.0 |  | 0.45 | V | $\mathrm{l}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 |  | $\mathrm{V}_{\mathrm{Cc}}$ | V | $\mathrm{IOH}=-2.0 \mathrm{~mA}$ |

## NOTES:

1. The only requirement for the sequence of applying voltage to the device is that $V_{D D}, V_{C C}$, and $V_{S S}$ should never be .3 V more negative than $\mathrm{V}_{\mathrm{BB}}$.
2. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal power supply voltages.
3. The IDD and ICC currents flow to $\mathrm{V}_{\mathrm{SS}}$. The $\mathrm{I}_{\mathrm{BB}}$ current is the sum of all leakage currents.
4. During $C E$ on $\mathrm{V}_{\mathrm{CC}}$ supply current is dependent on output loading, $\mathrm{V}_{\mathrm{CC}}$ is connected to output buffer only.

## Typical Characteristics

Fig. 1. IDD AV1 Vs. TEMPERATURE


Fig. 3. IdD2 VS. TEMPERATURE


Fig. 5. TYPICAL $I_{O H}$ VS. $\mathbf{V O H}_{\mathbf{O H}}$


Fig. 7. TYPICAL REFRESH VS. TEMPERATURE


Fig. 2. TYPICAL Idd AVERAGE VS. CYCLE TIME


Fig. 4. TYPICAL VIL MAX VS. CE RISE TIME


Fig. 6. TYPICAL IOL VS. VOL


Fig. 8. TYPICAL ACCESS TIME VS. TEMPERATURE

A. C. Characteristics ${ }^{[1]} \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{BB}}=-5 \mathrm{~V} \pm 5 \%$,

READ, WRITE, AND READ MODIFY/WRITE CYCLE $V_{S S}=0 V$, unless otherwise noted.

| Symbol | Parameter | Min. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {REF }}$ | Time Between Refresh |  | 2 | ms | $t_{A C}$ is measured from end of address transition |
| $t_{\text {AC }}$ | Address to CE Set Up Time | 0 |  | ns |  |
| $\mathrm{t}_{\mathrm{AH}}$ | Address Hold Time | 50 |  | ns |  |
| ${ }^{\text {t }}$ C | CE Off Time | 130 |  | ns |  |
| $\mathrm{t}_{\mathrm{T}}$ | CE Transition Time | 10 | 40 | ns |  |
| ${ }^{\text {t }}$ CF | CE Off to Output High Impedance State | 0 |  | ns |  |

READ CYCLE

| Symbol | Parameter | Min. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t }} \mathrm{CY}$ | Cycle Time | 400 |  | ns | $\mathrm{t}_{\mathrm{T}}=20 \mathrm{~ns}$ |
| $\mathrm{t}_{\text {CE }}$ | CE On Time | 230 | 3000 | ns |  |
| $\mathrm{t}_{\mathrm{CO}}$ | CE Output Delay |  | 180 | ns | $\begin{aligned} & \mathrm{C}_{\text {load }}=50 \mathrm{pF}, \text { Load }=\text { One TTL Gate }, \\ & \text { Ref }=2.0 \mathrm{~V} . \\ & \mathrm{t}_{\mathrm{ACC}}=\mathrm{t}_{\mathrm{AC}}+\mathrm{t}_{\mathrm{CO}}+1 \mathrm{t}_{\mathrm{T}} \end{aligned}$ |
| $\mathrm{t}_{\text {ACC }}$ | Address to Output Access |  | 200 | ns |  |
| ${ }^{\text {tw }}$ L | CE to $\overline{W E}$ | 0 |  | ns |  |
| ${ }^{\text {tw }}$ | $\overline{W E}$ to CE on | 0 |  | ns |  |

WRITE CYCLE


Capacitance ${ }^{[3]} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Symbol | Test | Plastic And Ceramic Pkg. |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {AD }}$ | Address Capacitance, $\overline{\mathrm{CS}}$ | 4 | 6 | pF | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ |
| $\mathrm{C}_{C E}$ | CE Capacitance | 17 | 25 | pF | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ |
| $\mathrm{C}_{\text {OUt }}$ | Data Output Capacitance | 5 | 7 | pF | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| $\mathrm{C}_{\text {IN }}$ | $\mathrm{D}_{\text {IN }}$ and WE Capacitance | 8 | 10 | pF | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ |

Notes: 1. A.C. characteristics are guaranteed only if cumulative CE on time during $\mathrm{t}_{\mathrm{REF}}$ is $\leqslant 60 \%$ of $\mathrm{t}_{\mathrm{REF}}$.
2. If $\overline{W E}$ is low before $C E$ goes high then DIN must be valid when $C E$ goes high.
3. Capacitance measured with Boonton Meter or effective capacitance calculated from the equation $C=\frac{I \Delta t}{\Delta V}$ with the current equal to a constant 20 mA.

Read and Refresh Cycle ${ }^{[1]}$ (Numbers in parentheses are for minimum cycle timing in ns)


## Write Cycle



NOTES: 1. For Refresh cycle row and column addresses must be stable before $t_{A C}$ and remain stable for entire $t_{A H}$ period.
2. $V_{I L} M A X$ is the reference level for measuring timing of the addresses, $\overline{C S}, \bar{W} E$, and $D_{I N}$.
3. $V_{I H}$ MIN is the reference level for measuring timing of the addresses, $\overline{C S}, \overline{W E}$, and $D_{I N}$.
4. $V_{S S}+2.0 \mathrm{~V}$ is the reference level for measuring timing of $C E$.
5. $V_{D D}-2 V$ is the reference level for measuring timing of CE.
6. $\mathrm{V}_{\mathrm{SS}}+2.0 \mathrm{~V}$ is the reference level for measuring the timing of $\overline{\mathrm{D}_{\mathrm{OUT}}}$.
7. During CE high typically 0.5 mA will be drawn from any address pin which is switched from low to high.

Read Modify Write Cycle ${ }^{[1]}$

(Numbers in parentheses are for minimum cycle timing in ns.)


NOTES:

1. A.C. characteristics are guaranteed only if cumulative $C E$ on time during $t_{R E F}$ is $\leqslant 60 \%$ of $t_{R E F}$. For continuous Read-Modify-Write operation $t_{C C}$ and $t_{\text {RWC }}$ should be increased to at least 195 ns and 585 ns , respectively.
2. $V_{I L} M A X$ is the reference level for measuring timing of the addresses, $\overline{C S}, \overline{W E}$, and $D_{I N}$.
3. $V_{I H} M I N$ is the reference level for measuring timing of the addresses, $\overline{C S}, \bar{W} E$, and $D_{I N}$.
4. $\mathrm{V}_{\mathrm{SS}}+2.0 \mathrm{~V}$ is the reference level for measuring timing of CE.
5. $V_{D D}-2 V$ is the reference level for measuring timing of $C E$.
6. $V_{S S}+2.0 \mathrm{~V}$ is the reference level for measuring the timing of $\overline{\mathrm{D}_{\mathrm{OUT}}}$.
7. WE must be at $V_{1 H}$ until end of $\mathrm{t}_{\mathrm{C}} \mathrm{O}$.
8. During CE high typically 0.5 mA will be drawn from any address pin which is switched from low to high.

## Typical Current Transients vs. Time



## Applications

## Refresh

The 2107B is refreshed by either a read cycle, write cycle, or read-modify write cycle. Only the selected row of memory array is refreshed. The row address is selected by the input signals $A_{0}$ thru $A_{5}$. Each individual row address must receive at least one refresh cycle within any two milliseconds time period.
If a read cycle is used for refreshing, then the chip select input, $\overline{C S}$, can be a logic high or a logic low. If a write cycle or read-modify write cycle is used to refresh the device, then $\overline{\mathrm{CS}}$ must be a logic high. This will prevent writing into the memory during refresh.

## Power Dissipation

The operating power dissipation of a selected device is the sum of $V_{D D} \times I_{D D A V}$ and $V_{B B} \times I_{B B}$. For a cycle of 400 ns and t CE of 230 ns typical power dissipation is 660 mW .

## Standby Power

The 2107B is a dynamic RAM therefore when $\mathrm{V}_{\text {CE }}=\mathrm{V}_{\text {ILC }}$ very little power is dissipated. In a typical system most devices are in standby with $\mathrm{V}_{\text {CE }}$ at $\mathrm{V}_{\text {ILC }}$. During this time only leakage currents flow (i.e., IDD1, ICC1, $I_{B B}, I_{L O}, I_{L 1}$. The power dissipated during this inactive period is typically 1.4 mW . The typical power dissipation required to perform refresh during standby is the refresh duty cycle, $1.3 \%$, multiplied by the operating power dissipation, or 8.6 mW . The total power dissipation during standby is then 10.0 mW typical.

## System Interfaces and Filtering

On the following page is an example of a $16 \mathrm{~K} \times 9$ bit memory system. Device decoding is done with the CE input. All devices are unselected during refresh with $\overline{\text { CS }}$. The 3210, 3230, 3235, and 3404 are standard Intel products. Decoupling is indicated by " 1 " for $V_{D D}$ to $V_{S S}$ and " 2 " for $V_{B B}$ to $V_{S S}$. IDD and IBB current surges at the CE transitions make adequate decoupling of these supplies important. It is recommended that $1 \mu \mathrm{~F}$ high frequency, low inductance capacitors be used on double sided boards. VCC to VSS decoupling is required only on the devices located around the periphery of the array. For each 36 devices a $100 \mu \mathrm{~F}$ tantalum or equivalent capacitor should be placed from $V_{D D}$ to $V_{S S}$ close to the array.

## Typical System

16K X 9 BIT MEMORY CIRCUIT


# FULLY DECODED RANDOM ACCESS 4096 BIT DYNAMIC MEMORY 

## * Access Time -- 270 ns max. Read, Write Cycle Times-- 470 ns max.

The 2107B-4 is a medium speed version of the 2107B. Please refer to page 2-81 for pin configuration, logic symbol, and block diagram. See page 2-82 for absolute maximum ratings and page 2-83 for typical characteristics. Refer to pages 2-85 and 2-86 for timing definitions, page 2-84 for capacitance, and pages 2-87 and 2-88 for applications information.

## D.C. and Operating Characteristics

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{D D}=+12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{C C}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{B B}{ }^{[1]}=-5 \mathrm{~V} \pm 5 \% ; \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$, unless otherwise noted.

| Symbol | Parameter | Limits |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. [2] | Max. |  |  |
| $I_{\text {LI }}$ | Input Load Current <br> (all inputs except CE) |  | . 01 | 10 | $\mu \mathrm{A}$ | $V_{I N}=V_{\text {IL MIN }}$ to $V_{\text {IH MAX }}$ |
| ILC | Input Load Current |  | . 01 | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL MIN }}$ to $\mathrm{V}_{\text {IH MAX }}$ |
| \|lol | Output Leakage Current for high impedance state |  | . 01 | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & C E=V_{I L C} \text { or } \overline{C S}=V_{I H} \\ & V_{O}=0 \mathrm{~V} \text { to } 5.25 \mathrm{~V} \end{aligned}$ |
| IDD1 | $V_{\text {DD }}$ Supply Current during CE off[3] |  | 110 | 200 | $\mu \mathrm{A}$ | $C E=-1 \mathrm{~V}$ to +.6 V |
| IDD2 | $V_{D D}$ Supply Current during CE on |  | 80 | 100 | mA | $C E=V_{\text {IHC }}, T_{\text {A }}=25^{\circ} \mathrm{C}$ |
| IDD AV1 | Average $\mathrm{V}_{\mathrm{DD}}$ Current |  | 55 | 80 | mA | $\begin{aligned} & \text { Cycle time }=470 \mathrm{~ns}, \\ & \mathrm{t}_{\mathrm{CE}}=300 \mathrm{~ns} \end{aligned}$ |
| IDD AV2 | Average $\mathrm{V}_{\mathrm{DD}}$ Current |  | 27 | 40 | mA | $\begin{aligned} & \text { Cycle time }=1000 \mathrm{~ns}, \\ & \mathrm{t}_{\mathrm{t} E}=300 \mathrm{~ns} \end{aligned}$ |
| ${ }^{\mathbf{C C C} 1}{ }^{[4]}$ | $V_{\text {CC }}$ Supply Current during CE off |  | . 01 | 10 | $\mu \mathrm{A}$ | $C E=V_{\text {ILC }}$ or $\overline{C S}=V_{\text {IH }}$ |
| $\mathrm{I}_{\text {BB }}$ | $\mathrm{V}_{\mathrm{BB}}$ Supply Current |  | 5 | 100 | $\mu \mathrm{A}$ |  |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | -1.0 |  | 0.6 | V | $\mathrm{t}_{\mathrm{T}}=20 \mathrm{~ns}$ - See Figure 4 |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage | 2.4 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |  |
| $\mathrm{V}_{\text {ILC }}$ | CE Input Low Voltage | -1.0 |  | +1.0 | V |  |
| $\mathrm{V}_{\text {IHC }}$ | CE Input High Voltage | $\mathrm{V}_{\mathrm{DD}}-1$ |  | $\mathrm{V}_{\mathrm{DD}}+1$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | 0.0 |  | 0.45 | V | $\mathrm{l}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 |  | $\mathrm{V}_{\mathrm{cc}}$ | V | $\mathrm{IOH}=-2.0 \mathrm{~mA}$ |

NOTES:

1. The only requirement for the sequence of applying voltage to the device is that $V_{D D}, V_{C C}$, and $V_{S S}$ should never be .3 V more negative than $V_{B B}$.
2. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal power supply voltages.
3. The $I_{D D}$ and $I_{C C}$ currents flow to $V_{S S}$. The $I_{B B}$ current is the sum of all leakage currents.
4. During $C E$ on $V_{C C}$ supply current is dependent on output loading, $V_{C C}$ is connected to output buffer only.

## SILICON GATE MOS 2107B-4

A.C. Characteristics ${ }^{[1]}$

READ, WRITE, AND READ MODIFY/WRITE CYCLE $V_{S S}=0 V$, unless otherwise noted.

| Symbol | Parameter | Min. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {REF }}$ | Time Between Refresh | $\checkmark$ | 2 | ms | $t_{A C}$ is measured from end of address transition |
| ${ }^{\text {taC }}$ | Address to CE Set Up Time | 0 |  | ns |  |
| $t^{\prime}{ }_{\text {AH }}$ | Address Hold Time | 50 |  | ns |  |
| ${ }_{\text {t }}^{\text {c }}$ | CE Off Time | 130 |  | ns |  |
| $\mathrm{t}_{\mathbf{T}}$ | CE Transition Time | 10 | 40 | ns |  |
| ${ }^{\text {cta }}$ | CE Off to Output High Impedance State | 0 |  | ns |  |

READ CYCLE

| Symbol | Parameter | Min. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t }} \mathrm{CY}$ | Cycle Time | 470 |  | ns | $\begin{aligned} & \mathrm{t}_{\mathrm{T}}=20 \mathrm{~ns} \\ & \mathrm{C}_{\text {load }}=50 \mathrm{pF}, \text { Load }=\text { One TTL Gate, } \\ & \text { Ref }=2.0 \mathrm{~V} . \\ & \mathrm{t}_{\mathrm{ACC}}=\mathrm{t}_{\mathrm{AC}}+\mathrm{t}_{\mathrm{CO}}+1 \mathrm{t}_{\mathrm{T}} \end{aligned}$ |
| ${ }^{\text {t }}$ CE | CE On Time | 300 | 3000 | ns |  |
| ${ }^{\text {t }} \mathrm{CO}$ | CE Output Delay |  | 250 | ns |  |
| $\mathrm{t}_{\mathrm{ACC}}$ | Address to Output Access |  | 270 | ns |  |
| ${ }^{\text {t WL }}$ | CE to $\overline{W E}$ | 0 |  | ns |  |
| ${ }^{\text {tw }}$ | $\overline{W E}$ to CE on | 0 |  | ns |  |

## WRITE CYCLE



Read Modify Write Cycle ${ }^{[1]}$

| Symbol | Parameter | Min. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {trwC }}$ | Read Modify Write(RMW) Cycle Time | 590 |  | ns | $\mathrm{t}_{\mathbf{T}}=20 \mathrm{~ns}$ |
| ${ }^{\text {t }}$ CRW | CE Width During RMW | 420 | 3000 | ns | $\begin{aligned} & C_{\text {load }}=50 \mathrm{pF}, \text { Load }=\text { One TTL Gate }, \\ & \text { Ref }=2.0 \mathrm{~V} \end{aligned}$$t_{A C C}=t_{A C}+t_{C O}+1 t_{T}$ |
| ${ }^{\text {tw }}$ c | $\overline{W E}$ to CE on | 0 |  | ns |  |
| ${ }^{\text {t }}$ w | $\overline{W E}$ to CE off | 150 |  | ns |  |
| ${ }^{\text {t }}$ WP | $\overline{\text { WE Pulse Width }}$ | 50 |  | ns |  |
| ${ }^{\text {t }}$ DW | $\mathrm{D}_{\text {IN }}$ to $\overline{W E}$ Set Up | 0 |  | ns |  |
| ${ }^{\text {t }}$ DH | $\mathrm{D}_{\text {IN }}$ Hold Time | 0 |  | ns |  |
| ${ }^{\text {t }} \mathrm{CO}$ | CE to Outpút Delay |  | 250 | ns |  |
| ${ }^{\text {t }}$ ACC | Access Time |  | 270 | ns |  |

NOTE:

1. A.C. characteristics are guaranteed only if cumulative CE on time during tREF is $\leqslant 65 \%$ of $t_{\text {REF }}$. For continuous Read-Modify-Write operation, $\mathrm{t}_{\mathrm{CC}}$ and $\mathrm{t}_{\mathrm{RWC}}$ should be increased to at least 185 ns and 645 ns , respectively.

## FULLY DECODED RANDOM ACCESS 4096 BIT DYNAMIC MEMORY

## * Access Time -- 350 ns max. * Read, Write Cycle Times-800 ns max.

The 2107B-6 is a version of the 2107B which is useful in microcomputer and terminal applications. Please refer to page 2-81 for pin configuration, logic symbol, and block diagram. See page 2-82 for absolute maximum ratings and page 2-83 for typical characteristics. Refer to pages 2-85 and 2-86 for timing definitions, page 2-84 for capacitance and pages 2-87 and 2-88 for applications information.

## D.C. and Operating Characteristics

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{D D}=+12 \mathrm{~V} \pm 5 \%, V_{C C}=+5 \mathrm{~V} \pm 5 \%, V_{B B}{ }^{[1]}=-5 \mathrm{~V} \pm 5 \%, V_{S S}=0 \mathrm{~V}$, unless otherwise noted.

| Symbol | Parameter | Limits |  |  | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. [2] | Max. |  |  |
| $\mathrm{I}_{\mathrm{L}}$ | Input Load Current (all inputs except CE) |  | . 01 | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL MIN }}$ to $\mathrm{V}_{\text {IH MAX }}$ |
| ILC | Input Load Current |  | . 01 | 10. | $\mu \mathrm{A}$ | $V_{\text {IN }}=V_{\text {IL MIN }}$ to $V_{\text {IH MAX }}$ |
| IILOI | Output Leakage Current for high impedance state |  | . 01 | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & C E=V_{I L C} \text { or } \overline{C S}=V_{I H} \\ & V_{O}=0 \mathrm{~V} \text { to } 5.25 \mathrm{~V} \end{aligned}$ |
| IDD1 | $V_{D D}$ Supply Current during CE off[3] |  | 110 | 200 | $\mu \mathrm{A}$ | $C E=-1 V$ to +.6 V |
| IDD2 | $V_{D D}$ Supply Current during CE on |  | 80 | 100 | mA | $C E=V_{I H C}, T_{A}=25^{\circ} \mathrm{C}$ |
| IDD AV1 | Average VDD Current |  | 45 | 70 | mA | $\begin{aligned} & \text { Cycle time }=800 \mathrm{~ns} . \\ & \mathrm{t}_{\mathrm{CE}}=380 \mathrm{~ns} \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |
| $\mathrm{ICC1}^{14]}$ | VCC Supply Current during CE off |  | . 01 | 10 | $\mu \mathrm{A}$ | $C E=V_{I L C}$ or $\overline{C S}=V_{I H}$ |
| $I_{B B}$ | $V_{B B}$ Supply Current |  | 5 | 100 | $\mu \mathrm{A}$ | - |
| $V_{\text {IL }}$ | Input Low Voltage | -1.0 |  | 0.6 | V | $\mathrm{t}_{\mathrm{T}}=20 \mathrm{~ns}-$ See Figure 4 |
| $V_{\text {IH }}$ | Input High Voltage | 3.5 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |  |
| VILC | CE Input Low Voltage | -1.0 |  | +1.0 | V |  |
| $\mathrm{V}_{\text {IHC }}$ | CE Input High Voltage | $\mathrm{V}_{\mathrm{DD}}-1$ |  | $\mathrm{V}_{\mathrm{DD}}+1$ | V |  |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage | 0.0 |  | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=2.0 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | 2.4 |  | $\mathrm{V}_{\mathrm{CC}}$ | V | $\mathrm{IOH}=-2.0 \mathrm{~mA}$ |

NOTES:

1. The only requirement for the sequence of applying voltage to the device is that $V_{D D}, V_{C C}$, and $V_{S S}$ should never be $.3 V$ more negative than $V_{B B}$.
2. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal power supply voltages.
3. The IDD and $I_{C C}$ currents flow to $V_{S S}$. The $I_{B B}$ current is the sum of all leakage currents.
4. During CE on $V_{C C}$ supply current is dependent on output loading, $\mathrm{V}_{\mathrm{CC}}$ is connected to output buffer only.
A. C. Characteristics ${ }^{[1]} T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{BB}}=-5 \mathrm{~V} \pm 5 \%$,

READ, WRITE, AND READ MODIFY/WRITE CYCLE $V_{S S}=O V$, unless otherwise noted.

| Symbol | Parameter | Min. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {REF }}$ | Time Between Refresh |  | 1 | ms | $t_{A C}$ is measured from end of address transition |
| $t_{\text {AC }}$. | Address to CE Set Up Time | 10 |  | ns |  |
| ${ }^{\text {t }}{ }_{\text {AH }}$ | Address Hold Time | 100 |  | ns |  |
| ${ }^{\text {t C }}$ | CE Off Time | 380 |  | ns |  |
| ${ }_{\text {t }}$ | CE Transition Time | 10 | 40 | ns |  |
| ${ }^{\text {t }} \mathrm{F}$ | CE Off to Output High Impedance State | 0 |  | ns |  |

READ CYCLE

| Symbol | Parameter | Min. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t }} \mathrm{CY}$ | Cycle Time | 800 |  | ns | $\begin{aligned} & \mathrm{t}_{\mathrm{T}}=20 \mathrm{~ns} \\ & \mathrm{C}_{\text {load }}=50 \mathrm{pF}, \text { Load }=\text { One TTL Gate, } \\ & \text { Ref }=2.0 \mathrm{~V} . \\ & \mathrm{t}_{\mathrm{ACC}}=\mathrm{t}_{\mathrm{AC}}+\mathrm{t}_{\mathrm{CO}}+1 \mathrm{t}_{\mathrm{T}} \end{aligned}$ |
| ${ }^{\text {t Ce }}$ | CE On Time | 380 | 3000 | ns |  |
| ${ }^{\text {t }}$ O | CE Output Delay |  | 320 | ns |  |
| ${ }^{\text {t }}$ ACC | Address to Output Access |  | 350 | ns |  |
| twL | CE to $\overline{\mathrm{WE}}$ | 0 |  | ns |  |
| twc | $\overline{W E}$ to CE on | 0 |  | ns |  |

## WRITE CYCLE

| Symbol | Parameter | Min. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {t }} \mathrm{CY}$ | Cycle Time | 800 |  | ns | $\mathrm{t}_{\mathrm{T}}=20 \mathrm{~ns}$ |
| $\mathrm{t}_{\text {CE }}$ | CE On Time | 380 | 3000 | ns |  |
| ${ }_{\text {t }}$ w | $\overline{\mathrm{WE}}$ to CE Off | 200 |  | ns |  |
| ${ }^{t_{C W}}$ | CE to $\overline{W E}$ | 150 |  | ns |  |
| ${ }^{t_{D W}}{ }^{\text {[2] }}$ | $\mathrm{D}_{\text {IN }}$ to $\overline{\mathrm{WE}}$ Set Up | 0 |  | ns |  |
| $t_{\text {DH }}$ | DIN Hold Time | 0 |  | ns |  |
| ${ }^{\text {twp }}$ | $\overline{\text { WE Pulse Width }}$ | 100 |  | ns |  |

## Read Modify Write Cycle ${ }^{[1]}$

| Symbol | Parameter | Min. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {RWC }}$ | Read Modify Write(RMW) Cycle Time | 960 |  | ns | $\mathrm{t}_{\mathrm{T}}=20 \mathrm{~ns}$ |
| ${ }^{\text {c }}$ CRW | CE Width During RMW | 540 | 3000 | ns |  |
| ${ }^{\text {t w }}$ c | $\overline{\mathrm{WE}}$ to CE on | 0 |  | ns |  |
| ${ }^{t}$ w | $\overline{W E}$ to CE off | 200 |  | ns | $\begin{aligned} & C_{\text {load }}=50 \mathrm{pF}, \text { Load }=\text { One TTL Gate }, \\ & \text { Ref }=2.0 \mathrm{~V} \end{aligned}$ |
| ${ }^{\text {t }}$ WP | $\overline{\text { WE Pulse Width }}$ | 100 |  | ns |  |
| ${ }^{\text {t }}$ W | $\mathrm{D}_{\text {IN }}$ to $\overline{W E}$ Set Up | 0 |  | ns | - . |
| ${ }^{\text {t }}$ DH | $\mathrm{D}_{\text {IN }}$ Hold Time | 0 |  | ns |  |
| ${ }^{\text {t }} \mathrm{CO}$ | CE to Output Delay |  | 320 | ns |  |
| ${ }^{\text {t }}$ ACC . | Access Time |  | 350 | ns | $t_{A C C}=t_{A C}+t_{C O}+1 t_{T}$ |

## NOTES:

1. A.C. characteristics are guaranteed only if cumulative CE on time during $t_{\text {REF }}$ is $\leqslant 50 \%$ of $t_{\text {REF }}$. For continuous Read-Modify-Write operation $t^{t} C C$ and $t_{\text {RWC }}$ should be increased to at least 500 ns and 1080 ns , respectively.

## intel Silicon Gate MOS 2111, 2111-1, 2111-2

## 1024 BIT (256 x 4) STATIC MOS RAM WITH COMMON I/O AND OUTPUT DISABLE

- Organization 256 Words by 4 Bits
- Common Data Input and Output
- Single +5V Supply Voltage
- Directly TTL Compatible - All Inputs and Output
- Static MOS - No Clocks or Refreshing Required
- Access Time - 0.5 to $1 \mu \mathrm{sec}$ Max.
- Simple Memory Expansion - Chip Enable Input


## - Fully Decoded - On Chip Address Decode

- Inputs Protected - All Inputs Have Protection Against Static Charge
- Low Cost Packaging - 18 Pin Plastic Dual-In-Line Configuration
- Low Power - Typically 150 mW
- Three-State Output - OR-Tie Capability

The Intel ${ }^{\circ} 2111$ is a 256 word by 4 bit static random access memory element using normally off $N$-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.
The 2111 is designed for memory applications in small systems where high performance, low cost, large bit storage, and simple interfacing are important design objectives.
It is directly TTL compatible in all respects: inputs, outputs, and a single +5 V supply. Separate chip enable ( $\overline{\mathrm{CE}}$ ) leads allow easy selection of an individual package when outputs are OR-tied.
The Intel 2111 is fabricated with N -channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P -channel silicon gate technology.
Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost silicone packaging.

PIN CONFIGURATION


## LOGIC SYMBOL



PIN NAMES

| $A_{0} \cdot A_{7}$ | ADDRESS INPUTS |
| :--- | :--- |
| $O D$ | OUTPUT DISABLE |
| $R / W$ | READ WRITE INPUT |
| $\overline{C E} 1$ | CHIP ENABLE 1 |
| $\overline{C E}_{2}$ | CHIP ENABLE 2 |
| $1 / O_{1} \cdot 1 / O_{4}$ | DATA INPUT/OUTPUT |

BLOCK DIAGRAM


## Absolute Maximum Ratings*

Ambient Temperature Under Bias $\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

Storage Temperature . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Voltage On Any Pin
With Respect to Ground . . . . . . . . . -0.5 V to +7 V
Power Dissipation . . . . . . . . . . . . . . . . . . . . 1 Watt
*COMMENT:
Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. and Operating Characteristics for 2111, 2111-1, 2111-2

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$, unless otherwise specified.

| Symbol | Parameter | Min. | Typ. ${ }^{[1]}$ | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ILi | Input Load Current |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0$ to 5.25 V |
| $\mathrm{I}_{\mathrm{LOH}}$ | I/O Leakage Current |  |  | 15 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}_{1}=\overline{\mathrm{CE}}_{2}=2.2 \mathrm{~V}, \mathrm{~V}_{1 / \mathrm{O}}=4.0 \mathrm{~V}$ |
| ILOL | 1/O Leakage Current |  |  | -50 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE}}_{1}=\overline{\mathrm{CE}}_{2}=2.2 \mathrm{~V}, \mathrm{~V}_{1 / \mathrm{O}}=0.45 \mathrm{~V}$ |
| ${ }^{\text {c CC1 }}$ | Power Supply Current |  | 30 | 60 | mA | $\begin{aligned} & V_{I N}=5.25 \mathrm{~V} \\ & I_{I / O}=0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |
| $I_{\text {cc2 }}$ | Power Supply Current |  |  | 70 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=5.25 \mathrm{~V} \\ & \mathrm{I}_{1 / \mathrm{O}}=0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \end{aligned}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | -0.5 |  | +0.65 | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | 2.2 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |  |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage |  |  | 0.45 | V | $\mathrm{IOL}=2.0 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | 2.2 |  |  | V | $\mathrm{IOH}=-150 \mu \mathrm{~A}$ |



OUTPUT SINK CURRENT VS. OUTPUT VOLTAGE


NOTE: 1. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltage.

## A.C. Characteristics for 2111

READ CYCLE $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$, unless otherwise specified.

| Symbol | Parameter | Min. | Typ. ${ }^{[1]}$ | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle | 1,000 |  |  | ns | $\begin{aligned} & \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns} \\ & \mathrm{~V}_{\mathrm{IN}}=+0.65 \mathrm{~V} \text { to }+2.2 \mathrm{~V} \\ & \text { Timing Reference }=1.5 \mathrm{~V} \\ & \text { Load }=1 \mathrm{TTL} \text { Gate } \\ & \quad \text { and } \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} . \end{aligned}$ |
| $t_{\text {A }}$ | Access Time |  |  | 1,000 | ns |  |
| $\mathrm{t}_{\mathrm{CO}}$ | Chip Enable To Output |  |  | 800 | ns |  |
| $\mathrm{t}_{\mathrm{OD}}$ | Output Disable To Output |  |  | 700 | ns |  |
| $\mathrm{t}_{\mathrm{DF}}{ }^{\text {[3] }}$ | Data Output to High Z State | 0 |  | 200 | ns |  |
| ${ }^{\text {toh }}$ | Previous Read Data Valid after change of Address | 40 |  |  | ns |  |

WRITE CYCLE

| Symbol | Parameter $\quad=$ | Min. | Typ. ${ }^{[1]}$ | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {w }}$ | Write Cycle | 1,000 |  |  | ns | $\begin{aligned} & \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns} \\ & \mathrm{~V}_{\mathrm{IN}}=+0.65 \mathrm{~V} \text { to }+2.2 \mathrm{~V} \\ & \text { Timing Reference }=1.5 \mathrm{~V} \\ & \text { Load }=1 \mathrm{TTL} \text { Gate } \\ & \quad \text { and } C_{L}=100 \mathrm{pF} . \end{aligned}$ |
| ${ }^{\text {taw }}$ | Write Delay | 150 |  |  | ns |  |
| ${ }^{\text {t }}$ W $W$ | Chip Enable To Write | 900 |  |  | ns |  |
| tow | Data Setup | 700 |  |  | ns |  |
| ${ }_{\text {t }}$ H | Data Hold | 100 |  |  | ns |  |
| ${ }_{\text {t }} \mathrm{P}$ P | Write Pulse | 750 |  |  | ns |  |
| ${ }_{\text {t }}$ WR | Write Recovery | 50 |  |  | ns |  |
| ${ }^{\text {b }}$ D | Output Disable Setup | 200 |  |  | ns |  |

## A. C. CONDITIONS OF TEST

| Input Pulse Levels: $\quad+0.65$ Volt to | 2.2 Volt |
| :--- | ---: | ---: |
| Input Pulse Rise and Fall Times: | 20 nsec |
| Timing Measurement Reference Level: | 1.5 Volt |
| Output Load: $\quad 1$ TTL Gate and $C_{L}=100 p F$ |  |

## Waveforms

READ CYCLE


NOTES: 1. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. This parameter is periodically sampled and is not $100 \%$ tested.
3. tDF is with respect to the trailing edge of $\overline{\mathrm{CE}}, \overline{\mathrm{CE}} 2$, or OD , whichever occurs first.

## 2111-1 (500 ns Access Time)

## A.C. Characteristics for 2111-1

READ CYCLE $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5 \mathrm{~V} \pm 5 \%$, unless otherwise specified.

| Symbol | Parameter | Min. | Typ. ${ }^{[1]}$ | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {R }}$ | Read Cycle | 500 |  |  | ns | $\begin{aligned} & \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns} \\ & \mathrm{~V}_{\mathrm{IN}}=+0.65 \mathrm{~V} \text { to }+2.2 \mathrm{~V} \\ & \text { Timing Reference }=1.5 \mathrm{~V} \\ & \text { Load }=1 \mathrm{TTL} \text { Gate } \\ & \quad \text { and } \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} . \end{aligned}$ |
| $t_{\text {A }}$ | Access Time |  |  | 500 | ns |  |
| ${ }^{\text {t }}$ CO | Chip Enable To Output |  |  | 350 | ns |  |
| ${ }_{\text {tob }}$ | Output Disable To Output |  |  | 300 | ns |  |
| $\mathrm{t}_{\mathrm{DF}}{ }^{\text {[2] }}$ | Data Output to High Z State | 0 |  | 150 | ns |  |
| ${ }^{\text {toH }}$ | Previous Read Data Valid after change of Address | 40 |  |  | ns |  |

WRITE CYCLE

| Symbol | Parameter | Min. | Typ. ${ }^{[1]}$ | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| twc. | Write Cycle | 500 |  |  | ns | $\begin{aligned} & \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns} \\ & \mathrm{~V}_{\mathrm{IN}}=+0.65 \mathrm{~V} \text { to }+2.2 \mathrm{~V} \\ & \text { Timing Reference }=1.5 \mathrm{~V} \\ & \text { Load }=1 \mathrm{TTL} \text { Gate } \\ & \quad \text { and } \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} . \end{aligned}$ |
| ${ }^{\text {taw }}$ | Write Delay | 100 |  |  | ns |  |
| ${ }^{\text {t }}$ W $W$ | Chip Enable To Write | 400 |  |  | ns |  |
| tow | Data Setup | 280 |  |  | ns |  |
| ${ }_{\text {t }}^{\text {D }}$ | Data Hold | 100 |  |  | ns |  |
| twp | Write Pulse | 300 |  |  | ns |  |
| twr | Write Recovery | 50 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{DS}}$ | Output Disable Setup | 150 |  |  | ns |  |

## 2111-2 (650ns Access Time)

## A.C. Characteristics for 2111-2

READ CYCLE $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$, unless otherwise specified.

| Symbol | Parameter | Min. | Typ. ${ }^{[1]}$ | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{R}} \mathrm{C}$ | Read Cycle | 650 |  |  | ns | $\begin{aligned} & \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns} \\ & \mathrm{~V}_{\mathrm{IN}}=+0.65 \mathrm{~V} \text { to }+2.2 \mathrm{~V} \end{aligned}$ <br> Timing Reference $=1.5 \mathrm{~V}$ <br> Load $=1$ TTL Gate and $C_{L}=100 \mathrm{pF}$. |
| ${ }_{\text {t }}{ }_{\text {A }}$ | Access Time |  |  | 650 | ns |  |
| ${ }^{\text {t }} \mathrm{CO}$ | Chip Enable To Output |  |  | 400 | ns |  |
| $\mathrm{t}_{\mathrm{OD}}$ | Output Disable To Output |  |  | 350 | ns |  |
| $t_{\text {DF }}{ }^{\text {[2] }}$ | Data Output to High Z State | 0 |  | 150 | ns |  |
| ${ }^{\text {toH }}$ | Previous Read Data Valid after change of Address | 40 |  |  | ns |  |

## WRITE CYCLE

| Symbol | Parameter | Min. | Typ. ${ }^{[1]}$ | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| twc | Write Cycle | 650 |  |  | ns | $\begin{aligned} & \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns} \\ & \mathrm{~V}_{\mathrm{IN}}=+0.65 \mathrm{~V} \text { to }+2.2 \mathrm{~V} \\ & \text { Timing Reference }=1.5 \mathrm{~V} \\ & \text { Load }=1 \mathrm{TTL} \text { Gate } \\ & \quad \text { and } \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} . \end{aligned}$ |
| ${ }^{\text {taw }}$ | Write Delay | 150 |  |  | ns |  |
| ${ }^{\text {t }}$ CW | Chip Enable To Write | 550 |  |  | ns |  |
| tow | Data Setup | 400 |  |  | ns |  |
| ${ }_{\text {t }}{ }_{\text {d }}$ | Data Hold | 100 |  |  | ns |  |
| twp | Write Pulse | 400 |  |  | ns |  |
| twr | Write Recovery | 50 |  |  | ns |  |
| ${ }^{\text {t }}$ D | Output Disable Setup | 150 |  |  | ns |  |

NOTES: 1. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. tDF is with respect to the trailing edge of $\overline{C E}_{1}, \overline{\mathrm{CE}}_{2}$, or OD , whichever occurs first.

## Silicon Gate MOS 2112, 2112-2

## 1024 BIT (256 x 4) STATIC MOS RAM WITH COMMON DATA I/O

- Crganization 256 Words by 4 s
- Common Data Input and Output
- Single +5V Supply Voltage
- Directly TTL Compatible - All Inputs and Output
- Static MOS - No Clocks or Refreshing Required
- Access Time - 0.65 to $1 \mu \mathrm{sec}$ Max.
- Simple Memory Expansion - Chip Enable Input


## - Fully Decoded - On Chip Address

 Decode- Inputs Protected - All Inputs Have Protection Against Static Charge
- Low Cost Packaging - 16 Pin Plastic Dual-In-Line Configuration
- Low Power - Typically 150 mW
- Three-State Output - OR-Tie Capability

The Intel ${ }^{\circ} 2112$ is a 256 word by 4 bit static random access memory element using normally off N -channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.
The 2112 is designed for memory applications in small systems where high performance, low cost, large bit storage, and simple interfacing are important design objectives.
It is directly TTL compatible in all respects: inputs, outputs, and a single +5 V supply. A separate chip enable ( $\overline{\mathrm{CE}}$ ) lead allows easy selection of an individual package when outputs are OR-tied.
The Intel 2112 is fabricated with N -channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P -channel silicon gate technology.
Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost silicone packaging.
PIN CONFIGURATION

## SILICON GATE MOS 2112, 2112-2

## Absolute Maximum Ratings*

Ambient Temperature Under Bias<br>$\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$<br>Storage Temperature . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$<br>Voltage On Any Pin<br>With Respect to Ground . . . . . . . . -0.5 V to +7 V<br>Power Dissipation . . . . . . . . . . . . . . . . . . . . 1 Watt

*COMMENT:
Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. and Operating Characteristics for 2112, 2112-2

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| Symbol | Parameter | Min. | Typ. ${ }^{[1]}$ | Max. | Unit | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Current |  |  | 10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{IN}}=0$ to 5.25 V |
| $\mathrm{I}_{\mathrm{LOH}}$ | I/O Leakage Current |  |  | 15 | $\mu \mathrm{~A}$ | $\overline{\mathrm{CE}}=2.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{I} / \mathrm{O}}=4.0 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{LOL}}$ | I/O Leakage Current |  |  | -50 | $\mu \mathrm{~A}$ | $\overline{\mathrm{CE}}=2.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{I} / \mathrm{O}}=0.45 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Power Supply Current |  | 30 | 60 | mA | $\mathrm{V}_{\mathrm{IN}}=5.25 \mathrm{~V}, \mathrm{I}_{\mathrm{I} / \mathrm{O}}=0 \mathrm{~mA}$ <br> $\mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Power Supply Current |  |  | 70 | mA | $\mathrm{V}_{\mathrm{IN}}=5.25 \mathrm{~V}, \mathrm{I}_{\mathrm{I} / \mathrm{O}}=0 \mathrm{~mA}$ <br> $\mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{IL}}$ | Input "Low" Voltage | -0.5 |  | +0.65 | V |  |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input "High" Voltage | 2.2 |  | $\mathrm{~V}_{\mathrm{CC}}$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output "Low" Voltage |  |  | +0.45 | V | $\mathrm{I}_{\mathrm{OL}}=2 \mathrm{~mA}$ |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output "High" Voltage | 2.2 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-150 \mu \mathrm{~A}$ |

## A.C. Characteristics for 2112

READ CYCLE $\quad T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{C}} \mathrm{C}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| Symbol | Parameter | Min. | Typ. ${ }^{[1]}$ | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle | 1,000 |  |  | ns | $\begin{aligned} & \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns} \\ & \mathrm{~V}_{\mathrm{IN}}=+0.65 \mathrm{~V} \text { to }+2.2 \mathrm{~V} \\ & \text { Timing Reference }=1.5 \mathrm{~V} \\ & \text { Load }=1 \mathrm{TTL} \text { Gate } \\ & \quad \text { and } \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} . \end{aligned}$ |
| ${ }^{\text {t }}$ A | Access Time |  |  | 1,000 | ns |  |
| $\mathrm{t}_{\mathrm{CO}}$ | Chip Enable To Output Time |  |  | 800 | ns |  |
| $\mathrm{t}_{\mathrm{CD}}$ | Chip Enable To Output Disable Time | 0 |  | 200 | ns |  |
| ${ }^{\text {toH }}$ | Previous Read Data Valid After Change of Address | 40 |  |  | ns |  |

## READ CYCLE WAVEFORMS



Capacitance ${ }^{[2]} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$

| Symbol | Test | Limits (pF) |  |
| :--- | :---: | :---: | :---: |
|  |  | Typ. ${ }^{[1]}$ | Max. |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance <br> (All Input Pins) $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ | 4 | 8 |
| $\mathrm{C}_{\mathrm{I} / \mathrm{O}}$ | $\mathrm{I} / \mathrm{O}$ Capacitance $\mathrm{V}_{\mathrm{I} / \mathrm{O}}=0 \mathrm{~V}$ | 10 | 15 |

NOTES:

1. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. Typical values are for $T_{A}=25 C$ and nominal supply voltage.
3. This parameter is periodically sampled and is not $100 \%$ tested.

## A.C. Characteristics for 2112 (Continued)

WRITE CYCLE \#1 $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Min. | Typ. ${ }^{[1]}$ | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {twC1 }}$ | Write Cycle | 850 |  |  | ns | $\begin{aligned} & \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns} \\ & \mathrm{~V}_{\mathrm{IN}}=+0.65 \mathrm{~V} \text { to }+2.2 \mathrm{~V} \\ & \text { Timing Reference }=1.5 \mathrm{~V} \\ & \text { Load }=1 \mathrm{TTL} \text { Gate } \\ & \quad \text { and } \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} . \end{aligned}$ |
| $t_{\text {AW1 }}$ | Address To Write Setup Time | 150 |  |  | ns |  |
| $t_{\text {DW1 }}$ | Write Setup Time | 650 |  |  | ns |  |
| ${ }_{\text {t }}$ P1 1 | Write Pulse Width | 650 |  |  | ns |  |
| ${ }^{\text {t }} \mathrm{CS} 1$ | Chip Enable Setup Time | 0 |  |  | ns |  |
| ${ }^{\text {t }} \mathrm{CH} 1$ | Chip Enable Hold Time | 0 |  |  | ns |  |
| ${ }^{\text {t }}$ WR1 | Write Recovery Time | 50 |  |  | ns |  |
| ${ }^{\text {t }}$ D ${ }^{\text {c }}$ | Data Hold Time | 100 |  | . | ns |  |
| ${ }^{\text {c }}$ W1 | Chip Enable To Write Setup Time | 650 |  |  | ns |  |

WRITE CYCLE \#2 $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Min. | Typ. ${ }^{[1]}$ | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| twC2 | Write Cycle | 1050 |  |  | ns | $\begin{aligned} & \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns} \\ & \mathrm{~V}_{\mathrm{IN}}=+0.65 \mathrm{~V} \text { to }+2.2 \mathrm{~V} \\ & \text { Timing Reference }=1.5 \mathrm{~V} \\ & \text { Load }=1 \mathrm{TTL} \text { Gate } \\ & \quad \text { and } C_{L}=100 \mathrm{pF} . \end{aligned}$ |
| ${ }^{\text {taw2 }}$ | Address To Write Setup Time | 150 |  |  | ns |  |
| $t_{\text {DW2 }}$ | Write Setup Time | 650 |  |  | ns |  |
| ${ }^{\text {t }}$ WD2 | Write To Output Disable Time | 200 |  |  | ns |  |
| ${ }^{\text {t }}$ CS2 | Chip Enable Setup Time | 0 |  |  | ns |  |
| ${ }^{\text {t }}$ ( H 2 | Chip Enable Hold Time | 0 |  |  | ns |  |
| ${ }^{\text {W }}$ WR2 | Write Recovery Time | 50 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{DH} 2}$ | . Data Hold Time | 100 |  |  | ns |  |

## Write Cycle Waveforms

WRITE CYCLE \#1


WRITE CYCLE \#2


NOTE: 1. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.

## 2112-2 (650 ns Access Time)

## A.C. Characteristics for 2112-2

READ CYCLE $\quad T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| Symbol | Parameter | Min. | Typ. ${ }^{[1]}$ | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{R}} \mathrm{C}$ | Read Cycle | 650 |  |  | ns | $\begin{aligned} & \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns} \\ & \mathrm{~V}_{\mathrm{IN}}=+0.65 \mathrm{~V} \text { to }+2.2 \mathrm{~V} \\ & \text { Timing Reference }=1.5 \mathrm{~V} \\ & \text { Load }=1 \mathrm{TTL} \text { Gate } \\ & \quad \text { and } C_{L}=100 \mathrm{pF} . \end{aligned}$ |
| $\mathrm{t}_{\mathrm{A}}$ | Access Time |  |  | 650 | ns |  |
| $\mathrm{t}_{\mathrm{CO}}$ | Chip Enable To Output Time |  |  | 500 | ns |  |
| ${ }^{\text {t }}$ CD | Chip Enable To Output Disable Time | 0 |  | 150 | ns |  |
| ${ }^{\text {toH }}$ | Previous Read Data Valid After Change of Address | 40 |  |  | ns |  |

WRITE CYCLE \#1 $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Min. | Typ. ${ }^{1]}$ | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {t }}$ C 1 | Write Cycle | 500 |  |  | ns | $\begin{aligned} & \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns} \\ & \mathrm{~V}_{\mathrm{IN}}=+0.65 \mathrm{~V} \text { to }+2.2 \mathrm{~V} \\ & \text { Timing Reference }=1.5 \mathrm{~V} \\ & \text { Load }=1 \mathrm{TTL} \text { Gate } \\ & \quad \text { and } \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} . \end{aligned}$ |
| $\mathrm{t}_{\text {AW1 }}$ | Address To Write Setup Time | 100 |  |  | ns |  |
| $t_{\text {DW1 }}$ | Write Setup Time | 280 |  |  | ns |  |
| tWP1 | Write Pulse Width | 350 |  |  | ns |  |
| ${ }_{\text {t }} \mathrm{CS} 1$ | Chip Enable Setup Time | 0 |  |  | ns |  |
| ${ }^{\text {t }}$ CH1 | Chip Enable Hold Time | 0 |  |  | ns |  |
| tWR1 | Write Recovery Time | 50 |  |  | ns |  |
| ${ }^{\text {t }}$ D 1 | Data Hold Time | 50 |  |  | ns |  |
| ${ }^{\text {t }}$ WW1 | Chip Enable to Write Setup Time | 350 |  |  | ns |  |

WRITE CYCLE \#2 $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Min. | Typ. ${ }^{[1]}$ | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {twC2 }}$ | Write Cycle | 650 |  |  | ns | $\begin{aligned} & \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns} \\ & \mathrm{~V}_{\mathrm{IN}}=+0.65 \mathrm{~V} \text { to }+2.2 \mathrm{~V} \\ & \text { Timing Reference }=1.5 \mathrm{~V} \\ & \text { Load }=1 \mathrm{TTL} \text { Gate } \\ & \quad \text { and } \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} . \end{aligned}$ |
| ${ }^{\text {taw2 }}$ | Address To Write Setup Time | 100 |  |  | ns |  |
| $\mathrm{t}_{\text {DW2 }}$ | Write Setup Time | 280 |  |  | ns |  |
| $t_{\text {WD2 }}$ | Write To Output Disable Time | 200 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{CS} 2}$ | Chip Enable Setup Time | 0 |  |  | ns |  |
| ${ }^{\text {t }} \mathrm{CH} 2$ | Chip Enable Hold Time | 0 |  |  | ns |  |
| $t_{\text {WR2 }}$ | Write Recovery Time | 50 |  |  | ns |  |
| ${ }^{\text {t }} \mathrm{DH} 2$ | Data Hold Time | 50 |  |  | ns |  |

NOTE: 1. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.

## HIGH SPEED FULLY DECODED 64 BIT MEMORY

\author{

- Fast Access Time -- 35 nsec. max. over 0-75 ${ }^{\circ}$ C Temperature Range. (3101A) <br> - Simple Memory Expansion through Chip Select Input--17 nsec. max. over 0-75 ${ }^{\circ}$ C Temperature Range. (3101A) <br> - DTL and TTL Compatible -- Low Input Load Current: 0.25mA. max.
}


## - OR-Tie CapabilityOpen Collector Outputs.

- Fully Decoded -- on Chip Address Decode and Buffer.
- Minimum Line Reflection -- Low Voltage Diode Input Clamp.
- Ceramic and Plastic Package -16 Pin Dual In-Line Configuration.

The Intel 3101 and 3101A are high speed fully decoded 64 bit random access memories, organized 16 words by 4 bits. Their high speed makes them ideal in scratch pad applications. An unselected chip will not generate noise at its output during writing of a selected chip. The output is held high on an unselected chip regardless of the state of the read/write signal.
The use of Schottky barrier diode clamped transistors to obtain fast switching speeds results in higher performance than equivalent devices with gold diffusion processes.
The Intel 3101 and 3101A are packaged in either hermetically sealed 16 pin ceramic packages, or in low cost silicone packages, and their performance is specified over a temperature rarfge from $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$.
The storage cells are addressed through an on chip 1 of 16 binary decoder using four input address leads. A separate Chip Select lead allows easy selection of an individual package when outputs are OR-tied.
In addition to the address leads and the Chip Select lead, there is a write input which allows data presented at the data leads to be entered at the addressed storage cells.


## Absolute Maximum Ratings*

| Temperature Under Bias: $\begin{aligned} & \text { Ceramic } \\ & \text { Plastic }\end{aligned}$ | $\begin{aligned} & -65^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & -65^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C} \end{aligned}$ |
| :---: | :---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ |
| All Output or Supply Voltages | -0.5 to +7 Volts |
| All Input Voltages | -1.0 to +5.5 Volts |
| Output Currents | 100 mA |

## *COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
D.C. Characteristics $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{FA}}$ | ADDRESS INPUT LOAD CURRENT |  | -0.25 | mA | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=0.45 \mathrm{~V}$ |
| $I_{\text {FD }}$ | DATA INPUT LOAD CURRENT |  | -0.25 | mA | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=0.45 \mathrm{~V}$ |
| $I_{\text {FW }}$ | WRITE INPUT LOAD CURRENT |  | -0.25 | mA | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{W}}=0.45 \mathrm{~V}$ |
| $I_{\text {FS }}$ | CHIP SELECT INPUT LOAD CURRENT |  | -0.25 | mA | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=0.45 \mathrm{~V}$ |
| $I_{\text {RA }}$ | ADDRESS INPUT LEAKAGE CURRENT |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=5.25 \mathrm{~V}$ |
| $I_{\text {RD }}$ | DATA INPUT LEAKAGE CURRENT |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=5.25 \mathrm{~V}$ |
| $\mathrm{I}_{\text {RW }}$ | WRITE INPUT LEAKAGE CURRENT |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{W}}=5.25 \mathrm{~V}$ |
| $I_{\text {RS }}$ | CHIP SELECT INPUT LEAKAGE CURRENT |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=5.25 \mathrm{~V}$ |
| $V_{C A}$ | ADDRESS INPUT CLAMP VOLTAGE |  | -1.0 | V | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{A}}=-5.0 \mathrm{~mA}$ |
| $\mathrm{V}_{C D}$ | DATA INPUT CLAMP VOLTAGE |  | -1.0 | V | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=-5.0 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{CW}}$ | WRITE INPUT CLAMP VOLTAGE |  | -1.0 | V | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=-5.0 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{CS}}$ | CHIP SELECT INPUT CLAMP VOLTAGE |  | -1.0 | V | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=-5.0 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | OUTPUT "LOW" VOLTAGE |  | 0.45 | V | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=15 \mathrm{~mA}$ <br> Memory Stores "Low" |
| ${ }_{\text {CEX }}$ | OUTPUT LEAKAGE CURRENT |  | 100 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CEX}}=5.25 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=2.5 \mathrm{~V} \end{aligned}$ |
| ${ }^{\text {cc }}$ | POWER SUPPLY CURRENT |  | 105 | mA | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}$ |
| $\mathrm{V}_{\text {IL }}$ | INPUT "LOW" VOLTAGE |  | 0.85 | V | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | INPUT "HIGH" VOLTAGE | 2.0 |  | V | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ |

## Typical Characteristics

OUTPUT CURRENT
VS. OUTPUT "LOW" VOLTAGE


INPUT CURRENT
VS. INPUT VOLTAGE


INPUT THRESHOLD VOLTAGE VS. AMBIENT TEMPERATURE


## Switching Characteristics

## Conditions of Test:

Input Pulse amplitudes: 2.5 V
Input Pulse rise and fall times of 5 nanoseconds between 1 volt and 2 volts

Speed measurements are made at 1.5 volt levels
Output loading is 15 mA and 30 pF

READ CYCLE
Address to Output Delay
$A_{0}, A_{1}, A_{2}, A_{3}$

CHIP SELECT INPUT


Chip Select to Output Delay
$A_{0}, A_{1}, A_{2}, A_{3}$

CHIP SELECT INPUT


15 mA Test Load


WRITE CYCLE
$A_{0}, A_{1}, A_{2}, A_{3}$

CHIP SELECT INPUT

*Outputs of unselected chips remain high during write cycle.

NOTE 1: ${ }^{t_{S R}}$ is associated with a read cycle following a write cycle and does not affect the access time.
A.C. Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \pm 5 \%$

| READ CYCLE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | 3101A |  | 3101 |  |
|  |  | LIMITS (ns) |  | LIMITS (ns) |  |
|  |  | MIN. | MAX. | MIN. | MAX. |
| ${ }^{t} S_{+},{ }^{\text {t }}$ S- | Chip Select to Output Delay | 5 | 17 | 5 | 42 |
| ${ }^{t} A_{-1} t^{\prime}+$ | Address to Output Delay | 10 | 35 | 10 | 60 |

CAPACITANCE ${ }^{(2)} \quad \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| $\mathrm{C}_{\text {IN }}$ | INPUT CAPACITANCE <br> (All Pins) | 10 pF <br> maximum |
| :--- | :--- | :---: |
| $\mathrm{C}_{\text {OUT }}$ | OUTPUT CAPACITANCE | 12 pF <br> maximum |


| WRITE CYCLE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | TEST | 3101A |  | 3101 |  |
|  |  | LIMITS (ns) |  | LIMITS (ns) |  |
|  |  | MIN. | MAX. | MIN. | MAX. |
| ${ }^{\text {t }}$ SR | Sense Amplifier Recovery Time |  | 35 |  | 50 |
| ${ }^{\text {twP }}$ | Write Pulse Width | 25 |  | 40 |  |
| tow | Data-Write Overlap Time | 25 |  | 40 |  |
| twR | Write Recovery Time | 0 |  | 5 |  |

NOTE 2: This parameter is periodically sampled and is not $100 \%$ tested. Condition of measurement is $f=1 \mathrm{MHz}, V_{\text {bias }}$ $=2 \mathrm{~V}, \mathrm{~V}_{C C}=0 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## Typical A.C. Characteristics

ADDRESS TO OUTPUT DELAY
VS.
AMBIENT TEMPERATURE


ADDRESS \& CHIP SELECT TO OUTPUT DELAY
VS.
LOAD CAPACITANCE


CHIP SELECT TO OUTPUT DELAY
VS.
AMBIENT TEMPERATURE


WRITE PULSE WIDTH \& SENSE AMPLIFIER RECOVERY TIME VS. AMBIENT TEMPERATURE


## inte ${ }^{\circ}$ <br> Schottky Bipolar M3101, M3101A

## HIGH SPEED FULLY DECODED 64 BIT MEMORY

## - Military Temperature Range $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

- Fast Access Time-45ns Maximum (M3101A)


## - OR-Tie Capability -

 Open Collector Outputs- Standard Packaging-16 Pin Dual In-Line Lead Configuration

The M3101 and M3101A are military temperature range RAMs, organized as 16 words by 4 -bits. Their high speed makes them ideal in scratch pad and small buffer memory applications. The M3101 and M3101A are fabricated with using Schottky barrier diode clamped transistors which results in higher speed performance than equivalent devices made with a gold diffusion process.

LOGIC SYMBOL


TRUTH TABLE

| CHIP SELECT | WRITE ENABLE | OPERATION | OUTPUT |
| :---: | :---: | :---: | :--- |
| LOW | LOW | WRITE | HIGH |
| LOW | HIGH | READ | COMPLEMENT OF WRITTEN DATA |
| HIGH | LOW | - | HIGH |
| HIGH | HIGH | - | HIGH |

## ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias . . . $15^{\circ} \mathrm{C}$ to $+55^{\circ} \mathrm{C}$ Storage Temperature . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Voltage On Any Pin

With Respect to Ground . . . . . . . . -0.5 V to +7 V
Power Dissipation . . . . . . . . . . . . . . . . . . . . 1 Watt
*COMMENT
Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D. C. and Operating Characteristics <br> $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $I_{F A}$ | Address Input Load Current |  | -0.25 | mA | $\mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=0.45 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{FD}}$ | Data Input Load Current |  | -0.25 | mA | $\mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=0.45 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{FW}}$ | Write Input Load Current |  | -0.25 | mA | $\mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{W}}=0.45 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{FS}}$ | Chip Select Input Load Current |  | -0.25 | mA | $\mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=0.45 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{RA}}$ | Address Input Leakage Current |  | 10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=5.25 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{RD}}$ | Data Input Leakage Current |  | 10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=5.25 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{RW}}$ | Write Input Leakage Current |  | 10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{W}}=5.25 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{RS}}$ | Chip Select Input Leakage Current |  | 10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=5.25 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{CA}}$ | Address Input Clamp Voltage |  | -1.0 | V | $\mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{A}}=-5.0 \mathrm{~mA}$ |
| $\mathrm{~V}_{\mathrm{CD}}$ | Data Input Clamp Voltage |  | -1.0 | V | $\mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=-5.0 \mathrm{~mA}$ |
| $\mathrm{~V}_{\mathrm{CW}}$ | Write Input Clamp Voltage |  | -1.0 | V | $\mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=-5.0 \mathrm{~mA}$ |
| $\mathrm{~V}_{\mathrm{CS}}$ | Chip Select Input Clamp Voltage |  | -1.0 | V | $\mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=-5.0 \mathrm{~mA}$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output "Low" Voltage |  | 0.45 | V | $\mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}$ |
| $\mathrm{I}_{\mathrm{CEX}}$ | Output Leakage Current |  |  | 100 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{CC}}$ | Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CEX}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=2.5 \mathrm{~V}$ |  |  |  |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input "Low' Voltage |  | 105 | mA | $\mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}$ |
| $\mathrm{~V}_{\text {IH }}$ | Input "High" Voltage |  | 0.80 | V | $\mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |

A.C. Characteristics $T_{A}=-55^{\circ} \mathrm{C}+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$


## Conditions of Test:

Input Pulse amplitudes: 2.5V
Input Pulse rise and fall times of 5 nanoseconds between 1 volt and 2 volts
Speed measurements are made at 1.5 volt levels Output loading is 10 mA and 30 pF

10 mA Test Load


READ CYCLE
Address to Output Delay
$A_{0}, A_{1}, A_{2}, A_{3}$

CHIP SELECT INPUT


Chip Select to Output Delay
$A_{0}, A_{1}, A_{2}, A_{3}$

CHIP SELECT INPUT


## WRITE CYCLE

$A_{0}, A_{1}, A_{2}, A_{3}$.

$\mathrm{D}_{1}, \mathrm{D}_{2}, \mathrm{D}_{3}, \mathrm{D}_{4}$

WRITE INPUT
$\bar{o}_{1}, \bar{o}_{2}, \bar{o}_{3}, \bar{o}_{4}$
(Selected Chips)*

*Outputs of unselected chips remain high during write cycle.

NOTE 2: $\quad{ }^{t}$ SR is associated with a read cycle following a write cycle and does not affect the access time.

# HIGH SPEED 16 BIT CONTENT ADDRESSABLE MEMORY 

## - Organization-4 Words x 4 Bits <br> - Max. Delay of 30 nsec Over $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ Temperature <br> - Open Collector Outputs-OR Tie Capability <br> - High Current Sinking Capability 15 mA max.

## - Low Input Load Current 0.25 mA max. <br> - DTL \& TTL Compatible <br> - Bit Enable Input-Bit Masking <br> - Standard 24 Pin Dual In-Line

The Intel ${ }^{\oplus} 3104$ is a high speed 16 bit Content Addressable Memory (CAM). It is a linear select 4 word by 4 bit array which is designed to compare data on its inputs with data already stored in its memory and
to indicate a match when these data are identical. This equality search is performed on all bits in parallel. The 3104 can also be used as a read/write RAM with linear selection addressing.

## PIN CONFIGURATION



LOGIC SYMBOL



## Absolute Maximum Ratings*

Temperature Under Bias
Storage Temperature
All Output or Supply Voltages
All Input Voltages
Output Currents
$-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$
-0.5 to +7 Volts
-1.0 to +5.5 Volts
100 mA

## *COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
D.C. Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$; unless otherwise specified.

| SYMBOL | PARAMETER | LIMIT |  |  | UNIT | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. |  |  |
| ${ }^{\prime}$ FA | ADDRESS INPUT LOAD CURRENT |  |  | -0.25 | mA | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V} \mathrm{~V}_{\mathrm{A}}=.45 \mathrm{~V}$ |
| ${ }^{\prime} \mathrm{FE}$ | BIT ENABLE INPUT LOAD CURRENT |  |  | -0.25 | mA | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V} \mathrm{~V}_{\mathrm{E}}=.45 \mathrm{~V}$ |
| ${ }^{\prime}$ FW | WRITE ENABLE INPUT LOAD CURRENT |  |  | -0.25 | mA | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V} \mathrm{~V}_{\mathrm{W}}=.45 \mathrm{~V}$ |
| ${ }^{\text {IFD }}$ | DATA INPUT LOAD CURRENT |  |  | -0.25 | mA | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V} \mathrm{~V}_{\mathrm{D}}=.45 \mathrm{~V}$ |
| ${ }^{\prime} \mathrm{RA}$ | ADDRESS INPUT LEAKAGE CURRENT |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V} \mathrm{~V}_{\mathrm{A}}=5.25 \mathrm{~V}$ |
| ${ }^{\prime} \mathrm{RE}$ | BIT ENABLE INPUT LEAKAGE CURRENT |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V} \mathrm{~V}_{\mathrm{E}}=5.25 \mathrm{~V}$ |
| ${ }^{\text {IRW }}$ | WRITE ENABLE INPUT LEAKAGE CURRENT |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V} \mathrm{~V}_{\mathrm{W}}=5.25 \mathrm{~V}$ |
| ${ }^{\text {IRD }}$ | DATA INPUT LEAKAGE CURRENT |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V} \mathrm{~V}_{\mathrm{D}}=5.25 \mathrm{~V}$ |
| ${ }^{\text {I CEX }}$ | OUTPUT LEAKAGE CURRENT (ALL OUTPUTS) |  |  | 50 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=5.25 \mathrm{~V} \mathrm{~V}_{\text {CEX }}=5.25 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | OUTPUT "LOW" VOLTAGE (ALL OUTPUTS) |  |  | 0.45 | V | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V} \mathrm{I}_{\mathrm{OL}}=15 \mathrm{~mA}$ |
| $V_{\text {IL }}$ | INPUT 'LOW' VOLTAGE (ALL INPUTS) |  |  | 0.85 | V | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ |
| $\mathrm{V}_{1 \mathrm{H}}$ | INPUT "HIGH" VOLTAGE (ALL INPUTS) | 2.0 |  |  | $\checkmark$ | $\mathrm{V}_{C C}=5 \mathrm{~V}$ |
| ${ }^{1} \mathrm{CC}$ | POWER SUPPLY CURRENT | . |  | 125 | mA | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ OUTPUTS HIGH |
| $\mathrm{C}_{1 \mathrm{~N}^{* *}}$ | INPUT CAPACITANCE |  | 5 |  | pF | $\begin{aligned} & V_{\text {IN }}=+2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=0.0 \mathrm{~V} \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ |
| $\mathrm{C}_{\text {OUT }}{ }^{*}$ | OUTPUT CAPACITANCE | $\cdot$ | 8 |  | pF | $\begin{aligned} & \mathrm{V}_{\mathrm{OUT}}=+2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=0.0 \mathrm{~V} \\ & f=1 \mathrm{MHz} \end{aligned}$ |

**This parameter is periodically sampled and is not $100 \%$ tested.

## Typical D.C. Characteristics

INPUT CURRENT VS. INPÚT VOLTAGE


INPUT THRESHOLD VOLTAGE VS. TEMPERATURE


OUTPUT CURRENT VS. OUTPUT "LOW" VOLTAGE


## Switching Characteristics

Conditions of Test:
Input Pulse amplitudes • 2.5 V
Input pulse rise and fall times of 5 nanoseconds between 1 volt and 2 volts
Speed measurements are made at 1.5 volt levels Output loading is 15 mA and 30 pF

15mA Test Load


A.C. Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$; unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. ${ }^{(1)}$ | MAX. |  |
| - $\mathrm{t}_{\text {EM }}$ | BIT ENABLE INPUT TO MATCH OUTPUT DELAY |  | 15 | 30 | ns |
| $\mathrm{t}_{\text {DM }}$ | DATA INPUT TO MATCH OUTPUT DELAY |  | 16 | 30 | ns |
| $\mathrm{t}_{\mathrm{AO}}$ | ADDRESS INPUT TO OUTPUT DELAY |  | 14 | 30 | ns |
| ${ }_{\text {w }}{ }^{\text {P }}$ | WRITE ENABLE PULSE WIDTH | 40 | 25 |  | ns |
| $\mathrm{t}_{\text {WO }}$ | WRITE ENABLE TO OUTPUT DELAY |  | - | 40 | ns |
| $\mathrm{t}_{S}$ | SET-UP TIME ON DATA INPUT |  | - | 40 | ns |
| $\mathrm{t}_{\mathrm{R}}$ | RELEASE TIME ON DATA INPUT | 0 | - |  | ns |

Note 1. Typical values are at nominal voltages and $T_{A}=25^{\circ} \mathrm{C}$.

## Typical A.C. Characteristics

BIT ENABLE INPUT TO MATCH OUTPUT DELAY VS. TEMPERATURE


ADDRESS INPUT TO DATA OUTPUT DELAY VS. TEMPERATURE


DATA INPUT TO MATCH OUTPUT DELAY VS. TEMPERATURE


WRITE ENABLE PULSE WIDTH VS. TEMPERATURE


## int $1^{-}$Schottky Bipolar 3106A, 3106, 3106-8, 3107A, 3107, 3107-8

## HIGH SPEED FULLY DECODED 256 BIT RAM

- Fast Access Time-60 nsec max. over $0^{\circ}$ to $75^{\circ}$ C Temperature Range and $\pm 5 \%$ Supply Voltage Tolerance - -3106A and 3107A
- Fully Decoded-On Chip Address Decode and Buffer
- DTL and TTL Compatible-Low Input Load Current: 0.25mA max.
- Open Collector
(3107 A, 3107, 3107-8) or Three
State (3106A, 3106, 3106-8) Output
- Simple Memory Expansion through 3 Chip Select Inputs
- Minimum Line Reflection-Low Voltage Diode Input Clamp
- Standard Packaging --16 Pin DIP

The Intel ${ }^{\circ} 3106$ A and 3107A family are high speed, fully decoded, 256 bit read/write random access memories. Their organization is 256 words by 1 -bit. These devices are designed for high speed scratch pad, buffer, and distributed main memory applications. The 3106A and 3107A are higher speed versions of the 3106 and 3107. The $3106-8$ and $3107-8$ are ideal for slower performance systems where low system cost is a prime factor.
All devices feature three chip-select inputs. The 3106A, 3106, and 3106-8 have a three-state output and the 3107A, 3107, and $3107-8$ provide the user with the popular open collector output. On-chip address decoding and the high speed chipselect facilitate easy memory expansion.
The use of Schottky barrier diode clamped transistors to obtain fast switching speeds results in higher performance than equivalent devices made with a gold diffusion process. The performance of these devices is specified over a temperature range from $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$.
The 3106 and 3107 families are compatible with TTL and DTL logic circuits.


## Absolute Maximum Ratings*

|  |  |
| :--- | ---: |
| Temperature Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ |
| All Output or Supply Voltages | -0.5 to +7 Volts |
| All Input Voltages | -1.0 to +5.5 Volts |
| Output Currents | 100 mA |

## *COMMENT:

Stresses above those listed under "Absolute Maximum Ratings"' may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D. C. Characteristics

$T_{A}=0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP.(1) | MAX. |  |  |
| $I_{F}$ | INPUT LOAD CURRENT ALL INPUTS |  |  | -0.25 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=0.45 \mathrm{~V} \end{aligned}$ |
| $I_{R}$ | INPUT LEAKAGE CURRENT, ALL INPUTS |  |  | 10 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{R}}=5.25 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{C}}$ | INPUT CLAMP VOLTAGE, ALL INPUTS |  |  | -1.0 | V | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{IN}}=-5.0 \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | OUTPUT LOW <br> VOLTAGE |  |  | 0.45 | V | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OL}}=15 \mathrm{~mA} \end{aligned}$ |
| $\mathrm{I}_{\text {CEX }}$ | OUTPUT LEAKAGE CURRENT |  |  | 100 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=\mathrm{V}_{\text {CEX }}=5.25 \mathrm{~V}$ |
| $I_{\text {cc }}$ | POWER SUPPLY CURRENT |  | 90 | 130 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V} \\ & \text { ALL INPUTS OPEN } \end{aligned}$ |
| $\mathrm{V}_{\text {IL }}$ | INPUT LOW VOLTAGE |  |  | 0.85 | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ | INPUT HIGH VOLTAGE | 2.0 |  |  | V | $V_{c c}=5.0 \mathrm{~V}$ |
| 3106A, 3106, 3106-8 ONLY |  |  |  |  |  |  |
| $\|10\|$ | OUTPUT LEAKAGE FOR HIGH IMPEDANCE STATE |  |  | 100 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5.25 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{O}}=0.45 \mathrm{~V} / 5.25 \mathrm{~V} \end{aligned}$ |
| $I_{\text {SC }}$ | OUTPUT SHORT CIRCUIT CURRENT | -15 |  | -65 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{cc}}=5 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | OUTPUT HIGH VOLTAGE | 2.4 |  |  | V | $\begin{aligned} & \mathrm{I}_{\mathrm{O}}=3.2 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V} \end{aligned}$ |

(1) Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltages.
A.C. Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| READ CYCLE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | TEST |  | LIMITS (ns) |  |  |
|  |  |  | MIN. | TYP. | MAX. |
| ${ }^{t} A$-, | ADDRESS TO | 3106A/3107A | 15 | 40 | 60 |
| ${ }^{t}$ A + | OUTPUT DELAY <br> (ALL CHIP <br> SELECTS LOW) | $\begin{aligned} & \hline 3106,3107, \\ & 3106-8,3107-8 \end{aligned}$ | 15 | 50 | 80 |
| $\begin{aligned} & \text { ts-, } \\ & { }^{\text {ts }}+ \end{aligned}$ | CHIP SELECT <br> TO OUTPUT <br> DELAY (ALL <br> ADDRESS <br> INPUTS STABLE) |  | 5 | 25 | 40 |


| WRITE CYCLE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | TEST |  | LIMITS (ns) |  |  |
|  |  |  | MIN. | TYP. | MAX. |
| ${ }^{t} W \mathrm{P}$ | WRITE ENABLE | 3106A,3107A | 50 | 35 |  |
|  | PULSE WIDTH | 3106,3107 | 60 | 45 |  |
|  |  | 3106-8,3107-8 | 80 | 70 |  |
| ${ }^{\text {t }}$ SR | TIME INPUT DATA THE OUTPUT FO WRITE COMMAN ${ }^{t} W P \geqslant$ MIN. LIMIT | A APPEARS AT LOWING A |  | 10 | 25 |

3106A, 3106, 3106-8 ONLY

| SYMBOL | TEST | MIN. | MAX. |
| :---: | :--- | :---: | :---: |
| tON | TIME OUTPUT REACHES <br> LOW IMPEDANCE STATE <br> AFTER CHIP ENABLED | 0 |  |
| tOFF | TIME OUTPUT REACHES <br> HIGH IMPEDANCE STATE <br> AFTER CHIP DISABLED | 20 |  |

*This parameter is periodically sampled and is not $100 \%$ tested. Condition
CAPACITANCE, $\mathrm{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathrm{C}$

| SYMBOL | TEST | PACKAGE | LIMITS (pF) |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP. | MAX. |
| $\mathrm{C}_{1 \mathrm{~N}}{ }^{*}$ | INPUT CAPACITANCE (ALL INPUT PINS) ALL DEVICES | PLASTIC | 6 | 8 |
|  |  | CERDIP | 7 | 10 |
| $\mathrm{C}_{\text {OUT }}{ }^{*}$ | ©UTPUT CAPACITANCE ALL DEVICES | PLASTIC | 8 | 11 |
|  |  | CERDIP | 9 | 13 | of measurement is $f=1 \mathrm{MHz}, V_{\text {bias }}=2 \mathrm{~V}, V_{C C}=0 \mathrm{~V}$, and $T_{A}=25^{\circ} \mathrm{C}$.

## Conditions of Test:

Input Pulse amplitudes: 2.5 V
Input Pulse rise and fall times: 5 nanoseconds between 1 volt and 2 volts

Measurements made at 1.5 volt level

## Waveforms



## Test Load



WRITE CYCLE


## Typical A. C. Characteristics




CHIP SELECT TO OUTPUT DELAY VS TEMPERATURE (3106, 3106A, 3107, 3107A)


## Typical D. C. Characteristics




# intel silicon Gate CMOS 5101, 5101-3, 5101L, 5101L-3 

## 1024 BIT (256 x 4) STATIC CMOS RAM

## *Ultra Low Standby Current: 15 nA/Bit for the 5101

\author{

- Fast Access Time—650 ns <br> - Single +5 V Power Supply
}


## - Directly TTL Compatible-All Inputs and Outputs

- Three-State Output

The Intel ${ }^{\oplus} 5101$ and $5101-3$ are ultra-low power 1024 bit ( 256 words $\times 4$-bits) static RAMs fabricated with an advanced ionimplanted silicon gate CMOS technology. The devices have two chip enable inputs. Minimum standby current is drawn by these devices when $\mathrm{CE}_{2}$ is at a low level. When deselected the 5101 and $5101-3$ draw from the single 5 volt supply only 15 microamps and 200 microamps, respectively. These devices are ideally suited for low power applications where battery operation or battery backup for non-volatility are required.
The 5101 and 5101-3 use fully DC stable (static) circuitry; it is not necessary to pulse chip select for each address transition. The data is read out non-destructively and has the same polarity as the input data. All inputs and outputs are directly TTL compatible. The 5101 and 5101-3 have separate data input and data output terminals. An output disable function is provided so that the data inputs and outputs may be wire OR-ed for use in common data I/O systems.
The 5101L and 5101L-3 are identical to the 5101 and 5101-3, respectively, with the additional feature of guaranteed data retention at a power supply voltage as low as 2.0 volts.

A pin compatible N-channel static RAM, the Intel 2101, is also available for low cost applications where a $256 \times 4$ organization is needed.

The Intel ion-implanted, silicon gate, complementary MOS (CMOS) allows the design and production of ultra-low power, high performance memories.


## LOGIC SYMBOL

 5101

PIN NAMES

| $\mathrm{DI}_{1}-\mathrm{DI}_{4}$ | DATA INPUT | 00 |
| :--- | :--- | :--- |
| $\mathrm{~A}_{0}-\mathrm{A}_{7}$ | ADDRESS INPUTS | $\mathrm{DO}_{1}-\mathrm{DO}_{4}$ DATA OUTPUT |
| $\mathrm{R} / \mathrm{W}$ | READWRITE INPUT | $\mathrm{V}_{\mathrm{CC}} \quad$ POWER (+5V) |
| $\mathrm{CE}, \mathrm{CE} 2$ | CHIP ENABLE |  |

block diagram


## SILICON GATE CMOS 5101, 5101-3, 5101L, 5101L-3

## Absolute Maximum Ratings *

Ambient Temperature Under Bias . . . . . $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
Storage Temperature $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Voltage On Any Pin
With Respect to Ground . . . . -0.3 V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$
Maximum Power Supply Voltage . . . . . . . . . +7.0V
Power Dissipation . . . . . . . . . . . . . . . . . . . 1 Watt
*COMMENT:
Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D. C. and Operating Characteristics for 5101, 5101-3, 5101L, 5101L-3

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{C C}=5 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| Symbol | Parameter | Min. | Typ. ${ }^{\text {[1] }}$ | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{ILI}^{\text {[2] }}$ | Input Current |  | 5 |  | nA | $\mathrm{V}_{\mathrm{IN}}=0$ to 5.25 V |
| $\mathrm{ILOH}^{[2]}$ | Output High Leakage |  |  | 1 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE1}}=2.2 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ |
| $\mathrm{ILOL}^{[2]}$ | Output Low Leakage |  |  | 1 | $\mu \mathrm{A}$ | $\overline{\mathrm{CE1}}=2.2 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0.0 \mathrm{~V}$ |
| $I_{\text {cc1 }}$ | Operating Current |  | 9 | 22 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}} \text { Except } \overline{\mathrm{CE} 1} \leqslant 0.01 \\ & \text { Outputs Open } \end{aligned}$ |
| $I_{\text {cce }}$ | Operating Current |  | 13 | 27 | mA | $\begin{aligned} & \mathrm{V}_{\text {IN }}=2.2 \mathrm{~V} \text { Except } \overline{\mathrm{CE} 1} \leqslant 0.01 \\ & \text { Outputs Open } \end{aligned}$ |
| $\begin{aligned} & 5101 \\ & \mathrm{I}_{\mathrm{CCL}}{ }^{[2]} \end{aligned}$ | Standby Current |  | 0.2 | 15 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0$ to $\mathrm{V}_{\mathrm{CC}}$, Except $C E 2 \leqslant 0.2 V$ |
| 5101-3 $I_{C C L}^{[2]}$ | Standby Current |  | 1 | 200 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\text {IN }}=0 \text { to } V_{\text {CC }} \text {, Except } \\ & C E 2 \leqslant 0.2 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\text {IL }}$ | Input "Low" Voltage | -0.3 |  | 0.65 | V |  |
| $\mathrm{V}_{\text {IH }}$ | Input "High" Voltage | 2.2 |  | $\mathrm{V}_{\mathrm{Cc}}$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output "Low" Voltage |  |  | 0.4 | V | $1 \mathrm{OL}=2.0 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output "High" Voltage | 2.4 |  |  | V | $\mathrm{I}_{\mathrm{OH}}=1.0 \mathrm{~mA}$ |

Low Vcc Data Retention Characteristics (For 5101L and 5101L-3) $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$

| Symbol | Parameter | Min. | Typ. [1] | Max. | Unit | Test Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DR }}$ | $\mathrm{V}_{\text {CC }}$ for Data Retention | 2.0 |  |  | V | CE2 $\leqslant 0.2 \mathrm{~V}$ |  |
| 5101L ICCDR | Data Retention Current |  | 0.14 |  | $\mu \mathrm{A}$ |  | $V_{D R}=2.0 \mathrm{~V}$ |
| 5101L-3 $I_{\text {CCD }}$ | Data Retention Current |  | 0.70 |  | $\mu \mathrm{A}$ |  | $\mathrm{V}_{\mathrm{DR}}=2.0 \mathrm{~V}$ |
| ${ }^{\text {t }}$ CDR | Chip Deselect to Data Retention Time | 0 |  |  | ns |  |  |
| $\mathrm{t}_{\mathrm{R}}$ | Operation Recovery Time | $\mathrm{t}_{\mathrm{RC}}{ }^{[3]}$ |  |  | ns |  |  |

[^9]
## A.C. Characteristics for 5101, 5101-3, 5101L, 5101L-3

READ CYCLE $\quad T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$, unless otherwise specified.

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle | 650 |  |  | ns | (See below) |
| $\mathrm{t}_{\mathrm{A}}$ | Access Time |  |  | 650 | ns |  |
| ${ }^{\mathrm{t}} \mathrm{CO} 1$ | Chip Enable ( $\overline{\mathrm{CE} 1}$ ) to Output |  |  | 600 | ns |  |
| ${ }^{\text {c }} \mathrm{CO} 2$ | Chip Enable (CE2) to Output |  |  | 700 | ns |  |
| ${ }^{\text {toD }}$ | Output Disable To Output |  |  | 350 | ns |  |
| ${ }^{\text {t }}$ DF | Data Output to High Z State | 0 |  | 150 | ns |  |
| ${ }^{\text {tohi }}$ | Previous Read Data Valid with Respect to Address Change | 0 |  |  | ns |  |
| ${ }^{\text {toH2 }}$ | Previous Read Data Valid with Respect to Chip Enable | 0 |  |  | ns |  |

WRITE CYCLE

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {tw }}$ c | Write Cycle | 650 |  |  | ns | (See below) |
| ${ }^{\text {taw }}$ | Write Delay | 150 |  |  | ns |  |
| ${ }^{\text {t }}$ CW1 | Chip Enable (CE1) To Write | 550 |  |  | ns |  |
| ${ }^{\text {t }}$ WW2 | Chip Enable (CE2) To Write | 550 |  |  | ns |  |
| tow | Data Setup | 400 |  |  | ns |  |
| ${ }_{\text {t }}{ }_{\text {D }}$ | Data Hold | 100 |  |  | ns |  |
| $t_{W P}$ | Write Pulse | 400 |  |  | ns |  |
| $t_{\text {WR }}$ | Write Recovery | 50 |  |  | ns |  |
| ${ }^{\text {t }}$ S | Output Disable Setup | 150 |  |  | ns |  |


| A. C. CONDITIONS OF TEST |  |
| :--- | ---: |
| Input Pulse Levels: $\quad+0.65$ Volt to 2.2 Volt |  |
| Input Pulse Rise and Fall Times: | 20 nsec |
| Timing Measurement Reference Level: | 1.5 Volt |
| Output Load: $\quad 1 \mathrm{TTL}$ Gate and $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ |  |

Capacitance ${ }^{[2]} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$

| Symbol | Test | Limits (pF) |  |
| :--- | :--- | :---: | :---: |
|  | Typ. | Max. |  |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance <br> (All Input Pins) $V_{\text {IN }}=0 \mathrm{~V}$ | 4 | 8 |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 8 | 12 |

NOTES: 1. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. This parameter is periodically sampled and is not $100 \%$ tested.
3. $O D$ may be tied low for separate $1 / O$ operation.
4. During the write cycle, OD is "high" for common I/O and "don't care" for separate I/O operation.

## Waveforms

WRITE CYCLE


NOTES: 1. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
2. This parameter is periodically sampled and is not $100 \%$ tested.
3. OD may be tied low for separate I/O operation.
4. During the write cycle, OD is "high" for common I/O and "don't care" for separate I/O operation.

## Low $\mathrm{V}_{\mathbf{C c}}$ Data Retention




## 为號



## READ ONLY MEMORIES

|  | Type | No. of Bits | Description | Organization | Electrical Characteristics over Temperature |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Access Time | Power Dissipation Max. | Supplies [V] | Page No. |
|  | 1302 | 2048 | Mask Programmable (Static) | $256 \times 8$ | $1.0 \mu \mathrm{~S}$ | 700 mW | +5, -9 | 3-3 |
|  | 1602A | 2048 | Electrically Programmable (Static) | $256 \times 8$ | $1.0 \mu \mathrm{~s}$ | 700 mW | +5, -9 | 3-7 |
|  | 1702A | 2048 | Erasable Electrically Programmable (Static) | $256 \times 8$ | $1.0 \mu \mathrm{~s}$ | 700 mW | +5, -9 | 3-7 |
|  | 1602A-6 | 2048 | Electrically Programmable (Static) | $256 \times 8$ | $1.5 \mu \mathrm{~s}$ | 700 mW | +5, -9 | 3-14 |
|  | 1702A-6 | 2048 | Erasable Electrically Programmable (Static) | $256 \times 8$ | $1.5 \mu \mathrm{~s}$ | 700 mW | +5, -9 | 3-14 |
|  | 2308 | 8192 | Mask Programmable | $1024 \times 8$ | . $5 \mu \mathrm{~s}$ | 700 mW | +12, $\pm 5$ | 3-17 |
|  | 2316A | 16,384 | Mask Programmable | $2048 \times 8$ | . $85 \mu \mathrm{~s}$ | 500 mW | +5 | 3-18 |
|  | 2704 | 4096 | Erasable and Electrically Programmable | $512 \times 8$ | . $5 \mu \mathrm{~s}$ | 750 mW | +12, $\pm 5$ | 3-19 |
|  | 2708 | 8192 | Erasable and Electrically Programmable | $1024 \times 8$ | . $5 \mu \mathrm{~s}$ | 750 mW | +12, $\pm 5$ | 3-19 |
|  | 3301A | 1024 | High Speed, Mask Programmable | $256 \times 4$ | 45 ns | 625 mW | +5 | 3-21 |
|  | M3301A | 1024 | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ ROM | $256 \times 4$ | 60 ns | 625 mW | +5 | 3-25 |
|  | 3302 | 2048 | High Speed, Open Collector ROM | $512 \times 4$ | 70 ns | 650 mW | +5 | 3-33 |
|  | 3302-4 | 2048 | Open Collector ROM | $512 \times 4$ | 90 ns | 650 mW | +5 | 3-33 |
|  | 3302-6 | 2048 | Low Standby Power ROM | $512 \times 4$ | 90 ns | $575 \mathrm{~mW} / 240 \mathrm{~mW}$ | +5 | 3-33 |
|  | 3322 | 2048 | High Speed, Three State ROM | $512 \times 4$ | 70 ns | 650 mW | +5 | 3-33 |
|  | 3322-4 | 2048 | Three State ROM | $512 \times 4$ | 90 ns | 650 mW | +5 | 3-33 |
|  | 3322-6 | 2048 | Low Standby Power ROM | $512 \times 4$ | 90 ns | $575 \mathrm{~mW} / 240 \mathrm{~mW}$ | +5 | 3-33 |
|  | 3304A | 4096 | High Speed, Open Collector | $512 \times 8$ | 70 ns | 950 mW | +5 | 3.35 |
|  | 3304A-4 | 4096 | Open Collector ROM | $512 \times 8$ | 90 ns | 950 mW | +5 | 3-35 |
|  | 3304A-6 | 4096 | Low Standby Power ROM | $512 \times 8$ | 90 ns | $700 \mathrm{~mW} / 225 \mathrm{~mW}$ | +5 | 3-35 |
|  | 3324A | 4096 | High Speed, Three State ROM | $512 \times 8$ | 70 ns | 950 mW | +5 | 3-35 |
|  | 3324A-4 | 4096 | Three State ROM | $512 \times 8$ | 90 ns | 950 mW | +5 | 3-35 |
|  | 3601 | 1024 | High Density PROM | $256 \times 4$ | 70 ns | 650 mW | +5 | 3-27 |
|  | 3601-1 | 1024 | High Speed PROM | $256 \times 4$ | 50 ns | 650 mW | +5 | 3-27 |
|  | M3601 | 1024 | $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ PROM | $256 \times 4$ | 90 ns | 650 mW | +5 | 3-31 |
|  | 3602 | 2048 | High Speed, Open Collector PROM | $512 \times 4$ | 70 ns | 650 mW | +5 | 3-34 |
|  | 3602-4 | 2048 | High Density, Open Collector PROM | $512 \times 4$ | 90 ns | 650 mW | +5 | 3-34 |
|  | 3602-6 | 2048 | Low Standby Power PROM | $512 \times 4$ | 90 ns | $650 \mathrm{~mW} / 240 \mathrm{~mW}$ | +5 | 3-34 |
|  | 3622 | 2048 | High Speed, Three State PROM | $512 \times 4$ | 70 ns | 650 mW | +5 | 3-34 |
|  | 3622-4 | 2048 | High Density, Three State PROM | $512 \times 4$ | 90 ns | 650 mW | +5 | 3-34 |
|  | 3622-6 | 2048 | Low Standby Power PROM | $512 \times 4$ | 90 ns | $650 \mathrm{~mW} / 240 \mathrm{~mW}$ | +5 | 3-34 |
|  | 3604 | 4096 | High Speed, Open Collector PROM | $512 \times 8$ | 70 ns | 950 mW | +5 | 3-36 |
|  | 3604-4 | 4096 | High Density, Open Collector PROM | $512 \times 8$ | 90 ns | 950 mW | +5 | $3-36$ |
|  | 3604-6 | 4096 | Low Standby Power PROM | $512 \times 8$ | 90 ns | $700 \mathrm{~mW} / 225 \mathrm{~mW}$ | +5 | 3-36 |
|  | 3624 | 4096 | High Speed, Three State PROM | $512 \times 8$ | 70 ns | 950 mW | +5 | 3-40 |
|  | 3624-4 | 4096 | High Density, Three State PROM | $512 \times 8$ | 90 ns | 950 mW | +5 | 3-40 |

## 2048 BIT MASK PROGRAMMABLE READ ONLY MEMORY

\author{

- Fully Decoded, 256x8 Organization <br> - Inputs and Outputs DTL and TTL Compatible <br> - Three-state Output--OR-tie Capability
}


## - Static MOS -- No Clocks Required <br> - Simple Memory Expansion -Chip Select Input Lead <br> - 24-pin Dual-In-Line Hermetically Sealed Ceramic Package

The Intel ${ }^{\oplus} 1302$ is a fully decoded 256 word by 8 -bit metal mask ROM. It is ideal for large volume production runs of systems initially using the 1702A erasable and electrically programmable ROM. The 1302 has the same pinning as the 1602A/1702A.
The 1302 is entirely static - no clocks are required. Inputs and outputs of the 1302 are DTL and TTL compatible. The output is three-state for OR-tie capability. A separate chip select input allows easy memory expansion. The 1302 is packaged in a 24 pin dual-in-line hermetically sealed ceramic package.
The 1302 is fabricated with p-channel silicon gate technology. This low threshold allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.

PIN CONFIGURATION


PIN NAMES


BLOCK DIAGRAM


NOTE: LOGIC 1 AT INPUT AND OUTPUT IS A HIGH AND LOGIC O IS LOW.

| Absolute Maximum Ratings * |  |
| :---: | :---: |
| Ambient Temperature Under Bias | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature . . . . . . | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Soldering Temperature of Leads (10 sec) | . $+300^{\circ} \mathrm{C}$ |
| Power Dissipation | 2 Watts |
| Input Voltages and Supply |  |
| Voltages with respect to $\mathrm{V}_{\mathrm{CC}}$ | +0.5 V to -20 V |

## *COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

## READ OPERATION

## D.C. and Operating Characteristics

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DD}}=-9 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{GG}}^{(1)}=-9 \mathrm{~V} \pm 5 \%$, unless otherwise noted.

| SYMBOL | TEST | MIN. | TYP(2) | MAX. | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 'LI | Address and Chip Select Input Load Current |  |  | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=0.0 \mathrm{~V}$ |
| ILO | Output Leakage Current |  |  | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}, \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{CC}}-2$ |
| IDDO | Power Supply Current |  | 5 | 10 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{GG}}=\mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{CC}}-2 \\ & \mathrm{I}_{\mathrm{OL}}=0.0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |
| ${ }^{\text {DD1 }}$ | Power Supply Current |  | 35 | 50 | mA | $\begin{aligned} & \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{CC}}-2 \\ & \mathrm{I}_{\mathrm{OL}}=0.0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |
| IDD2 | Power Supply Current |  | 32 | 46 | mA | $\begin{aligned} & \overline{\mathrm{CS}}=0.0 \\ & \mathrm{I}_{\mathrm{OL}}=0.0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |
| IDD3 | Power Supply Current |  | 38.5 | 60 | mA | $\left.\begin{array}{l}\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{CC}}-2 \\ \mathrm{I}_{\mathrm{OL}}=0.0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\end{array}\right\}$Operation |
| ICF 1 | Output Clamp Current |  | 8 | 14 | mA | $\mathrm{V}_{\text {OUT }}=-1.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {cF2 }}$ | Output Clamp Current |  |  | 13 | mA | $\mathrm{V}_{\text {OUT }}=-1.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{GG}}$ | Gate Supply Current |  |  | 1 | $\mu \mathrm{A}$ |  |
| $V_{\text {ILI }}$ | Input Low Voltage for TTL Interface | -1.0 |  | 0.65 | V | ! |
| $\mathrm{V}_{\text {IL2 }}$ | Input Low Voltage for MOS Interface | $V_{D D}$ |  | $\mathrm{V}_{\mathrm{CC}}-6$ | V |  |
| $V_{1 H}$ | Address and Chip Select Input High Voltage | $\mathrm{V}_{\mathrm{Cc}}{ }^{-2}$ |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |
| $\mathrm{IOL}^{\text {O }}$ | Output Sink Current | 1.6 | 4 |  | mA | $\mathrm{V}_{\text {OUT }}=0.45 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{OH}}$ | Output Source Current | -2.0 |  |  | mA | $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage |  | -. 7 | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | 3.5 | 4.5 |  | V | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |

Note 1. $\quad V_{G G}$ may be clocked to reduce power dissipation. In this mode average $I_{D D}$ increases in proportion to $V_{G G}$ duty cycle.
Note 2. Typical values are at nominal voltages and $T_{A}=25^{\circ} \mathrm{C}$.

## A.C. Characteristics

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DD}}=-9 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{GG}}=-9 \mathrm{~V} \pm 5 \%$ unless otherwise noted

| SYMBOL | TEST | MINIMUM | TYPICAL | MAXIMUM | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Freq. | Repetition Rate |  |  | 1 | MHz |
| $\mathrm{t}_{\mathrm{OH}}$ | Previous read data valid |  |  | 100 | ns |
| ${ }^{\text {t }}$ ACC | Address to output delay |  | . 700 | 1 | $\mu \mathrm{s}$ |
| ${ }^{\text {t }}{ }_{\text {DVGG }}$ | Clocked VGG set up | 1 |  |  | $\mu \mathrm{s}$ |
| ${ }^{\text {t }}$ cs | Chip select delay |  |  | 200 | ns |
| ${ }^{\text {c }} \mathbf{c}$ | Output delay from CS |  |  | 500 | ns |
| ${ }^{\text {tod }}$ | Output deselect |  |  | 300 | ns |
| ${ }^{\text {t OHC }}$ | Data out hold in clocked $\mathrm{V}_{\mathrm{GG}}$ mode (Note 1) |  |  | 5 | $\mu \mathrm{s}$ |

Note 1. The output will remain valid for $\mathrm{t}_{\mathrm{OH}} \mathrm{H}$ as long as clocked $\mathrm{V}_{\mathrm{GG}}$ is at $\mathrm{V}_{\mathrm{CC}}$. An address change may occur as soon as the output is sansed (clocked $\mathbf{V}_{\mathbf{G G}}$ may stlll be at $\mathbf{V}_{\mathbf{C C}}$ ). Data becomes invalid for the old address when clocked $\mathrm{V}_{\mathbf{G G}}$ is returned to $\mathrm{V}_{\mathbf{G G}}$.
Capacitance ${ }^{\circ} T_{A}=25^{\circ} \mathrm{C}$

| SYMBOL | TEST | MINIMUM | TYPICAL | MAXIMUM | UNIT | CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | 5 | 10 | pF | $\left.\begin{array}{l} \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}} \\ \mathrm{CS}=\mathrm{V}_{\mathrm{CC}} \\ \mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}} \\ \mathrm{~V}_{\mathrm{GG}}=\mathrm{V}_{\mathrm{CC}} \end{array}\right]$ | All unused pins are at A.C. ground |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance |  | 5 | 10 | pF |  |  |
| $\mathrm{C}_{\mathrm{V}_{\text {GG }}}$ | $V_{\text {GG }}$ Capacitance (Clocked VGG Mode) |  |  | 30 | pF |  |  |

*This parameter is periodically sampled and is not $100 \%$ tested.

## Switching Characteristics

Conditions of Test:
Input pulse amplitudes: 0 to $4 \mathrm{~V} ; \mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}} \leq 50 \mathrm{~ns}$ Output load is 1 TTL gate; measurements made at output of TTL gate ( $\mathrm{t}_{\mathrm{PD}} \leq 15 \mathrm{~ns}$ )

## A) Constant $V_{G G}$ Operation



## B) Clocked $\mathrm{V}_{\text {GG }}$ Operation



NOTE 1: The output will remain valid for $\mathrm{t}_{\mathrm{OHC}}$ as long as clocked $\mathrm{V}_{\mathrm{GG}}$ is at VCC. An address change may occur as soon as the output is sensed (clocked $V_{G G}$ may still be at $V_{C C}$ ). Data becomes invalid for the old address when clocked $V_{G G}$ is returned to $V_{G G}$.
NOTE 2: If $\overline{C S}$ makes a transition from $V_{I L}$ to $V_{I H}$ while clocked $V_{G G}$ is at $V_{G G}$. then deselection of output occurs at tOD as shown in static operation with constant $V_{G G}$.

## Typical Characteristics

IDD CURRENT VS. TEMPERATURE


ACCESS TIME VS. LOAD CAPACITANCE


OUTPUT SINK CURRENT VS. OUTPUT VOLTAGE


OUTPUT CURRENT VS. TEMPERATURE


AVERAGE CURRENT VS. DUTY CYCLE FOR CLOCKED VGG


## 2048 BIT ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY <br> 1602A-ELECTRICALLY PROGRAMMABLE 1702A-ERASABLE \& ELECTRICALLY REPROGRAMMABLE

## - Fast Programming--2 minutes for all 2048 bits

- All 2048 bits guaranteed* programmable --100\% factory tested
- Fully Decoded, 256x8 organization


## - Static MOS -- No Clocks Required

- Inputs and Outputs DTL and TTL compatible
- Three-state Output--OR-tie Capability
- Simple Memory Expansion -Chip select input lead

The 1602A and 1702A are 256 word by 8 -bit electrically programmable ROMs ideally suited for uses where fast turn-around and pattern experimentation are important. The 1602A and 1702A undergo complete programming and functional testing on each bit position prior to shipment, thus insuring $100 \%$ programmability. The 1602 A and 1702 A use identical chips. The 1702A is packaged in a 24 pin dual in-line package with a transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device. The 1602A is packaged in a 24 pin dual in-line package with a metal lid and is not erasable.
The circuitry of the 1602A/1702A is entirely static; no clocks are required.
A pin-for-pin metal mask programmed ROM, the Intel 1302, is ideal for large volume production runs of systems initially using the 1602A or 1702A.
The $1602 \mathrm{~A} / 1702 \mathrm{~A}$ is fabricated with silicon gate technology. This low threshold technology allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.


## PIN CONNECTIONS

The external lead connections to the 1602A/1702A differ, depending on whether the device is being programmed or used in read mode. (See following table.) In the programming mode, the data inputs 1-8 are pins 4-11 respectively.

| MODE | $\begin{gathered} 12 \\ \left(\mathrm{~V}_{\mathrm{cc}}\right) \end{gathered}$ | 13 (Program) | $\frac{14}{(\overline{C S})}$ | $\begin{aligned} & 15 \\ & \left(V_{B B}\right) \end{aligned}$ | $\stackrel{16}{\left(V_{G G}\right)}$ | $\begin{gathered} 22 \\ \left(\mathrm{~V}_{\mathrm{cc}}\right) \end{gathered}$ | $\begin{gathered} 23 \\ \left(\mathrm{~V}_{\mathrm{cc}}\right) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read | $\mathrm{V}_{\text {CC }}$ | $\mathrm{V}_{\mathrm{Cc}}$ | GND | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{GG}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {CC }}$ |
| Programming | GND | Program Pulse | GND | $\mathrm{V}_{B B}$ | Pulsed $\mathrm{V}_{\mathrm{GG}}\left(\mathrm{V}_{\mathrm{IL} 4 \mathrm{P}}\right)$ | GND | GND |

## Absolute Maximum Ratings *

Ambient Temperature Under Bias . . . . . . . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Soldering Temperature of Leads ( 10 sec ) . . . . . . . $+300^{\circ} \mathrm{C}$
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . 2 Watts
Read Operation: Input Voltages and Supply

Program Operation: Input Voltages and Supply
Voltages with respect to $\mathrm{V}_{\mathrm{CC}}$. . . . . . . . . . . . . . . -48 V

## *COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

## READ OPERATION

D.C. and Operating Characteristics $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DD}}=-9 \mathrm{~V} \pm 5 \%$,
$V_{G G}[1]=-9 \mathrm{~V} \pm 5 \%$, unless otherwise noted. Typical values are at nominal voltages and $T_{A}=25^{\circ} \mathrm{C}$.

| SYMBOL | TEST | MIN. | TYP. | MAX. | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 'LI | Address and Chip Select Input Load Current |  |  | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{1 \mathrm{~N}}=0.0 \mathrm{~V}$ |
| ILO | Output Leakage Current |  |  | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}, \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{CC}}-2$ |
| 'tDo | Power Supply Current |  | 5 | 10 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{GG}}=\mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{CC}}-2 \\ & \mathrm{I}_{\mathrm{OL}}=0.0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned} \quad \text { - Note } 1$ |
| ${ }^{\text {IDD1 }}$ | Power Supply Current |  | 35 | 50 | mA | $\begin{aligned} & \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{CC}}-2 \\ & \mathrm{I}_{\mathrm{OL}}=0.0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{DD} 2}$ | Power Supply Current |  | 32 | 46 | mA | $\begin{aligned} & \overline{\mathrm{CS}}=0.0 \\ & \mathrm{I}_{\mathrm{OL}}=0.0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{DD} 3}$ | Power Supply Current |  | 38.5 | 60 | mA | $\begin{aligned} & \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{CC}}-2 \\ & \mathrm{I}_{\mathrm{OL}}=0.0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \end{aligned}$ |
| $\mathrm{ICF1}$ | Output Clamp Current |  | 8 | 14 | mA | $\mathrm{V}_{\text {OUT }}=-1.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {cF2 }}$ | Output Clamp Current |  |  | 13 | mA | $\mathrm{V}_{\text {OUT }}=-1.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{GG}}$ | Gate Supply Current |  |  | 1 | $\mu \mathrm{A}$ |  |
| $V_{\text {ILI }}$ | Input Low. Voltage for TTL Interface | -1.0 |  | 0.65 | V |  |
| $V_{\text {IL, } 2}$ | Input Low Voltage for MOS Interface | $V_{D D}$ |  | $V_{\text {cc }}-6$ | V |  |
| $V_{1 H}$ | Address and Chip Select Input High Voltage | $\mathrm{V}_{\mathrm{CC}}{ }^{-2}$ |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |
| $\mathrm{IOL}^{\text {a }}$ | Output Sink Current | 1.6 | 4 |  | mA | $\mathrm{V}_{\text {OUT }}=0.45 \mathrm{~V}$ |
| $\mathrm{IOH}^{\text {O }}$ | Output Source Current | -2.0 |  |  | mA | $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage |  | -. 7 | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | 3.5 | 4.5 |  | $\checkmark$ | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |

NOTE 1: POWER-DOWN OPTION: VGG may be clocked to reduce power dissipation. The average IDD will vary between IDDO and IDD1 depending on the $\mathrm{V}_{\mathrm{GG}}$ duty cycle (see typical characteristics). For this option please specify 1702 AL or 1602 AL .

## A.C. Characteristics

$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DD}}=-9 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{GG}}=-9 \mathrm{~V} \pm 5 \%$ unless otherwise noted

| SYMBOL | TEST | MINIMUM | TYPICAL | MAXIMUM | UNIT |
| :--- | :--- | :---: | :---: | :---: | :---: |
| Freq. | Repetition Rate |  |  | 1 | MHz |
| $\mathrm{t}_{\mathrm{OH}}$ | Previous read data valid |  |  | 100 | ns |
| $\mathrm{t}_{\mathrm{ACC}}$ | Address to output delay |  | 0.7 | 1 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{DV}} \mathrm{VGG}$ | Clocked $\mathrm{V}_{\mathrm{GG}}$ set up (Note 1) | 1 |  |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{CS}}$ | Chip select delay |  |  | 100 | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Output delay from $\overline{\mathrm{CS}}$ |  |  | 900 | ns |
| $\mathrm{t}_{\mathrm{OD}}$ | Output deselect |  | 300 | ns |  |
| $\mathrm{t}_{\mathrm{OHC}}$ | Data out hold in clocked $\mathrm{V}_{\mathrm{GG}}$ mode (Note 1) |  |  | 5 | $\mu \mathrm{~s}$ |

Capacitance * $T_{A}=25^{\circ} \mathrm{C}$

| SYMBOL | TEST | MINIMUM | TYPICAL | MAXIMUM | UNIT | CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | 8 | 15 | pF | $\left.\begin{array}{l} \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}} \\ \mathrm{CS}=\mathrm{V}_{\mathrm{CC}} \\ \mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}} \\ \mathrm{~V}_{\mathrm{GG}}=\mathrm{V}_{\mathrm{CC}} \end{array}\right]$ | All unused pins are at A.C. ground |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance |  | 10 | 15 | pF |  |  |
| $\mathrm{C}_{\mathrm{V}_{\text {GG }}}$ | $\mathrm{V}_{\mathrm{GG}}$ Capacitance <br> (Note 1) |  |  | 30 | pF |  |  |

*This parameter is periodically sampled and is not $100 \%$ tested.

## Switching Characteristics

## Conditions of Test:

Input pulse amplitudes: 0 to 4 V ; $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}} \leq 50 \mathrm{~ns}$ Output load is 1 TTL gate; measurements made at output of TTL gate ( $\mathrm{t}_{\mathrm{PD}} \leqslant 15 \mathrm{~ns}$ ), $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$
A) Constant $\mathrm{V}_{\mathrm{GG}}$ Operation

B) Power-Down Option (See Note 1)



NOTE 2: The output will remain valid for toHC as long as clocked $V_{G G}$ is at $V_{C C}$. An address change may occur as soon as the output is sensed (clocked $\mathrm{V}_{\mathrm{GG}}$ may still be at $\mathrm{V}_{\mathrm{CC}}$ ). Data becomes invalid for the old address when clocked $V_{G G}$ is returned to $V_{G G}$.
NOTE 3: if $\overline{\mathrm{CS}}$ makes a transition from $V_{I L}$ to $V_{I H}$ while clocked $V_{G G}$ is at $V_{G G}$, then deselection of output occurs at toD as shown in static operation with constant $\mathrm{V}_{\mathrm{GG}}$.

Typical Characteristics

OUTPUT CURRENT VS.
VDD SUPPLY VOLTAGE


OUTPUT CURRENT VS.
TEMPERATURE


OUTPUT SINK CURRENT VS. OUTPUT VOLTAGE


LOAD CAPACITANCE


AVERAGE CURRENT VS. DUTY CYCLE FOR CLOCKED VGG (Note 1)


ACCESS TIME VS.
TEMPERATURE


## PROGRAMMING OPERATION

D.C. and Operating Characteristics for Programming Operation
$T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=+12 \mathrm{~V} \pm 10 \%, \overline{\mathrm{~S}}=\mathrm{OV}$ unless otherwise noted

| SYMBOL | TEST | MIN. | TYP. | MAX. | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {LIIP }}$ | Address and Data Input Load Current |  |  | 10 | mA | $\mathrm{V}_{\text {IN }}=-48 \mathrm{~V}$ |
| $\mathrm{I}_{\text {L12P }}$ | Program and $\mathrm{V}_{\mathrm{GG}}$ Load Current |  |  | 10 | mA | $\mathrm{V}_{\text {IN }}=-48 \mathrm{~V}$ |
| $I_{B B}$ | $V_{B B}$ Supply Load Current |  | 10 |  | mA | (Note 5) |
| IDDP | Peak IDD Supply Load Current |  | 200 |  | mA | $\begin{aligned} & V_{D D}=V_{\text {proq }}=-48 \mathrm{~V} \\ & V_{G G}=-35 \mathrm{~V} \text { (Note 4) } \end{aligned}$ |
| $V_{1 H P}$ | Input High Voltage |  |  | 0.3 | V |  |
| $V_{\text {ILIP }}$ | Pulsed Data Input Low Voltage | -46 |  | -48 | V |  |
| $\mathrm{V}_{\text {IL2P }}$ | Address Input Low Voltage | -40 |  | -48 | V |  |
| $\mathrm{V}_{\text {IL3P }}$ | Pulsed Input Low $\mathrm{V}_{\mathrm{DD}}$ and Program Voltage | -46 |  | -48 | V |  |
| $\mathrm{V}_{\text {IL4P }}$ | Pulsed Input Low $V_{G G}$ Voltage | -35 |  | -40 | V |  |

Note 4: IDDP flows only during $V_{D D}, V_{G G}$ on time. IDDP should not be allowed to exceed 300 mA for greater than $100 \mu \mathrm{sec}$. Average power supply current IDDP is typically 40 mA at $20 \%$ duty cycle.
Note 5: The $V_{B B}$ supply must be limited to 100 mA max. current to prevent damage to the device.

## A.C. Characteristics for Programming Operation

$T_{\text {AMBIENT }}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=+12 \mathrm{~V} \pm 10 \%, \overline{\mathrm{CS}}=0 \mathrm{~V}$ unless otherwise noted

| SYMBOL | TEST | MIN. | TYP. | MAX. | UNIT | CONDITIONS |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  | Duty Cycle (VDD,$\left.V_{G G}\right)$ |  |  | 20 | $\%$ |  |
| $\mathrm{t}_{\phi \text { PW }}$ | Program Pulse Width |  |  | 3 | ms | $\mathrm{V}_{\mathrm{V}_{\mathrm{GG}}}=-35 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=$ <br> $\mathrm{V}_{\text {prog }}=-48 \mathrm{~V}$ |
| $\mathrm{t}_{\mathrm{DW}}$ | Data Set Up Time | 25 |  |  | $\mu \mathrm{~s}$ |  |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 10 |  |  | $\mu \mathrm{~s}$ |  |
| $\mathrm{t}_{\mathrm{VW}}$ | $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{GG}}$ Set Up | 100 |  |  | $\mu \mathrm{~s}$ |  |
| $\mathrm{t}_{\mathrm{VD}}$ | $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{GG}}$ Hold | 10 |  | 100 | $\mu \mathrm{~s}$ |  |
| $\mathrm{t}_{\mathrm{ACW}}{ }^{(6)}$ | Address Complement <br> Set Up | 25 |  |  | $\mu \mathrm{~s}$ |  |
| $\mathrm{t}_{\mathrm{ACH}}{ }^{(6)}$ | Address Complement <br> Hold | 25 |  |  | $\mu \mathrm{~s}$ |  |
| $\mathrm{t}_{\mathrm{ATW}}$ | Address True Set Up | 10 | , |  | $\mu \mathrm{~s}$ |  |
| $\mathrm{t}_{\mathrm{ATH}}$ | Address True Hold | 10 |  |  | $\mu \mathrm{~s}$ |  |

Note 6: All 8 address bits must be in the complement state when pulsed $V_{D D}$ and $V_{G G}$ move to their negative levels. The addresses ( 0 through 255) must be programmed as shown in the timing diagram for a minimum of 32 times.

## Switching Characteristics for Programming Operation

Conditions of Test:
Input pulse rise and fall times $\leq 1 \mu \mathrm{sec}$
$\overline{\mathrm{CS}}=0 \mathrm{~V}$
PROGRAM WAVEFORMS


## OPERATION OF THE 1602A/1702A IN PROGRAM MODE

Initially, all 2048 bits of the ROM are in the " 0 " state (output low). Information is introduced by selectively programming " 1 "s (output high) in the proper bit locations.
Word address selection is done by the same decoding circuitry used in the READ mode (see table on page 3-11 for logic levels). All 8 address bits must be in the binary complement state when pulsed $V_{D D}$ and $V_{G G}$ move to their negative levels. The addresses must be held in their binary complement state for a minimum of $25 \mu \mathrm{sec}$ after $V_{D D}$ and $V_{G G}$ have moved to their negative levels. The addresses must then make the transition to their true state a minimum of $10 \mu \mathrm{sec}$ before the program pulse is applied. The addresses should be programmed in the sequence 0 through 255 for a minimum of 32 times. The eight output terminals are used as data inputs to determine the information pattern in the eight bits of each word. A low data input level ( -48 V ) will program a " 1 " and a high data input level (ground) will leave a " 0 " (see table on page 3-11). All eight bits of one word are programmed simultaneously by setting the desired bit information patterns on the data input terminals.

During the programming, $\mathrm{V}_{\mathrm{GG}}, \mathrm{V}_{\mathrm{DD}}$ and the Program Pulse are pulsed signals.

## 1702A ERASING PROCEDURE

The 1702A may be erased by exposure to high intensity short-wave ultraviolet light at a wavelength of $2537 \AA$. The recommended integrated dose (i.e., UV intensity $x$ exposure time) is $6 \mathrm{~W}-\mathrm{sec} / \mathrm{cm}^{2}$. Examples of ultraviolet sources which can erase the 1702A in 10 to 20 minutes are the Model UVS-54 and Model S-52 short-wave ultraviolet lamps manufactured by Ultra-Violet Products, Inc. ( 5114 Walnut Grove Avenue, San Gabriel, California). The lamps should be used without short-wave filters, and the 1702A to be erased should be placed about one inch away from the lamp tubes.

## 2048 BIT ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY

## 1602A-6 ELECTRICALLY PROGRAMMABLE 1702A-6 ERASABLE \& ELECTRICALLY REPROGRAMMABLE

\author{

- Fast Programming -- 2 minutes for all 2048 bits <br> - All 2048 bits guaranteed* programmable -- $100 \%$ factory tested
}

\author{

- Inputs and Outputs DTL and TTL compatible <br> - Three-state Output--OR-tie Capability <br> - Simple Memory Expansion -Chip select input lead <br> - $1.5 \mu \mathrm{~s}$ Access Time
}

The 1602A-6 and 1702A-6 are 256 word by 8 -bit electrically programmable ROMs ideally suited for uses where fast turn-around and pattern experimentation are important. The 1602A-6 and 1702A-6 undergo complete programming and functional testing on each bit position prior to shipment thus insuring $100 \%$ programmability.
The 1602A-6 and 1702A-6 use identical chips. The 1702A-6 is packaged in a 24 pin dual in-line package with a transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device. The 1602A-6 is packaged in a 24 pin dual in-line package with a metal lid and is not erasable.
The circuitry of the 1602A-6 and 1702A-6 is entirely static; no clocks are required.
A pin-for-pin metal mask programmed ROM, the Intel 1302, is ideal for large volume production runs of systems initially using the -6 devices.
The 1602A-6 and 1702A-6 are fabricated with silicon gate technology. This low threshold technology allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.


- this pin is the data input lead during programming See page 3-15 for operational connection.

BLOCK DIAGRAM


NOTE: In the read mode a logic 1 at the address inputs and data outputs is a high and logic 0 is a low.
U.S. Patent No. 3660819

## SILICON GATE MOS 1602A-6/1702A-6

## PIN CONNECTIONS

The external lead connections to the 1602A-6/1702A-6 differ, depending on whether the device is being programmed or used in the read mode. (See following table.) In the programming mode, the data inputs 1-8 are pins $4-11$ respectively.

| MODE | $\begin{gathered} 12 \\ \left(\mathrm{~V}_{\mathrm{cc}}\right) \end{gathered}$ | 13 <br> (Program) | $\frac{14}{(\overline{\mathrm{CS}})}$ | $\begin{aligned} & 15 \\ & \left(V_{B B}\right) \end{aligned}$ | $\stackrel{16}{\left(\mathrm{~V}_{\mathrm{GG}}\right)}$ | $\begin{gathered} 22 \\ \left(V_{\dot{c c}}\right) \end{gathered}$ | $\begin{gathered} 23 \\ \left(V_{c c}\right) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{cc}}$ | GND | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{GG}}$ | $\mathrm{V}_{\text {cc }}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| Programming | GND | Program Pulse | GND | $V_{B B}$ | Pulsed $\mathrm{V}_{\mathrm{GG}}\left(\mathrm{V}_{\mathrm{IL4P}}\right)$ | GND | GND |

## Absolute Maximum Ratings"

| Ambient Temperature Under Bias | ${ }^{\circ}$ to $+70^{\circ}$ |
| :---: | :---: |
| Storage Temperature . . . . . . . . . . . -65 | $6^{6} 5^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Soldering Temperature of Leads ( 10 sec ) | $+300^{\circ} \mathrm{C}$ |
| Power Dissipation | atts |
| Read Operation: Input Voltages and Supply |  |
| Voltages with respect to $\mathrm{V}_{\mathrm{CC}}$ | 20V |
| ogram Operation: Input Voltages and Supply |  |
| Voltages with respect to $\mathrm{V}_{\mathrm{CC}}$ | -48V |

## *COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

## READ OPERATION

D.C. and Operating Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DD}}=-9 \mathrm{~V} \pm 5 \%$, $\mathrm{V}_{\mathrm{GG}}[1]=-9 \mathrm{~V} \pm 5 \%$, unless otherwise noted. Typical values are at nominal voltages and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| SYMBOL | TEST | MIN. | TYP. | MAX. | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $L_{L}$ | Address and Chip Select Input Load Current |  |  | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=0.0 \mathrm{~V}$ |
| ILO | Output Leakage Current |  |  | 1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}, \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{CC}}-2$ |
| IDDO | Power Supply Current |  | 5 | 10 | mA | $\left.\begin{array}{l} \mathrm{V}_{\mathrm{GG}}=\mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{CC}}-2 \\ \mathrm{I}_{\mathrm{OL}}=0.0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{array}\right] \text { Note } 1$ |
| ${ }^{\text {DDI }}$ | Power Supply Current |  | 35 | 50 | mA | $\begin{aligned} & \overline{\overline{C S}}=\mathrm{V}_{\mathrm{CC}}-2 \\ & \mathrm{I}_{\mathrm{OL}}=0.0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |
| IDD2 | Power Supply Current |  | 32 | 46 | mA | $\begin{aligned} & \overline{\mathrm{CS}}=0.0 \\ & \mathrm{I}_{\mathrm{OL}}=0.0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ |
| ${ }^{\text {DDD3 }}$ | Power Supply Current |  | 38.5 | 60 | mA | $\begin{aligned} & \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{CC}}-2 \\ & \mathrm{I}_{\mathrm{OL}}=0.0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \end{aligned}$ |
| $\mathrm{I}_{\text {cF1 }}$ | Output Clamp Current |  | 8 | 14 | mA | $\mathrm{V}_{\text {OUT }}=-1.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ |
| ${ }_{\text {cF2 }}$ | Output Clamp Current |  |  | 13 | mA | $\mathrm{V}_{\text {OUT }}=-1.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{GG}}$ | Gate Supply Current |  |  | 1 | $\mu \mathrm{A}$ | - |
| $\mathrm{V}_{1 L 1}$ | Input Low Voltage for TTL Interface | -1.0 |  | 0.65 | V |  |
| VIL2 | Input Low Voltage for MOS Interface | $V_{D D}$ |  | $\mathrm{V}_{\mathrm{cc}}-6$ | V |  |
| $V_{1 H}$ | Address and Chip Select Input High Voltage | $\mathrm{V}_{\mathrm{cc}}{ }^{-2}$ |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |
| $\mathrm{I}_{\mathrm{OL}}$ | Output Sink Current | 1.6 | 4 |  | mA | $\mathrm{V}_{\text {OUT }}=0.45 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{OH}}$ | Output Source Current | -2.0 |  |  | mA | $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage |  | -. 7 | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | 3.5 | 4.5 |  | V | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |

NOTE 1: POWER DOWN OPTION: $V_{G G}$ may be clocked to reduce power dissipation. The average IDD will vary between IDDO and IDD1 depending on the $V_{G G}$ duty cycle (see typical characteristics). For this option please specify 1602AL-6 or 1702AL-6.

## A.C. Characteristics

$T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DD}}=-9 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{GG}}=-9 \mathrm{~V} \pm 5 \%$ unless otherwise noted

| SYMBOL | TEST | MINIMUM | TYPICAL | MAXIMUM | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Freq. | Repetition Rate |  |  | 0.66 | MHz |
| ${ }^{\text {OHH}}$ | Previous read data valid |  |  | 100 | ns |
| $\mathrm{t}_{\text {ACC }}$ | Address to output delay |  | 0.7 | 1.5 | $\mu \mathrm{s}$ |
| ${ }^{\text {t }}{ }_{\text {dVGG }}$ | Clocked VGG set up (Note 1) | 1 |  |  | $\mu \mathrm{s}$ |
| ${ }^{\text {t }}$ cs | Chip select delay |  |  | 600 | ns |
| ${ }^{\text {t }}$ CO | Output delay from CS |  |  | 900 | ns |
| $\mathrm{t}_{\mathrm{OD}}$ | Output deselect |  |  | 300 | ns |
| ${ }^{\text {tohC }}$ | Data out hold in clocked $\mathrm{V}_{\mathrm{GG}}$ mode (Note 1) |  |  | 5 | $\mu \mathrm{s}$ |

Capacitance ${ }^{\circ} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| SYMBOL | TEST | MINIMUM | TYPICAL | MAXIMUM | UNIT | CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | 8 | 15 | pF | $\left.\begin{array}{l} \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}} \\ \mathrm{CS}=\mathrm{V}_{\mathrm{CC}} \\ \mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}} \\ \mathrm{~V}_{\mathrm{GG}}=\mathrm{V}_{\mathrm{CC}} \end{array}\right]$ | All unused pins are at A.C. ground |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance |  | 10 | 15 | pF |  |  |
| $\mathrm{C}_{\mathrm{V}_{\text {GG }}}$ | $\mathrm{V}_{\mathrm{GG}}$ Capacitance (Note 1) |  |  | 30 | pF |  |  |

*This parameter is periodically sampled and is not $\mathbf{1 0 0 \%}$ tested.

## Switching Characteristics

Conditions of Test:
Input pulse amplitudes: 0 to $4 \mathrm{~V} ; \mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}} \leq 50 \mathrm{~ns}$ Ouṭput load is 1 TTL gate; measurements made at output of TTL gate ( $t_{P D} \leqslant 15 \mathrm{~ns}$ ), $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$
A) Constant $\mathrm{V}_{\mathrm{GG}}$ Operation


## B) Power-Down Option (See Note 1)


ol
NOTE 2: The output will remain valid for $\mathrm{t}_{\mathrm{O}} \mathrm{HC}$ as long as clocked $\mathrm{V}_{\mathrm{GG}}$ is at $V_{C C}$. An address change may occur as soon as the output is sensed (clocked $V_{G G}$ may still be at $V_{C C}$ ). Data becomes invalid for the old address when clocked $V_{G G}$ is returned to $V_{G G}$.
NOTE 3: If $\overline{C S}$ makes a transition from $\bar{V}_{I L}$ to $V_{I H}$ while clocked $V_{G G}$ is at $V_{G G}$, then deselection of output occurs at tOD as shown in static operation with constant $V_{G G}$.

All programming operation and erasing characteristics as described on pages 3-11 through 3-13 apply for the 1602A-6/1702A-6.

## 8192 BIT STATIC MOS READ ONLY MEMORY

- Fast Access Time-500 ns
- Standard Power Supplies $+12 \mathrm{~V}, \pm 5 \mathrm{~V}$
- TTL Compatible-All Inputs and Outputs
- Programmable Chip Select Input for Easy Memory Expansion
- Three-State Output-OR-Tie Capability
- Fully Decoded-On Chip Address Decode
- Inputs Protected - All Inputs Have Protection Against Static Charge

The Intel 2308 is a 8192 bit static MOS read only memory organized as 1024 words by 8 -bits. This ROM is designed for memory applications where high performance, large bit storage, and simple interfacing are important design objectives.
The inputs and outputs are TTL compatible. The chip select input (CS2/CS2) is. programmable. Any combination of active high or low level chip select input can be defined and the desired chip select code is fixed during the masking process. The programmable chip select input, as well as OR-tie compatibility on the outputs, facilitates easy memory expansion.
The 2308 read only memory is fabricated with N -channel silicon gate technology. This technology provides the designer with high performance, easy-to-use MOS circuits. The Intel 2708/2704 are 8 K and 4 K pin compatible, erasable and electrically reprogrammable read only memories.

## PIN CONFIGURATION



BLOCK DIAGRAM


PIN NAMES

| $A_{0}-A_{9}$ | ADDRESS INPUTS |
| :--- | :--- |
| $\mathrm{O}_{1}-\mathrm{O}_{8}$ | DATA OUTPUTS |
| $\overline{\mathrm{CS}}_{1}$ | CHIP SELECT INPUT |
| $\mathrm{CS} / \overline{\mathrm{CS}} 2$ | PROGRAMMABLE CHIP SELECT INPUT |

## 16,384 BIT STATIC MOS READ ONLY MEMORY

\author{

- Single +5 Volts Power Supply Voltage <br> - Less than $1 \mu$ s Access Time <br> - Directly TTL Compatible-All Inputs and Outputs <br> - Three Programmable Chip Select Inputs for Easy Memory Expansion
}
- Three-State Output-OR-Tie Capability
- Fully Decoded-On Chip Address Decode
- Inputs Protected - All Inputs Have Protection Against Static Charge

The Intel 2316A is a 16,384 bit static MOS read only memory organized as 2048 words by 8 bits. This ROM is designed for memory applications where high performance, large bit storage, and simple interfacing are important design objectives.

The inputs and outputs are fully TTL compatible. This device operates with a single +5 V power supply. The three chip select inputs are programmable. Any combination of active high or low level chip select inputs can be defined and the desired chip select code is fixed during the masking process. These three programmable chip select inputs, as well as OR-tie compatibility on the outputs, facilitates easy memory expansion.

The 2316A read only memory is fabricated with $N$-channel silicon gate technology. This technology provides the designer with high performance, easy-to-use MOS circuits. Only a single +5 V power supply is needed and all devices are directly TTL compatible.

PIN CONFIGURATION


PIN NAMES
$A_{0} \cdot A_{10}$ ADDRESS INPUTS
$\mathrm{O}_{1} \cdot \mathrm{O}_{8}$ DATA OUTPUTS
$\mathrm{CS}_{1}-\mathrm{CS}_{3}$ PROGRAMMABLE CHIP SELECT INPUTS

BLOCK DIAGRAM


# 8192/4096 BIT ERASABLE AND ELECTRICALLY REPROGRAMMABLE READ ONLY MEMORY 

## - 2708 1024x8 Organization <br> - 2704 512x8 Organization

- Fast Programming -

Typ. 100 sec . For All 8K Bits

- Low Power During Programming
- Access Time-500 ns
- Standard Power Supplies $+12 \mathrm{~V}, \pm 5 \mathrm{~V}$
- Static-No Clocks Required
- Inputs and Outputs TTL Compatible During Both Read and Program Modes
- Three-State Output-OR-Tie Capability

The Intel 2708/2704 are high speed 8192/4096 bit erasable and electrically programmable ROMs.
The $2708 / 2704$ are packaged in a 24 pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device.
A mask programmable ROM, the Intel 2308, is available for volume production runs of systems initially using the 2708/2704.


BLOCK DIAGRAM


PIN NAMES

| $\mathrm{A}_{0}-A_{9}$ | ADDRESS INPUTS |
| :--- | :--- |
| $\mathrm{O}_{1} \cdot \mathrm{O}_{8}$ | DATA OUTPUTS |
| $\overline{\mathrm{CS}}$ | CHIP SELECT INPUTS |

## In bipolar PROMs, only polysilicon fuses can stand the test of time.

Today, the industry's highest density, highest performance PROMs have polysilicon fuse reliability. Intel's new 3604 is the first 4 K design in real production. It dissipates only $60 \mu \mathrm{~W} / \mathrm{bit}$ with the 3604-6 low stand-by power option. Yet 70 ns is guaranteed from $0-75^{\circ} \mathrm{C}$, not just at $25^{\circ} \mathrm{C}$. The new 2 K and 4 K designs offer three-state output options -3622 and 3624 . And the $3601-1$, at 50 ns worst case access, is the world's fastest PROM. The ultimate in military PROMs is the M3601, with maximum access time of 90 ns from -55 to $+125^{\circ} \mathrm{C}$.

These PROMs all program easily, in less than a second, with high programming yields, using any of several standard programmers.


Most important, when polysilicon fuse is blown, it oxidizes completely. There is no conductive residue to short other parts of the circuit.

The very structure of an Intel PROM is inherently more reliable. You'll find no dissimilar metals, as you do in nichrome-aluminum interfaces, in our bipolar PROMs. The fuses are semiconductor material. And polysilicon is classically simple compared to blown junctions. Blown junctions miss the target, being complex, difficult to fabricate and requiring tight programming control. They also require high current programming pulses that may blow the wrong junction.


CELL SCHEMATIC

# HIGH SPEED FULLY DECODED 1024 BIT READ ONLY MEMORY 

- Fast Access Time --45 nsec Maximum over Temperature and Supply Voltage Variation.
- Low Power Dissipation-$0.5 \mathrm{~mW} / \mathrm{bit}$ typical.
- DTL and TTL Compatible -- Input Loading is . 25 mA max. -Outputs sink 15 mA .
- OR-Tie Capability --Open Collector Outputs
- Simple Memory Expansion -2 Chip Select Input Leads.
- Fully Decoded --on Chip Address Decode and Buffer.
- Minimum Line Reflection -- Low Voltage Diode Input Clamp.
- Standard Packaging -- 16 Pin Dual In-Line Lead Configuration.

The 3301A is a fully decoded 1024 bit read only memory organized as 256 words by 4 bits. It is a higher speed version of the 3301 and is a direct pin for pin replacement of the 3301. Its performance is specified over the complete ambient temperature range of $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ and a $\mathrm{V}_{\mathrm{cc}}$ supply voltage range of $5 \mathrm{~V} \pm 5 \%$. The 3301 A is programmed at the final step of processing which allows fast turnaround.
The OR tie capability and the 2 chip select inputs of the 3301A allow easy memory expansion into larger word and bit lengths.
The 3301A is mask programmed to customized patterns. It is also available in standard "off the shelf" configurations. Ideal applications are in microprogramming and table look up.
The 3301A is manufactured using Schottky barrier diode clamped transistors which allows higher switching speeds than those devices made with conventional gold diffusion process.


## Absolute Maximum Ratings*

Temperature Under Bias
$-65^{\circ}$ to $+125^{\circ} \mathrm{C}$
Storage Temperature
$-65^{\circ}$ to $+160^{\circ} \mathrm{C}$
All Input, Output or Supply Voltages -0.5 V to 7 Volts
All Input Voltages -1.0 to 5.5 V
Output Currents 100 mA

## *COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
D. C. Characteristics: All Limits Apply for $\mathrm{V}_{\mathrm{Cc}}=+5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. ${ }^{(1)}$ | MAX. |  |  |
| $I_{\text {FA }}$ | ADDRESS INPUT LOAD CURRENT |  |  | -0.25 | mA | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V}, \\ & V_{A}=0.45 \mathrm{~V} \end{aligned}$ |
| $I_{\text {FS }}$ | CHIP SELECT INPUT LOAD CURRENT |  |  | -0.25 | mA | $\begin{aligned} & V_{c c}=5.25 \mathrm{~V} \\ & V_{\mathrm{S}}=0.45 \mathrm{~V} \end{aligned}$ |
| $I_{\text {RA }}$ | ADDRESS INPUT LEAKAGE CURRENT |  |  | 40 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V}, \\ & V_{A}=5.25 \mathrm{~V} \end{aligned}$ |
| $\mathrm{I}_{\text {RS }}$ | CHIP SELECT INPUT LEAKAGE CURRENT |  |  | 40 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{S}}=5.25 \mathrm{~V} \end{aligned}$ |
| $V_{C A}$ | ADDRESS INPUT CLAMP VOLTAGE |  |  | -1.0 | V | $\begin{aligned} & \mathrm{V}_{\mathrm{cC}}=4.75 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{A}}=-5.0 \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\text {cs }}$ | CHIP SELECT INPUT CLAMP VOLTAGE |  |  | -1.0 | V | $\begin{aligned} & \mathrm{V}_{\mathrm{cC}}=4.75 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{S}}=-5.0 \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\text {OL }}$ | OUTPUT LOW VOLTAGE |  |  | 0.45 | V | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=15 \mathrm{~mA} \end{aligned}$ |
| $\mathrm{I}_{\text {cex }}$ | OUTPUT LEAKAGE CURRENT |  |  | 100 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V}, \\ & V_{C E}=5.25 \mathrm{~V} \end{aligned}$ |
| ${ }^{\text {cc }}$ | POWER SUPPLY CURRENT |  | 90 | 125 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{AO} \rightarrow \mathrm{~V}_{\mathrm{A7}}=0 \mathrm{~V}} \\ & \mathrm{~V}_{\mathrm{SO}_{0}}=\mathrm{V}_{\mathrm{S} 1}=0 \mathrm{~V} \end{aligned}$ |
| $V_{\text {IL }}$ | INPUT "LOW" VOLTAGE |  |  | 0.85 | V | $V_{C C}=5.0 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | INPUT "HIGH" <br> VOLTAGE | 2.0 |  |  | V | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |

Note 1: Typical values are at $25^{\circ} \mathrm{C}$ and at nominal voltage.

## Switching Characteristics

A. C. Characteristics $\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | LIMIT |  | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TYP. | MAX. |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{A}++}, \mathrm{t}_{\mathrm{A}--} \\ & \mathrm{t}_{\mathrm{A}+-}, \mathrm{t}_{\mathrm{A}-+} \end{aligned}$ | Address to <br> Output Delay | 25 | 45 | ns | Both C.S. lines must be at ground potential to activate |
| ${ }^{\mathrm{t}} \mathrm{S}++{ }^{\text {t }} \mathrm{s}$-- | Chip Select <br> to Output Delay |  | 20 | ns |  |

NOTE 1: Typical values are at $25^{\circ} \mathrm{C}$ and at nominal voltage.
Capacitance ${ }^{(2)} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | LIMIT |  |  |  | UNIT | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { PL } \\ & \text { TYP. } \end{aligned}$ | $\begin{aligned} & \text { TIC } \\ & \text { MAX. } \end{aligned}$ | CERAMIC |  |  |  |
| $\mathrm{C}_{\text {INA }}$ | Address Input Capacitance | 5 | 8 | 6 | 10 | pF | $\begin{aligned} & V_{C C}=5 \mathrm{~V} \\ & V_{I N A}=2.5 \mathrm{~V} \end{aligned}$ |
| $\mathrm{C}_{\text {INS }}$ | Chip Select Input Capacitance | 5 | 8 | 5 | 10 | pF | $\begin{aligned} & V_{\mathrm{CC}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{INS}}=2.5 \mathrm{~V} \end{aligned}$ |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | 7 | 10 | 8 | 12 | pF | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{OUT}}=2.5 \mathrm{~V} \end{aligned}$ |

NOTE 2: This parameter is only periodically sampled and is not $100 \%$ tested.

## Conditions of Test:

Input pulse amplitudes - 2.5V Input pulse rise and fall times of

5 nanoseconds between 1 volt and 2 volts
Speed measurements are made at 1.5 volt levels Output loading is 15 mA and 30 pF
Frequency of test -2.5 MHz
15 mA TEST LOAD


## ADDRESS TO OUTPUT DELAY



CHIP SELECT TO OUTPUT DELAY


## SCHOTTKY BIPOLAR 3301A

## Typical A.C. Characteristics





## Typical D.C. Characteristics



## HIGH SPEED 1024 BIT READ ONLY MEMORY

## Military Temperature Range $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Fast Access Time-60 nsec Maximum

## - OR-Tie Capability Open Collector Outputs <br> - Standard Packaging - 16 Pin Dual In-Line Lead Configuration

The M3301A is a military temperature range ROM, organized as 256 words by 4 -bits. It is mask programmed to customized patterns. Initial circuit prototyping can be performed before going into volume production by using the pin compatible M3601 PROM.

PIN CONFIGURATION


LOGIC SYMBOL


## ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Storage Temperature
$-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$
Output or Supply Voltages
-0.5 V to 7 Volts
All Input Voltages
-1.2 V to 5.5 V
Output Currents.
100 mA

## *COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

## D.C. and Operating Characteristics

All limits apply for $V_{C C}=+5.0 \mathrm{~V} \pm 5 \%, T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise specified.

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. [1] | Max. |  |  |
| If ${ }^{\text {a }}$ | Address Input Load Current |  | -0.05 | -0.25 | mA | $\mathrm{V}_{C C}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=0.45 \mathrm{~V}$ |
| $I_{\text {fS }}$ | Chip Select Input Load Current |  | -0.05 | -0.25 | mA | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=0.45 \mathrm{~V}$ |
| IRA | Address Input Leakage Current |  |  | 40 | $\mu \mathrm{A}$ | $V_{C C}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=5.25 \mathrm{~V}$ |
| IR'S | Chip Select Input Leakage Current |  |  | 40 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=5.25 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{CA}}$ | Address Input Clamp Voltage |  | -0.7 | -1.2 | V | $\mathrm{V}_{C C}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{A}}=-5.0 \mathrm{~mA}$ |
| $\mathrm{V}_{\text {cs }}$ | Chip Select Input Clamp Voltage |  | -0.7 | -1.2 | V | $V_{C C}=4.75 \mathrm{~V}, I_{\text {S }}=-5.0 \mathrm{~mA}$ |
| Vcs | Output Low Voltage |  | 0.3 | 0.45 | v | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{IOL}=10 \mathrm{~mA}$ |
| 'CEX | Output Leakage Current |  |  | 100 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CE}}=5.25 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \end{aligned}$ |
| Icc | Power Supply Current |  | 90 | 125 | mA | $\begin{aligned} & V_{A O} \rightarrow V_{A 7}=0 V, V_{C C}=5.25 \mathrm{~V}, \\ & V_{S O}=V_{S 1}=0 V \end{aligned}$ |
| $V_{\text {IL }}$ | Input "Low" Voltage |  |  | 0.80 | V | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\mathrm{V}_{\text {IH }}$ | Input "High" Voltage | 2.1 |  |  | V | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |

[^10]A.C. Characteristics $V_{C C}=+5 \mathrm{~V} \pm 5 \%, T_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | MAX. <br> LIMIT | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{t}_{\mathrm{A}++}, \mathrm{t}_{\mathrm{A}--} \\ & \mathrm{t}_{\mathrm{A}+-,} \mathrm{t}_{\mathrm{A}-+} \end{aligned}$ | Address to Output Delay | 60 | ns | Both C.S. lines must be at ground potential to activate the ROM. |
| ${ }^{\text {t }}$ ++, $\mathrm{t}_{\text {S-- }}$ | Chip Select to Output Delay | 30 | ns |  |

Capacitance ${ }^{(1)} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | LIMITS |  | UNIT | TEST CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TYP. | MAX. |  |  |  |
| $C_{\text {INA }}$ | Address Input Capacitance | 4 | 10 | pF | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ |
| $C_{\text {INS }}$ | Chip-Select Input Capacitance | 6 | 10 | pF | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ |
| Cout | Output Capacitance | 7 | 12 | pF | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | $\mathrm{V}_{\text {OUT }}=2.5 \mathrm{~V}$ |

NOTE 1: This parameter is only periodically sampled and is not $100 \%$ tested.

## Switching Characteristics

Conditions of Test:
Input pulse amplitudes - 2.5V Input pulse rise and fall times of

5 nanoseconds between 1 volt and 2 volts Speed measurements are made at 1.5 volt levels Output loading is 10 mA and 30 pF Frequency of test -2.5 MHz

## Waveforms

ADDRESS TO OUTPUT DELAY


CHIP SELECT TO OUTPUT DELAY


# HIGH SPEED ELECTRICALLY PROGRAMMABLE 1024 BIT READ ONLY MEMORY 

## *50 nsec Max. Access Time

- Fast Access Time--50 nsec (3601-1)
and 70 nsec (3601)
Maximum over Temperature and Supply Voltage Variation
- Fast Programming--1 ms/Bit Typically
- Polycrystalline Silicon Fuse
- Fully Decoded -- on Chip Address Decode and Buffer.
- Low Power Dissipation -$0.5 \mathrm{~mW} /$ Bit Typical.
- DTL and TTL Compatible -- Input Loading is . 25 mA max. -Outputs sink 15 mA .
- OR-Tie Capability -- Open Collector Outputs
- Simple Memory Expansion -2 Chip Select Input Leads.
- Minimum Line Reflection -- Low Voltage Diode Input Clamp.
- Standard Packaging -- 16 Pin Dual In-Line Lead Configuration.

The Intel $3601,3601-1$ is a 1024 bit ( 256 word by 4-bit) electrically programmable ROM ideally suited for uses where fast turnaround and pattern experimentation are important such as in prototypes or in small production volume systems. The PROM is manufactured with all outputs low and logic high output levels can be electrically programmed in selected bit locations. The same address inputs are used for both programming and reading.
A higher system performance is achieved by using the 3601-1. The 3601-1 gives a $25 \%$ system speed improvement over the 3601.
The 3601, 3601-1 is pin compatible with the Intel metal mask 3301A ROM. The 3301A is ideal for large volume and lower cost production runs of systems initially using the PROM.
The 3601, 3601-1 is manufactured with the highly reliable polycrystalline silicon fuse and the fast switching Schottky barrier diode technology.

## PIN CONFIGURATION



LOGIC SYMBOL


## Absolute Maximum Ratings*

| Temperature Under Bias | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ |
| Output or Supply Voltages | -0.5 V to 7 Volts |
| All Input Voltages | -1 V to 5.5 V |
| Output Currents | 100 mA |
| Programming Only: |  |
| Output or V cc Voltages | 10.25 V |
| $\mathrm{CS}_{2}$ Voltage | 15.5 V |
| $\mathrm{CS}_{2}$ Current | 100 mA |

## *COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
D. C. Characteristics: All Limits Apply for $\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. ${ }^{\text {(1) }}$ | MAX. |  |  |
| $I_{\text {FA }}$ | ADDRESS INPUT LOAD CURRENT |  | -0.05 | -0.25 | mA | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V}, \\ & V_{A}=0.45 \mathrm{~V} \end{aligned}$ |
| $\mathrm{I}_{\text {fS }}$ | CHIP SELECT INPUT LOAD CURRENT |  | -0.05 | -0.25 | mA | $\begin{aligned} & V_{c \mathrm{c}}=5.25 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{S}}=0.45 \mathrm{~V} \end{aligned}$ |
| $I_{\text {RA }}$ | ADDRESS INPUT LEAKAGE CURRENT |  |  | 40 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V}, \\ & V_{A}=5.25 \mathrm{~V} \end{aligned}$ |
| $\mathrm{I}_{\text {R }}$ | CHIP SELECT INPUT LEAKAGE CURRENT |  |  | 40 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{S}}=5.25 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\text {cA }}$ | ADDRESS INPUT CLAMP VOLTAGE |  | -0.7 | -1.0 | V | $\begin{aligned} & \mathrm{V}_{\mathrm{cC}}=4.75 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{A}}=-5.0 \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\text {cs }}$ | CHIP SELECT INPUT CLAMP VOLTAGE |  | -0.7 | -1.0 | V | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=4.75 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{s}}=-5.0 \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\text {OL }}$ | OUTPUT LOW voltage |  | 0.3 | 0.45 | V | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL}}=15 \mathrm{~mA} \end{aligned}$ |
| $\mathrm{I}_{\text {cex }}$ | OUTPUT LEAKAGE CURRENT |  |  | 100 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V}, \\ & V_{C E}=5.25 \mathrm{~V} \end{aligned}$ |
| $I_{\text {cc }}$ | POWER SUPPLY CURRENT |  | 90 | 130 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{AO} \rightarrow \mathrm{~V}_{\mathrm{A7}}=0 \mathrm{~V}}^{\mathrm{V}_{\mathrm{SO}}=\mathrm{V}_{\mathrm{S} 1}=0 \mathrm{~V}} \end{aligned}$ |
| $V_{\text {IL }}$ | INPUT "LOW" VOLTAGE |  |  | 0.85 | V | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ |
| $\mathrm{V}_{1 H}$ | INPUT "HIGH" <br> VOLTAGE | 2.0 |  |  | V | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ |

Note 1: Typical values are at $25^{\circ} \mathrm{C}$ and at nominal voltage.
A. C. Characteristics $\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | MAXIMUM LIMITS |  |  | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $0^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ | $75^{\circ} \mathrm{C}$ |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{A}++}, \mathrm{t}_{\mathrm{A}--} \\ & \mathrm{t}_{\mathrm{A}+-,}, \mathrm{t}_{\mathrm{A}-+} \end{aligned}$ | Address to Output Delay (3601) | 70 | 60 | 70 | ns | Both C.S. lines must be at ground potential to activate the PROM. |
| $\begin{aligned} & \mathrm{t}_{\mathrm{A}++,}, \mathrm{t}_{\mathrm{A}--} \\ & \mathrm{t}_{\mathrm{A}+-,} \mathrm{t}_{\mathrm{A}-+} \end{aligned}$ | Address to Output Delay (3601-1) | 50 | 50 | 50 | ns |  |
| $\mathrm{t}_{\text {S }++}$, $\mathrm{t}_{\text {S-- }}$ | Chip Select to Output Delay | 25 | 25 | 25 | ns |  |

## Capacitance ${ }^{(1)} T_{A}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | LIMITS |  | UNIT | TEST CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TYP. | MAX. |  |  |  |
| CINA | Address Input Capacitance | 4 | 10 | pF | $V_{C C}=5 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ |
| $\mathrm{C}_{\text {INS }}$ | Chip-Select Input Capacitance | 6 | 10 | pF | $V_{C C}=5 \mathrm{~V}$ | $\mathrm{V}_{1 \mathrm{~N}}=2.5 \mathrm{~V}$ |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | 7 | 12 | pF | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | $\mathrm{V}_{\text {OUT }}=2.5 \mathrm{~V}$ |

NOTE 1: This parameter is only periodically sampled and is not $100 \%$ tested.

## Switching Characteristics

Conditions of Test:
Input pulse amplitudes -2.5 V Input pulse rise and fall times of 5 nanoseconds between 1 volt and 2 volts
Speed measurements are made at 1.5 volt levels Output loading is 15 mA and 30 pF Frequency of test -2.5 MHz

15 mA TEST LOAD


## Waveforms

ADDRESS TO OUTPUT DELAY


CHIP SELECT TO OUTPUT DELAY


## Typical D. C. Characteristics



## Typical A. C. Characteristics





## HIGH SPEED ELECTRICALLY PROGRAMMABLE 1024 BIT READ ONLY MEMORY

## Military Temperature Range $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

## Fast Access Time-90 nsec Maximum

## Fast Programming-1 ms/bit Typically

- Standard Packaging-16 Pin
Dual In-Line Lead Configuration

The M3601 is a military temperature range PROM, organized as 256 words by 4 -bits. The PROM is manufactured with all outputs low and logic output high levels can be electrically programmed in selected bit locations. The M3601 is pin compatible with the Intel metal mask ROM M3301A.

## PIN CONFIGURATION



LOGIC SYMBOL


## ABSOLUTE MAXIMUM RATINGS*

| Temperature Under Bias | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ |
| Output or Supply Voltages | -0.5V to 7 Volts |
| All Input Voltages | -1.2 V to 5.5V |
| Output Currents | 100 mA |
| Programming Only: |  |
| Output or $\mathrm{V}_{\mathrm{CC}}$ Voltages | 10.25 V |
| $\mathrm{CS}_{2}$ Voltage | 15.25 V |
| $\mathrm{V}_{\text {CC }}$ Current. | 500 mA |
| $\mathrm{CS}_{2}$ Current | 100 mA |

## *COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

## D.C. and Operating Characteristics

All limits apply for $V_{C C}=+5.0 \mathrm{~V} \pm 5 \%, T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise specified.

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. [1] | Max. |  |  |
| Ifa | Address Input Load Current |  | -0.05 | -0.25 | mA | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=0.45 \mathrm{~V}$ |
| $I_{\text {FS }}$ | Chip Select Input Load Current |  | -0.05 | -0.25 | mA | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=0.45 \mathrm{~V}$ |
| IRA | Address Input Leakage Current |  |  | 40 | $\mu \mathrm{A}$ | $\mathrm{V}_{C C}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=5.25 \mathrm{~V}$ |
| IRS | Chip Select Input Leakage Current |  |  | 40 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=5.25 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{CA}}$ | Address Input Clamp Voltage |  | -0.7 | -1.2 | V | $V_{C C}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{A}}=-5.0 \mathrm{~mA}$ |
| $\mathrm{V}_{\text {cs }}$ | Chip Select Input Clamp Voltage |  | -0.7 | -1.2 | V | $V_{C C}=4.75 \mathrm{~V}, I_{\text {S }}=-5.0 \mathrm{~mA}$ |
| $\mathrm{V}_{\text {cs }}$ | Output Low Voltage |  | 0.3 | 0.45 | V | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA}$ |
| ICEX | Output Leakage Current |  |  | 100 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CE}}=5.25 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \end{aligned}$ |
| ICC | Power Supply Current |  | 90 | 130 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{AO}} \rightarrow \mathrm{~V}_{\mathrm{A} 7}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{S} 0}=\mathrm{V}_{\mathrm{S} 1}=0 \mathrm{~V} \end{aligned}$ |
| $V_{\text {IL }}$ | Input "Low" Voltage |  |  | 0.80 | V | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\mathrm{V}_{\text {IH }}$ | Input "High" Voltage | 2.1 |  |  | V | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |

NOTE 1: Typical values are at $25^{\circ} \mathrm{C}$ and at nominal voltage.
A. C. Characteristics $V_{C C}=+5 \mathrm{~V} \pm 5 \%, T_{A}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | MAX. <br> LIMIT | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & t_{\mathrm{A}++}, t_{\mathrm{A}--} \\ & \mathrm{t}_{\mathrm{A}+-,} \mathrm{t}_{\mathrm{A}-+} \end{aligned}$ | Address to Output Delay | 90 | ns | Both C.S. lines must be at ground potential to activate the PROM. |
| ${ }^{\text {ts }}$ ++. $\mathrm{t}_{\text {S-- }}$ | Chip Select to Output Delay | 35 | ns |  |

Capacitance ${ }^{(1)} T_{A}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | LIMITS |  | UNIT | TEST CONDITIONS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TYP. | MAX. |  |  |  |
| $\mathrm{C}_{\text {INA }}$ | Address Input Capacitance | 4 | 10 | pF | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ |
| $\mathrm{Cins}^{\text {ind }}$ | Chip-Select Input Capacitance | 6 | 10 | pF | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | $\mathrm{V}_{1 \mathrm{~N}}=2.5 \mathrm{~V}$ |
| Cout | Output Capacitance | 7 | 12 | pF | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | $\mathrm{V}_{\text {OUT }}=2.5 \mathrm{~V}$ |

NOTE 1: This parameter is only periodically sampled and is not $100 \%$ tested.

## Switching Characteristics

## Conditions of Test:

Input pulse amplitudes - 2.5V Input pulse rise and fall times of 5 nanoseconds between 1 volt and 2 volts Speed measurements are made at 1.5 volt levels Output loading is 10 mA and 30 pF Frequency of test -2.5 MHz

10 mA TEST LOAD


## Waveforms

ADDRESS TO OUTPUT DELAY


CHIP SELECT TO OUTPUT DELAY


## HIGH SPEED 2048 BIT READ ONLY MEMORY

> Fast Access Time-70 ns (3302, 3322) over Temperature and Supply Voltage Variation
> - Low Standby Power Dissipation (3302-6, 3322-6) - $100 \mu \mathrm{~W} / \mathrm{bit}$
> - Fully Decoded-On Chip Address Decode and Buffer
> - DTL and TTL CompatibleInput Loading is 0.25 mA MaxOutputs Sink 15 mA
> - Open Collector (3302, 3302-4, 3302-6) and Three State (3322, 3322-4, 3322-6) Outputs
> - Standard Packaging-16 Pin Dual In-Line Lead Configuration

The 3302 and 3322 device families are high density 2048 bit ( 512 words by 4 -bit) ROMs. Electrical performance is specified over the complete ambient temperature range of $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}$ supply voltage range of $5 \mathrm{~V} \pm 5 \%$. The 3302 and 3322 ROM families are pin compatible with the Intel 3602 and 3622 PROM families. Consequently initial circuit prototyping can be performed using the pin compatible PROMs.
The 3302-4 and 3322-4 are ideal for slower performance systems ( $>90 \mathrm{~ns}$ ) where low system cost is a prime factor. For those systems requiring low power dissipation, one should consider the 3302-6 and 3322-6. Not only does the 3302-6 and 3322-6 dissipate $20 \%$ less active power than the 3302 and 3322 respectively, but it also has an added low standby power dissipation feature. Whenever the 3302-6 and 3322-6 is deselected, power dissipation is reduced by 70\%.
The 3302 and 3322 devices are manufactured using Schottky barrier diode clamped transistors which results in higher speed performance than equivalent devices made with gold diffusion process.

PIN CONFIGURATION


PIN NAMES

| $A_{0} \cdot A_{8}$ | ADDRESS INPUTS |
| :--- | :--- |
| $\overline{\operatorname{CS}}$ | CHIP SELECT INPUT[1] |
| $0_{1} \cdot 0_{4}$ | DATA OUTPUTS |

1. To select the ROM $\overline{\mathrm{CS}}=$ Logic $\mathbf{0}$.

LOGIC SYMBOL


# HIGH SPEED ELECTRICALLY PROGRAMMABLE 2048 BIT READ ONLY MEMORY 

- Fast Access Time-70ns $(3602,3622)$
- Low Standby Power Dissipation (3602-6, 3622-6) - $100 \mu$ W/bit
- Open Collector (3602, 3602-4, 3602-6) or Three-State (3622, 3622-4, 3622-6) Outputs
- Fast Programming 1 ms/bit Typically
Polycrystalline Silicon Fuse
- Standard Packaging-16 Pin Dual In-Line Configuration

The 3602 and 3622 device families are high density 2048 bit ( 512 words by 4 -bits) PROMs suitable for uses where fast turnaround and pattern experimentation are important such as in prototypes or in small production volume systems. For those systems requiring low power dissipation, one should consider the 3602-6 or 3622-6. Both the 3602-6 and 3622-6 have a low standby power dissipation feature. Whenever these two devices are deselected, power dissipation is reduced substantially over the active power dissipation. The 3602-4 and 3622-4 are ideal for slower performance systems ( $>90 \mathrm{~ns}$ ) where low system cost is a prime factor.
The PROMs are pin compatible with the Intel metal mask ROMs 3302, 3302-4, 3302-6, 3322, 3322-4 and 3322-6. The ROMs offer system cost savings over the PROMs when in large volume production.

The PROMs are manufactured with all outputs high and logic low levels can be electrically programmed in selected bit locations.
The 3602 and 3622 device families are monolithic, high speed, Schottky clamped TTL arrays with polycrystalline silicon fuses. The Schottky barrier diode clamped transistors allow faster switching speeds than those devices made with the conventional gold diffusion processes.

PIN CONFIGURATION


LOGIC SYMBOL


## Schottky Bipolar 3304A, 3304A-4, 3304A-6, 3324A, 3324A-4

## HIGH SPEED 4096 BIT READ ONLY MEMORY



- Open Collector (3304A, 3304A-4, 3304A-6) and Three State (3324A, 3324A-4) Outputs
- Simple Memory Expansion-4 Chip Select Input Leads
- Standard Packaging-24 Pin Dual In-Line Lead Configuration

The 3304A and 3324A device families are high density 4096 bit ( 512 words by 8 -bit) ROMs. Electrical performance is specified over the complete ambient temperature range of $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}$ supply voltage range of $5 \mathrm{~V} \pm 5 \%$. The 3304 A and 3324A ROM families are pin compatible with the Intel 3604 and 3624 PROM families. Consequently initial circuit prototyping can be performed using the pin compatible PROMs.
The 3304A-4 and 3324A-4 are ideal for slower performance systems ( $>90 \mathrm{~ns}$ ) where low system cost is a prime factor. For those systems requiring low power dissipation, one should consider the 3304A-6. Not only does the 3304A-6 dissipate 20\% less active power than the 3304A, but it also has an added low standby power dissipation feature. Whenever the 3304A-6 is deselected, power dissipation is reduced by $70 \%$.
The 3304A and 3324A device families are manufactured using Schottky barrier diode clamped transistors which results in higher speed performance than equivalent devices mode with gold diffusion process.

| Mode/Pin Connection | Pin 22 | Pin 24 |
| :---: | :---: | :---: |
| Read: $\begin{aligned} & 3304 \mathrm{~A}, 3304 \mathrm{~A}-4, \\ & 3324 \mathrm{~A}, 3324 \mathrm{~A}-4 \end{aligned}$ | No Connect or 5V | 5 V |
| 3304A-6 | +5V | No Connect |
| Standby <br> Power: 3304A-6 | Power dissipation is automatically reduced whenever the 3304A-6 is deselected. |  |

PIN NAMES
$\left.\begin{array}{|ll|}\hline \mathrm{A}_{0}-\mathrm{A}_{8} & \text { ADDRESS INPUTS } \\ \hline \overline{\mathrm{CS}}_{1}-\overline{\mathrm{CS}}_{2} \\ \mathrm{CS}_{3}-\mathrm{CS}_{4}\end{array}\right]-$ CHIP SELECT INPUTS $\left.{ }^{[1]}\right]\left(\begin{array}{ll}\hline \mathrm{O}_{1}-\mathrm{O}_{8} & \text { DATA OUTPUTS } \\ \hline\end{array}\right.$
[1] To select the ROM $\overline{\mathrm{CS}}_{1}=\widehat{\mathrm{CS}}_{2}=0$ and $\mathrm{CS}_{3}=\mathrm{CS}_{4}=1$.


BLOCK DIAGRAM


LOGIC SYMBOL


# high speed electrically programmable 4096 BIT READ ONLY MEMORY 

## - Fast Programming--1 ms/Bit Typically

- Fast Access Time--70 nsec (3604) Maximum over Temperature and Supply Voltage Variation
- Low Standby Power Dissipation (3604-6)-$60 \mu \mathrm{~W} / \mathrm{bit}$ Maximum
- DTL and TTL Compatible-Input Loading is . 25 mA max-Outputs sink 15 mA
- OR-Tie Capability --Open Collector Outputs
- Simple Memory Expansion-4 Chip Select Input Leads
- Standard Packaging--24 Pin Dual In-Line Lead Configuration

The 3604 family is a high density 4096 bit ( 512 word by 8 -bit) electrically programmable ROMs suitable for uses where fast turnaround and pattern experimentation are important such as in prototypes or in small production volume systems. The PROMs are manufactured with all outputs high and logic low levels can be electrically programmed in selected bit locations.
The 3604 is pin compatible with the Intel 3304A metal mask ROM. The 3304A is ideal for large volume and lower cost production runs of systems initially using the 3604. The 3604-4 is ideal for slower performance systems where cost is a prime factor. The 3604-4 is pin compatible with the 3304A-4 metal mask ROM.

For those systems requiring low power dissipation, one should consider the 3604-6. Not only does the 3604-6 dissipate 20\% less active power than the 3604, but it also has an added low standby power dissipation feature. Whenever the 3604-6 is deselected, power dissipation is reduced by $70 \%$. The lower cost $3304 \mathrm{~A}-6$ metal mask ROM is also available for volume production usage.
The 3604 family is a monolithic, high speed, Schottky clamped TTL memory array with polycrystalline silicon fuses. The Schottky barrier diode clamped transistors allow faster switching speeds than those devices made with the conventional gold diffusion processes.

| Mode/Pin Connection |  | Pin 22 | Pin 24 |
| :--- | :--- | :---: | :---: |
| Read: | $3604,3604-4$ | No Connect or 5V | 5 V |
|  | $3604-6$ | +5 V | No Connect |
|  | $3604,3604-4$ | Pulsed 12V | Pulsed 12V |
| Program: | Pulsed 12V | Pulsed 12V |  |
| Standby <br> Power: | Power dissipation is automatically re- <br> duced whenever the 3604-6 is <br> deselected. |  |  |

PIN CONFIGURATION


BLOCK DIAGRAM


PIN NAMES
$\left.\begin{array}{|ll|}\hline \mathrm{A}_{0}-\mathrm{A}_{8} & \text { ADDRESS INPUTS } \\ \hline \mathrm{CS}_{1}-\overline{\mathrm{CS}}_{2} \\ \mathrm{CS}_{3}-\mathrm{CS}_{4}\end{array}\right]$ - CHIP SELECT INPUTS $\left.{ }^{[1]}\right]\left(\begin{array}{ll} \\ \hline \mathrm{O}_{1}-\mathrm{O}_{8} & \text { DATA OUTPUTS } \\ \hline\end{array}\right.$
[1] To select the PROM $\overline{\mathrm{CS}}_{1}=\overline{\mathrm{CS}}_{2}=0$ and $\mathrm{CS}_{3}=\mathrm{CS}_{4}=1$.

LOGIC SYMBOL


## Absolute Maximum Ratings*

| Temperature Under Bias | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ |
| Output or Supply Voltages | -0.5V to 7 Volts |
| All Input Voltages | -1V to 5.5V |
| Output Currents | 100 mA |
| Programming Only: |  |
| Output or $\mathrm{V}_{\mathrm{CC}}$ Voltages | 12.5 V |
| $\mathrm{CS}_{1}$ Voltage | 15.5 V |
| Vcc Current | 600 mA |
| $\mathrm{CS}_{1}$ Current | 150 mA |

## *COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
D. C. Characteristics: All Limits Apply for $V_{C C}=+5.0 \mathrm{~V} \pm 5 \%, T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$

| Symbol | Parameter | Limits |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. ${ }^{11]}$ | Max. |  |  |
| $I_{\text {FA }}$ | Address Input Load Current |  | -0.05 | -0.25 | mA | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=0.45 \mathrm{~V}$ |
| $I_{\text {FS }}$ | Chip Select Input Load Current |  | -0.05 | -0.50 | mA | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=0.45 \mathrm{~V}$ |
| $I_{\text {RA }}$ | Address Input Leakage Current |  |  | 40 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=5.25 \mathrm{~V}$ |
| IRS | Chip Select Input Leakage Current |  |  | 40 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=3.5 \mathrm{~V}$ |
| $V_{\text {CA }}$ | Address Input Clamp Voltage |  | -0.7 | -1.0 | V | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{A}}=-5.0 \mathrm{~mA}$ |
| $\mathrm{V}_{\text {cs }}$ | Chip Select Input Clamp Voltage |  | -0.7 | -1.0 | V | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{Is}=-5.0 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage |  | 0.3 | 0.45 | V | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{l}_{\mathrm{OL}}=15 \mathrm{~mA}$ |
| ICEX | Output Leakage Current |  |  | 100 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {CC }}=5.25 \mathrm{~V}, \mathrm{~V}_{\text {CE }}=5.25 \mathrm{~V}$ |
| ${ }^{\text {c CC1 }}$ | Power Supply Current (3604, 3604-4) |  |  | 190 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{AO}} \rightarrow \mathrm{~V}_{\mathrm{A} 7}=0 \mathrm{~V} \\ & \mathrm{CS}_{1}=\mathrm{CS}_{2}=0 \mathrm{~V} \\ & C S_{3}=\mathrm{CS}_{4}=5.25 \mathrm{~V} \end{aligned}$ |
| ${ }^{\text {cce2 }}$ | Power Supply Current (3604-6) <br> Active |  |  | 140 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 2}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 1}=\text { Open } \\ & \text { Chip Selected } \end{aligned}$ |
|  | Standby |  |  | 45 | mA | Chip Deselected, $\overline{\mathrm{CS}}_{1}=\overline{\mathrm{CS}}_{2}=2.5 \mathrm{~V}$ |
| $V_{\text {IL }}$ | Input "Low" Voltage |  |  | 0.85 | V | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\mathrm{V}_{\text {IH }}$ | Input "High" Voltage | 2.0 |  |  | V | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ |

Note 1: Typical values are at $25^{\circ} \mathrm{C}$ and at nominal voltage.

## Typical D. C. Characteristics




OUTPUT CURRENT
VS. OUTPUT "LOW" VOLTAGE


INPUT THRESHOLD
VS. TEMPERATURE

A. C. Characteristics $\mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Max. <br> Limit | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{A++}{ }^{\text {t }}$ A-- | Address to | 3604 | 70 | ns | $\overline{\mathrm{CS}}_{1}=\overline{\mathrm{CS}}_{2}=\mathrm{V}_{1 \mathrm{~L}}$ and $\mathrm{CS}_{3}=\mathrm{CS}_{4}=$ $V_{I H}$ to select the PROM. |
| $t_{\text {A+ }}, \mathrm{t}_{\text {A }-+}$ | Output Delay: | 3604-4, 3604-6 | 90 | ns |  |
| $\mathrm{t}_{\text {+ }+}$ | Chip Select to | 3604,3604-4 | 30 | ns |  |
|  | Output Delay: | 3604-6 | 30 | ns |  |
| $\mathrm{t}_{\text {S }}$ - | Chip Select to | 3604, 3604-4 | 30 | ns |  |
|  | Output Delay: | 3604-6 | 120 | ns |  |

Capacitance ${ }^{(1)} T_{A}=25^{\circ} \mathrm{C}$

| Symbol | Parameter | Limits |  | Unit | Test Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Typ. | Max. |  |  |  |
| CINA | Address Input Capacitance | 4 | 10 | pF | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{IN}}=2.5 \mathrm{~V}$ |
| $\mathrm{C}_{\text {INS }}$ | Chip-Select Input Capacitance | 6 | 10 | pF | $\mathrm{V}_{\mathrm{Cc}}=5 \mathrm{~V}$ | $\mathrm{V}_{\text {IN }}=2.5 \mathrm{~V}$ |
| COUT | Output Capacitance | 7 | 12 | pF | $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$ | $\mathrm{V}_{\text {OUT }}=2.5 \mathrm{~V}$ |

NOTE 1: This parameter is only periodically sampled and is not $100 \%$ tested.

## Switching Characteristics

## Conditions of Test:

Input pulse amplitudes - 2.5 V Input pulse rise and fall times of

5 nanoseconds between 1 volt and 2 volts
Speed measurements are made at 1.5 volt levels Output loading is 15 mA and 30 pF Frequency of test -2.5 MHz


## Waveforms

ADDRESS TO OUTPUT DELAY


CHIP SELECT TO OUTPUT DELAY


## HIGH SPEED ELECTRICALLY PROGRAMMABLE 4096 BIT READ ONLY MEMORY

( Fast Access Time-<br>7Ons (3624)<br>90ns (3624-4)<br>- Three-State Outputs<br>- Fast Programming 1 ms/bit Typically

> Full Decoded-On Chip Address Decode and Buffer Polycrystalline Silicon Fuse
> - Standard Packaging 24 Pin Dual In-Line Lead Configuration

The 3624 and $3624-4$ are high density 4096 bit ( 512 words by 8 -bits) PROMs suitable for uses where fast turnaround and pattern experimentation are important such as in prototypes or in small production volume systems. The PROMs are manufactured with all outputs high and logic low levels can be electrically programmed in selected bit locations.

The 3624 and 3624-4 have pin compatible metal mask ROMs, the 3324A and 3324A-4 respectively. The ROMs are ideal for large volume and lower cost production runs of systems initially using the PROMs.
The 3624 and 3624-4 are monolithic, high speed, Schottky clamped TTL memory arrays with polycrystalline silicon fuses. The Schottky barrier diode clamped transistors allow faster switching speeds than those devices made with the conventional gold diffusion processes.

PIN CONFIGURATION


LOGIC SYMBOL


## I. ROM and PROM Truth Table Format

Programming information should be sent in the form of computer punched cards or punched paper tape. When using the 7600C or MCS programmers, punched paper tape should be used. In all cases, a printout of the truth table should be accompanied with the order.
The following general format is applicable to the programming information sent to Intel:

1. A data field should start with the most significant bit and end with the least significant bit.
2. The data field should consist of $\mathrm{P}^{\prime} \mathrm{s}$ and N 's. A P is to indicate a high level output (most positive) and an N a low level output (most negative). If the programming information is sent on a punched paper tape, then a start character, B, and an end character, F, must be used in the data field.
A. Punched Card Format An 80 column Hollerith card (preferably interpreted) punched by an IBM 026 or 029 keypunch should be submitted. The first card will be a title card. The format is as follows:


| Column | Data |
| :---: | :--- |
| 1 | Punch a T |
| $2-5$ | Blank |
| $6-30$ | Customer Company Name |
| $31-34$ | Blank |
| $35-54$ | Customer's Company Division or location |
| $55-58$ | Blank |
| $59-63$ | Customer Part Number |
| $64-67$ | Blank |
| $68-74$ | Punch the Intel 4 digit basic part number and |
|  | in () the number of output bits, e.g. 1702 (8) |
|  | 3304 (8), 3301 (4), or 3601 (4). |
| $75-78$ | Blank |
| $79-80$ | Punch a 2 digit decimal number to identify |
|  | the truth table number. The first |
|  | truth table will be $\emptyset \varnothing$, second $\emptyset 1$, third |
|  | $\emptyset 3$, etc. |

2. For a N words $\times 4$ bit organization only, cards 2
and the following cards should be punched as shown:
Each card specifies the 4 bit output of 14 words.

|  | SB |  |
| :---: | :---: | :---: |
| ECIM |  | DECIMAL N INDICATI |
| ADDRESS BEGINNING |  |  |
| EACH CARD | 14 DATA FIELDS |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
| 111111111111111111111111111111111111111111111111111111111111111111111 |  |  |
| 222222222222222222222222222222222222222222222222222222222222222222222222222222 |  |  |
| 33333333333333333333333333333333333333333333333333333333333333333333333333333333 |  |  |
| 4444444444444444444444444404404444444444444444444444444444444444444444444444 |  |  |
|  |  |  |
| 66666666666666666666666666666666666666666666666666666666666f66666666666666666666 |  |  |
|  |  |  |
| 88888888888888888888888898888888888888888888888888888888888888888888888888888888 |  |  |
| 99999999999999999999999999999999999999999999999999999999999999999 |  |  |


| Column | Data |
| :---: | :---: |
| 1-5 | Punch the 5 digit decimal equivalent of the binary coded location which begins each card. The address is right justified, i.e., Øøøøø, Øøø14, Øøø28, etc. |
| 6 | Blank |
| 7-10 | Data Field |
| 11 | Blank |
| 12-15 | Data Field |
| 16 | Blank |
| 17-20 | Data Field |
| 21 | Blank |
| 22-25 | Data Field |
| 26 | Blank |
| 27-30 | Data Field |
| 31 | Blank |
| 32-35 | Data Field |
| 36 | Blank |
| 37-40 | Data Field |
| 41 | Blank |
| 42-45 | Data Field |
| 46 | Blank |
| 47-50 | Data Field |
| 51 | Blank |
| 52-55 | Data Field |
| 56 | Blank |
| 57-60 | Data Field |
| 61. | Blank |
| 62-65 | Data Field |
| 66 | Blank |
| 67-70 | Data Field |
| 71 | Blank |
| 72-75 | Data Field |
| 76-78 | Blank |
| 79-80 | Punch same 2 digit decimal number as in title card. |

3. For a $\mathbf{N}$ words $\mathbf{x} \mathbf{8}$ bit organization only, cards $\mathbf{2}$ and the following cards should be punched as shown.
Each card specifies the 8 bit output of 8 words.


| Column | Data |
| :---: | :---: |
| 1-5 | Punch the 5 digit decimal equivalent of the binary coded location which begins each card. The address is right justified, i.e., Øøøøø, Øøøø8, Øøø 16, etc. |
| 6 | Blank |
| 7-14 | Data Field |
| 15 | Blank |
| 16-23 | Data Field |
| 24 | Blank |
| 25-32 | Data Field |
| 33 | Blank |
| 34-41 | Data Field |
| 42 | Blank |
| 43-50 | Data Field |
| 51 | Blank |
| 52-59 | Data Field |
| 60 | Blank |
| 61-68 | Data Field |
| 69 | Blank |
| 70-77 | Data Field |
| 78 | Blank |
| 79-80 | Punch same 2 digit decimal number as in title card. |

## B. Paper Tape Format

The paper tapes which should be used are the:

1. $1^{\prime \prime}$ wide paper tape using 7 or 8 bit ASCII code, such as a model 33 ASR teletype produces, or the
2. 11/16" wide paper tape using 5 bit Baudot code, such as a Telex produces.

The format requirements are as follows:

1. All word fields are to be punched in consecutive order, starting with word field $\emptyset$ (all addresses low). There must be exactly N word fields for the $\mathrm{N} \times 8$ or $\mathrm{N} \times 4$ ROM organization.
2. Each word field must begin with the start character $B$ and end with the stop character $F$. There must be exactly 8 or 4 data characters between the $B$ and $F$ for the $N \times 8$ or $N \times 4$ organization respectively.
NO OTHER CHARACTERS, SUCH AS RUBOUTS, ARE ALLOWED ANYWHERE IN A WORD FIELD. If in preparing a tape, an error is made, the entire word field, including the $B$ and $F$ must be rubbed out. Within the word field, a $P$ results in a high level output, and an N results in a low level output.
3. Preceding the first word field and following the last word field, there must be a leader/trailer length of at least $\mathbf{2 5}$ characters. This should consist of rubout punches (letter key for Telex tapes)
4. Between word fields, comments not containing B's or F's may be inserted. Carriage return and line feed characters should be inserted (as a "comment") just before each word field (or at least between every four word fields). When these carriage returns, etc. are inserted, the tape may be easily listed on the teletype for purposes of error checking. The customer may also find it helpful to insert the word number (as a comment) at least every four word fields.
5. Included in the tape before the leader should be the customer's complete Telex or TWX number and if more than one pattern is being transmitted, the ROM pattern number.
6. MSB and LSB are the most and least significant bit of the device outputs. Refer to the data sheet for the pin numbers.

Example of $256 \times 8$ format ( $\mathrm{N}=256$ ):


Trailer: Rubout Key for TWX and Letter Key for Telex lat least 25 frames).

Example of $1024 \times 4$ format ( $\mathrm{N}=1024$ ):


Trailer: Rubout Key for TWX and Letter Key for Telex (at least 25 frames).

## II. Manually Programming the $\mathbf{3 6 0 1}$ (or 3601-1)

The 3601 may be programmed using the basic circuit of Figure 1. Address inputs are at standard TTL levels. Only one output may be programmed at a time. The output to be programmed must be connected to $\mathrm{V}_{\mathrm{cc}}$ through a $300 \Omega$ resistor. This will force the proper programming current $(3-6 \mathrm{~mA})$ into the output when the $\mathrm{V}_{\mathrm{CC}}$ supply is later raised to 10 V . All other outputs must be held at a TTL low level ( 0.4 V ).

The programming pulse generator produces a series of pulses to the $3601 \mathrm{~V}_{\mathrm{CC}}$ and $\overline{\mathrm{CS}}_{2}$ leads. $\mathrm{V}_{\mathrm{CC}}$ is pulsed from a low of $4.5 \pm .25 \mathrm{~V}$ to a high of $10 \pm .25 \mathrm{~V}$, while $\overline{\mathrm{CS}}_{2}$ is pulsed from a low of ground ( T TL logic 0 ) to a high of $15 \pm 0.5 \mathrm{~V}$. It is important to accurately maintain these voltage levels, otherwise, improper programming may result. The pulses applied must maintain a duty cycle of $50 \pm 10 \%$ and start with an initial width of $1( \pm 10 \%) \mu \mathrm{s}$, and increase linearly over a period of approximately 100 ms to a maximum width of $8( \pm 10 \%) \mu \mathrm{s}$. Typical devices have their fuse blown within $1^{\prime \prime} \mathrm{ms}$, but occasionally a fuse may take up to 400 ms . During the application of the program pulse, current to $\overline{\mathrm{CS}}_{2}$ must be limited to 100 mA . The output of the 3601 is sensed when $\overline{\mathrm{CS}}_{2}$ is at a TTL low level output. A programmed bit will have a TTL high output. After a fuse is blown, the $\mathrm{V}_{\mathrm{CC}}$ and $\overline{\mathrm{CS}}_{2}$ pulse trains must be applied for another $100 \mu \mathrm{~s}$. One circuit which can be used to generate this pulse train is shown in Figure 2, while the characteristics of the pulse train are shown in Figure 3.


Figure 1. 3601 Programming


## ROM AND PROM PROGRAMMING INSTRUCTIONS

## III. Manually Programming the $\mathbf{2 K}$ and 4 K Bipolar PROMs

The Intel 2 K and 4 K bipolar PROMs may be programmed using the basic circuit of Figure 1 . Initially all bits (either 2048 or 4096) are in a logic 1 (high) state. Only one output may be programmed at a time. The programming current $(5 \mathrm{~mA} \pm 10 \%)$ is forced into the output to be programmed by a current source. The current should be clamped to $\mathrm{V}_{\mathrm{Cc}}$ by a silicon diode. All other outputs must be allowed to float such that the outputs are allowed to rise one diode above $\mathrm{V}_{\mathrm{Cc}}$ (12.5V).

For simplicity of the programming description, reference will be made only to $\mathrm{V}_{\mathrm{CC}}$, however, this term includes both the $\mathrm{V}_{\mathrm{CC} 1}$ and $\mathrm{V}_{\mathrm{CC} 2}$ of the 4 K PROM. There is only one $\mathrm{V}_{\mathrm{CC}}$ for the 2 K PROM. Programming pulses must be applied to both $\mathrm{V}_{\mathrm{CC}}$ and CS. A series of pulses is applied to the $\mathrm{V}_{\mathrm{CC}}$ and $\overline{\mathrm{CS}}_{1}$ leads as shown in Figure 3a and 3b respectively. The pulse applied must maintain a duty cycle of $50 \pm 10 \%$ and start with an initial width of $1( \pm 10 \%) \mu \mathrm{s}$, and increase linearly over a period of approximately 100 ms to a maximum of $8( \pm 10 \%) \mu \mathrm{s}$. Typical devices have their fuse blown within 1 ms , but occasionally a fuse may take up to 400 ms . During the application of the program pulse, the $\mathrm{V}_{\mathrm{cc}}$ current must be limited to 600 mA and the $\overline{\mathrm{CS}}_{1}$ current to 150 mA . A programmed bit will have a TTL low level. After a fuse is blown, the $\mathrm{V}_{\mathrm{CC}}$ and $\overline{\mathrm{CS}}_{1}$ pulse trains must be applied (the pulse width still linearly increasing to a maximum of $8 \mu \mathrm{~s}$ ) for another $100 \mu \mathrm{~s}$.


Figure 1. $\mathbf{2 K}$ and 4 K Bipolar PROM Programmer


Figure 2. 2K and 4K Bipolar PROM Pulse Generator

## 



## SHIFT REGISTERS

|  | Type | No. of Bits | Description | Electrical Characteristics over Temperature |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Data Rep. Rate |  | Power Dissipation Max.[1] | $\begin{gathered} \text { Input } \\ \text { Output } \\ \text { Levels } \end{gathered}$ | Clock Levels | Supplies [V] | Page No. |
|  |  |  |  | Min. | Max. |  |  |  |  |  |
|  | 1402A | 1024 | Quad 256-Bit Dynamic | 10 kHz | 5 MHz | 500 mW | TTL | MOS/TTL | 5, -5 or 5, -9 | 4-3 |
|  | 1403A | 1024 | Dual 512-Bit Dynamic | 10 kHz | 5 MHz | 500 mW | TTL | MOS/TTL | 5, -5 or 5, -9 | 4-3 |
|  | 1404A | 1024 | 1024-Bit Dynamic | 10 kHz | 5 MHz | 500 mW | TTL | MOS/TTL | $5,-5$ or 5, -9 | 4.3 |
|  | 1405A | 512 | Dynamic Recirculating | 10 kHz | 2 MHz | 400 mW | TTL | MOS/TTL | $5,-5$ or 5, -9 | 4.7 |
|  | 1506[2] | 200 | Dual 100-Bit Dynamic | 6 kHz | 2 MHz | 110 mW | TTL | MOS | +5, -5 | 4-11 |
|  | 1507[2] | 200 | Dual 100-Bit Dynamic ( $20 \mathrm{k} \Omega$ output) | 6 kHz | 2 MHz | 110 mW | TTL | MOS | +5, -5 | 4-11 |
|  | 2401 | 2048 | Dual 1024-Bit Dynamic Recirculating | 25 kHz | 1 MHz | 350 mW | TTL | TTL | +5 | 4-15 |
|  | 2405 | 1024 | 1024-Bit Dynamic Recirculating | 25 kHz | 1 MHz | 350 mW | TTL | TTL | +5. | 4-15 |
|  | 2416 | 16,384 | CCD Serial Memory | 125 kHz | 2 MHz | 300 mW | TTL | MOS | +12, -5 | 4-19 |

Notes: 1. Power Dissipation calculated with maximum power supply current and nominal supply voltages.
2. The 1506 and 1507 are also available in military temperature range $\left(-55^{\circ}\right.$ to $\left.+125^{\circ}\right)$. To order specify 1406 or 1407 , respectively.

## 1024 BIT DYNAMIC SHIFT REGISTER

\author{

- Guaranteed 5 MHz Operation over Temperature Range <br> - Low Power Dissipation --. 1 mW/bit at 1 MHz <br> - DTL, TTL Compatible <br> - Low Clock Capacitance -- 140 pF <br> - Low Clock Leakage -- $\leq \mathbf{1} \boldsymbol{\mu} \mathrm{A}$
}
- Inputs Protected Against Static Charge
- Standard Packaging -- 8 Lead Metal Can, 16 Pin Ceramic Dual In-Line
- Three Standard Configurations -Quad 256 Bit -- 1402A, Dual 512 Bit -- 1403A, Single 1024 Bit -1404A

The 1402A/1403A/1404A are direct pin for pin replacements for the 1402/1403/1404. Due to "on chip" multiplexing the data rate is twice the clock rate. Data is shifted one bit on each clock pulse (both $\phi_{1}$ and $\phi_{2}$ ).
The 1402A/1403A/1404A family is ideally suited for usage in low cost serial memories or delay line applications. A high speed data rate of 5 MHz is easily obtained at the power supplies of +5 V and -5 V . The $1402 \mathrm{~A} / 3 \mathrm{~A} / 4 \mathrm{~A}$ are capable of operating at the power supply voltages of $+5 \mathrm{~V},-9 \mathrm{~V}$ as well as $+5 \mathrm{~V},-5 \mathrm{~V}$.

The input to the shift register can be driven directly by standard bipolar integrated circuits (TTL, DTL, etc.). The design of the output stage provides driving capability for both MOS and bipolar IC's.
Use of low threshold silicon gate technology allows high speed ( 5 MHz guaranteed) while reducing power dissipation by a factor of two and clock input capacitance by a factor of three compared to equivalent products manufactured by conventional technologies.
PIN CONFIGURATION

C1402A/P1402A



M1403A


M1404A

# Absolute Maximum Ratings ${ }^{(1)}$ 

Temperature Under Bias<br>Storage Temperature<br>Power Dissipation ${ }^{(2)}$

$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
$65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$
1 Watt
Data and Clock Input Voltages and Supply Voltages with respect to $\mathrm{V}_{\mathrm{CC}}$
D.C. Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%$, unless otherwise specified
$V_{D D}=-5 V \pm 5 \%$ or $-9 \mathrm{~V} \pm 5 \%$

| SYMBOL | TEST | MIN. TYP ${ }^{(3)}$ | MAX. | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Load Current | <10 | 500 | nA | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{L}}$ | Output Leakage Current | <10 | 1000 | nA | $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| ILC | Clock Leakage Current | 10 | 1000 | nA | Max. $\mathrm{V}_{\text {ILC }}, \mathrm{T}_{A}=25^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {IL }}$ | Input "Low" Voltage | $\mathrm{V}_{\mathrm{CC}}{ }^{-10}$ | $\mathrm{V}_{\mathrm{CC}}-4.2$ | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input "High" Voltage | $\mathrm{V}_{\mathrm{cc}}{ }^{-1.5}$ | $\mathrm{V}_{\mathrm{cc}}{ }^{+.} 3$ | V |  |

$V_{D D}=-5 V \pm 5 \%$

| IDD1 | Power Supply Current | 40 | 50 | mA | $\left.\begin{array}{l}\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ \mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}\end{array}\right]$Output at Logic " $\mathrm{O}^{\prime \prime}$, <br> 5 MHz Data Rate, <br> $-33 \%$ Duty Cycle, <br> Continuous Operation, <br> $\mathrm{V}_{\mathrm{ILC}}=\mathrm{V}_{\mathrm{CC}}-17 \mathrm{~V}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {ILC }}$ | Clock Input Low Voltage | $V_{c c}-17$ | $\mathrm{V}_{\mathrm{cc}}-15$ | V |  |
| $\mathrm{V}_{1 \mathrm{HC}}$ | Clock Input High Voltage | $\mathrm{V}_{\mathrm{cc}}{ }^{-1}$ | $\mathrm{V}_{\mathrm{CC}}{ }^{+.3}$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | -. 3 | 0.5 | V | $\mathrm{R}_{\mathrm{L} 1}=3 \mathrm{~K}$ to $\mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage Driving TTL | 2.43 .5 |  | V | $\mathrm{R}_{\mathrm{L} 1}=3 \mathrm{~K}$ to $\mathrm{V}_{\mathrm{DD}} ; \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage Driving MOS | $\mathrm{V}_{\mathrm{cc}}{ }^{-1.4} \quad \mathrm{~V}_{\mathrm{cc}}{ }^{-1}$ |  | V | $\begin{aligned} & \mathrm{R}_{\mathrm{L} 2}=4.7 \mathrm{~K} \text { to } \mathrm{V}_{\mathrm{DD}} \\ & \text { (See p. } 6 \text { for connection) } \end{aligned}$ |

$V_{D D}=-9 \mathrm{~V} \pm 5 \%$

\begin{tabular}{|c|c|c|c|c|c|}
\hline IDD3

$I_{\text {DD4 }}$ \& Power Supply Current \& 30 \& 40
45 \& mA \&  <br>
\hline $\mathrm{V}_{\text {ILC }}$ \& Clock Input Low Voltage \& $\mathrm{V}_{\mathrm{cc}}-14.7$ \& $\mathrm{V}_{\text {cc }}-12.6$ \& V \& <br>
\hline $\mathrm{V}_{\mathrm{IHC}}$ \& Clock Input High Voltage \& $\mathrm{V}_{\mathrm{cc}}{ }^{-1}$ \& $\mathrm{V}_{\mathrm{cc}}{ }^{+} .3$ \& V \& <br>
\hline $\mathrm{V}_{\mathrm{OL}}$ \& Output Low Voltage \& -. 3 \& 0.5 \& V \& $\mathrm{R}_{\mathrm{L} 1}=4.7 \mathrm{~K}$ to $\mathrm{V}_{\mathrm{DD}} \cdot \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ <br>
\hline $\mathrm{V}_{\mathrm{OH} 1}$ \& Output High Voltage Driving TTL \& 2.43 \& \& V \& $\mathrm{R}_{\mathrm{L} 1}=4.7 \mathrm{~K}$ to $\mathrm{V}_{\mathrm{DD}} \cdot \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ <br>
\hline $\mathrm{V}_{\mathrm{OH} 2}$ \& Output High Voltage Driving MOS \& $\mathrm{V}_{\mathrm{cc}}-1.4 \quad \mathrm{~V}_{\mathrm{cc}}{ }^{-1}$ \& \& V \& $R_{L 2}=6.2 \mathrm{~K}$ to $\left.\mathrm{V}_{\mathrm{DD}}\right]$
$\mathrm{R}_{\mathrm{L} 3}=3.9 \mathrm{~K}$ to $\mathrm{V}_{\mathrm{cc}}$ (See p .6 for
connection) <br>
\hline
\end{tabular}

Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: The 1 watt dissipation is not to be construed as an operating rating (see note 1). For operating at elevated temperatures the device must be derated based as shown on page 3. When operating at $V_{D D}=-5 \mathrm{~V} \pm 5 \%$ the maximum duty cycle is $33 \%$ and at $V_{D D}=-9 \mathrm{~V}+5 \%$ the maximum duty cycle is $26 \%$. In applications the duty cycle should be a minimum to reduce power dissipation. Duty cycle $=\left[\mathrm{t}_{\boldsymbol{\phi}} \mathrm{PW}\right.$ $\left.+1 / 2\left(t_{R}+t_{F}\right)\right] \times$ clock rate.
Note 3: Typical values are at $T_{A}=25^{\circ} \mathrm{C}$ and at nominal voltages.
A.C. Characteristics $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%$

| SYMBOL | TEST | $\begin{aligned} & V_{D D}=-5 \mathrm{~V} \pm 5 \% \\ & \text { (Test Load 1) } \end{aligned}$ |  | $\begin{aligned} & V_{D D}=-9 V \pm 5 \% \\ & \text { (Test Load 2) } \end{aligned}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. |  |
| Frequency | Clock Rep Rate |  | 2.5 |  | 1.5 | MHz |
| Frequency | Data Rep Rate | Note 1 | 5.0 | Note 1 | 3.0 | MHz |
| ${ }_{\phi}{ }_{\text {PW }}$ | Clock Pulse Width | 130 | 10 | . 170 | 10 | $\mu \mathrm{sec}$ |
| ${ }_{\phi}{ }_{\text {D }}$ | Clock Pulse Delay | 10 | Note 1 | 10 | Note 1 | nsec |
| $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ | Clock Pulse Transition |  | 1000 |  | 1000 | nsec |
| bw | Data Write Time (Set Up) | 30 |  | 60 |  | nsec |
| ${ }^{\text {D }}$ D ${ }_{\text {H }}$ | Data To Clock Hold Time | 20 |  | 20 |  | nsec |
| $\mathrm{t}_{\mathrm{A}+}+\mathrm{t}_{\mathrm{A}}$. | Clock To Data Out Delay |  | 90 |  | 110 | nsec |

CAPACITANCE $^{(2)} \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DD}}=-5 \mathrm{~V} \pm 5 \%$ or $-9 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| SYMBOL | TEST | TYP. | MAX. | CONDITIONS |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | 5 pF | 10 pF | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | 5 pF | 10 pF | $\mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{C}_{\phi}$ | Clock Capacitance | 110 pF | $\mathrm{f}=$ |  |
| $\mathrm{C}_{\phi 1 \phi 2}$ | Clock to Clock Capacitance | 11 pF | 140 pF | $\mathrm{V}_{\phi}=\mathrm{V}_{\mathrm{CC}}$ |

Note 1: See page 5 for guaranteed curve. Note 2: This parameter is periodically sampled and is not $100 \%$ tested.

## Switching Characteristics

## Conditions of Test

Input rise and fall times: 10 nsec Output load is 1 TTL gate

## Timing Diagram



## Typical Characteristics



CLOCK PULSE DELAY VS TEMPERATURE


DTL/TTL MOS Interfaces


# 512 BIT DYNAMIC RECIRCULATING SHIFT REGISTER 

\author{

- High Frequency Operation -- <br> 2 MHz Guaranteed over Temperature. <br> - DTL, TTL Compatible - Write/Recirculate and Read Controls Incorporated on the Chip <br> - Low Power Dissipation--. $3 \mathrm{~mW} / \mathrm{bit}$ at 1 MHz <br> - Low Clock Capacitance--85 pF
}

The 1405 A is a 512 bit dynamic recirculating shift register and is a direct pin replacement for the 1405. The 1405 A is capable of operating at power supply voltages of $+5 \mathrm{~V},-9 \mathrm{~V}$ as well as $+5 \mathrm{~V},-5 \mathrm{~V}$. A high speed recirculating data rate of 2 MHz over the temperature is easily obtained at the $+5,-5$ power supplies.

Write/recirculate and read controls eliminate the need for external logic elements when recirculating data. In addition, any number of devices can be combined to form a multi-dimensional memory array. For this purpose two chip select controls have been provided.

\author{

- Low Clock Leakage -$\leq 1$ uA at -17 V <br> - Simple Two Dimensional Memory Matrix Organization -- 2 Chip Select Controls <br> - Inputs Protected Against Static Charge <br> - Standard Packaging --10 Lead Low Profile TO-99
}

These registers can be driven directly by standard bipolar integrated circuits (TTL, DTL, etc.) or by MOS circuits. The design of the output stage provides driving capability for both MOS and bipolar IC's as well as ORtieing of shift registers. The 1405A is ideally suited for usage in low cost memories or delay line applications.

Use of low threshold silicon gate technology allows high speed ( 2 MHz guaranteed) while reducing power dissipation by a factor of two and clock input capacitance by a factor of three over equivalent products manufactured by conventional technologies.

PIN CONFIGURATION


LOGIC DIAGRAM


| MODE | W/R <br> $(2)$ | CS1 <br> $(1)$ | CS2 <br> $(9)$ | READ <br> $(8)$ |
| :--- | :---: | :---: | :---: | :---: |
| WRITE <br> RECIRCULATE(1) <br> READ | 1 or 0 | 1 or 0 | 1 or 0 | 1 or 0 |

Note 1: Either W/R, CS1, or CS2 must be a. " 0 " during Recirculation. A logic 1 is defined as a high input and a logic $\mathbf{0}$ as a low input.

# Maximum Guaranteed Ratings* 

Temperature Under Bias<br>Storage Temperature<br>Power Dissipation ${ }^{(1)}$<br>Data and Clock Input Voltages and Supply Voltages with respect to $\mathrm{V}_{\mathrm{cc}}$<br>$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ 600 mW<br>+.3 V to -20 V

* COMMENT:

Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
D.C. Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%$, unless otherwise specified

$$
V_{D D}=-5 \mathrm{~V} \pm 5 \%
$$

\begin{tabular}{|c|c|c|c|c|c|c|}
\hline SYMBOL \& TEST \& min. \& TYP. ${ }^{(2)}$ \& MAX. \& UNIT \& conditions <br>
\hline ILI \& INPUT LOAD CURRENT \& \& 10 \& 1000 \& nA \& $V_{\text {IN }}=V_{\text {IH }}$ to $V_{\text {IL }}$ <br>
\hline ILO \& OUTPUT LEAKAGE CURRENT \& \& 10 \& 1000 \& nA \& $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ <br>
\hline ILC \& CLOCK LEAKAGE CURRENT \& \& 10 \& 1000 \& nA \& $\mathrm{V}_{1 L C}=\mathrm{V}_{\text {CC }}{ }^{-17 \mathrm{~V}}$ <br>
\hline IDD1

IDD2 \& POWER SUPPLY CURRENT \& \& 25 \& 40
45 \& mA \& $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

$\mathrm{T}_{\mathrm{C}}=0^{\circ} \mathrm{C}$ | Output at Logic " 0 ", |
| :--- |
| 2 MHz Data Rate, |
| $-40 \%$ Duty Cycle, |
| Continuous Operation, |
| $V_{1 L C}=V_{C C}-17 \mathrm{~V}$ | <br>

\hline $\mathrm{V}_{\text {ILC1 }}$ \& CLOCK INPUT LOW VOLTAGE \& $\mathrm{V}_{\text {cc }}{ }^{-17}$ \& \& $\mathrm{V}_{\mathrm{cc}}{ }^{-14.5}$ \& V \& <br>
\hline $\mathrm{V}_{\text {IHC }}$ \& CLOCK INPUT HIGH VOLTAGE \& $\mathrm{V}_{\mathrm{cc}}-1$ \& \& $\mathrm{V}_{\mathrm{cc}}+$. 3 \& V \& <br>
\hline $\mathrm{V}_{\text {IL }}$ \& INPUT "LOW" VOLTAGE \& $\mathrm{V}_{\mathrm{cc}}{ }^{-10}$ \& \& $\mathrm{V}_{\mathrm{cc}}{ }^{-4.2}$ \& v \& <br>
\hline $\mathrm{V}_{1 \mathrm{H} 1}$ \& INPUT "HIGH" VOLTAGE \& $\mathrm{V}_{\mathrm{CC}}$-1.5 \& \& $\mathrm{V}_{\mathrm{CC}}+.3$ \& V \& <br>
\hline $\mathrm{V}_{\mathrm{OL}}$ \& OUTPUT LOW VOLTAGE \& \& -. 3 \& 0.5 \& V \& $\mathrm{R}_{\mathrm{L} 1}=3 \mathrm{~K}$ to $\mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ <br>
\hline $\mathrm{V}_{\mathrm{OH}}$ \& OUTPUT HIGH VOLTAGE DRIVING TTL \& 2.4 \& 3.5 \& \& V \& $\mathrm{R}_{\mathrm{L} 1}=3 \mathrm{~K}$ to $\mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ <br>

\hline VOH1 \& OUTPUT HIGH VOLTAGE DRIVING MOS \& $\mathrm{V}_{\mathrm{Cc}}{ }^{-1.4}$ \& $\mathrm{V}_{\mathrm{Cc}}{ }^{-1}$ \& \& V \& $$
\begin{aligned}
& \mathrm{R}_{\mathrm{L2} 2}=5.6 \mathrm{~K} \text { to } \mathrm{V}_{\mathrm{DD}} \\
& \quad \text { (see p. } 6 \text { for connection) }
\end{aligned}
$$ <br>

\hline
\end{tabular}

$V_{D D}=-9 V \pm 5 \%$

| $I_{L I}$ | INPUT LOAD CURRENT | 10 | 1000 | nA | $V_{1 N}=V_{1 H}$ to $V_{1 L}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ILO | OUTPUT LEAKAGE CURRENT | 10 | 1000 | nA | $\mathrm{V}_{\text {OUT }}=0.0 \mathrm{~V}$ |
| ILC | CLOCK LEAKAGE CURRENT | 10 | 1000 | nA | $\mathrm{V}_{\text {ILC }}=\mathrm{V}_{\text {CC }}-14.7 \mathrm{~V}$ |
| IDD3 | POWER SUPPLY CURRENT | 20 | 31 | mA | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} 7$Output at Logic "0", <br> 1.5 MHz Data Rate, <br> $-36 \%$ Duty Cycle, <br> Continuous Operation, |
| IDD4 | POWER SUPPLY CURRENT |  | 36 | mA |  |
| $V_{1 L C 2}$ | CLOCK INPUT LOW VOLTAGE | $\mathrm{V}_{C C}{ }^{-14.7}$ | $\mathrm{V}_{\mathrm{CC}}{ }^{-12.6}$ | V |  |
| $V_{\text {IHC }}$ | CLOCK INPUT HIGH VOLTAGE | $\mathrm{V}_{\mathrm{cc}}-1$ | $\mathrm{V}_{\mathrm{CC}}+.3$ | V |  |
| $\mathrm{V}_{\text {IL }}$ | INPUT 'LOW' VOLTAGE | $V_{\text {cc }}{ }^{-10}$ | $\mathrm{V}_{C C}{ }^{-4.2}$ | V |  |
| $\mathrm{V}_{1 \mathrm{H} 2}$ | INPUT "HIGH" VOLTAGE | $V_{\text {cc- }} 1.5$ | $\mathrm{V}_{\mathrm{CC}}+3$ | V |  |
| $\mathrm{V}_{\mathrm{OL}}$ | OUTPUT LOW VOLTAGE | -. 3 | 0.5 | V | $\mathrm{R}_{\mathrm{L} 1}=5.6 \mathrm{~K}$ to $\mathrm{V}_{\mathrm{DD}} \mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | OUTPUT HIGH VOLTAGE DRIVING TTL | 2.4 |  | V | $\mathrm{R}_{\mathrm{L1}}=5.6 \mathrm{~K}$ to $\mathrm{V}_{\mathrm{DD}}, \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ |
| $\mathrm{V}_{\mathrm{OH} 1}$ | OUTPUT HIGH VOLTAGE DRIVING MOS | $\mathrm{V}_{C C}{ }^{-1.4} \quad \mathrm{~V}_{\mathrm{CC}}{ }^{-1}$ |  | V | $R_{L 2}=6.2 \mathrm{~K}$ to $\mathrm{V}_{\mathrm{DD}}$ (See p. 6 for $R_{\text {L3 }}=3.9 \mathrm{~K}$ to $\mathrm{V}_{\mathrm{CC}}$ connection) |

Note 1: For operating at elevated temperatures the device must be derated based as shown on page 3. In applications the duty cycle should be a minimum to reduce power dissipation. Duty cycle $=\left[t_{\phi} \mathrm{PW}+1 / 2\left(\mathrm{t}_{\mathrm{R}}+\mathrm{t}_{\mathrm{F}}\right)\right] \times$ clock rate.
Note 2: Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and at nominal voltages.
A.C. Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \% ; \mathrm{C}_{\mathrm{L}}=20 \mathrm{pF} ; 1 \mathrm{TTL}$ Load

| SYMBOL | TEST | $\begin{gathered} V_{D D}=-5 V \pm 5 \% \\ V_{\text {ILC }}=V_{C C}-14.5 \text { to } V_{C C}-17 \\ R_{L}=3 \mathrm{~K} \end{gathered}$ |  | $\begin{gathered} V_{D D}=-9 V \pm 5 \% \\ V_{I L C}=V_{C C}-12.6 \text { to } V_{C C}-14.7 \\ R_{L}=5.6 \mathrm{~K} \\ \hline \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. | MIN. | MAX. |  |
| Frequency | CLOCK DATA REP RATE | 200 Hz @ $25^{\circ} \mathrm{C}^{(1)}$ | 2 | 200 Hz @ $25^{\circ} \mathrm{C}^{(1)}$ | 1.5 | MHz |
| ${ }^{\text {t }}$ ¢ PW | CLOCK PULSE WIDTH | 0.200 | 10 | . 240 | 10 | $\mu$ sec |
| ${ }^{t} \phi D$ | CLOCK PULSE DELAY | 30 | Note 1 | 30 | Note 1 | nsec |
| Duty Cycle ${ }^{(2)}$ | CLOCK DUTY CYCLE |  | 40 |  | 36 | \% |
| ${ }^{\text {t }}$ R ${ }^{\text {t }} \mathrm{F}_{\mathrm{F}}$ | CLOCK PULSE TRANSITION |  | 1 |  | 1 | $\mu \mathrm{sec}$ |
| ${ }^{\text {t }}$ DW | DATA WRITE (SETUP) TIME | 100 |  | 100 |  | nsec |
| ${ }^{\text {t }}$ DH | DATA TO CLOCK HOLD TIME | 20 |  | 20 |  | nsec |
| ${ }^{t}{ }^{+}+{ }^{\text {t }}$ A- | CLOCK TO DATA OUT DELAY |  | 250 |  | 250 | nsec |
| $\begin{aligned} & \mathrm{t}_{\mathrm{R}-} ; \mathrm{t}^{\mathrm{C}} \mathrm{CS}- \\ & { }^{\mathrm{t}} \mathrm{WR}- \end{aligned}$ | CLOCK TO "READ" OR "CHIP SELECT" OR "WRITE/ <br> RECIRCULATE" TIMING | 0 |  | 0 |  | nsec |
| $\begin{aligned} & { }^{\mathrm{t}} \mathrm{R}+{ }^{\mathrm{t}} \mathrm{CS}+{ }^{-} \\ & { }^{\mathrm{t}} \mathrm{WR}+ \end{aligned}$ | CLOCK TO "READ" OR "CHIP SELECT" OR "WRITE/ RECIRCULATE" TIMING | 0 | - | 0 |  | nsec |

CAPACITANCE ${ }^{(3)} V_{C C}=5 \mathrm{~V} \pm 5 \%, V_{D D}=-5 \mathrm{~V} \pm 5 \%$ or $-9 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| SYMBOL | TEST | TYP. | MAX. | CONDITIONS |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | INPUT CAPACITANCE | 3 | 5 pF | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{C}_{\mathrm{OUT}}$ | OUTPUT CAPACITANCE | 2 | 5 pF | $\mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{C}_{\phi}$ | CLOCK CAPACITANCE | 75 | 85 pF | $\mathrm{V}_{\phi}=\mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{C}_{\phi_{1}-\phi_{2}}$ | CLOCK TO CLOCK CAPACITANCE | 1 MHz |  |  |

Note 1: See curve of Min Data Rate, and Max Clock Delay vs. Temp. on page 5. Note 2: Duty Cycle $=\left[t_{\phi}{ }_{\phi}\right.$ PW $\left.+1 / 2\left(t_{R}+t_{F}\right)\right] \times$ clock rate. Note 3: This parameter is periodically sampled and is not $100 \%$ tested.

## Switching Characteristics

## Conditions of Test

Input rise and fall times: 10 nsec
Timing Diagram
Output load is 1 TTL gate


## Typical Characteristics

POWER DISSIPATION/BIT VS. SUPPLY VOLTAGE


MINIMUM OPERATING DATA RATE OR MAXIMUM CLOCK PULSE DELAY VS TEMPERATURE

$I^{\prime}$ dD CURRENT VS. DATA RATE


POWER DISSIPATION/BIT VS. CLOCK AMPLITUDE


MAXIMUM DATA RATE VS. CLOCK AMPLITUDE


DTL/TTL/MOS Interfaces


| AL LOAD RESISTOR VALUES FOR DIFFERENT $V_{D D}$ SUPPLIES |  |  |
| :---: | :---: | :---: |
|  | $\begin{aligned} & v_{c c}=5 \mathrm{~V} \\ & v_{00}=-5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & v_{\mathrm{Cc}}=5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DO}}=-9 \mathrm{~V} \end{aligned}$ |
| $\mathrm{P}_{21}$ | 3 K | 5.6 K |
| $\mathbf{R L I}^{\text {L }}$ | 5.6 K | 6.2 K |
| $\mathrm{R}_{4}$ | not reguired | 3.9 K |

## DUAL 100 BIT DYNAMIC SHIFT REGISTER

- Low Power Dissipation--. 4 mW/bit at 1 MHz
- High Frequency Operation-2 MHz Guaranteed over Temperature Range
- DTL, TTL Compatible
- Low Clock Capacitance -- 40 pF
- Low Clock Leakage -$\leq .5 \mu \mathrm{~A}$ at -18 V

\author{

- Inputs Protected Against Static Charge <br> - Standard Packaging -Low. Profile TO-5 <br> - Military and Commercial Temperature Ranges <br> - Low Output Impedance -$300 \Omega$ Typical
}

The Intel dual 100 bit dynamic shift register element consists of normally off P-channel MOS devices integrated on a monolithic array. It uses low voltage circuitry to minimize power dissipation and to facilitate interfacing with bipolar integrated circuits. It uses two clock phases only.

The dual 100 bit device can be driven directly by standard bipolar integrated circuits (TTL, DTL, etc.) or by MOS circuits. The design of the output stage provides driving capability for MOS or bipolar IC's.
Use of the low threshold silicon gate technology allows high speed ( 2 MHz guaranteed), while reducing power dissipation by a factor of 2 and reducing clock input capacitance by a factor of 3 compared to equivalent products manufactured by conventional MOS technologies.
This family is designed for low cost buffer applications. It is available in both military ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ) and industrial ( $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ ) grade. It is also available with or without an internal 20K pull-up resistor which may provide easier interfacing to other circuitry.

## PIN CONFIGURATION



| Configuration | Open Drain Output |  | $20 \mathrm{k} \Omega$ Output |  |
| :--- | :---: | :---: | :---: | :---: |
|  | $-55^{\circ} \mathrm{C}$ to <br> $+125^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ to <br> $+70^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to <br> $+125^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ to <br> $+70^{\circ} \mathrm{C}$ |
|  | 1406 | 1506 | 1407 | 1507 |

## Absolute Maximum Ratings*

| Temperature Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ |
| Power Dissipation ${ }^{(1)}$ | 500 mW |
| Data and Clock Input Voltages with Respect to Most Positive Supply Voltage, $\mathrm{V}_{\mathrm{cc}}$ | +.5 V to -25 V |
| Power Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$ with Respect to $V_{c c}$ | +.5 V to -25V |

Temperature Under Bias
Storage Temperature
Power Dissipation ${ }^{(1)}$
Data and Clock Input Voltages Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$
Power Supply Voltage, $\mathrm{V}_{D D}$ with Respect to $V_{c c}$

## *COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
D. C. Characteristics $\left[\begin{array}{l}T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}(1406 \text { and } 1407) \\ T_{A}=0^{\circ} \mathrm{C} \text { to } 70^{\circ} \mathrm{C}(1506 \text { and 1507); }\end{array}\right] \begin{aligned} & \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{D D}=-5 \mathrm{~V} \pm 5 \% \\ & \text { unless otherwise noted. }\end{aligned}$

| SYMBOL | PARAMETER |  | LIMITS TYP. (5) | MAX. | UNIT | CONDITION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 'LI | INPUT LOAD CURRENT (PIN 1) |  |  | 500 | nA | GND ON PINS 2, 3, 4, 5, 6, 7 PIN $1=-18 \mathrm{~V}$, PIN $8=-8 \mathrm{~V}$ $T_{A}=25^{\circ} \mathrm{C}$ |
| 'LI | INPUT LOAD CURRENT (PIN 7) |  |  | 500 | nA | GND ON PINS 1, 2, 3, 4, 5, 6 PIN $7=-18 \mathrm{~V}$, $\mathrm{PIN} 8=-8 \mathrm{~V}$ $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| ${ }^{1} \mathrm{LO}^{(2,3)}$ | OUTPUT LEAKAGE CURRENT (PIN 2) |  |  | 500 | nA | GND ON PINS 1, 4, 6, 7, 8 <br> PIN $2=-18 \mathrm{~V}$, <br> PINS 3, $5=-8 \mathrm{~V}$ $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| ${ }^{1} \mathrm{LO}^{(2,3)}$ | OUTPUT LEAKAGE CURRENT (PIN 6) |  |  | 500 | nA | GND ON PINS 1, 2, 4, 7, 8 <br> PIN $6=-18 \mathrm{~V}$, <br> PINS 3, $5=-8 \mathrm{~V}$ $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| ${ }^{\text {L L }}$ | CLOCK LEAKAGE CURRENT (PIN 3 OR PIN 5) |  |  | 500 | $n A$ | PIN 3, PIN $5=-18 \mathrm{~V}$; PIN $8=-10 \mathrm{~V}$ <br> ALL OTHERS AT GND $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| 'DD1 | POWER SUPPLY CURRENT, $\mathrm{V}_{\text {DD }}$ |  | 10 | 17 | mA | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$, $\begin{aligned} & \text { FREQ. }=1 \mathrm{MHz} \text {, }\end{aligned}$ |
| 'DD2 | POWER SUPPLY CURRENT, $\mathrm{V}_{\text {DD }}$ |  | 6.0 | 13 | mA | $\left.\begin{array}{l} T_{A}=0^{\circ} \mathrm{C} \end{array}\right\} \begin{aligned} & 30 \% \text { CLOCK } \\ & \text { DUTY CYCLE } \end{aligned}$ |
| 'DD3 | POWER SUPPLY CURRENT, $\mathrm{V}_{\text {DD }}$ |  | 5.0 | 11 | mA | $T_{A}=25^{\circ} \mathrm{C} \quad \text { (SEE NOTE 4) }$ |
| $V_{\text {IL }}$ | INPUT "LOW" VOLTAGE | -10 | +0.2 | +0.8 | V | $\mathrm{V}_{\mathrm{DD}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=+5 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | INPUT "HIGH" VOLTAGE | +3.5. |  | +5.3 | v | $\mathrm{V}_{\mathrm{DD}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=+5 \mathrm{~V}$ |
| $\mathrm{V}_{\text {IHC }}$ | CLOCK INPUT "HIGH" LEVEL | +4.0 |  | +5.3 | V | $\mathrm{V}_{\mathrm{DD}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=+5 \mathrm{~V}$ |
| $V_{\text {ILC }}$ | CLOCK INPUT "LOW" LEVEL | -13 |  | -9.5 | V | $\mathrm{V}_{\text {DD }}=-5 \mathrm{~V}, \mathrm{~V}_{\text {CC }}=+5 \mathrm{~V}$ |
| $\mathrm{z}_{\text {OUT }}$ | OUTPUT IMPEDANCE |  | 300 | 750 | $\Omega$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=+5 \mathrm{~V} \\ & \text { 'SOURCE }=2.5 \mathrm{~mA} \end{aligned}$ |
| $\mathrm{v}_{\mathrm{OL}}$ | OUTPUT "LOW" VOLTAGE |  | -1.8 | 0.4 | v | $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}$ <br> SEE NOTE 6 FOR R ${ }_{L}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | OUTPUT "HIGH" VOLTAGE | 2.5 | 4 |  | v | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A} \\ & \text { SEE NOTE } 6 \text { FOR } R_{\mathrm{L}} \end{aligned}$ |

Note 1: For operating at elevated temperatures the device must be derated based on a $+150^{\circ} \mathrm{C}$ maximum junction temperature and a thermal resistance of $150^{\circ} \mathrm{C} / \mathrm{W}$ junction to ambient. The full rating applies for ambient temperatures to $+125^{\circ} \mathrm{C}$ for 1406,1407 and $+70^{\circ} \mathrm{C}$ for 1506,1507 .

Note 2: For 1407 and 1507 the output on pins 2 and 6 will exhibit a resistance when measured with the following bias conditions: pins 3,4 , and 8 at GND; pin 5 at -15 V ; pins 1,7 open; measure pins 2 and $6 . \quad 25 \mathrm{k} \Omega \geq \mathrm{R}_{\mathrm{OUT}} \geq 15 \mathrm{k} \Omega$.

Note 3: Not for devices having internal resistors (1407 and 1507).
Note 4: In applications the duty cycle should be a minimum to reduce power dissipation. Duty cycle $=\left[t_{\phi P W}+1 / 2\left(t_{R}+t_{F}\right)\right] \times$ clock rate.
Note 5: Typical values are at $25^{\circ} \mathrm{C}$ and at nominal voltage.
Note 6: For the $1406,1506 R_{L}=3.0 K$. For the $1407,1507 R_{L}=3.6 K$. $R_{L}$ is tied from the output to $-5 V$ for a TTL compatible output.

## Switching Characteristics

## Conditions of Test

Data amplitude +8 to +2.5 V
Input rise and fall times: 10 nsec
Output load is 1 TTL gate

## Timing Diagram


A.C. Characteristics $\mathrm{V}_{\mathrm{DD}}=-5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%, 1$ TTL Load, $\mathrm{C}_{\text {TOTAL }}=20 \mathrm{pF}$.

|  | 1406 | 1506 | 1407 | 1507 |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{~T}_{A}{ }^{\prime}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| $\mathrm{R}_{\mathrm{L}}$ | 3 K | 3 K | 3.6 K | 3.6 K |


| SYMBOL | PARAMETER | LIMIT |  | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. |  |  |
| FREQUENCY | CLOCK REP RATE | (NOTE 1) | 2 | MHz |  |
| ${ }^{\text {t }}$ ¢ 1 PW | $\phi_{1}$ CLOCK PULSE WIDTH | 130 |  | ns |  |
| ${ }^{\text {t }}$ ¢ 2 PW | $\phi_{2}$ CLOCK PULSE WIDTH | 130 |  | ns |  |
| ${ }^{\mathbf{t}} \phi \mathrm{D}$ | CLOCK PULSE DELAY | 100 |  | ns |  |
| $t_{r}, t_{f}$ | CLOCK PULSE TRANSITION |  | 50 | ns | @ 1 MHz |
| ${ }^{\text {t }}$ DW | DATA WRITE TIME (SET UP) | 100 |  | ns |  |
| ${ }^{\text {t }}$ DH | DATA TO CLOCK HOLD TIME | 100 |  | ns |  |
| ${ }^{t}{ }_{\text {A }}+{ }^{\text {t }} \mathrm{A}$ - | CLOCK TO DATA OUTPUT DELAY |  | 100 | ns | $\mathrm{V}_{\text {ILC }}-\mathrm{V}_{\text {CC }}=-16 \mathrm{~V}$ |

Capacitance $^{(2)}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | LIMIT |  | UNIT | CONDITION |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TYP. | MAX. |  |  |
| $\mathrm{CliN}^{\text {I }}$ | INPUT CAPACITANCE (PINS 1, 7) |  | 4 | pF | $V_{\text {IN }}=V_{\text {CC }}$ |
| $\mathrm{C}_{\phi}$ | CLOCK INPUT CAPACITANCE (PINS 3, 5) |  | 40 | pF | $\mathrm{V}_{\phi}=\mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{c}_{\phi}$ | CLOCK INPUT CAPACITANCE (PINS 3, 5) |  | 35 | pF | $\mathrm{V}_{\phi}=-20$ VOLT BIAS |
| $\mathrm{C}_{\phi 1 \phi 2}$ | CLOCK TO CLOCK CAPACITANCE | 2 | 4 | pF | $\mathrm{V}_{\phi}=\mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{C}_{\text {OUT }}$ | OUTPUT CAPACITANCE |  | 5 | pF | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ |

Note 1: See page 6 for guaranteed curve
Note 2: This parameter is periodically sampled and is not $100 \%$ tested.

Typical Characteristics


## 2048/1024 BIT DYNAMIC RECIRCULATING SHIFT REGISTERS

\author{

- Single Supply Voltage -- +5 Volts <br> - Fully TTL Compatible -- Inputs, Outputs and Clock <br> - Single Phase Clock <br> - Guaranteed 1 MHz Operation with 100 pF Load, over Temperature Range <br> - Low Power Dissipation -$120 \mu \mathrm{w} /$ bit typically at $1 \mathbf{M H z}$
}

The 2401/2405 are 2048/1024 bit dynamic recirculating shift registers. They are directly TTL compatible in all respects: inputs, outputs, clock and a single +5 volt power supply.

Write/recirculate controls are provided to eliminate the need for external logic elements when recirculating data.
Two chip select inputs have been provided to allow easy selection of an individual package when outputs of several devices have been "OR-tied". A separate internal "pullup" resistor ( $R_{L}$ ) is provided which can be externally connected to the output pin to achieve full signal swing.


This Intel shift register family is fabricated with N -channel silicon gate technology. This technology provides the designer with high performance, easy to use MOS circuits. Only a single +5 V power supply is needed and all devices are directly TTL compatible, including clocks.


## Absolute Maximum Ratings*

Ambient Temperature Under Bias: $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ Storage Temperature: $\quad-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Power Dissipation: 1W

Voltage on Any Pin with Respect to Ground: -0.5 V to +7 V
*COMMENT:
Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D. C. Characteristics

$T_{A}=0^{\circ}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%$, unless otherwise specified

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP.[1] | MAX. |  |  |
| $I_{\text {LI }}$ | INPUT LEAKAGE |  |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{1 \mathrm{~N}}=5.25 \mathrm{~V}$ |
| ILO | OUTPUT LEAKAGE |  |  | 100 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {OUT }}=5.25 \mathrm{~V}$ |
| Icc! | POWER SUPPLY CURRENT |  | $\begin{aligned} & 45 \\ & 50 \end{aligned}$ | $\begin{aligned} & 70 \\ & 80 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ | $\left.\begin{array}{l} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \end{array}\right] \begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V} \\ & -80 \% \text { DUTY } \\ & \text { CYCLE } \end{aligned}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | INPUT HIGH LEVEL VOLTAGE (ALL INPUTS) | 2.2 |  | 5.25 | V |  |
| $V_{\text {IL }}$ | INPUT LOW LEVEL VOLTAGE (ALL INPUTS) | -0.3 |  | 0.65 | V |  |
| $\mathrm{V}_{\mathrm{OH}}$ | OUTPUT HIGH LEVEL VOLTAGE | $2.4$ |  | $\mathrm{V}_{\mathrm{Cc}}$ | V | $\begin{aligned} \mathrm{I}_{\mathrm{OH}}= & -1 \mathrm{~mA}, \\ \mathrm{R}_{\mathrm{L}}= & 1.5 \mathrm{~K} \pm 5 \% \text { ohms, } \\ & \text { external } \end{aligned}$ |
| VOL | OUTPUT LOW LEVEL VOLTAGE | 0 |  | 0.45 | V | $\begin{aligned} \mathrm{l}_{\mathrm{OL}}= & 5.0 \mathrm{~mA}, \\ \mathrm{R}_{\mathrm{L}}= & 1.5 \mathrm{~K} \pm 5 \% \text { ohms, } \\ & \text { external }[2] \end{aligned}$ |

NOTES: 1. Typical values are at $25^{\circ} \mathrm{C}$ and at nominal voltage.
2. The following was used to calculate IOL.

$$
{ }^{\prime} \mathrm{OL}=\frac{V_{C C}(\text { max. })-V_{O L}(\text { max. })}{R_{L}(\min .)}+I_{L I}(T T L \text { device })=\frac{5.25-0.45}{1.425}+1.6=4.97 \mathrm{~mA} .
$$

Also note that the internal load resistor, $R_{L I}$, has a value ranging from 500 ohms minimum to 2,200 ohms maximum. The internal load resistor can be used when driving from one 2401/2405 to another 2401/2405 or to other MOS inputs.

A. C. Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+5 \mathrm{~V} \pm 5 \%$, unless otherwise specified.

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. |  |  |
| FREQ. MAX. | MAX. DATA REP. RATE |  |  | 1 | MHz |  |
| FREQ. MIN. | MIN. DATA REP. RATE | $\begin{gathered} 1 \\ 25[1] \\ \hline \end{gathered}$ |  |  | $\begin{aligned} & \mathrm{KHz} \\ & \mathrm{KHz} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ |
| $\mathrm{t}_{\text {¢ PW }}$ | CLOCK PULSE WIDTH | 0.80 |  | 10 | $\mu \mathrm{s}$ |  |
| $\mathrm{t}_{\text {¢ }}$ | CLOCK PULSE DELAY | $\begin{aligned} & 0.20 \\ & 0.20 \end{aligned}$ |  | $\begin{array}{r} 1000 \\ 40 \end{array}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=70^{\circ} \mathrm{C} \end{aligned}$ |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | CLOCK RISE <br> AND FALL TIME |  |  | 50 | ns |  |
| $\mathrm{t}_{\text {w }}$ | WRITE TIME | 200 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{H}}$ | HOLD TIME | 150 |  |  | ns |  |
| $\mathrm{t}_{\mathrm{A}}$ | ACCESS TIME FROM CLOCK OR CHIP SELECT |  | 250 | 500 | ns | $\begin{aligned} & \hline \mathrm{R}_{\mathrm{L}}= 1.5 \mathrm{~K} \pm 5 \% \text { ohm }, \\ & \text { EXTERNAL } \\ & C_{L}=100 \mathrm{pF} \\ & \text { ONE TTL LOAD } \end{aligned}$ |

NOTE: 1. 100 kHz in plastic ( P ) package.
Capacitance $T_{A}=25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | LIMITS |  |  | UNITS | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. |  |  |
| $\mathrm{C}_{\text {IN }}$ | DATA, W/R \& CS INPUT CAPACITANCE |  | 4 | 7 | pF | ALL PINS AT AC GROUND; 250 mV PEAK TO PEAK, 1 MHz |
| $\mathrm{C}_{\text {OUT }}$ | OUTPUT CAPACITANCE |  | 10 | 14 | pF |  |
| $\mathrm{C}_{\phi}$ | CLOCK CAPACITANCE |  | 4 | 7 | pF |  |

Waveforms

D. C. Characteristics

TEMPERATURE DEPENDENCE OF OUTPUT LOW LEVEL SINK CAPABILITY


POWER SUPPLY CURRENT ( $\mathbf{I C C}^{\prime}$ ) VS. AMBIENT TEMPERATURE $\left(^{\circ} \mathrm{C}\right)$


## A. C. Characteristics



MINIMUM CLOCK PULSE WIDTH AND EFFECTIVE MAXIMUM DATA RATE AT 80\% DUTY CYCLE VS. POWER SUPPLY VOLTAGE ( $\mathrm{V}_{\mathbf{C c}}$ )
aCCESS TIME VS. LOAD CAPACITANCE


Typical Application Of TTL Compatible Shift Registers


NOTE (1): The $2401 / 2405$ is directly compatible device to device. An external $1.5 \mathrm{~K} \Omega \pm 5 \%$ load resistor is recommended for driving one TTL load with the 2401/2405 output.

# 16,384 BIT CCD SERIAL MEMORY 

## - Organization: 64 Recirculating Shift Registers of 256 Bits Each

## - Avg. Latency Time Under $100 \mu \mathrm{~s}$ <br> - Max. Serial Data Transfer Rate -2 mega bits/sec. <br> - Address Registers Incorporated on Chip

The Intel ${ }^{\circledR} 2416$ is a 16,384 bit CCD serial memory designed for low-cost memory applications requiring average latency times under $100 \mu \mathrm{~s}$. To achieve low latency time the memory was organized in the form of 64 independent recirculating shift registers of 256 bits each. Any one of the 64 shift registers can be accessed by applying an appropriate 6 -bit address input.
The shift registers recirculate data automatically as long as the four-phase CCD clocks ( $\phi_{1} \ldots \phi_{4}$ ) are continuously applied and no write command is given. A one-bit shift is initiated in all 64 registers following a low-to-high transition of either $\phi_{2}$ or $\phi_{4}$. After the shift operation the contents of the 64 registers at the bit location involved are available for non-destructive reading, and/or for modification. I/O functions are accomplished in a manner similar to that of a 64-bit dynamic RAM. At the next shift cycle, the contents of the 64 accessible bits (whether modified or not) are transferred forward into the respective registers and the contents of the next bit of each register become accessible. No I/O function can be performed during the shift operation itself.
The Intel 2416 generates and uses an internal reference voltage which requires some time to stabilize after the power supplies and four phase clocks have been turned on. No I/O functions should be performed until the four-phase CCD clocks have executed at least 4000 shift cycles with power supplies at operating voltages. After this start-up period, no special action is needed to keep the internal reference voltage stable.
The 2416 is fabricated using Intel's advanced high voltage N-channel Silicon Gate MOS process.


Pictured below is a 1 million bit CCD Storage Card built with Intel's 2416 CCD Register. The card has an average latency time (access time to any bit) of less than $100 \mu \mathrm{~s}$ and a maximum data transfer rate of 16 million bits per second which may be increased to 64 million bits per second by using interleaved accesses.


The photomicrograph below is of the 2416 16,384 bit CCD Register Chip.


## 



## MEMORY PERIPHERALS

|  | Type | Description | Electrical Characteristics over Temperature |  | Supplies [V] | Page No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Input to Output Delay Maximum | Power Dissipation[1] Maximum |  |  |
|  | 3205 | 1 of 8 Binary Decoder | 18 ns | 350 mW | +5 | 5-3 |
|  | 3207A | Quad Bipolar to MOS Level Shifter and Driver | 25 ns | 900 mW | +5, +16, +19 | $5 \cdot 7$ |
|  | 3207A-1 | Quad Bipolar to MOS Level Shifter and Driver | 25ns | 1040 mW | +5, +19, +22 | 5-11 |
|  | 3208A | Hex Sense Amp for MOS Memories | 20 ns | 600 mW | +5 | 5-13 |
|  | 3210 | Single High Voltage Bipolar to MOS Level Shifter and Driver plus Quad Low Voltage Bipolar to MOS Level Shifter and Driver | 40 ns | 570 mW | +5, +12[2] | 5-19 |
|  | 3211 | Single High Voltage ECL to MOS Level Shifter and Driver plus Quad Low Voltage ECL to MOS Level Shifter and Driver | 45 ns | 705 mW | +5, +12[2] | 5-23 |
|  | 3235 | Quad Bipolar to MOS Level Shifter and Driver | 32 ns | 690 mW | +5, +12, +15 | 5-27 |
|  | 3404 | High Speed 6-Bit Latch | 12 ns | 375 mW | +5 | 5-3 |
|  | 3408A | Hex Sense Amp and Latch for MOS Memories | 25 ns | 625 mW | +5 | 5-13 |

Notes: 1. Power Dissipation calculated with maximum power supply current and nominal power supply voltages.
2. One external PNP transistor is required.

## 3205 HIGH SPEED 1 OUT OF 8 BINARY DECODER 3404 HIGH SPEED 6-BIT LATCH

## - 18 ns max. Delay Over $0^{\circ} \mathrm{C}$ to $75^{\circ}$ C Temperature -- 3205

- 12 ns max. Data to Output Delay Over $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$
Temperature -- 3404
- Directly Compatible with DTL and TTL Logic Circuits.

\author{

- Low Input Load Current -- 25 mA max., 1/6 Standard TTL Input Load. <br> - Minimum Line Reflection -- Low Voltage Diode Input Clamp. <br> - Outputs Sink 10 mA min. <br> - 16-Pin Dual In-Line Package. <br> - Simple Expansion -- Enable Inputs.
}


## 3205

The 3205 decoder can be used for expansion of systems which utilize memory components with active low chip select input. When the 3205 is enabled, one of it's eight outputs goes "low", thus a single row of a memory system is selected. The 3 chip enable inputs on the 3205 allow easy memory expansion. For very large memory systems, 3205 decoders can be cascaded such that each decoder can drive 8 other decoders for arbitrary memory expansions.

## 3404

The Intel 3404 contains six high speed latches organized as independent 4-bit and 2-bit latches. They are designed for use as memory data registers, address registers, or other storage elements. The latches act as high speed inverters when the "Write" input is "low".
The Intel 3404 is packaged in a standard 16-pin dual-in-line package; and its performance is specified over the temperature range of $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$, ambient. The use of Schottky barrier diode clamped trarsistors to obtain fast switching speeds results in higher performance than equivalent devices made with a gold diffusion process.

PIN CONFIGURATION


## Absolute Maximum Ratings*

\(\left.$$
\begin{array}{llr}\text { Temperature Under Bias: } & \begin{array}{l}\text { Ceramic } \\
\text { Plastic }\end{array} & \begin{array}{r}-65^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
-65^{\circ} \mathrm{C} \text { to }+75^{\circ} \mathrm{C}\end{array}
$$ <br>

Storage Temperature \& \& -65^{\circ} \mathrm{C} to+160^{\circ} \mathrm{C}\end{array}\right\}\)| -0.5 to +7 Volts |  |
| :--- | ---: |
| All Output or Supply Voltages | -1.0 to +5.5 Volts |
| All Input Voltages | 125 mA |

*COMMENT
Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
D.C. Characteristics $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \pm 5 \%$ 3205, 3404

| SYMBOL | PARAMETER | LIMIT |  | UNIT | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | MAX. |  |  |
| $I_{F}$ | INPUT LOAD CURRENT |  | -0.25 | mA | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{F}}=0.45 \mathrm{~V}$ |
| $I_{\text {R }}$ | INPUT LEAKAGE CURRENT |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{R}}=5.25 \mathrm{~V}$ |
| $V_{C}$ | INPUT FORWARD CLAMP VOLTAGE |  | $-1.0$ | V | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=-5.0 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | OUTPUT "LOW" VOLTAGE |  | 0.45 | V | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=10.0 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | OUTPUT HIGH VOLTAGE | 2.4 |  | V | $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-1.5 \mathrm{~mA}$ |
| $\mathrm{V}_{\text {IL }}$ | INPUT "LOW" VOLTAGE |  | 0.85 | V | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | INPUT "HIGH" VOLTAGE | 2.0 |  | V | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| ${ }^{\text {SC }}$ | OUTPUT HIGH SHORT CIRCUIT CURRENT | -40 | -120 | mA | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=0 \mathrm{~V}$ |
| $V_{\text {Ox }}$ | OUTPUT "LOW" VOLTAGE <br> @ HIGH CURRENT |  | 0.8 | V | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OX}}=40 \mathrm{~mA}$ |

## 3205 ONLY

| 'CC | POWER SUPPLY CURRENT |  | 70 | mA | $\mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |

## 3404 ONLY

| $I_{\text {CC }}$ | POWER SUPPLY CURRENT |  | 75 | mA | $\mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ |
| :---: | :--- | :---: | :---: | :---: | :---: |
| I $_{\text {FW1 }}$ | WRITE ENABLE LOAD CURRENT <br> PIN 7 | -1.00 | mA | $\mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{W}}=0.45 \mathrm{~V}$ |  |
| I $_{\text {FW2 }}$ | WRITE ENABLE LOAD CURRENT <br> PIN 15 | -0.50 | mA | $\mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{W}}=0.45 \mathrm{~V}$ |  |
| $\mathrm{I}_{\text {RW }}$ | WRITE ENABLE LEAKAGE CURRENT |  | 10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{R}}=5.25 \mathrm{~V}$ |

## Typical Characteristics

OUTPUT CURRENT VS. OUTPUT "LOW" VOLTAGE


OUTPUT CURRENT VS. OUTPUT "HIGH" VOLTAGE


DATA TRANSFER FUNCTION


## 3205 - HIGH SPEED 1 OUT OF 8 BINARY DECODER Switching Characteristics



TEST WAVEFORMS
ADDRESS OR ENABLE INPUT PULSE
output

A.C. Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$ unless otherwise specified.

| SYMBOL | PARAMETER | MAX. LIMIT | UNIT | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: |
| $t_{++}$ | ADDRESS OR ENABLE TO OUTPUT DELAY | 18 | ns |  |
| $\mathrm{t}_{-+}$ |  | 18 | ns |  |
| $\mathrm{t}_{+}$- |  | 18 | ns |  |
| t-- |  | 18 | ns |  |
| $\mathrm{C}_{1 \mathrm{~N}}{ }^{(1)}$ | INPUT CAPACITANCE $\frac{\text { P3205 }}{\text { C3205 }}$ | $\frac{4 \text { (typ.) }}{5 \text { (typ.) }}$ | $\frac{\mathrm{pF}}{\mathrm{pF}}$ | $\begin{aligned} & f=1 \mathrm{MHz}, V_{C C}=0 \mathrm{~V} \\ & V_{B I A S}=2.0 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ |

1. This parameter is periodically sampled and is not $100 \%$ tested.

## Typical Characteristics

ADDRESS OR ENABLE TO OUTPUT DELAY VS. LOAD CAPACITANCE


ADDRESS OR ENABLE TO OUTPUT DELAY VS. AMBIENT TEMPERATURE


## 3404-6-BIT LATCH <br> Switching Characteristics

CONDITIONS OF TEST:
Input pulse amplitudes: 2.5 V
Input rise and fall times: 5 nsec between 1 V and 2 V

Measurements are made at 1.5 V


A.C. Characteristics $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%$; unless otherwise specified.

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNIT | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN. | TYP. | MAX. |  |  |
| ${ }^{\text {t }+ \text {, }, ~+~+~}$ | DATA TO OUTPUT DELAY |  |  |  | 12 | ns |  |
| t_-.t_+ | WRITE ENABLE TO OUTPUT DELAY |  |  |  | 17 | ns |  |
| ${ }^{\text {t }}$ SET UP | TIME DATA MUST BE PRESENT BEFORE RISING EDGE OF WRITE ENABLE |  | 12 |  |  | ns |  |
| ${ }^{\text {t HOLD }}$ | TIME DATA MUST REMAIN AFTER RISING EDGE OF WRITE ENABLE |  | 8 |  |  | ns |  |
| twp | WRITE ENABLE PULSE WIDTH |  | 15 |  |  | ns |  |
| $\mathrm{C}_{\text {IND }}{ }^{(3)}$ | DATA INPUT CAPACITANCE | P3404 |  | 4 |  | pF | $f=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ |
|  |  | C3404 |  | 5 |  | pF | $\mathrm{V}_{\text {BIAS }}=2.0 \mathrm{~V}, \mathrm{~T}_{\text {A }}=25^{\circ} \mathrm{C}$ |
| $\mathrm{C}_{\text {INW }}{ }^{(3)}$ | WRITE ENABLE CAPACITANCE | P3404 |  | 7 |  | pF | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ |
|  |  | C3404 |  | 8 |  | pF | $\mathrm{V}_{\text {BIAS }}=2.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |

NOTE 3: This parameter is periodically sampled and is not $100 \%$ tested.
Typical Characteristics


## Schottky Bipolar 3207A

## QUAD BIPOLAR-TO-MOS LEVEL SHIFTER AND DRIVER

\author{

- High Speed, 45 nsec Max. -Delay + Transition Time Over Temperature with 200 pF Load <br> - TTL \& DTL Compatible Inputs <br> - 1103 and 1103A Memory Compatible at Output <br> - Simplifies Design -- Replaces Discrete Components
}


## - Easy to Use --Operates from Standard Bipolar and MOS Supplies <br> - Minimum Line Reflection--Input and Output Clamp Diodes <br> - High Input Breakdown Voltage-19 Volts <br> - CerDIP Package -- 16 Pin DIP

The 3207A is a Quad Bipolar-to-MOS level shifter and driver which accepts TTL and DTL input signals, and provides high output current and voltage suitable for driving MOS circuits. It is particularly suitable for driving the 1103 and 1103A memory chips. The circuit operates from a 5 volt TTL power supply, and $\mathrm{V}_{\mathrm{SS}}$ and $\mathrm{V}_{\mathrm{BB}}$ power supplies from the 1103 and 1103A.

The device features two common enable inputs per pair of devices which permits some logic to be done at their inputs, such as cenable and precharge decoding for the 1103 and 1103A.

For the TTL inputs a logic " 1 " is $V_{I H}$ and a logic " 0 " is $V_{I L}$. The 3207A outputs correspond to a logic " 1 " as $V_{O L}$ and a logic " 0 " as $V_{O H}$ for driving MOS inputs.

The 3207A is packaged in a hermetically sealed 16 pin ceramic dual-in-line package. The device performance is specified over the same temperature range as the 1103 and 1103 A , i.e. from $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$.


LOGIC SYMBOL


## Absolute Maximum Ratings*

Temperature Under Bias $\ldots . . . . . .0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ Storage Temperature. . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$
All Input Voltages and $\mathrm{V}_{\text {SS }} \ldots \ldots .$.
 All Outputs and Supply Voltage
$\mathrm{V}_{\mathrm{BB}}$ with respect to GND . . . . . . . . . -1.0 to +25V
Power Dissipation at $25^{\circ} \mathrm{C}$. . . . . . . . . . . . 2 Watts ${ }^{(1)}$

## *COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
(1) Refer to the graph of Junction Temperature versus Total Power Dissipation on page 5-10 for other temperatures.
D. C. Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=16 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{BB}}-\mathrm{V}_{\mathrm{SS}}=3.0 \mathrm{~V}$ to 4.0 V

| SYMBOL | test | min. ${ }^{\text {LIMIT }}$ MAX. | UNIT | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: |
| $I_{\text {fo }}$ | DATA INPUT LOAD CURRENT | -0.25 | mA | $\begin{aligned} & V_{D}=.45 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{All} \text { Other Inputs } \\ & \text { at } 5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=16 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=19 \mathrm{~V} \end{aligned}$ |
| ${ }^{\prime} \mathrm{FE}$ | ENABLE INPUT LOAD CURRENT | -0.50 | mA | $\begin{aligned} & V_{E}=.45 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \text { All Other Inputs } \\ & \text { at } 5.25 \mathrm{~V}, \mathrm{~V}_{S S}=16 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=19 \mathrm{~V} \\ & \hline \end{aligned}$ |
| ${ }_{\text {RD }}$ | DATA INPUT LEAKAGE CURRENT | 20 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{D}=19 \mathrm{~V}, V_{C C}=5.0 \mathrm{~V}, \text { All Other Inputs } \\ & \text { Grounded, } V_{S S}=16 \mathrm{~V}, V_{B B}=19 \mathrm{~V} \end{aligned}$ |
| 're | ENABLE INPUT LEAKAGE CURRENT | 20 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{E}}=19 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \text { All Other Inputs } \\ & \text { Grounded, } \mathrm{V}_{\mathrm{SS}}=16 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=19 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\text {OL }}$ | OUTPUT "LOW" VOLTAGE | $\begin{aligned} & .8 \\ & .7 \\ & .6 \end{aligned}$ | $\begin{aligned} & \mathrm{V}\left(0^{\circ} \mathrm{C}\right) \\ & \mathrm{V}\left(25^{\circ} \mathrm{C}\right) \\ & \mathrm{V}\left(70^{\circ} \mathrm{C}\right) \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=500 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{CC}}=4.75 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{SS}}=16 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=19 \mathrm{~V} \\ & \text { All Inputs at } 2.0 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ (MIN.) | OUTPUT "HIGH" VOLTAGE | $\begin{aligned} & v_{\mathrm{ss}^{-.7}} \\ & v_{\mathrm{ss}}-.6 \\ & v_{\mathrm{ss}}-.5 \end{aligned}$ | $V\left(0^{\circ} \mathrm{C}\right)$ <br> $V\left(25^{\circ} \mathrm{C}\right)$ <br> $V\left(70^{\circ} \mathrm{C}\right)$ | $\begin{aligned} & { }^{\mathrm{O}_{\mathrm{OH}}=-500 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}} \\ & \mathrm{~V}_{\mathrm{SS}}=16 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=19 \mathrm{~V} \\ & \text { All Inputs at } 0.85 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ (MAX.) |  | $\mathrm{V}_{\text {SS }}+1.0$ | V | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=5 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CCC}}=5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{SS}}=16 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=19 \mathrm{~V} \end{aligned}$ |
| ${ }^{1} \mathrm{OL}$ | OUTPUT SINK CURRENT | 100 | mA | $\begin{aligned} & V_{O}=4 \mathrm{~V}, \mathrm{~V}_{C C}=5.0 \mathrm{~V}, \mathrm{~V}_{S S}=16 \mathrm{~V}, \\ & V_{B B}=19 \mathrm{~V}, V_{E}=V_{D}=2.0 \mathrm{~V} \end{aligned}$ |
| ${ }^{\text {O\% }}$ | OUTPUT SOURCE CURRENT | -100 | mA | $\begin{aligned} & V_{O}=V_{S S}-4 \mathrm{~V}, V_{C C}=5.0 \mathrm{~V}, V_{S S}=16 \mathrm{~V} \\ & V_{B B}=19 \mathrm{~V}, V_{E}=V_{D}=0.85 \mathrm{~V} \end{aligned}$ |
| $V_{1 L}$ | INPUT "LOW" VOLTAGE | 1.0 | V | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=16 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=19 \mathrm{~V}$ |
| $V_{1 H}$ | INPUT "HIGH" VOLTAGE | 2.0 | V | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=16 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=19 \mathrm{~V}$ |
| $\mathrm{C}_{\text {IN }}$ | INPUT CAPACITANCE | 8(Typical) | pF | $\mathrm{V}_{\mathrm{BIAS}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{Cc}}=0 \mathrm{~V}$ |

POWER SUPPLY CURRENT DRAIN:
All Outputs "Low"

| Symbol | Parameter | Min. Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: |
| ICC | Current from $\mathrm{V}_{\text {CC }}$ | 83 | mA | $v_{C C}=5.25 \mathrm{~V}, v_{S S}=16.8 \mathrm{~V}, \mathrm{v}_{\mathrm{BB}}=20.8 \mathrm{~V}$ <br> All Inputs Open |
| ${ }^{\text {'SS }}$ | Current from $\mathrm{V}_{\text {SS }}$ | 250 | $\mu \mathrm{A}$ |  |
| ${ }^{\text {'BB }}$ | Current from $\mathrm{V}_{\mathrm{BB}}$ | 21 | mA |  |
| ${ }^{\text {T TOTAL }}$ | Total Power Dissipation | 900 | mW |  |

All Outputs "High"

| $I_{\mathrm{CC}}$ | Current from $\mathrm{V}_{\mathrm{CC}}$ | 33 | mA | $\mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=16.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=20.8 \mathrm{~V}$ |
| :--- | :--- | ---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{SS}}$ | Current from $\mathrm{V}_{\mathrm{SS}}$ | 250 | $\mu \mathrm{~A}$ |  |
| $\mathrm{I}_{\mathrm{BB}}$ | Current from $\mathrm{V}_{\mathrm{BB}}$ | 3 | mA |  |
| $\mathrm{P}_{\mathrm{TOTAL}}$ | Total Power Dissipation | 250 | mW |  |
|  |  |  |  |  |

Standby Condition with $\mathbf{V}_{\mathbf{C C}}=\mathbf{O V}, \mathbf{V}_{\mathbf{S S}}=\mathrm{V}_{\mathrm{BB}}$

| ${ }^{1} \mathrm{CC}$ | Current from $\mathrm{V}_{\text {CC }}$ | 0 | mA | $v_{C C}=0 \mathrm{~V}, \mathrm{v}_{\mathrm{SS}}=16.8 \mathrm{~V}, \mathrm{v}_{\mathrm{BB}}=16.8 \mathrm{~V}$ |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {ISS }}$ | Current from $\mathrm{V}_{\text {SS }}$ | 250 | $\mu \mathrm{A}$ |  |
| ${ }^{\text {B }}$ B | Current from $\mathrm{V}_{\text {BB }}$ | 250 | $\mu \mathrm{A}$ |  |
| ${ }^{\text {P }}$ TOTAL | Total Power Dissipation | 10 | mW |  |

## Switching Characteristics

## A.C. Characteristics

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=16 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{BB}}=\mathrm{V}_{\mathrm{SS}}+3$ to $4 \mathrm{~V}, \mathrm{f}=2 \mathrm{MHz}, 50 \%$ Duty Cycle

| SYMBOL | TEST | LIMITS (ns) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{array}{r} \mathrm{C}_{\mathrm{L}} \\ \mathrm{MIN} . \end{array}$ | 0 pF <br> MAX | $\begin{gathered} \mathrm{C}_{\mathrm{L}} \\ \text { MIN. } \end{gathered}$ | pF MAX | DELAY DIFFERENTIAL ${ }^{(1)}$ $C_{L}=200 \mathrm{pF}$ <br> MAX. |
| $\mathrm{t}_{+}$ | INPUT TO OUTPUT DELAY | 5 | 15 | 5 | 15 | 5 |
| $\mathrm{t}_{\text {-+ }}$ | INPUT TO OUTPUT DELAY | 5 | 25 | 5 | 25 | 10 |
| $\mathrm{t}_{\mathrm{r}}$ | OUTPUT RISE TIME | 5 | 20 | 5 | 30 | 10 |
| $\mathrm{t}_{\mathrm{f}}$ | OUTPUT FALL TIME | 5 | 20 | 10 | 30 | 10 |
| ${ }^{\text {b }}$ D | DELAY + RISE OR FALL TIME | 10 | 35 | 20 | 45 | 10 |

(1) This is defined as the maximum skew between any output in the same package, eg., all the input to output delays for the $\mathrm{t}_{-+}$parameter are within a maximum of 10 nsec of each other in the same package.

## Waveforms



## Typical Characteristics

SWITCHING TIME VS. AMBIENT TEMPERATURE


SWITCHING TIME VS. LOAD CAPACITANCE


## Power and Switching Characteristics

POWER CONSUMED IN CHARGING AND
DISCHARGING LOAD CAPACITANCE OVER OV TO 16V INTERVAL


JUNCTION TEMPERATURE VS. TOTAL POWER DISSIPATION OF THE CIRCUIT


NO LOAD D.C. POWER DISSIPATION VS. OPERATING DUTY CYCLE


WORST CASELOAD CAPACITANCE ON EACH OUTPUT VS. FREQUENCY OF SWITCHING


# QUAD BIPOLAR-TO-MOS LEVEL SHIFTER AND DRIVER 

## -.Power Supply Voltage Compatible with the High Voltage 1103-1

## - 1103-1 Memory Compatible at Output

The Intel 3207A: 1 is the high voltage version of the standard 3207A, and is compatible with the 1103-1. The 3207A-1 has all the same features as the standard 3207A. The absolute maximum ratings and pin configuration are repeated below for convenience, while the DC and AC characteristics appear below and on the next page.
PIN CONFIGURATION
D.C. Characteristics (Continued) $T_{A}=0^{\circ} \mathrm{C}$ to $+55^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=19 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{BB}}-\mathrm{V}_{\mathrm{SS}}=3.0 \mathrm{~V}$ to 4.0 V

POWER SUPPLY CURRENT DRAIN:
All Outputs "Low"

| Symbol | Parameter | Min. Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: |
| ${ }^{1} \mathrm{CC}$ | Current from $\mathrm{V}_{\mathrm{CC}}$ | 83 | mA | $V_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=20 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=24 \mathrm{~V}$ <br> All Inputs Open |
| ${ }^{\text {i }}$ SS | Current from $\mathrm{V}_{\text {SS }}$ | 250 | $\mu \mathrm{A}$ |  |
| ${ }^{\prime} \mathrm{BB}$ | Current from $\mathrm{V}_{\mathrm{BB}}$ | 25 | mA |  |
| ${ }^{\text {P TOTAL }}$ | Total Power Dissipation | 1040 | mW |  |

All Outputs "High"

| ${ }^{\prime} \mathrm{CC}$ | Current from $\mathrm{V}_{\mathrm{CC}}$ | 33 | mA | $\mathrm{~V}_{\mathrm{CC}}=5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=20 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=24 \mathrm{~V}$ |
| :--- | :--- | ---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{SS}}$ | Current from $\mathrm{V}_{\mathrm{SS}}$ | 250 | $\mu \mathrm{~A}$ |  |
| $\mathrm{I}_{\mathrm{BB}}$ | Current from $\mathrm{V}_{\mathrm{BB}}$ | 5 | mA |  |
| $\mathrm{P}_{\mathrm{TOTAL}}$ | Total Power Dissipation | 297 | mW |  |

Standby Condition with $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{BB}}$

| ${ }^{\prime} \mathrm{CC}$ | Current from $\mathrm{V}_{\mathrm{CC}}$ | 0 | mA | $\mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=20 \mathrm{~V}, \mathrm{~V}_{\mathrm{BB}}=20 \mathrm{~V}$ |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{SS}}$ | Current from $\mathrm{V}_{\mathrm{SS}}$ | 500 | $\mu \mathrm{~A}$ |  |
| I BB | Current from $\mathrm{V}_{\mathrm{BB}}$ | 500 | $\mu \mathrm{~A}$ |  |
| $\mathrm{P}_{\mathrm{TOTAL}}$ | Total Power Dissipation | 15 | mW |  |

## A.C. Characteristics

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $55^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{SS}}=19 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{BB}}=\mathrm{V}_{\mathrm{SS}}+3$ to $4 \mathrm{~V}, \mathrm{f}=2 \mathrm{MHz}, 50 \%$ Duty Cycle

| SYMBOL | TEST | LIMITS (ns) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | pF MAX. |  | 0 pF MAX. | DELAY DIFFERENTIAL ${ }^{(1)}$ $C_{L}=200 \mathrm{pF}$ <br> MAX. |
| ${ }^{+}+$ | INPUT TO OUTPUT DELAY | 5 | 15 | 5 | 15 | 5 |
| $\mathrm{t}_{\text {-+ }}$ | INPUT TO OUTPUT DELAY | 5 | 25 | 5 | 25 | 10 |
| $\mathrm{t}_{\mathrm{r}}$ | OUTPUT RISE TIME | 5 | 20 | 5 | 30 | 10 |
| $\mathrm{t}_{\mathrm{f}}$ | OUTPUT FALL TIME | 5 | 25 | 10 | 35 | 10 |
| $\mathrm{t}_{\mathrm{D}}$ | DELAY + RISE OR FALL TIME | 10 | 35 | 20 | 45 | 10 |

(1). This is defined as the maximum skew between any output in the same package, eg., all the input to output delays.for the $\mathrm{t}_{-+}$parameter are within a maximum of 10 nsec of each other in the same package.

## Waveforms



# HEX BIPOLAR SENSE AMPLIFIERS FOR MOS CIRCUITS 3208A HEX SENSE AMPLIFIER 3408A HEX SENSE AMPLIFIER WITH LATCHES 

## - High Speed-20 nsec. max. <br> - Wire-OR CapabilityOpen Collector Output ..3208A Three-State Output ......3408A <br> - Single 5 V Power Supply <br> - Input Level Compatible with 1103 Output

## - Two Enable Inputs <br> - Minimum Line Reflection .... Low Voltage Diode Input Clamp <br> - Plastic 18 Pin Dual In-Line Package <br> - Schottky TTL

The Intel 3208A is a high speed hex sense amplifier designed to sense the output signals of the 1103 memory. The device features two separate enable inputs each controlling the output state of three sense amplifiers, and a common voltage reference input. OR-tie capability is available with the 3208A open collector TTL compatible output.
The 3408A is a hex sense amplifier with a latch circuit connected to each amplifier. The sensed data may be stored in the latches through application of a write pulse. The 3408A has three-state TTL outputs, hence in the non-enabled state the outputs float allowing wire-OR memory expansion. The latches may be bypassed by grounding the write input pin. Under this condition, the 3408A functions as a hex sense amplifier.
The 3208A and 3408A operate from a single +5 volt power supply. Device performance is specified over the complete ambient temperature range of $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ and over a $\mathrm{V}_{\mathrm{cc}}$ supply voltage range of 5 volts $\pm 5 \%$. The 3208A and 3408A are packaged in an 18 pin plastic dual in-line package.


## Absolute Maximum Ratings*

| Temperature Under Bias | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+160^{\circ} \mathrm{C}$ |
| All Outputs or Supply Voltage | -0.5 to +7 Volts |
| All TTL Input Voltages | -1 to +5.5 Volts |
| All Sense Input Voltages | -1 to +1 Volt |
| Output Currents Total | 300 mA |
| Input Current | 125 mA |

*COMMENT:
Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at this or at any other condition above those indicated in the operational sections of this specification is not implied.
D. C. Characteristics for 3208A $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. |  |  |
| $\mathrm{I}_{\text {fe }}$ | INPUT LOAD CURRENT ON ENABLE INPUT |  |  | -0.25 | mA | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V} \\ & V_{F}=0.45 \mathrm{~V} \end{aligned}$ |
| $I_{\text {RE }}$ | INPUT LEAKAGE CURRENT ON ENABLE INPUT |  |  | 20 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{C C}=4.75 \mathrm{~V} \\ & V_{R}=5.25 \mathrm{~V} \end{aligned}$ |
| $V_{1 H}$ | INPUT "HIGH" VOLTAGE ON ENABLE INPUT | 2.0 |  |  | V | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $V_{\text {IL }}$ | INPUT "LOW" VOLTAGE ON ENABLE INPUT |  |  | 0.85 | V | $\mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | OUTPUT "LOW" VOLTAGE |  |  | 0.45 | V | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA} \end{aligned}$ |
| ${ }_{\text {CEEX }}$ | OUTPUT LEAKAGE CURRENT |  |  | 100 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CEX}}=5.25 \mathrm{~V} \end{aligned}$ |
| $I_{\text {REF }}$ | INPUT CURRENT ON REFERENCE INPUT |  |  | -150 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V} \\ & V_{\text {REF }}=100 \mathrm{mV} \end{aligned}$ |
| Is | INPUT CURRENT ON SENSE AMP INPUT |  |  | -25 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{c c}=5.25 \mathrm{~V} \\ & V_{S}=100 \mathrm{mV} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{SH}}$ | INPUT "HIGH" VOLTAGE FOR SENSE AMP INPUT | $V_{\text {REF }}$ |  |  | mV | $\begin{aligned} & V_{\mathrm{CC}}=4.75 \text { to } 5.25 \mathrm{~V} \\ & V_{\mathrm{REF}}=100 \text { to } 200 \mathrm{mV} \end{aligned}$ |
| $\mathrm{V}_{\text {SL }}$ | INPUT "LOW" VOLTAGE FOR SENSE AMP INPUT |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{REF}} \\ & -50 \end{aligned}$ | mV | $\begin{aligned} & V_{\mathrm{CC}}=4.75 \text { to } 5.25 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{REF}}=100 \text { to } 200 \mathrm{mV} \end{aligned}$ |
| $\mathrm{V}_{\text {REF }}$ | OPERATING RANGE OF REFERENCE VOLTAGE | 100 |  | 200 | mV | $\mathrm{V}_{\text {CC }}=4.75$ to 5.25 V |
| ${ }^{1} \mathrm{cc}$ | POWER SUPPLY CURRENT |  |  | 120 | mA | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{C}}$ | INPUT CLAMP VOLTAGE ON ALL INPUTS |  |  | -1.0 | V | $\begin{aligned} & \mathrm{V}_{\mathrm{Cc}}=4.75 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{c}}=-5.0 \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\text {SD }}$ | SENSE INPUT CLAMP DIODE VOLTAGE |  |  | 1.0 | V | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{D}}=5.0 \mathrm{~mA} \end{aligned}$ |

3208A TRUTH TABLE

| INPUTS |  | OUTPUT |
| :---: | :---: | :---: |
| Sense Amp | Enable |  |
| $<V_{\text {REF }}-50 \mathrm{mV}$ | L | L |
| $>\mathrm{V}_{\text {REF }}$ | L | H |
| X | H | H |

D. C. Characteristics for 3408A $T_{A}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. |  |  |
| $I_{\text {FE }}$ | INPUT LOAD CURRENT ON ENABLE INPUT |  |  | -0.25 | mA | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V} \\ & V_{F}=0.45 \mathrm{~V} \end{aligned}$ |
| $I_{\text {RE }}$ | INPUT LEAKAGE CURRENT ON ENABLE INPUT |  |  | 20 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{C C}=4.75 \mathrm{~V} \\ & V_{R}=5.25 \mathrm{~V} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{FW}}$ | INPUT LOAD CURRENT ON WRITE INPUT |  |  | -0.25 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{F}}=0.45 \mathrm{~V} \end{aligned}$ |
| $\mathrm{I}_{\text {RW }}$ | INPUT LEAKAGE CURRENT ON WRITE INPUT |  |  | 20 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{R}}=5.25 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{1 \mathrm{H}}$ | INPUT "HIGH" VOLTAGE ON ENABLE AND WRITE INPUT | 2.0 |  | - | V | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $V_{\text {IL }}$ | INPUT "LOW"' VOLTAGE ON ENABLE AND WRITE INPUT |  |  | 0.85 | V | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | OUTPUT "LOW' VOLTAGE |  |  | 0.45 | V | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OL}}=10 \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | OUTPUT "HIGH" VOLTAGE | 2.4 |  |  | V | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{OH}}=-1.5 \mathrm{~mA} \end{aligned}$ |
| $\|10\|$ | OUTPUT LEAKAGE CURRENT FOR HIGH IMPEDANCE STATE |  |  | 100 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{O}}=0.45 \mathrm{~V} / 5.25 \mathrm{~V} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{sc}}$ | OUTPUT SHORT CIRCUIT CURRENT | -40 |  | -100 | mA | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{O}}=0 \mathrm{~V} \end{aligned}$ |
| $\mathrm{I}_{\text {REF }}$ | INPUT CURRENT ON REFERENCE INPUT |  |  | -150 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{REF}}=100 \mathrm{mV} \end{aligned}$ |
| $\mathrm{I}^{\text {S }}$ | INPUT CURRENT ON SENSE INPUT |  |  | -25 | $\mu \mathrm{A}$ | $\begin{aligned} & V_{\mathrm{CC}}=5.25 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=100 \mathrm{mV} \end{aligned}$ |
| $\mathrm{V}_{\text {SH }}$ | INPUT "HIGH" VOLTAGE FOR SENSE AMP INPUT | $V_{\text {REF }}$ |  |  | mV | $\begin{aligned} & V_{\mathrm{CC}}=4.75 \text { to } 5.25 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{REF}}=100 \text { to } 200 \mathrm{mV} \end{aligned}$ |
| $\mathrm{V}_{\text {SL }}$ | INPUT "LOW" VOLTAGE FOR SENSE AMP INPUT |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{REF}} \\ & -60 \end{aligned}$ | mV | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.75 \text { to } 5.25 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{REF}}=100 \text { to } 200 \mathrm{mV} \end{aligned}$ |
| $\mathrm{V}_{\text {REF }}$ | OPERATING RANGE OF REFERENCE VOLTAGE | 100 |  | 200 | mV | $\mathrm{V}_{\mathrm{CC}}=4.75$ to 5.25 V |
| $\mathrm{I}_{\mathrm{Cc}}$ | POWER SUPPLY CURRENT |  |  | 125 | mA | $\mathrm{V}_{C C}=5.25 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{c}}$ | INPUT CLAMP VOLTAGE ON ALL INPUTS |  |  | -1.0 | V | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{C}}=-5.0 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\text {SD }}$ | SENSE INPUT CLAMP DIODE VOLTAGE |  |  | 1.0 | V | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} \\ & I_{D}=5.0 \mathrm{~mA} \end{aligned}$ |

## 3408A TRUTH TABLE

| INPUTS |  |  | OUTPUT |
| :---: | :---: | :---: | :---: |
| Sense Amp | Enable | Write |  |
| $<V_{\text {REF }}-60 \mathrm{mV}$ | L | L | L |
| $>$ V REF | L | L | H |
| X | L | H | Previous <br> Data Stored |
| $X$ | H | X | High Z $^{*}$ |

## Typical D. C. Characteristics for 3208A/3408A

SENSE AND REFERENCE INPUT CURRENT
VS. AMBIENT TEMPERATURE


OUTPUT CURRENT VS.
OUTPUT "LOW" VOLTAGE


SENSE THRESHOLD VS. REFERENCE INPUT VOLTAGE


A.C. Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 5 \%$

## 3208A

| SYMBOL | PARAMETER | LIMITS |  |  | UNIT | TEST CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN. | TYP. | MAX. |  |  |
| $\mathrm{t}_{5}$ - | SENSE AMP INPUT TO OUTPUT DELAY |  |  | 20 | ns | $\begin{aligned} & \text { D.C. LOAD }=10 \mathrm{~mA} \\ & C_{L}=30 \mathrm{pF} \end{aligned}$ |
| $\mathrm{t}_{\mathrm{E}-}$ | ENABLE INPUT TO OUTPUT delay |  |  | 20 | ns | $\begin{aligned} & \text { D.C. } \mathrm{LOAD}=10 \mathrm{~mA} \\ & C_{\mathrm{L}}=30 \mathrm{pF} \end{aligned}$ |
| ${ }_{\text {t }}^{\text {+ }}$ |  |  |  | 25 |  |  |

3408A

| $\mathrm{t}_{\text {WP }}$ | WRITE PULSE WIDTH | 30 |  |  | ns | D.C. LOAD $=10 \mathrm{~mA}$ <br> $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{S}}-$ | SENSE AMP INPUT TO OUTPUT <br> DELAY |  |  | 25 | ns | D.C. LOAD $=10 \mathrm{~mA}$ <br> $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| $\mathrm{t}_{\mathrm{E}-}$ | ENABLE INPUT TO OUTPUT <br> DELAY, LATCH STORES "LOW" |  |  | 20 | ns | D.C. LOAD $=10 \mathrm{~mA}$ <br> $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |
| $\mathrm{t}_{\mathrm{E}+}$ | ENABLE INPUT TO OUTPUT <br> DELAY, LATCH STORES "HIGH"" |  |  | 25 | ns | D.C. LOAD $=10 \mathrm{~mA}$ <br> $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |

Capacitance ${ }^{(1)} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$

| SYMBOL | TEST | LIMITS |  |
| :--- | :--- | :---: | :---: |
|  | TYP. | MAX. |  |
| $\mathrm{C}_{\mathrm{O}}$ | $\mathrm{V}_{\text {CC }}=0 \mathrm{~V}, \mathrm{~V}_{\text {BIAS }}=2.0 \mathrm{~V}$ | 8 | 12 |
| $\mathrm{C}_{\text {INE }}$ | ENABLE INPUT |  |  |
| $\mathrm{V}_{\text {CC }}=0 \mathrm{~V}, \mathrm{~V}_{\text {BIAS }}=2.0 \mathrm{~V}$ | 6 | 10 |  |
| $\mathrm{C}_{\text {INS }}$ | SENSE INPUT <br> $V_{C C}$ | $0 \mathrm{~V}, \mathrm{~V}_{\text {BIAS }}=0 \mathrm{~V}$ | 6 |

(1) This parameter is periodically sampled and is not 100\% tested.

## Waveforms

3208A/3408A


## Switching Characteristics

 CONDITIONS OF TEST- Input Pulse amplitude: 2.5 V for all TTL compatible inputs and 2.5 V through a resistor network as shown below for sense input.
- Input Pulse rise and fall times: 5 ns .
- Speed measurements are made at 1.5 V for all TTL compatible inputs and outputs, and for sense input, see network and waveforms below. $V_{\text {REF }}$ is set at 150 mV .


10 mA TEST LOAD


3408A ONLY


## Typical A. C. Characteristics



3408A WRITE PULSE WIDTH VS.
AMBIENT TEMPERATURE


ENABLE INPUT TO OUTPUT DELAY
VS. AMBIENT TEMPERATURE


SENSE INPUT TO OUTPUT DELAY VS. REFERENCE INPUT VOLTAGE


# TTL-TO-MOS LEVEL SHIFTER AND HIGH VOLTAGE CLOCK DRIVER 

\author{

- Four Low Voltage Drivers <br> - One High Voltage Driver <br> - TTL and DTL Compatible Inputs <br> - Outputs Compatible with 2105 and 2107 MOS Memories
}
- Operates from Standard TTL and MOS Power Supplies
- Maximum MOS Device Protection -Output Clamp Diodes

The Intel 3210 is a Bipolar-to-MOS level shifter and high voltage driver which accepts TTL and DTL inputs. It contains four (4) low voltage drivers and one high voltage driver, each with current driving capabilities suitable for driving $N$-channel MOS memory devices. The 3210 is particularly suitable for driving the 2105 and 2107 N -channel MOS memory chips. The 3210 operates from the 5 volt and 12 volt power supplies used to bias the memory devices.
The four low voltage drivers feature two common enable inputs per pair of drivers which permits address or data decoding. The high voltage driver swings the 12 volts required to drive the chip enable (clock) input for the 2105 and 2107. In addition, the high voltage driver includes AND gate logic which can be used to implement refresh abort for the 2105 MOS memory.
The 3210 high voltage driver requires an externally connected PNP transistor. The PNP base is connected to pin 12; the collector to pin 11, and the emitter to pin 10 or $V_{D D}$. The use of a fast switching, high voltage, high current gain PNP, like the 2N5057 or 2N3546 is recommended.
PIN CONFIGURATION

Absolute Maximum Ratings*
Temperature Under Bias . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$
Storage Temperature . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Supply Voltage, V Cc . . . . . . . . . . . . . . . . -0.5 to +7 V
Supply Voltage, VDD . . . . . . . . . . . . . . . . -0.5 to +13V

All Input Voltages . . . . . . . . . . . . . . . -1.0 to +13 V Outputs for Low Voltage Drivers . . . . . . . . -1.0 to +7V
Outputs for Clock Driver . . . . . . . . . . . . -1.0 to +13 V
Power Dissipation at $25^{\circ} \mathrm{C}$. . . . . . . . . . . . . . . . . . . 2 W
*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
D.C. Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {FD }}$ | Data Input Load Current |  | -0.25 | mA | $\mathrm{V}_{\mathrm{F}}=0.45 \mathrm{~V}$ |
| $\mathrm{I}_{\text {FE }}$ | Enable Input Load Current |  | -0.50 | mA | $\mathrm{V}_{\mathrm{F}}=0.45 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{RD}}$ | Data Input Leakage Current |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{R}}=12.6 \mathrm{~V}$ |
| $\mathrm{I}_{\text {RE }}$ | Enable Input Leakage Current |  | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{R}}=12.6 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage for all Drivers |  | 0.45 | V | $\mathrm{IOL}^{\text {L }}=3 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{H}}=2 \mathrm{~V}$ |
|  |  | -1.0 |  | V | $\mathrm{I}_{\mathrm{OL}}=-5 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output High Voltage for Low Voltage Drivers | $\mathrm{V}_{\mathrm{CC}}-0.65$ |  | V | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ |
|  |  |  | $V_{c c}+1.0$ | V | $\mathrm{I}_{\mathrm{OH}}=5 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH} 2}$ | Output High Voltage for High Voltage Driver | $\mathrm{V}_{\mathrm{DD}}-0.75$ |  | V | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{~L}}=0.8 \mathrm{~V}$ |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}+1.0$ | V | $\mathrm{IOH}=5 \mathrm{~mA}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage, All Inputs |  | 0.8 | V |  |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage, All Inputs | 2 |  | V |  |
| $I_{B}$ | Base Drive to External PNP (Pin 12) | 7 | 16 | mA | $\begin{aligned} & V_{1 L}=0.8 \mathrm{~V}, \\ & V_{B}=V_{D D}-0.8 \mathrm{~V} \end{aligned}$ |

## POWER SUPPLY CURRENT DRAIN AND POWER DISSIPATION

All driver outputs are in the state indicated

| Symbol | Parameter | Typ. | Max. | Unit | Test Conditions the following out | ut states to ensure states: | Additional Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | All Low Voltage Outputs | High Voltage Output |  |
| ICC1 | Current from $\mathrm{V}_{\mathrm{CC}}$ | 27 | 32 | mA |  |  | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V}, \\ & V_{D D}=12.6 \mathrm{~V} \end{aligned}$ |
| IDD1 | Current from VDD | 12.5 | 16 | mA | Low | Low |  |
| PD1 | Power Dissipation | 300 | 370 | mW |  |  |  |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Current from $\mathrm{V}_{\mathrm{CC}}$ | 22 | 27 | mA |  |  |  |
| $\mathrm{I}_{\text {DD2 }}$ | Current from V VD | 28 | 34 | mA. | Low | High |  |
| $\mathrm{P}_{\mathrm{D} 2}$ | Power Dissipation | 470 | 570 | mW |  |  |  |
| ${ }^{\text {ICC3 }}$ | Current from $\mathrm{V}_{\mathrm{CC}}$ | 9 | 12 | mA |  |  |  |
| $\mathrm{I}_{\text {DD3 }}$ | Current from VDD | 9 | 11.5 | mA | High | Low |  |
| P ${ }_{\text {D }}$ | Power Dissipation | 160 | 210 | mW |  |  |  |
| $\mathrm{I}_{\mathrm{CC} 4}$ | Current from $\mathrm{V}_{\mathrm{CC}}$ | 4.5 | 6 | mA |  |  |  |
| IDD4 | Current from V DD | 24 | 30 | mA | High | High |  |
| $\mathrm{P}_{\mathrm{D} 4}$ | Power Dissipation | 325 | 410 | mW |  |  |  |

A.C. Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Min. | Typ. ${ }^{[1]}$ | Max. | Units | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{t}_{\mathrm{LDR}}$ | Delay Plus Rise Time for Low Voltage Drivers |  | 17 | 25 | ns | $\mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ |
| $\mathrm{t}_{\mathrm{LDF}}$ | Delay Plus Fail Time for Low Voltage Drivers |  | 16 | 25 | ns | $\mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ |
| $\mathrm{t}_{\mathrm{H}-+}$ | Input to Output Delay for High Voltage Driver | 9 | 15 |  | ns | $\mathrm{C}_{\mathrm{L}}=175 \mathrm{pF}$ |
| $\mathrm{t}_{\mathrm{HDR}}$ | Delay Plus Rise Time for High Voltage Driver |  | 27 | 40 | ns | $\mathrm{C}_{\mathrm{L}}=350 \mathrm{pF}$ |
| $\mathrm{t}_{\mathrm{H}+-}$ | Input to Output Delay for High Voltage Driver | 4 | 8 |  | ns | $\mathrm{C}_{\mathrm{L}}=175 \mathrm{pF}$ |
| $\mathrm{t}_{\mathrm{HDF}}$ | Delay Plus Fall Time for High Voltage Driver |  | 18 | 30 | ns | $\mathrm{C}_{\mathrm{L}}=350 \mathrm{pF}$ |
| $\mathrm{t}_{\mathrm{DB}}$ | Delay to Base Drive to External PNP (Pin 12) | 4 | 8 | 17 | ns |  |

Note 1: Typical values measured at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## Capacitance ${ }^{*} \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Symbol | Test | Typ. | Max. |
| :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance, except $\mathrm{D}_{7}$ | 5 pF | 10 pF |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance, $\mathrm{D}_{7}$ | 8 pF | 15 pF |

"This parameter is periodically sampled and is not $100 \%$ tested. Condition of measurement is $f=1 \mathrm{MHz}, V_{\text {bias }}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V}$. and $T_{A}=25^{\circ} \mathrm{C}$.

## Waveforms

HIGH VOLTAGE DRIVER


LOW VOLTAGE DRIVER


## A.C. CONDITIONS OF TEST

Input Pulse Amplitudes: 3.0V
Input Pulse Rise and Fall Times: 5 ns between 1 volt and 2 volts
Measurement Points: See Waveforms

## Application

HIGH VOLTAGE OUTPUT CONNECTIONS


TYPICAL SYSTEMS
Below is an example of a $16 \mathrm{~K} \times 9$ bit memory circuit employing the 3210 driver. Device decoding is done with the CE input. All devices are unselected during refresh with CS input. The 2107A, 3205 and 3404 are standard Intel products.


## TYPICAL CHARACTERISTICS


${ }^{\text {t }}$ LDR vs. LOAD CAPACITANCE


# ECL-TO-MOS LEVEL SHIFTER AND HIGH VOLTAGE CLOCK DRIVER 

## - Four Low Voltage Drivers <br> - One High Voltage Driver - 10K Series ECL Compatible Inputs <br> - Outputs Compatible with 2105 and 2107 MOS Memories

## - Operates from Standard TTL, ECL, and MOS Power Supplies <br> - Maximum MOS Device Protection-Output Clamp Diodes

The Intel 3211 is an ECL to MOS level shifter and N-channel MOS memory driver. Each package contains four (4) low voltage drivers and one high voltage driver. The 3211 is designed to have high performance when driving many RAM devices. It is compatible with the 2105 and 2107 N -channel MOS memory devices. The operating voltages are $+5,+12$, and -5.2 V which are standard TTL, MOS and ECL power supply voltages.
The four low voltage drivers feature two common enable inputs per pair of drivers which permits address or data decoding. The high voltage driver swings the 12 volts required to drive the chip enable (clock) input for the 2105 and 2107. The chip enable driver has two inputs to simplify logic design.
The 3211 high voltage driver requires an externally connected PNP transistor. The PNP base is connected to pin 12, the collector to pin 11, and the emitter to pin 10 or $V_{D D}$. The use of a fast switching, high voltage, high current gain PNP, like the 2N5057 or 2N3546 is recommended.



#### Abstract

Absolute Maximum Ratings*

Temperature Under Bias . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ Storage Temperature . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Supply Voltage, VCc . . . . . . . . . . . . . . . . -0.5 to +7 V Supply Voltage, VDD . . . . . . . . . . . . . . . -0.5 to +13V Supply Voltage, VEE . . . . . . . . . . . . . . . . +0.5 to -7V

All Input Voltages . . . . . . . . . . . . . . . . . . . . OV to $\mathrm{V}_{\mathrm{EE}}$ Outputs for Low Voltage Drivers . . . . . . . . -1.0 to +7V Outputs for Clock Driver . . . . . . . . . . . . -1.0 to +13V Power Dissipation at $25^{\circ} \mathrm{C}$. . . . . . . . . . . . . . . . . . 2W "COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


D.C. Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{FD}}$ | Data Input Load Current |  | 0.5 | mA | $\mathrm{~V}_{\mathrm{F}}=-0.8 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{FE}}$ | Enable Input Load Current |  | 1.0 | mA | $\mathrm{~V}_{\mathrm{F}}=-0.8 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Low Voltage <br> for all Drivers |  | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IH}}=-1.025 \mathrm{~V}$ |
|  | $\mathrm{~V}_{\mathrm{OH} 1}$ | Output High Voltage <br> for Low Voltage Drivers | -1.0 |  | V |
| $\mathrm{I}_{\mathrm{OL}}=-5 \mathrm{~mA}$ |  |  |  |  |  |
| $\mathrm{~V}_{\mathrm{OH} 2}$ | Output High Voltage <br> for High Voltage Driver |  | $\mathrm{V}_{\mathrm{CC}}-0.65$ |  | V |
|  |  |  |  |  |  |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage, All Inputs | -1.500 V | $\mathrm{~V}_{\mathrm{CC}}+1.0$ | V | $\mathrm{I}_{\mathrm{OH}}=5 \mathrm{~mA}$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage, All Inputs |  |  | V | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IL}}=-1.500 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{B}}$ | Base Drive to External PNP <br> (Pin 12) | 7 | -1.025 V | V |  |

## POWER SUPPLY CURRENT DRAIN AND POWER DISSIPATION

All driver outputs are in the state indicated

|  | Parameter | Typ. |  |  | Test Conditions the following ou | nput states to ensure t states: | Additional Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol |  |  | Max. | Unit | All Low Voltage Outputs | High Voltage Output |  |
| ${ }^{\text {cCl }}$ | Current from $\mathrm{V}_{\text {cc }}$ | 24.5 | 31 | mA |  |  | $\begin{aligned} & V_{C C}=5.25 \mathrm{~V}, \\ & V_{D D}=12.6 \mathrm{~V}, \\ & V_{E E}=-5.46 \mathrm{~V} \end{aligned}$ |
| leE1 | Current from $\mathrm{V}_{\mathrm{EE}}$ | -24 | -30 | mA | Low | Low |  |
| - IDD1 | Current from V ${ }_{\text {DD }}$ | 12.5 | 16.5 | mA |  |  |  |
| $\mathrm{P}_{\mathrm{D} 1}$ | Power Dissipation | 415 | 535 | mW |  |  |  |
| ${ }^{\text {che2 }}$ | Current from $\mathrm{V}_{\mathrm{CC}}$ | 20 | 26 | mA |  |  |  |
| $\mathrm{I}_{\text {EE2 }}$ | Current from VEE | -21.5 | -27 | mA | Low |  |  |
| $\mathrm{I}_{\mathrm{DD} 2}$ | Current from V ${ }_{\text {DD }}$ | 27 | 33.5 | mA | Low | High |  |
| $\mathrm{P}_{\mathrm{D} 2}$ | Power Dissipation | 560 | 705 | mW |  |  |  |
| ${ }^{\text {CCC3 }}$ | Current from $\mathrm{V}_{\mathrm{CC}}$ | 11 | 16 | mA |  |  |  |
| lee3 | Current from VEE | -19 | -23.5 | mA | High | Low |  |
| $\mathrm{I}_{\text {DD3 }}$ | Current from V ${ }_{\text {DD }}$ | 9 | 12 | mA | High | Low |  |
| PD3 | Power Dissipation | 275 | 365 | mW |  |  |  |
| ICC4 | Current from $\mathrm{V}_{\text {CC }}$ | 6 | 10 | mA | High | High |  |
| IEE4 | Current from $\mathrm{VEE}^{\text {E }}$ | -16 | -20 | mA |  |  |  |
| IDD4 | Current from VDD | 23.5 | 27 | mA |  |  |  |
| PD4 | Power Dissipation | 415 | 500 | mW |  |  |  |

A.C. Characteristics $T_{A}=0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Min. | Typ. ${ }^{[1]}$ | Max. | Units | Test Conditions |
| :---: | :--- | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{t}_{\text {LDR }}$ | Delay Plus Rise Time for Low Voltage Drivers |  | 21 | 27 | ns | $\mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ |
| $\mathrm{t}_{\mathrm{LDF}}$ | Delay Plus Fall Time for Low Voltage Drivers |  | 22 | 32 | ns | $\mathrm{C}_{\mathrm{L}}=200 \mathrm{pF}$ |
| $\mathrm{t}_{\mathrm{H}-+}$ | Input to Ouṭput Delay for High Voltage Driver | 14 | 20 |  | ns | $\mathrm{C}_{\mathrm{L}}=175 \mathrm{pF}$ |
| $\mathrm{t}_{\mathrm{HDR}}$ | Delay Plus Rise Time for High Voltage Driver |  | 36 | 45 | ns | $\mathrm{C}_{\mathrm{L}}=350 \mathrm{pF}$ |
| $\mathrm{t}_{\mathrm{H}+-}$ | Input to Output Delay for High Voltage Driver | 7 | 12 |  | ns | $\mathrm{C}_{\mathrm{L}}=175 \mathrm{pF}$ |
| $\mathrm{t}_{\mathrm{HDF}}$ | Delay Plus Fall Time for High Voltage Driver |  | 27 | 40 | ns | $\mathrm{C}_{\mathrm{L}}=350 \mathrm{pF}$ |
| $\mathrm{t}_{\mathrm{DB}}$ | Delay to Base Drive to External PNP (Pin 12) | 7 | 14 | 23 | ns |  |

Note 1: Typical values measured at $T_{A}=25^{\circ} \mathrm{C}$.

Capacitance* $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Symbol | Test | Typ. | Max. |
| :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | 4 pF | 8 pF |

*This parameter is periodically sampled and is not $100 \%$ tested. Condition of measurement is $f=1 \mathrm{MHz}, V_{\text {bias }}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V}$, $V_{E E}=0 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## Waveforms

HIGH VOLTAGE DRIVER


LOW VOLTAGE DRIVER


## A.C. CONDITIONS OF TEST

Input Pulse Amplitudes: -0.9 V to -1.7 V
Input Pulse Rise and Fall Times: 5ns (Between $10 \%$ and $90 \%$ points)
Measurement Points: See Waveforms

## Application

HIGH VOLTAGE OUTPUT CONNECTIONS


## TYPICAL SYSTEM

Below is an example of an $8 \mathrm{~K} \times 8$ bit memory circuit employing the 3211 driver. Device decoding is done with the CE input. The 2105, 3205 and 3404 are standard Intel products.


TYPICAL CHARACTERISTICS


## Schottky Bipolar 3235

## QUAD BIPOLAR-TO-MOS DRIVER

 For 4 K N-Channel MOS RAMs- High Speed, 32 nsec Max.Delay + Transition Time Over Temperature with $\mathbf{2 5 0}$ pF load
- High Density -- Four Drivers in One Package
- Internal Gating Structure Minimizes Package Count and Eliminates Gating Delays
- TTL \& DTL Compatible Inputs
- Minimum Line Reflection--Input and Output Clamp Diodes
- Safety Feature Protects 4 K RAMs if +5 V System Supply is Lost
- CerDIP Package --16 Pin DIP

The Intel 3235 is a Quad Bipolar-to-MOS driver which accepts TTL and DTL input signals. It provides high output current and voltage suitable for driving the clock inputs of N -channel MOS memories such as the 2107 or 2105 . The circuit operates from three power supplies which are 5,12 , and 15 volts.
The device features two common enable inputs, a refresh select input, and a clock control input for simplified system designs.
A safety feature forces all outputs low if the $\mathrm{V}_{\mathrm{CC}}$ power supply is lost. This protects 4K RAM's by putting them in the standby mode.

PIN CONFIGURATION

PIN NAMES

| $T_{1}-\bar{T}_{4}$ | DATA INPUTS | $O_{1}-O_{4}$ | DRIVER OUTPUTS |
| :--- | :--- | :--- | :--- |
| $\bar{E}_{1}, \bar{E}_{2}$ | ENABLE INPUTS | $V_{C C}$ | $+5 V$ POWER SUPPLY |
| $\overline{\mathrm{B}}$ | REFRESH SELECT INPUT | $V_{D D 1}$ | $+12 V$ POWER SUPPLY |
| $\overline{\mathrm{C}}$ | CLOCK CONTROL INPUT | $V_{D D 2}$ | $+15 V$ POWER SUPPLY |

LOGIC DIAGRAM

## Absolute Maximum Ratings*

| Temperature Under Bias | co $75{ }^{\circ} \mathrm{C}$ |
| :---: | :---: |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Supply Voltage, $\mathrm{V}_{\text {CC }}$ | -0.5 to +7V |
| Supply Voltage, $\mathrm{V}_{\text {DD1 }}$ | 0.5 to +13V |

Supply Voltage, $\mathrm{V}_{\mathrm{DD} 2}$. . . . . . . . . . . . . 0.5 to +16 V
All Input Voltages . . . . . . . . . . . . . . . $\quad-1.0$ to VDD1
Outputs for Clock Driver . . . . . . . . -1.0 to VDD1 +1 V
Power Dissipation at $25^{\circ} \mathrm{C}$. . . . . . . . . . . . . . . . . . 2W
"COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. Characteristics

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DD} 1}=12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DD} 2}=\mathrm{V}_{\mathrm{DD} 1}+(3 \mathrm{~V} \pm 5 \%)$

| Symbol | Parameter | Min. | Max. | Unit | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{FD}}$ | Input Load Current, $\overline{T_{1}}, \bar{I}_{2}, \bar{I}_{3}, \bar{I}_{4}$ |  | -0.25 | mA | $\mathrm{~V}_{\mathrm{F}}=0.45 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{FE}}$ | Input Load Current, $\overline{\mathrm{R}}, \overline{\mathrm{C}}, \overline{\mathrm{E}}_{1}, \overline{\mathrm{E}}_{2}$ |  | -1.0 | mA | $\mathrm{~V}_{\mathrm{F}}=0.45 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{RD}}$ | Data Input Leakage Current |  | 10 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{R}}=5.0 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{RE}}$ | Enable Input Leakage Current |  | 40 | $\mu \mathrm{~A}$ | $\mathrm{~V}_{\mathrm{R}}=5.0 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output Low Voltage |  | 0.45 | V | $\mathrm{I}_{\mathrm{OL}}=5 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IH}}=2 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{V}_{\mathrm{DD} 1}-0.50$ |  | V | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage, All Inputs |  | 0.8 | V |  |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage, All Inputs | 2 |  | V |  |

POWER SUPPLY CURRENT DRAIN AND POWER DISSIPATION

| Symbol | Parameter | Typ. | Max. | Unit | Test Conditions - Input states to ensure the following output states: | Additional Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{C C}$ | Current from $\mathrm{V}_{\mathrm{CC}}$ | 21 | 32.0 | mA | High | $\begin{aligned} & V_{\mathrm{CC}}=5.25 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD} 1}=12.6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD} 2}=15.75 \mathrm{~V} \end{aligned}$ |
| IDD1 | Current from VDD1 | . 2 | 2.0 | mA |  |  |
| IDD2 | Current from VDD2 | 12.5 | 18.0 | mA |  |  |
| $\mathrm{P}_{\mathrm{D} 1}$ | Power Dissipation | 310 | 477 | mW |  |  |
|  | Power Per Driver | 77 | 119 | mW |  |  |
| ${ }^{\text {ICC }}$ | Current from $\mathrm{V}_{\mathrm{CC}}$ | 36 | 46.0 | mA | Low |  |
| $I_{\text {DD1 }}$ | Current from VDD1 | 2.1 | 3.0 | mA |  |  |
| IDD2 | Current from VDD2 | 20 | 26.0 | mA |  |  |
| $\mathrm{P}_{\mathrm{D} 2}$ | Power Dissipation | 530 | 689 | mW |  |  |
|  | Power Per Driver | 132 | 172 | mW |  |  |

A.C. Characteristics $T_{A}=0^{\circ}$ to $75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DD} 1}=12 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DD} 2}=\mathrm{V}_{\mathrm{DD} 1}+(3 \mathrm{~V} \pm 5 \%)$

| Symbol | Parameter | Min.[1] | Typ.[2] | Max. ${ }^{[3]}$ | Unit | Test Conditions |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{-+}$ | Input to Output Delay | 5 | 11 |  | ns |  |
| $\mathrm{t}_{\mathrm{DR}}$ | Delay Plus Rise Time |  | 20 | 32 | ns |  |
| $\mathrm{t}_{+-}$ | Input to Output Delay | 3 | 8 |  | ns |  |
| $\mathrm{t}_{\mathrm{DF}}$ | Delay Plus Fall Time |  | 19 | 32 | ns |  |

NOTES: 1. $C_{L}=150 p F$ (minimum $C_{L}$ for 94 K RAMs).
2. $C_{L}=200 \mathrm{pF}$ (typical $C_{L}$ for 94 K RAMs). Typical values measured at $T_{A}=25^{\circ} \mathrm{C}$.
3. $C_{L}=250 \mathrm{pF}$ (maximum $C_{L}$ for 94 K RAMs).

Capacitance ${ }^{*} T_{A}=25^{\circ} \mathrm{C}$

| Symbol | Test | Typ. | Max. |
| :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance, $\bar{I}_{1}, \bar{I}_{2}, \bar{I}_{3}, \bar{I}_{4}$ | 4.5 pF | 7 |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance, $\overline{\mathrm{R}}, \overline{\mathrm{C}}, \overline{\mathrm{E}}_{1}, \overline{\mathrm{E}}_{2}$ | 8 pF | 12 |

## A.C. CONDITIONS OF TEST

Input Pulse Amplitudes: 3.0V
Input Pulse Rise and Fall Times: 5 ns between 1 volt and 2 volts
Measurement Points: See Waveforms
*This parameter is periodically sampled and is not $100 \%$ tested. Condition of measurement is $f=1 \mathrm{MHz}, V_{\text {bias }}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## Waveforms



## Typical System

Below is an example of a $16 \mathrm{~K} \times 9$ bit memory circuit employing the 3235 quad high voltage driver for the chip enable inputs. A single 3235 package will drive this $16 \mathrm{~K} \times 9$ bit memory array.


## Typical Characteristics

INPUT TO OUTPUT DELAY
VS. LOAD CAPACITANCE


DELAY PLUS TRANSITION TIME
VS. LOAD CAPACITANCE


## INTEL゚ MICROCOMPUTER SYSTEMS

## FIRST FROM THE BEGINNING IN MICROCOMPUTERS

Intel provides a broad range of CPUs, ROMs, PROMs, RAMs, I/O devices, and peripheral circuits which enable you to quickly put microcomputer systems to work for you.

Intel provides Intellec ${ }^{\circledR}$ program development systems complete with resident software, as well as cross product software for use on large scale computers. All cross product software is available world wide on time sharing computer services.

Intel also provides training courses and seminars, plus a complete line of documentation on all products. Field application engineers are also available to provide accurate, prompt technical information.
Put it all together and you have the broadest microcomputer systems capability and product support available anywhere.

Intel
FIRST
and FOREMOST

## Page


#### Abstract

Why Use a Microcomputer? 6-3


MCS-40 ${ }^{\text {TM }}$ Microcomputer System 4004 CPU6-5
4040 CPU ..... 6-9
ROMs ..... 6-13
PROMs ..... 6-15
RAMs ..... 6-16
I/O ..... 6-17
Peripheral Circuits ..... 6-19
Intellec Systems ..... 6-21
MCS $80{ }^{\text {TM }}$ Microcomputer System
8008, 8008-1 CPU ..... 6-25
8080 CPU ..... 6-29
ROMs ..... 6-33
PROMs ..... 6.34
RAMs ..... 6-35
I/O ..... 6-38
Peripheral Circuits ..... 6-40
Intellec Systems ..... 6-43
MCS Modules ..... 6-46
MCS Prototype Systems ..... 6-49
MCS Support Software ..... 6-50
Bipolar Microprocessor System
Bipolar Microprocessor System Description ..... 6-53
ROMs ..... 6-61
PROMs ..... 6-62
I/O ..... 6-63
WF-3000 System Development Set ..... 6-64

## WHY USE A MICROCOMPUTER?

## INTRODUCTION

Since their inception, digital computers have continuously become more efficient, expanding into new applications with each major technological improvement. The advent of minicomputers enabled the inclusion of digital computers as a permanent part of various process control systems. Unfortunately, the size and cost of minicomputers in "dedicated" applications has limited their use. Another approach has been the use of custom built systems made up of "random logic" (i.e., logic gates, flip-flops, counters,' etc.). However, the huge expense and development time involved in the design anddebugging of these systems has restricted their use to large volume applications where the development costs could be spread over a large number of machines.

Today, Intel offers the systems designer a new alternative . . . . the microcomputer. Utilizing the technologies and experience gained in becoming the world's largest supplier of LSI memory components, Intel has made the power of the digital computer available at the integrated circuit level.

## ECONOMICS OF USING MICROCOMPUTERS

Engineers are becoming more aware of the ways in which microcomputers can be applied to solve their problems. There are five basic reasons why many engineers have begun to use microcomputers. These are:

1. Manufacturing costs of products can be significantly reduced.
2. Products can get to the market faster providing a company with the opportunity to increase product sales and market share.
3. Product capability is enhanced allowing manufacturers to provide customers with better products which can frequently command a higher price in the market place.
4. Development costs and time are reduced.
5. Product reliability is increased which leads to a corresponding reduction in both service and warranty costs.

Microcomputers simplify almost every phase of product development. The first step, as in any product design program, is to identify the various functions that the end system is expected to perform. These functions are then implemented by encoding suitable sequences of instructions (programs) in the memory elements. Data and certain types of programs will be stored in RAM circuits, while the basic program will be stored in ROM circuits. The microprocessor performs all of the system's functions by fetching the instructions in memory, executing them and communicating the results via the microcomputer's I/O ports. A single-chip microprocessor, executing the programmed logic stored in a single ROM element, can perform the same logical functions that have previously required many logic gates.

## REDUCING MANUFACTURING COSTS

If the burdened manufacturing cost of a digital electronic system is divided by the number of ICs, one generally finds that the system costs between $\$ 2$ and $\$ 6$ per IC to fabricate. The higher costs are generally associated with systems manufactured in volumes from 10 to 100 units annually. The table below presents a more detailed analysis of the source of these surprisingly high costs. The costs, themselves, are stated conservatively.

| IC | .50 |
| :--- | ---: |
| Incoming Inspection | .05 |
| PC Card | .50 |
| Fabrication | .05 |
| Board Test and Rework | .10 |
| Connector | .05 |
| Discretes | .05 |
| Wiring | .10 |
| Power | .10 |
| Cabinetry, Fans, Etc. | .10 |
|  | $\$ 1.60$ |

## Table I. System Manufacturing Costs Per IC

The ASP (average sale price) of an Integrated Circuit today is approximately 504. Incoming inspection and testing of these ICs costs the average company $5 \dot{\phi}$. However, many companies are now buying aged and tested circuits for their applications in order to increase system reliability. This adds about $15 \hat{\xi}$ to unit costs. Simple PC cards may cost as little as $25 \hat{\%}$ an IC position, but the average cost in most applications for high quality cards is closer to 50 c . Sophisticated multilayer cards used in many high performance systems frequently cost over a dollar a position. When customers put ICs in sockets and then wire wrap cards, the cost per IC position quickly approaches $\$ 2$. Customers with automatic IC insertion equipment and efficient flow soldering machines can fabricate a PC card for as low as $3 \dot{\xi}$ an IC position, though the average price is closer to $5 \%$. Board test and rework add another dime to system cost, while the cost of a connector divided by the number of ICs per printed circuit card frequently exceeds $5 \hat{\phi}$. In general, resistors, capacitors, power bus bars, etc., add a cost of $5 \hat{\xi}$ an IC position. Systems frequently average one wire or more per IC position and the wires put in with automatic equipment frequently cost over 10¢. Finally, the cost of power supplies and mechanical pack aging add another 20 an IC position.

To determine the total savings in system manufacturing cost, the user must subtract the cost of implementing an equivalent system with a microcomputer. In moderate volumes, an MCS-40 ${ }^{\text {TM }}$ with 16,384 bits of ROM, a processor, and a minimal amount of RAM can be purchased for under $\$ 50$. This system has the potential of displacing between $\$ 150$ and $\$ 600$ of system manufacturing cost.

## How Memory Replaces Random Logic

It can be said that 8 to 16 bits of memory are the logical equivalent of a single gate. Assuming that the type IC used today contains on the order of 10 gates, then one can conclude that logic can be stored in memory in a very cost effective fashion. The following table indicates the number of IC's which are replaced by a single ROM (Read Only Memory). The table was derived by using the assumptions that 8 to 16 bits of ROM replace a gate and that on the average an IC contains 10 gates.

| ROM Memory <br> Size Bits | Gates <br> Replaced | IC's <br> Replaced |
| :---: | :---: | :---: |
| 2048 | $128-256$ | $13-25$ |
| 4096 | $256-512$ | $25-50$ |
| 8192 | $512-1024$ | $50-100$ |
| 16384 | $1024-2048$ | $100-200$ |

## Table II. Number of IC's Replaced with a ROM (Read Only Memory)

## Reducing Development Time and Cost

Microcomputer systems simplify almost every phase of product development. Because of the extensive design aids and software support supplied by Intel it is relatively easy to develop application programs that tailor the device to the system. Development cycles can be cut by as long as six to twelve months. The table below tabulates a number of the steps in a development cycle and indicates how microcomputer systems can affect them. Surprisingly, product definition is frequently speeded up once the decision has been made to use a microcomputer. This is because the incremental cost for adding features to the system is usually small and can be easily estimated. For example, added features such as auto-
matic tax computation for an electronic cash register may only require the addition of a single ROM. The addition of one LSI chip has a minimal effect on total system cost, power and packaging requirements. On the other hand, the same function implemented with IC logic might require two or three fairly large PC cards filled with MSI and SSI.

System and logic design time is also reduced.Programming is a faster way to design than using logic diagrams. PC card layout time is reduced simply because there are fewer cards to lay out. This reduction in hardware also reduces the load on the technical writers who must develop maintenance manuals. Parts lists become shorter, easing the task of transferring the product to manufacturing. Cooling, packaging, and power distribution problems frequently become trivial. Finally, engineering changes that are difficult to make and frequently tedious to document, become simple program changes. These can be made by changing the pattern in a ROM or PROM (Programmable Read Only Memory) such as Intel's 4702A.

## Enhanced Product Capability

Product features can be easily added to microcomputer systems by simply adding more program storage. Examples of such easily added features are: putting automatic tax computations into a cash register by adding more ROM, adding automatic calibration features to instruments, and making traffic controllers that automatically sense traffic load and adjust the duration of the signals, etc.

## Reduced Complexity

Because microcomputer systems eliminate many ICs and consequently the failures associated with these devices, it can significantly increase system reliability. Most of the failures in a digital system occur because an interconnect has failed. The use of a typical 16 pin IC will introduce approximately 36 interconnectors in a system. There are 16 interconnections from the chip to the lead frame, 16 from the lead frame to the PC card, and approximately 2 interconnections from the PC card to the back plane, and 2 interconnections from back plane point to back plane point per IC. If one ROM eliminates fifty ICs, then it eliminates approximately 1800 interconnections.

| Development Steps | Conventional System | Programmed Logic |
| :--- | :--- | :--- |
| Product definition <br> System and logic design | Done with logic diagrams <br> Debug <br> Done with conventional <br> lab instrumentation | Can be programmed with design aids (compilers, <br> assemblers, editors) <br> Software and hardware aids reduce time |
| Documentation card layout <br> Cooling and packaging <br> Power distribution <br> Engineering changes | Fewer cards to layout <br> Less hardware to document |  |
| Reduced system size and power consumption eases job |  |  |
| Less power to distribute |  |  |
| Change program in PROM |  |  |

Table III. How Development Time and Cost are Reduced with Microcomputers

## Silicon Gate MOS 4004

## SINGLE CHIP 4-BIT P-CHANNEL MICROPROCESSOR

- 10.8 Microsecond Instruction Cycle
- CPU Directly Compatible With MCS-4 ROMs and RAMs
- Easy Expansion-One CPU can Directly Drive up to 32,768 Bits of ROM and up to 5120 Bits of RAM
-4-Bit Parallel CPU With 46 Instructions
- Instruction Set Includes Conditional Branching, Jump to Subroutine and Indirect Fetching
- Binary and Decimal Arithmetic Modes

The Intel ${ }^{\text {® }} 4004$ is a complete 4 -bit parallel central processing unit (CPU). It is designed to be used in test systems, terminals, billing machines, process control and random logic replacement applications. The 4004 easily interfaces with keyboards, switches, displays, A-D converters, printers and other peripheral equipment.
The CPU can directly address 4 K 8 -bit instruction words of program memory and 5120 bits of data storage RAM. Sixteen index registers are provided for temporary data storage. Up to 164 -bit input ports and 164 -bit output ports may also be directly addressed.
The 4004 is fabricated with P-channel silicon gate MOS technology.


## 4004 FUNCTIONAL PIN DESCRIPTION


$D_{0}-D_{3}$
BIDIRECTIONAL DATA BUS. All address and data communication between the processor and the RAM and ROM chips occurs on these 4 lines.

## RESET

RESET input. A logic " 1 " level at this input clears all flags and status registers and forces the program counter to zero. To completely clear all address and index registers, RESET must be applied for 64 clock cycles (8 machine cycles).

## TEST

TEST input. The logical state of this signal may be tested with the JCN instruction.

SYNC
SYNC output. Synchronization signal generated by the processor and set to the ROM and RAM chips. It indicates the beginning of an instruction cycle.

CM-ROM
CM-ROM output. This is the ROM selection signal sent out by the processor when data is required from program memory.

CM-RAM ${ }_{0}$ - CM-RAM 3
CM-RAM outputs. These are the bank selection.signals for the 4002 RAM chips in the system.
$\phi_{1}, \phi_{2}$
Two phase clock inputs.
$V_{s s}$
Ground reference - most positive voltage.
VD
$-15 \pm 5 \%$ main supply voltage.

## INSTRUCTION SET FORMAT

## A. Machine Instructions

- 1 word instruction - 8 -bits requiring 8 clock periods (instruction cycle).
- 2 word instruction - 16 -bits requiring 16 clock periods (2 instruction cycles).

Each instruction is divided into two four-bit fields. The upper 4-bits is the OPR field containing the operation code. The lower 4-bits is the OPA field containing the modifier. For two word instructions, the second word contains address information or data.

The upper 4-bits (OPR) will always be fetched before the lower 4-bits (OPA) during $M_{1}$ and $M_{2}$ times respectively.


Table I. Machine Instruction Format

## B. Input/Output and RAM Instructions and Accumulator Group Instructions

In these instructions (which are all single word) the OPR contains a 4-bit code which identifies either the I/O instruction or the accumulator group instruction and the OPA contains a 4-bit code which identifies the operation to be performed. Table II illustrates the contents of each 4-bit field.


Table II. I/O and Accumulator Group Instruction Formats

## MCS-4 ${ }^{\text {™ }}$ INSTRUCTION SET

[Those instructions preceded by an asterisk (*) are 2 word instructions that occupy 2 successive locations in ROM] MACHINE INSTRUCTIONS (Logic $1=$ Low Voltage $=$ Negative Voltage; Logic $0=$ High Voltage $=$ Ground)

| MNEMONIC | DESCRIPTION OF OPERATION | $\begin{gathered} \text { OPR } \\ \mathrm{D}_{3} \mathrm{D}_{2} \mathrm{D}_{1} \mathrm{D}_{0} \end{gathered}$ |  |  | $\begin{gathered} O P A \\ D_{3} D_{2} D_{1} D_{0} \end{gathered}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NOP | No operation. |  | 00 |  | 0000 |  |  |
| *JCN | Jump to ROM address $A_{2} A_{2} A_{2} A_{2}, A_{1} A_{1} A_{1} A_{1}$ (within the same ROM that contains this JCN instruction) if condition $\mathrm{C}_{1} \mathrm{C}_{2} \mathrm{C}_{3} \mathrm{C}_{4}{ }^{(1)}$ is true, otherwise skip (go to the next instruction in sequence). | $\begin{array}{cccc} 0 & 0 & 0 & 1 \\ A_{2} & A_{2} & A_{2} & A_{2} \end{array}$ |  |  | $\begin{aligned} & C_{1} C_{2} C_{3} C_{4} \\ & A_{1} A_{1} A_{1} A_{1} \\ & \hline \end{aligned}$ |  |  |
| *FIM | Fetch immediate (direct) from ROM Data $\mathrm{D}_{2}, \mathrm{D}_{1}$ to index register pair location RRR. ${ }^{(2)}$ | $\begin{array}{cccc} 0 & 0 & 1 & 0 \\ \mathrm{D}_{2} & \mathrm{D}_{2} & \mathrm{D}_{2} & D_{2} \end{array}$ |  |  | $\begin{array}{llll} \hline \text { A R } & \text { R } & 0 \\ D_{1} & D_{1} & D_{1} & D_{1} \\ \hline \end{array}$ |  |  |
| SRC | Send register control. Send the address (contents of index register pair RRR) to ROM and RAM at $X_{2}$ and $X_{3}$ time in the Instruction Cycle. | 0010 |  |  | R R R 1 |  |  |
| FIN | Fetch indirect from ROM. Send contents of index register pair location $\mathbf{O}$ out as an address. Data fetched is placed into register pair location RRR. | $\begin{array}{llll}0 & 0 & 1 & 1\end{array}$ |  |  | R R R O |  |  |
| JIN | Jump indirect. Send contents of register pair RAR out as an address at $A_{1}$ and $A_{2}$ time in the Instruction $\mathrm{Crcle}^{\text {. }}$ | 0011 |  |  | RRR1 |  |  |
| -JUN | Jump unconditional to ROM address $A_{3}, A_{2}, A_{1}$. | $\begin{array}{cccc} A_{1} & 1 & 0 & 0 \\ A_{2} & A_{2} & A_{2} & A_{2} \\ \hline \end{array}$ |  |  | $\begin{aligned} & A_{3} A_{3} A_{3} A_{3} \\ & A_{1} A_{1} A_{1} A_{1} \\ & \hline \end{aligned}$ |  |  |
| - JMS | Jump to subroutine ROM address $A_{3}$, $A_{2}, A_{1}$, save old address. (Up 1 level in stack.) | $\begin{array}{cccc} \hline 0 & 1 & 0 & 1 \\ A_{2} & A_{2} & A_{2} & A_{2} \end{array}$ |  |  | $\begin{aligned} & A_{3} A_{3} A_{3} A_{3} \\ & A_{1} A_{1} A_{1} A_{1} \end{aligned}$ |  |  |
| INC | Increment contents of register RRRR. ${ }^{(3)}$ | 01110 |  |  | F R R R |  |  |
| $\bullet$-ISZ | Increment contents of register RRRR, Go to ROM address $A_{2}, A_{1}$ (within the same ROM that contains this ISZ instruction) if result $\neq 0$, otherwise skip (go to the next instruction in sequence). | $\begin{array}{cccc} 0 & 1 & 1 & 1 \\ A_{2} & A_{2} & A_{2} & A_{2} \end{array}$ |  |  | $\begin{array}{cccc} R & R & R & R \\ A_{1} & A_{1} & A_{1} & A_{1} \\ \hline \end{array}$ |  |  |
| ADD | Add contents of register RRRR to accumulator with carrv. |  | 10 | 00 |  | R R R | R |
| Sub | Subtract contents of register RRRR to accumulator with borrow. | 1 | 00 | 1 |  | R R | R |
| LD | Load contents of register RRRR to accumulator. | 1 | 01 | 0 | R | R R | R |
| XCH | Exchange contents of index register RRRR and accumulator. | 1 | 01 | 1 | R | R R | R |
| BBL | Branch back (down 1 level in stack) and load data DDDD to accumulator. |  | 10 | 0 | 0 | 0 D | D |
| LDM | Load data DDDD to accumulator. | 1 | 10 | 1 | D | D | D |

## INPUT/OUTPUT AND RAM INSTRUCTIONS

(The RAM's and ROM's operated on in the I/O and RAM instructions have been previously selected by the last SRC instruction executed.)

| MNEMONIC | DESCRIPTION OF OPERATION | $\underset{D_{3} D_{2} D_{1} D_{0}}{\text { OPR }}$ |  |  |  | $\stackrel{O P A}{D_{3} D_{2} D_{1} D_{0}}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WRM | Write the contents of the accumulator into the previously selected RAM main memory character. | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| WMP | Write the contents of the accumulator into the previously selected RAM output port. | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| WRR | Write the contents of the accumulator into the previously selected ROM output port. (I/O Lines) | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |
| WPM | Write the contents of the accumulator into the previously selected half byte of read/write program memory (for use with 4008/4009 only) | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |
| WR $\phi^{(4)}$ | Write the contents of the accumulator into the previously selected RAM status character 0 . | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| WR1 ${ }^{(4)}$ | Write the contents of the accumulator into the previously selected RAM status character 1 . | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 |
| WR2 ${ }^{(4)}$ | Write the contents of the accumulator into the previously selected RAM status character 2. | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 |
| WR3 ${ }^{(4)}$ | Write the contents of the accumulator into the previously selected RAM status character 3. | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 |
| SBM | Subtract the previously selected RAM main memory character from accumulator with borrow. | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| RDM | Read the previously selected RAM main memory character Into the accumulator. | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| RDR | Read the contents of the previously selected ROM input port into the accumulator. (1/O Lines) | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 |
| ADM | Add the previously selected RAM main mernory character to accumulator with carry. | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 |
| RD $\phi^{(4)}$ | Read the previously selected RAM status character 0 into accumulator. | 1 | 1 | 1 | $\theta$ | 1 | 1 | 0 | 0 |
| RD1 ${ }^{(4)}$ | Read the previously selected RAM status character 1 into accumulator. | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| RD2 ${ }^{(4)}$ | Read the previously selected RAM status character 2 into accumulator. | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |
| RD3 ${ }^{(4)}$ | Read the previously selected RAM status character $\mathbf{3}$ into accumulator. | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |

## ACCUMULATOR GROUP INSTRUCTIONS

| CLB | Clear both. (Accumulator and carry) |  | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLC | Clear carry. | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |
| IAC | Increment accumulator. | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 |
| CMC | Complement carry. | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| CMA | Complement accumulator. | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| RAL | Rotate left. (Accumulator and carry) | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 |
| RAR | Rotate right. (Accumulator and carry) | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 |
| TCC | Transmit carry to accumulator and clear carry. | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |
| DAC | Decrement accumulator. | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| rcs | Transfer carry subtract and clear carry. | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |
| STC | Set carry. | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |
| DAA | Decimal adjust accumulator. | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| KBP | Keyboard process. Converts the contents of the accumulator from a one out of four code to a binary code. | 1 | 1 | $!$ | 1 | 1 | 1 | 0 | 0 |
| DCL | Designate command line. | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |

NOTES: ${ }^{(1)}$ The condition code is assigned as follows:
 $\mathrm{C}_{1}=0 \quad$ Not Invert $\begin{array}{ll}C_{2}=1 & \text { Jump if accumulator is zero } \quad \mathrm{C}_{4}=1 \quad \text { Jump if test signal is a } 0\end{array}$ RRR is the address of 1 of 8 index register pairs in the CPU
$\left.{ }^{13}\right)_{\text {RRRR }}$ is the address of 1 of 16 index registers in the CPU.
${ }^{\text {(4) }}$ Each RAM chip has 4 registers, each with twenty 4 -bit characters subdivided into 16 main memory characters and 4 status characters. Chip number, RAM register and main memory character are addressed by an SRC instruction. For the selected chip and register, however status character locations are selected by the instruction code (OPA).

## SINGLE CHIP 4-BIT P-CHANNEL MICROPROCESSOR

## Functionally and Electrically Upward Compatible to 4004 CPU <br> - 14 New Instructions (60 total) Including Logical Operations and Read Program Memory

- Single Step Operation
- 8K Byte Memory Addressing Capability
- 24 Index Registers
- Subroutine Nesting to 7 Levels


## - Interrupt Capability

The Intel ${ }^{\circledR} 4040$ is a complete 4-bit parallel central processing unit (CPU). It is designed to be used as a replacement for random logic design.
The CPU can directly address 4 K eight bit instruction words or 8 K with a bank switch. Seven levels of subroutine nesting, including interrupt, and 24 randomly accessable index registers $(24 \times 4)$ are provided as convenient facilities for the designer. The index registers may be used for addressing or for scratch pad memory for storing computation results. The interrupt feature permits a normal program sequence to be interrupted, with normal program execution continuing after the interrupt service routine is completed. Provisions have also been made to permit single-stepping the CPU using the STOP and ACKNOWLEDGE signals.
The 4040 is an enhanced version of the 4004 and as such retains all the functional capability of that device. It will execute all the 4004 instructions, and is also electrically compatible with the other members of the MCS-4 family $(4001,4002,4003)$.


4040 FUNCTIONAL PIN DEFINITION


## $D_{0}-D_{3}$

BIDIRECTIONAL DATA BUS. All address and data communication between the processor and the RAM and ROM chips occurs on these 4 lines.

## STP

STOP input. A logic " 1 " level on this input causes the processor to enter the STOP mode.

## STPA

STOP ACKNOWLEDGE output. This signal is present when the processor is in the stopped state. Output is "open drain" requiring pull-down resistor to VDD.

## INT

INTERRUPT input. A logic " 1 " level at this input causes the processor to enter the INTERRUPT mode.

## INTA

INTERRUPT ACKNOWLEDGE output. This signal acknowledges receipt of an INTERRUPT signal and prevents additional INTERRUPTS from entering the processor. It remains active until cleared by the execution of the new BRANCH BACK and SRC (BBS) instruction. The output is "open drain" requiring a pull-down resistor to $V_{D D}$.

## RESET

RESET input. A logic " 1 " level at this input clears all flag and status registers and forces the program counter to zero. To completely clear all address and index registers, RESET must be applied for 96 clock cycles (12 machine cycles).

## TEST

TEST input. The logical state of this signal may be tested with the JCN instruction.

SYNC
SYNC output. Synchronization signal generated by the processor and sent to ROM and RAM chips. It indicates the beginning of an instruction cycle.

## CM-RAM $\mathbf{O}_{0}$ - CM-RAM ${ }_{3}$

CM-RAM outputs. These are bank selection signals for the 4002 RAM chips in the system.

CM-ROM ${ }_{0}$ - CM-ROM 1
CM-ROM outputs. These are bank selection signals for program ROM chips in the system.

## CY

CARRY output. The state of the carry flip-flop is present on this output and updated each $\mathrm{X}_{1}$ time. Output is "open-drain" requiring pull down resistor to $V_{D D}$.

| $\phi_{1}, \phi_{2}$ | Two phase clock inputs |
| :---: | :---: |
| $V_{S S}$ | Ground reference - most positive |
|  | voltage |
| $V_{D D}$ | $-15 \mathrm{~V} \pm 5 \%$ - main supply voltage |
| ${ }^{*} V_{D_{D}}$ | $-15 \mathrm{~V} \pm 5 \%$ - Timing supply voltage |
| $* * V_{D D_{2}}$ | - Output buffer supply |
|  | voltage |

[^11]
## INSTRUCTION SET FORMAT

A. Machine Instructions

- 1 word instruction -8 -bits requiring 8 clock periods ( 1 instruction cycle)
- 2 word instruction - 16 -bits requiring 16 clock periods ( 2 instruction cycles)

Each instruction is divided into two 4-bit fields. The upper 4-bits is the OPR field containing the operation code. The lower 4 -bits is the OPA field containing the modifier. For two word instructions, the second word contains address information or data.

The upper 4-bits (OPR) will always be fetched before the lower 4-bits (OPA) during $M_{1}$ and $M_{2}$ times respectively.
ONE WORD INSTRUCTIONS

OR

OR

|  |  |  | UPPER DATA |  |
| :--- | :--- | :--- | :--- | :--- |
| $D_{2}$ | $D_{2}$ | $D_{2}$ | $D_{2}$ | $D_{1}$ |



Table I. Machine Instruction Format.
B. Input/Output and RAM Instructions and Accumulator Group Instructions

In these instructions (which are all single word) the OPR contains a 4-bit code which identifies either the I/O instruction or the accumulator group instruction and the OPA contains a 4 -bit code which identifies the operation to be performed. Table II illustrates the contents of each 4-bit field.


Table II. I/O and Accumulator Group Instruction Formats.

## INSTRUCTION SET

Summary of Processor Instructions
*Two Cycle Instructions


Mnemonic

Description
Instruction Code $\begin{array}{lllllllll}\mathrm{D}_{3} & D_{2} & D_{1} & D_{0} & D_{3} & D_{2} & D_{1} & D_{0}\end{array}$ I/O and RAM GROUP
WRM

## ACCUMULATOR GROUP

| CLB | Clear Accumulator and Carry | 1 | 1 | 1 | 1 |  | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| CLC | Clear Carry | 1 | 1 | 1 | 1 |  | 0 | 0 | 0 | 1 |
| IAC | Increment Accumulator | 1 | 1 | 1 | 1 |  | 0 | 0 | 1 | 0 |
| CMC | Complement Carry | 1 | 1 | 1 | 1 |  | 0 | 0 | 1 | 1 |
| CMA | Complement Accumulator | 1 | 1 | 1 | 1 |  | 0 | 1 | 0 | 0 |
| RAL | Rotate Left, Accumulator and Carry | 1 | 1 | 1 | 1 |  | 0 | 1 | 0 | 1 |
| RAR | Rotate Right, Accumulator and Carry | 1 | 1 | 1 | 1 |  | 0 | 1 | 1 | 0 |
| TCC | Transmit Carry to Accumulator, | 1 | 1 | 1 | 1 |  | 0 | 1 | 1 | 1 |
|  | $\quad$ Clear Carry |  |  |  |  |  |  |  |  |  |
| DAC | Decrement Accumulator | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |  |
| TCS | Transfer Carry Subtract and | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |  |
|  | $\quad$ Clear Carry |  |  |  |  |  |  |  |  |  |
| STC | Set Carry | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |  |
| DAA | Decimal Adjust Accumulator | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |  |
| KBP | Keyboard Process | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |  |
| DCL | Designal Command Line | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |  |

NOTES:
(1) The condition code is assigned as follows:
$\mathrm{C}_{1}=1 \quad$ Invert jump condition
$\mathrm{C}_{1}=0 \quad$ Not invert jump condition
$C_{2}=1 \quad$ Jump if accumulator is zero
$C_{3}=1 \quad$ Jump if carry/link is a
$C_{4}=1 \quad$ Jump if test signal is a 0
(2) RRR is the address of 1 of 8 index register pairs in the CPU.
(3) RRRR is the address of 1 of 16 index registers in the CPU.
(4) Each RAM chip has 4 registers, each with twenty 4-bit characters subdivided into 16 main memory characters and 4 status characters. Chip number, RAM register and main memory character are addressed by an SRC instruction. For the selected chip and register, however, status character locations are selected by the instruction code (OPA).

## 4001

## $256 \times 8$-BIT <br> MASK PROGRAMMABLE ROM and 4-BIT I/O PORT

The 4001 is a 2048 -bit metal mask programmable ROM providing custom microprogramming capability for the MCS-4 ${ }^{T M}$ micro computer set. $!t$ is organized as $256 \times 8$-bit word.
Address and data are transferred in and out by time multiplexing on 4 data bus lines. Timing is internally generated using two clock signals, $\phi_{1}$ and $\phi_{2}$, and a SYNC signal supplied by the CPU. Addresses are received from the CPU on three time periods following SYNC, and select 1 out of 256 words and 1 out of 16 ROM's. For that purpose, each ROM is identified as $\# 0,1,2$, through 15 , by metal option. A Command Line (CM) is also provided and its scope is to select a ROM bank (group of 16 ROM's).
During the two time periods $\left(M_{1} \& M_{2}\right)$ following the addressing time, information is transferred from the ROM to the data bus lines.
A second mode of operation of the ROM is as an Input/Output control Device. In that mode a ROM chip will route information to and from data bus lines in and out of 4 I/O external lines. Each chip has the capability to identify itself for an I/O port operation, recognize an I/O portinstruction and decide whether it is an Input or an Output operation and execute the instruction. An external signal (CL) will asynchronously clear the output register during normal operation.
Each I/O pin can be uniquely chosen as either an input or output port by metal option. Direct or inverted input or output is optional. An onchip resistor at the input pins, connected to either $V_{D D}$ or $V_{S S}$ is also optional.


## 4308

## 8K <br> MASK PROGRAMMABLE ROM

The 4308 ROM is organized as a $1024 \times 8$ word array. It is functionally identical to four 4001 ROMs, as well as electrically compatible to all existing MCS-40 ${ }^{\text {TM }}$ elements.

The 4308 also has 16 programmable I/O lines arranged in four 4-bit ports. Each line may be mask programmed as either an input or output line. The 4308 responds to the RDR, WRR, and SRC commands for I/O operations.

Chip select number is set by metal mask option.


## 4316

## 16,384-BIT STATIC MOS ROM

The Intel ${ }^{\oplus} 4316$ is a 16,384 bit static MOS read only memory organized as 2048 words by 8 -bits. This ROM is designed for microcomputer memory applications where high performance, large bit storage, and simple interfacing are important design objectives.

The 4316 access time is $2 \mu \mathrm{sec}$.
The inputs and outputs are fully TTL compatible. This device operates with a single +5 V power supply. The three chip select inputs are programmable. Any combination of active high or low level chip select inputs can be defined and the desired chip select code is fixed during the masking process. These three programmable chip select inputs, as well as OR-tie compatibility on the outputs, facilitate easy memory expansion.


MCS-40" ${ }^{\text {" }}$
CUSTOM ROM GENERAL INFORMATION


4001 Custom ROM Order Form

All custom ROM orders must be submitted on forms provided by Intel. Programming information should be sent in the form of computer punched cards or punched paper tape. In either case, a print-out of the truth table must accompany the order.


4308 Custom ROM Order Form

## 4702A

## 2K REPROGRAMMABLE PROM

The 4702A is a 256 word by 8 -bit electrically programmable ROM ideally.suited for microcomputer system development where a fast turn-around and pattern experimentation are important. The 4702A circuitry is entirely static; no clocks are required.
Access time is $1.7 \mu \mathrm{sec}$.
The 4702A is packaged in a 24 pin dual-in-line package with a transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device.

The 4702A is designed for use with the MCS-40 CPU's.
A pin-for-pin metal mask programmed ROM, the Intel 1302, is ideal for large volume production runs.

*THIS PIN IS THE DATA INPUT LEAD DURING PROGRAMMING.

## 4040

## SYSTEM INTERCONNECT



## 4002

## 320 BIT RAM and 4-BIT OUTPUT PORT

The 4002 performs two functions. As a RAM it stores 320 bits arranged in 4 registers of twenty 4 -bit characters each (16 main memory characters and 4 status characters). It is provided with 4 output lines and associated control logic to perform output operations.

In the RAM mode, the operation is as follows: When the CPU executes an SRC instruction (see Basic Instruction Set) it will send out the contents of the designated index register pair during $X_{2}$ and $X_{3}$ as an address to the RAM, and will activate one CM-RAM line at $X_{2}$ for the previously selected RAM bank.
The status character locations ( 0 through 3 ) are selected by the OPA portion of one of the I/O and RAM Instructions.

For chip selection, the 4002 is available in two metal options, 4002-1 and 4002-2. An external pin, $\mathrm{P}_{0}$ (which may be hard wired to either $V_{D D}$ or $V_{S S}$ ) is also available for chip selection.

All communications with the system is through the data bus. The I/O port permits data out from the system. When the external RESET signal goes low, the memory and all static flipflops (including the output registers) will be cleared. To fully clear the memory the RESET signal must be maintained for at least 32 memory cycles ( $32 \times 8$ clock periods).


## 4101

## 1024-BIT STATIC MOS RAM WITH SEPARATE I/O

The Intel ${ }^{\oplus} 4101$ is a 256 word by 4 -bit static random access memory element using normally off N -channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data.

The 4101 access time is $1 \mu \mathrm{~s}$.
The 4101 is designed for memory applications where high performance, low cost, large bit storage and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5 V supply. Two chip-enables allow easy selection of an individual package when outputs are OR-tied. An output disable is provided so that data inputs and outputs can be tied for common I/O systems. Output disable is then used to eliminate any bi-directional logic.


## 10-BIT SERIAL-IN/PARALLEL-OUT SERIAL-OUT SHIFT REGISTER (SR)

The 4003 is a 10 -bit static shift register with serialin, parallel-out and serial-out data. Its function is to increase the number of output lines to interface with I/O devices such as keyboards, displays, printers, teletypewriters, switches, readers, A-D converters, etc.
Data is loaded serially and is available in parallel on 10 output lines which are accessed through enable logic. When enabled ( $E=$ low), the shift register contents is read out; when not enabled ( $\mathrm{E}=$ high), the parallel-out lines are at $\mathrm{V}_{\mathrm{SS}}$. The serialout line is not affected by the enable logic.
Data is also available serially permitting an indefinite number of similar devices to be cascaded together to provide shift register length multiples of 10.

The data shifting is controlled by the CP signal. An internal power-on-clear circuit will clear the shift register ( $\mathrm{C}_{\mathrm{i}}=\mathrm{V}_{\mathrm{SS}}$ ) between the application of the supply voltage and the first CP signal.


4004
SYSTEM INTERCONNECT


NOTES:

- CONSULT MCS 4 USER'S MANUAL
-. SEE 4008/4009 DATA SHEET
... SEE 4702A DATA SHEET
... these lines may be decoded
FOR UP TO 16 PROMS
$\left(\mathrm{V}_{\mathrm{SS}}=+5 \mathrm{~V} \cdot 5 \% ; \mathrm{V}_{\mathrm{DD}}=-10 \mathrm{~V} \cdot 5 \%\right)$


## 4207, 4209, 4211 <br> GENERAL PURPOSE I/O

These three I/O devices expand MCS-40 $0^{T M} \mathrm{CPU}$. Each device has four 4-bit ports designated as input or output. They respond to the SRC, RDR, and WRR commands, and Chip Select No. 3 (ROM pages 12-15).

4207 Two 4-bit output ports loaded under program control. Contains the output data word(s). One 4-bit output port as a control source to steer data and control I/O device. One 4-bit input port for I/O status input data.

4209
Two 4-bit input ports for I/O input data. External strobe simultaneously loads input buffer. One 4-bit input port for I/O status input data. One 4-bit output port for I/O control data.

4211 Two 4-bit input ports. Two 4-bit output ports. This device is useful for byte transfers.

4207, 4209, 4211 FUNCTIONAL BLOCK DIAGRAM



4207, 4209, 4211 PIN CONFIGURATION


## 4008/4009 STANDARD MEMORY AND I/O INTERFACE SET

The standard memory and I/O interface set (4008/4009) provides the complete control functions performed by the 4001 in MCS-4 $4^{\top M}$ systems. The 4008/4009 are completely compatible with other members of the MCS-4 family. All activity is still under control of the 4004 CPU. One set of 4008/4009 and several TTL decoders is sufficient to interface to 4 K words of program memory, sixteen four-bit input ports and sixteen four-bit output ports.
It should be noted that in any MCS-4 system the program memory is distinct from the read/write data storage (4002 RAM). Using the 4008/4009, programs can now be stored and executed from RAM memory, but this RAM memory is distinct from the 4002 read/write data storage. RAM program memory will be organized in eight bit words and 256 word pages, just like the memory array inside the 4001. Any combination of PROM, ROM, and RAM will be referred to as program memory. A formerly undefined instruction is now used in conjunction with the 4008/4009 to write data into the RAM program memory. This new instruction is called WPM (Write Program Memory - 1110 0011). When an instruction is to be stored in RAM program memory, it is written in two four-bit segments.
The 4008 is the address latch chip which interfaces the 4004 to standard PROMs, ROMs and RAMs used for program memory. The 4008 latches the eight bit program address sent out by the CPU during A1 and A2 time. During A3 time it latches the ROM chip number from the 4004. The eight bit program address is then presented at pins AO through A7 and the four bit chip number (also referred to as page number) is presented at pins C 0 through C 3 . These four bits must be decoded externally and one page of program memory is selected.

The 4009 then transfers the eight bit instruction from program memory to the 4004 four bits at a time at M1 and M2. The command signal sent by the CPU activates the 4009 and initiates this transfer.

When the CPU executes and SRC (Send Register Control) instruction, the 4008 responds by storing the I/O address in its eight bit SRC register. The content of this SRC register is always transferred to the address lines (A0 through A7) and the chip select lines ( $C 0$ through C3) at X1 time. The appropriate I/O port is then selected by decoding the chip select lines. The IN and OUT lines of the 4009 indicate whether an input or output operation will occur.

The 4009 is primarily an instruction and I/O transfer device. When the CPU executes an RDR (Read ROM Port) instruction, the 4009 will send an input strobe ( $\operatorname{pin} 9$ ) to enable the selected input port. It also enables I/O input buffers to transfer the input data from the I/O bus to the data bus. When the 4009 interprets a WRR (Write ROM Port) instruction, it tranfers output data from the CPU to the I/O bus and sends an output strobe (pin 10) to enable the selected output port.


Pin Configurations


## 4201

## CLOCK GENERATOR

The 4201 generates the two phase clock signals used by the MCS-40 ${ }^{\text {TM }}$ CPU's, ROMs, RAMs and I/O circuits. Both MOS and TTL level signals are available. Only an external crystal is required for the 4201. An internal divider selected by the MODE line divides the crystal frequency by seven or eight. A RESET signal generator is also provided for power-on or external reset requirements.
Switch inputs and the STOP and STOP/ACK signals provide the means to single step the 4040 CPU .


## 4289 STANDARD MEMORY INTERFACE



The 4289 enables the CPU devices to utilize standard memory components PROMs, ROMs, RAMs, in a memory array to facilitate system program development.

The 4289 also contains an I/O bus enabling expansion of the ROM I/O ports, using the RDR and WRR commands. The READ PROGRAM MEMORY (RPM) and WRITE PROGRAM MEMORY (WPM) commands allow the user to store data and modify program memory.

The 4289 directly addresses 4 K of program memory, and is a functional replacement for the 4008, 4009 pair of standard memory interface and I/O devices. Programs generated using the 4289 may be committed to ROM (4308 and 4001) with no software changes.


## INTELLEC ${ }^{\circledR}$ 4/MOD 4 MICROCOMPUTER DEVELOPMENT SYSTEM

- Complete hardware/software development system for the design and implementation of 4004 CPU based microcomputer systems.
- TTY interface, front panel designer's console, and high speed paper tape reader interface, in conjunction with PROM resident system monitor provide complete program loading, punching, monitoring, interrogation, and alteration capabilities.
- Program RAM (4K 8-bit bytes) provides a program development medium which lends itself to rapid and facile program monitoring and alteration.
- Data RAM ( 320 4-bit bytes expandable to 2560 bytes) provides data storage capacity.
- Program PROM (expandable to 4K 8-bit bytes) in conjunction with the resident PROM programmer provide capability of simulating final ROM resident program.

The Intellec 4/MOD 4 (imm 4-40A) is a complete, self-- contained microcomputer development system designed specifically to support the development and implementation of 4004 CPU based microcomputer systems. Its modular design provides the flexibility to adapt to any size user system and the resident software facilitates program development.

The basic Intellec 4/MOD 4 Microcomputer Development System consists of 4 microcomputer modules (CPU, RAM, and PROM PROGRAMMER), power supplies, I/O connectors, console, and displays. The heart of the system is the imm 4-42 central processor module built around Intel's 4bit 4004 CPU . The imm 4-42 is a complete microcomputer system containing the system clock, 1 K 8 -bit bytes of PROM memory, 3204 -bit bytes of data RAM memory, 4 4-bit input ports and 84 -bit output ports. The imm 6-28 program RAM memory module contains a $4 \mathrm{~K} \times 8$ memory array composed of Intel 2102 static random access memory elements. The imm 6-76 PROM programmer module provides the capability of programming Intel 1702A PROMs in conjunction with the front panel PROM socket and system monitor. All I/O ports are TTL compatible and accessible from the back panel 37-pin connectors. The front panel designer's console provides a means of monitoring and controlling system operation.
The Intellec ${ }^{\circledR}$ modular design allows great design system flexibility. Program PROM can be expanded to 4 K 8 -bit bytes using imm 6-26 or imm 4-22 optional modules. Data RAM can be expanded to 2560 4-bit bytes using imm 4-24 modules. I/O capability can be expanded to 164 -bit input and 484 -bit output ports using optional imm 4-60 and $4-24$ modules. The universal prototype card (imm 6-70) in conjunction with the eleven optional card sockets (which

- PROM resident system monitor, RAM resident assembler.
- Includes program development features such as address search (and pass count), next instruction indication, program flow verification.
- I/O expandable to 164 -bit input ports and 484 -bit output ports (all TTL compatible) allowing simulation of entire user system (processor and peripheral devices).
- Modular design with expansion capability provided for up to eleven optional or user designed modules.
contain all essential system signals) provide the capability for interfacing custom designed modules.

Program interrogation and alteration can be accomplished by using any desired combination of the front panel designer's console, a teletype, the imm 4-90 high speed paper tape reader, and other Intellec compatible peripherals. The front panel designer's console provides the capability of manually writing data into memory and displaying memory contents, monitoring CPU bus contents during each processor subcycle, "freezing" system status after executing of a predefined instruction after a specified number of passes, and verifying program flow. The teletype and reader serve as vehicles to input and output paper tapes and execute the system monitor.

## INTELLEC ${ }^{\circledR}$ 4/MOD 40

## MICROCOMPUTER DEVELOPMENT SYSTEM

- Complete hardware/software development system for the design and implementation of $\mathbf{4 0 4 0}$ CPU based microcomputer systems.
- TTY interface, front panel designer's console, and high speed papertape reader interface, in conjunction with PROM resident system monitor provide complete program loading, punching, monitoring, interrogation, and alteration capabilities.
- Program RAM (4K 8-bit bytes) provides a program development medium which lends itself to rapid and facile program monitoring and alteration.
- Data RAM ( 320 4-bit bytes expandable to $\mathbf{2 5 6 0}$ bytes) provides data storage capacity.
- Program PROM (expandable to 4K 8-bit bytes) in conjunction with the resident PROM programmer provide capability of simulating final ROM resident program.

The Intellec $4 / \mathrm{MOD} 40$ (imm 4-44A) is a complete, selfcontained microcomputer development system designed specifically to support the development and implementation of 4040 CPU based microcomputer systems. Its modular design provides the flexibility to adapt to any size user system and the resident software facilitates program development.
The basic Intellec 4/MOD 40 Microcomputer Development System consists of 4 microcomputer modules (CPU, RAM, MEMORY CONTROL, and PROM PROGRAMMER), power supplies, I/O connectors, console, and displays. The heart of the system is the imm $4-43$ central processor module built around Intel's high performance 4 -bit 4040 CPU. The imm 4-43 is a complete microcomputer system containing the system clock, 1 K 8 -bit bytes of PROM memory, 320 4-bit bytes of data RAM memory, 3 4-bit input ports and 8 4-bit output ports. The imm 6-28 program RAM memory module contains a $4 \mathrm{~K} \times 8$ memory array composed of Intel 2102 static random access memory elements. The imm 4-72 control module contains the circuitry required to interface the central processor module to the program RAM module. The imm 6-76 PROM programmer module provides the capability of programming Intel 1702A PROMs in conjunction with the front panel PROM socket and system monitor. All I/O ports are TTL compatible and accessible from the back panel 37-pin connectors. The front panel designer's console provides a means of monitoring and controlling system operation.
The Intellec ${ }^{\circledR}$ modular design allows great design system flexibility. Program PROM can be expanded to 4 K 8 -bit bytes using imm 6-26 or imm 4-22 optional modules. Data RAM can be expanded to 2560 4-bit bytes using imm 4-24 modules. I/O capability can be expanded to 164 -bit input and 48 4-bit output ports using optional imm 4-60 and 4-24 modules. The universal prototype card (imm 6-70) in conjunction with the eleven optional card sockets (which contain all essential system signals) provide the capability for interfacing custom designed modules.

- PROM resident system monitor, RAM resident assembler with edit feature included in standard systems software.
- Includes such standard program development features as program single step, address search (and pass count), next instruction indication, program flow verification.
- I/O expandable to $\mathbf{1 6} \mathbf{4}$-bit input ports and 48 4-bit output ports (all TTL compatible) allowing "hands-on" simulation of entire user system (processor and peripheral devices).
- RESET, STOP, INTERRUPT control signals available to user via back panel.
- Modular design with expansion capability provided for up to eleven optional or user designed modules.

The user RESET IN/OUT, STOP/STOP ACKNOWLEDGE, and INTERRUPT/INTERRUPT ACKNOWLEDGE control signals are all available at the back panel. Hence, the user can interrupt, halt, and reset the resident CPU via his own interface.

Program interrogation and alteration can be accomplished by using any desired combination of the front panel designer's console, a teletype, the imm 4-90 high speed paper tape reader, and other Intellec compatible peripherals. The front panel designer's console provides the capability of manually writing data into memory and displaying memory contents, monitoring CPU bus contents during each processor subcycle, "freezing" system status after executing of a predefined instruction after a specified number of passes, single-stepping the program and verifying program flow. The teletype and reader serve as vehicles to input and output paper tapes and execute the system monitor.


## imm4-90

## INTELLEC ${ }^{\circledR} 4$ <br> HIGH SPEED PAPER TAPE READER

- TAPE MOVEMENT

Tape Reading Speed: 0 to 200 characters per second asynchronous
Tape Stopping:
Stops "On Character"

- TAPE CHARACTERISTICS

Tapes must be prepared to ANSI $\times 3.18$
or EMCA 10 Standards for base materials and perforations.
Reads tape of any material with thickness between 0.0027" and 0.0045" witn transmissivity less than or equal to $57 \%$ (oiled buff paper tape).
Tape loading: in line
Tape width: 1 inch

- ELECTRICAL CHARACTERISTICS AC Power Requirement: 3 wire input with center conductor (earth ground) tied to chassis. 100,115 , or 127 VAC, single phase at 3.0 amps or 220 or 240 VAC and $1.5 \mathrm{amps} ; 47$ to 63 Hz .
- EQUIPMENT SUPPLIED

Paper Tape Reader
Reader Cable
Reader Flat Cable
Fanfold Tape Guide
Fanfold Paper Tape
Hardware Manual
Installation and Operations Guide
Fanfold Guide Installation Instructions
NOTE: Operation of the imm4-90 in conjunction with the Intellec 4/MOD 4 and Intellec 4/MOD 40 requires Version 2.0 software.

The imm4-90 high speed paper tape reader provides all Intellec 4 Microcomputer Development Systems with a high speed paper tape input that is twenty times faster than the standard ASR-33 teletype reader. This translates into a significantly faster development cycle due to a marked reduction in the time required for repetitive program loading, assembly, and editing operations.

The Intellec 4 monitor provides the capability of assigning the imm4-90 as an input device and contains the reader driver software. Tapes may be read in BNPF or hexadecimal format.
At least one optional imm4-60 Input/Output Module must be included in the Intellec system to provide the required reader input and output ports.


## PA4-04 PROGRAM ANALYZER FOR MCS-4 DEVELOPMENT SYSTEM

The PA4-04 Program Analyzer is a compact ( $9^{\prime \prime} \times 9^{\prime \prime}$ $\times 1.5^{\prime \prime}$ ) portable unit providing a powerful real-time analysis capability for MCS $-4^{\text {TM }}$ users. It was designed as an MCS-4 development tool and for convenient field service of microcomputer systems. Applications consist of software and system debugging, CPU data logging, program event detector, address comparator, binary display unit, and trouble shooting in the field.

The analyzer connects to the 4004 CPU via a 16 pin DIPCLIP and displays all of the significant CPU parameters. LED displays thus latch and display the contents of the four bit data bus displaying the address sent out by the CPU, the instruction received back from ROM and the execution by the CPU. Displays also indicate which CM-RAM line is active and what the last RAM/ROM point is (SRC-instructions). In the free running mode this display is naturally changing as the program runs.

Provisions have been made for examining the contents of the data bus and the status of the CPU at selected points in the program. This is done by entering the selected instruction number into the SEARCH ADDRESS switches provided on the front panel. Now as the program runs the PA4-04 will
latch the data at the selected instruction number. The display will hold until the reset button is hit (which also applies a reset pulse to the MCS-4 system being operated on):

While the display of the search address is latched, the next instruction can be examined by hitting the NEXT INSTRUCTION switch. Pushing the INCREMENT button will increment the program one more count and this can be continued indefinitely. The previous instruction can be examined by using the DECREMENT switch in the same fashion.

A switch selectable pass counter provides interrogation of program loops by delaying the display until after a preset number of passes (1 to 15) have been made through the preset SEARCH ADDRESS.

SEARCH CONTROL and TEST switches provide additional features for easy program debugging.

All displayed parameters are also accessible in buffered TTL form via external 16 pin DIP sockets on the back panel. This allows for external monitoring needed for data logging applications.

The PA4-04 requires a single external power supply ( +5 V DC, 2.0A) which is connected to banana plug provided on the back panel.


## SINGLE CHIP EIGHT-BIT PARALLEL CENTRAL PROCESSOR UNIT

```
- Instruction Cycle Time -
    12.5 \mus with 8008-1 or 20 }\mu\textrm{s
    with }800
    - Directly addresses 16K x }
    bits of memory (RAM, ROM,
    or S.R.)
- Interrupt Capability
```


## - 48 Instructions, Data Oriented <br> - Address stack contains eight 14-bit registers (including program counter) which permit nesting of subroutines up to seven levels

The 8008 is a single chip MOS 8-bit parallel central processor unit for the MCS-8 microcomputer system.
This CPU contains six 8 -bit data registers, an 8 -bit accumulator, two 8 -bit temporary registers, four flag bits (carry, zero, sign, parity), and an 8 -bit parallel binary arithmetic unit which implements addition, subtraction, and logical operations. A memory stack containing a 14 -bit program counter and seven 14 -bit words is used internally to store program and subroutine addresses. The 14 -bit address permits the direct addressing of 16 K words of memory (any mix of RAM, ROM or S.R.).

The instruction set of the 8008 consists of 48 instructions including data manipulation, binary arithmetic, and jump to subroutine.
The normal program flow of the 8008 may be interrupted through the use of the INTERRUPT control line. This allows the servicing of slow I/O peripheral devices while also executing the main program.
The READY command line synchronizes the 8008 to the memory cycle allowing any type or speed of semiconductor memory to be used.


## 8008 FUNCTIONAL PIN DESCRIPTION



## $D_{0}-D_{7}$

BI-DIRECTIONAL DATA BUS. All address and data communication between the processor and the program memory, data memory, and I/O devices occurs on these 8 lines. Cycle control information is also available.

## INT

INTERRUPT input. A logic " 1 " level at this input causes the processor to enter the INTERRUPT mode.

## READY

READY input. This command line is used to synchronize the 8008 to the memory cycle allowing any speed memory to be used.

## SYNC

SYNC output. Synchronization signal generated by the processor. It indicates the beginning of a machine cycle.
$\phi_{1}, \phi_{2}$
Two phase clock inputs.
$\mathbf{S}_{\mathbf{0}}, \mathbf{S}_{\mathbf{1}}, \mathbf{S}_{\mathbf{2}}$
MACHINE STATE OUTPUTS. The processor controls the use of the data bus and determines whether it will be sending or receiving data. State signals $S_{0}, S_{1}$, and $S_{2}$, along with SYNC inform the peripheral circuitry of the state of the processor.
$V_{c c}+5 \mathrm{~V} \pm 5 \%$
$V_{D D}-9 V \pm 5 \%$

## BASIC INSTRUCTION SET

## Data and Instruction Formats

Data in the 8008 is stored in the form of 8-bit binary integers. All data transfers to the system data bus will be in the same format.

$$
\frac{\mathrm{D}_{7} \mathrm{D}_{6} \mathrm{D}_{5} \mathrm{D}_{4} \mathrm{D}_{3} \mathrm{D}_{2} \mathrm{D}_{1} \mathrm{D}_{0}}{\text { DATA WORD }}
$$

The program instructions may be one, two, or three bytes in length. Multiple byte instructions must be stored in successive words in program memory. The instruction formats then depend on the particular operation executed.


For the MCS-8 a logic " 1 " is defined as a high level and a logic " 0 " is defined as a low level.
Index Register Instructions
The load instructions do not affect the flag flip-flops. The increment and decrement instructions affect all flipflops except the carry.

| MNEMONIC | MINIMUM STATES REQUIRED | INSTRUCTION CODE |  |  |  |  |  |  | DESCRIPTION OF OPERATION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $D_{7} D_{6}$ | $D_{5} D_{4} D_{3}$ |  |  |  | $\mathrm{D}_{1}$ |  |  |
| (1) MOV $r_{1}, r_{2}$ | (5) | 11 | D | D | D | S | S | S | Load index register $r_{1}$ with the content of index register $r_{2}$. |
| (2) MOV r, M | (8) | 11 | D | D | D | 1 | 1 | 1 | Load index register $r$ with the content of memory register $M$. |
| MOV M, r | (7) | 11 |  | 1 | 1 | S | S | S | Load memory register $M$ with the content of index register r. |
| (3) MVIr | (8) | $\begin{array}{ll} \hline 0 & 0 \\ B & B \end{array}$ | D |  | $\begin{aligned} & \mathrm{D} \\ & \mathrm{~B} \end{aligned}$ | 1 |  | $\begin{aligned} & 0 \\ & B \end{aligned}$ | Load index register $r$ with data B . . B. |
| MVI M | (9) | $\begin{array}{ll} 0 & 0 \\ B & B \end{array}$ |  | 1 $B$ | $\begin{aligned} & 1 \\ & \mathrm{~B} \end{aligned}$ | 1 |  | $\begin{aligned} & 0 \\ & B \end{aligned}$ | Load memory register M with data B . . B. |
| INR r | (5) | 0 O | D | D | D | 0 | 0 | 0 | Increment the content of index register $r(r \neq A)$. |
| DCR r | (5) | 00 |  | D | D | 0 | 0 | 1 | Decrement the content of index register $r$ ( $r \neq A)$. |

## Accumulator Group Instructions

The result of the ALU instructions affect all of the flag flip-flops. The rotate instructions affect only the carry flip-flop.

| ADD $r$ | (5) | 1 | 0 | 0 | 0 | 0 | S | S | S | Add the content of index register $r$, memory register $M$, or data B ... B to the accumulator. An overflow (carry) sets the carry flip-flop. <br> Add the content of index register $r$, memory register $M$, or data B ... B from the accumulator with carry. An overflow (carry) sets the carry flip-flop. <br> Subtract the content of index register $r$, memory register $M$, or data B . . B from the accumulator. An underflow (borrow) sets the carry flip-flop. <br> Subtract the content of index register $r$, memory register $M$, or data data B . . B from the accumulator with borrow. An underflow (borrow) sets the carry flip-flop. |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADD M | (8) | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |  |  |  |  |
| ADI | (8) | O | O |  |  | O | 1 |  |  |  |  |  |  |
| ADC r | (5) | 1 | 0 | 0 | 0 | 1 | S | S | S |  |  |  |  |
| ADC M | (8) | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |  |  |  |  |
| ACl | (8) |  | $\begin{aligned} & \hline 0 \\ & \mathrm{~B} \end{aligned}$ |  |  | 1 |  |  |  |  |  |  |  |
| SUB r | (5) | 1 | 0 | 0 | 1 | 0 | S | S | S |  |  |  |  |
| SUB M | (8) | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |  |  |  |  |
| SUI | (8) | 0 | O |  |  | 0 |  |  |  |  |  |  |  |
| SBB r | (5) | 1 | 0 | 0 | 1 | 1 | S | S | S |  |  |  |  |
| SBB M | (8) | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |  |  |  |  |
| SBI | (8) |  | O |  |  |  |  |  |  |  |  |  |  |

## BASIC INSTRUCTION SET

| MNEMONIC | MINIMUM STATES REQUIRED | $\mathrm{D}_{7} \mathrm{D}_{6}$ |  | INSTRUCTION CODE |  |  |  |  |  | DESCRIPTION OF OPERATION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |
| ANA r | (5) | 1 | 0 | 1 | 0 | 0 |  | S | S | Compute the logical AND of the content of index register $r$, memory register M , or data $\mathrm{B} \ldots \mathrm{B}$ with the accumulator. |
| ANA M | (8) | 1 | 0 | 1 | 0 | 0 |  | 1 | 1 |  |
| ANI | (8) |  |  | 1 |  | O |  |  |  |  |
| XRA r | (5) | 1 | 0 | 1 | 0 | 1 | S | S | S | Compute the EXCLUSIVE OR of the content of index register |
| XRAM | (8) | 1 | 0 | 1 | 0 | 1 |  | 1 | 1 | $r$, memory register $M$, or data B . . B with the accumulator. |
| XRI | (8) |  | O | 1 |  | 1 |  |  |  |  |
| ORA r | (5) | 1 | 0 | 1 | 1 | 0 | S | S | S | Compute the INCLUSIVE OR of the content of index register |
| ORA M | (8) | 1 | 0 | 1 | 1 | 0 |  | 1 | 1 | r , memory register m, or data B . . B with the accumulator . |
| ORI | (8) |  | O | 1 | 1 | O |  |  |  |  |
| CMP r | (5) | 1 | 0 | 1 | 1 | 1 | S | S | S | Compare the content of index register r , memory register M, |
| CMP M | (8) | 1 | 0 | 1 | 1 | 1 |  | 1 | 1 | or data B . . B with the accumulator. The content of the |
| CPI | (8) |  | O | 1 | 1 | 1 | 1 | O |  | accumulator is unchanged. |
| RLC | (5) | 0 | 0 | 0 | 0 | 0 |  | 1 | 0 | Rotate the content of the accumulator left. |
| RRC | (5) | 0 | 0 | 0 | 0 | 1 |  | 1 | 0 | Rotate the content of the accumulator right. |
| RAL | (5) | 0 | 0 | 0 | 1 | 0 |  | 1 | 0 | Rotate the content of the accumulator left through the carry. |
| RAR | (5) | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | Rotate the content of the accumulator right through the carry. |

Program Counter and Stack Control Instructions

| (4) JMP | (11) | $\begin{array}{ll} \hline 01 \\ \mathrm{~B}_{2} \mathrm{~B}_{2} \\ \times \mathrm{X} \\ \hline \end{array}$ | $\begin{array}{llll} x & x & x \\ B_{2} & B_{2} & B_{2} \\ B_{3} & B_{3} & B_{3} \\ \hline \end{array}$ | $\left.\begin{array}{\|ccc} 1 & 0 & 0 \\ B_{2} & B_{2} & B_{2} \\ B_{3} & B_{3} & B_{3} \end{array} \right\rvert\,$ | Unconditionarıy jump to memory address $\mathrm{B}_{3} \ldots \mathrm{~B}_{3} \mathrm{~B}_{2} \ldots \mathrm{~B}_{2}$. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (5) JNC, JNZ, JP, JPO | (9 or 11) | $\begin{array}{ll} 0 & 1 \\ \mathrm{~B}_{2} & \mathrm{~B}_{2} \\ \times & \mathrm{X} \end{array}$ | $\begin{aligned} & 0 \quad C_{4} C_{3} \\ & B_{2} B_{2} B_{2} \\ & B_{3} B_{3} B_{3} \end{aligned}$ | $\begin{array}{lll} 0 & 0 & 0 \\ B_{2} & B_{2} & B_{2} \\ B_{3} & B_{3} & B_{3} \end{array}$ | Jump to memory address $\mathrm{B}_{3} \ldots \mathrm{~B}_{3} \mathrm{~B}_{2} \ldots \mathrm{~B}_{2}$ if the condition. flip-flop is false. Otherwise, execute the next in:truction in sequence. |
| $\begin{aligned} & \text { JC, JZ } \\ & \text { JM, JPE } \end{aligned}$ | (9 or 11) | $\begin{array}{ll} \hline 0 & 1 \\ B_{2} & B_{2} \\ \times \times X \end{array}$ | $\begin{array}{ll} 1 & C_{4} \\ C_{3} \\ B_{2} & B_{2} \\ B_{2} & B_{2} \\ B_{3} & B_{3} \end{array}$ | $\left.\begin{array}{ccc} 0 & 0 & 0 \\ B_{2} & B_{2} & B_{2} \\ B_{3} & B_{3} & B_{3} \end{array} \right\rvert\,$ | Jump to memory address $\mathrm{B}_{3} \ldots \mathrm{~B}_{3} \mathrm{~B}_{2} \ldots \mathrm{~B}_{2}$ it the condition flip-flop is true. Otherwise, execute the next instructicn in sequence. |
| CALL | (11) | $\begin{array}{ll} 001 \\ B_{2} \mathrm{~B}_{2} \\ \times \quad \mathrm{X} \\ \hline \end{array}$ | $\begin{array}{lll} x & \times & x \\ B_{2} & B_{2} & B_{2} \\ B_{3} & B_{3} & B_{3} \\ \hline \end{array}$ | $\begin{array}{ccc} 1 & 1 & 0 \\ \mathrm{~B}_{2} & \mathrm{~B}_{2} & \mathrm{~B}_{2} \\ \mathrm{~B}_{3} & \mathrm{~B}_{3} & \mathrm{~B}_{3} \end{array}$ | Unconditionally call the subroutine at memory address $\mathrm{B}_{3} \ldots$ $\mathrm{B}_{3} \mathrm{~B}_{2} \ldots \mathrm{~B}_{2}$. Save the current address (up one level in the stack). |
| $\begin{aligned} & \text { CNC, CNZ, } \\ & \text { CP, СРО } \end{aligned}$ | (9 or 11) | $\begin{array}{ll} \hline 0 & 1 \\ B_{2} & B_{2} \\ \times & \mathrm{X} \end{array}$ | $\begin{aligned} & 0 \quad C_{4} \quad C_{3} \\ & B_{2} \\ & B_{2} \\ & B_{3} \\ & B_{3} \end{aligned} B_{3}$ | $\begin{array}{lll} 0 & 1 & 0 \\ B_{2} & B_{2} & B_{2} \\ B_{3} & B_{3} & B_{3} \end{array}$ | Call the subroutine at memory address $\mathrm{B}_{3} \ldots \mathrm{~B}_{3} \mathrm{~B}_{2} \ldots \mathrm{~B}_{2}$ if the condition flip-flop is false, and save the current address (up one level in the stack.) Otherwise, execute the next instruction in sequence. |
| $\begin{aligned} & \mathrm{CC}, \mathrm{CZ}, \\ & \mathrm{CM}, \mathrm{CP}, \end{aligned}$ | (9 or 11) | $\begin{array}{ll} \hline 0 & 1 \\ \mathrm{~B}_{2} & \mathrm{~B}_{2} \\ \mathrm{X} & \mathrm{X} \end{array}$ | $\begin{array}{lll} 1 & C_{4} & C_{3} \\ B_{2} & B_{2} & B_{2} \\ B_{3} & B_{3} & B_{3} \\ \hline \end{array}$ | $\left.\begin{array}{lll} 0 & 1 & 0 \\ B_{2} & B_{2} & B_{2} \\ B_{3} & B_{3} & B_{3} \end{array} \right\rvert\,$ | Call the subroutine at memory address $\mathrm{B}_{3} \ldots \mathrm{~B}_{3} \mathrm{~B}_{2} \ldots \mathrm{~B}_{2}$ if the condition flip-flop is true, and save the current address (up one level in the stack). Otherwise, execute the next instruction in sequence. |
| RET | (5) | 00 | $\times \times \times$ | 111 | Unconditionally return (down one level in the stack). |
| RNC, RNZ, <br> RP, RPO | (3 or 5) | 00 | $0 \mathrm{C}_{4} \mathrm{C}_{3}$ | 011 | Return (down one level in the stack) if the condition flip-flop is false. Otherwise, execute the next instruction in sequence. |
| RC, RZ RM, RPE | (3 or 5) | 00 | $1 \mathrm{C}_{4} \mathrm{C}_{3}$ | 011 | Return (down one level in the stack) if the condition flip-flop is true. Otherwise, execute the next instruction in sequence. |
| RST | (5) | 00 | A A A | 101 | Call the subroutine at memory address AAA000 (up one level in the stack). |

Input/Output Instructions

| IN | (8) | 0 | 1 | 0 | 0 | $M$ | $M M 1$ | Read the content of the selected input port (MMM) into the <br> accumulator. |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| OUT | (6) | 0 | 1 | R R M M M 1 | Write the content of the accumulator into the selected output <br> port (RRMMM, RR $\neq 00$ ). |  |  |  |

Machine Instruction

| HLT | $(4)$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\times$ | Enter the STOPPED state and remain there until interrupted. |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | $(4)$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |  |

## NOTES:

(1) $\quad$ SSS = Source Index Register These registers, $r_{i}$, are designated A(accumulator-000), DDD $=$ Destination Index Register $5 \mathrm{~B}(001), \mathrm{C}(010)$, $\mathrm{D}(011), \mathrm{E}(100), \mathrm{H}(101) \mathrm{L}(110)$.
(2) Memory registers are addressed by the contents of registers H \& L .
(3) Additional bytes of instruction are designated by BBBBBBBB.
(4) $\mathrm{X}=$ "Don't Care".
(5) Flag flip-flops are defined by $\mathrm{C}_{4} \mathrm{C}_{3}$ : carry ( 00 -overflow or underflow), zero ( 01 -result is zero), sign ( $10-\mathrm{MSB}$ of result is " 1 "). parity (11-parity is even).

## SINGLE CHIP 8-BIT N-CHANNEL MICROPROCESSOR

- $2 \mu$ Instruction Cycle
- Powerful Problem Solving Instruction Set
- Six General Purpose Registers and an Accumulator
- Sixteen Bit Program Counter for Directly Addressing up to 64 K Bytes of Memory
- Sixteen Bit Stack Pointer and Stack Manipulation Instructions for Rapid Switching of the Program Environment
- Decimal,Binary and Double Precision Arithmetic
- Ability to Provide Priority Vectored Interrupts
- 512 Directly Addressed I/O Ports

The Intel ${ }^{\top} 8080$ is a complete 8 -bit parallel central processing unit (CPU). It is fabricated on a single LSI chip using Intel's $n$ channel silicon gate MOS process. This offers the user a high performance solution to control and processing applications. The 8080 contains six 8 -bit general purpose working registers and an accumulator. The six general purpose registers may be addressed individually or in pairs providing both single and double precision operators. Arithmetic and logical instructions set or reset four testable flags. A fifth flag provides decimal arithmetic operation.
The 8080 has an external stack feature wherein any portion of memory may be used as a last in/first out stack to store/ retrieve the contents of the accumulator, flags, program counter and all of the six general purpose registers. The sixteen bit stack pointer controls the addressing of this external stack. This stack gives the 8080 the ability to easily handle multiple level priority interrupts by rapidly storing and restoring processor status. It also provides almost unlimited subroutine nesting. This microcoprocessor has been designed to simplify systems design. Separate 16 -line address and 8 -line bidirectional data busses are used to facilitate easy interface to memory and I/O. Signals to control the interface to memory and I/O are provided directly by the 8080. Ultimate control of the address and data busses resides with the HOLD signal. It provides the ability to suspend processor operation and force the address and data busses into a high impedance state. This permits ORtying these busses with other controlling devices for (DMA) direct memory access or multi-procesisor operation.


## 8080 FUNCTIONAL PIN DEFINITION

The following describes the function of all of the 8080 I/O pins. Several of the descriptions refer to internal timing periods. [1]
$A_{15} \cdot A_{0}$ (output three-state)
ADDRESS BUS; the address bus provides the address to memory (up to 64 K 8 -bit words) or denotes the I/O device number for up to 256 input and 256 output devices. $A_{0}$ is the least significant address bit.

## $D_{7}-D_{0}$ (input/output three-state)

DATA BUS; the data bus provides bidirectional communication between the CPU, memory, and I/O devices for instructions and data transfers. $D_{0}$ is the least significant bit.
SYNC (output)
SYNCHRONIZING SIGNAL; the SYNC pin provides a signal to indicate the beginning of each machine cycle.

## DBIN (output)

DATA BUS IN; the DBIN signal indicates to external circuits that the data bus is in the input mode. This signal should be used to enable the gating of data onto the 8080 data bus from memory or I/O.

## READY (input)

READY; the READY signal indicates to the 8080 that valid memory or input data is available on the 8080 data bus. This signal is used to synchronize the CPU with slower memory or I/O devices. If after sending an address out the 8080 does not receive a READY input, the 8080 will enter a WAIT state for as long as the READY line is low. READY can also be used to single step the CPU.
WAIT (output)
WAIT; the WAIT.signal acknowledges that the CPU is in a WAIT state.

## $\overline{\text { WR }}$ (output)

WRITE; the $\overline{W R}$ signal is used for memory WRITE or I/O output control. The data on the data bus is stable while the $\overline{W R}$ signal is active low ( $\overline{W R}=0$ ).
HOLD (input)
HOLD; the HOLD signal requests the CPU to enter the HOLD state. The HOLD state allows an external device to gain control of the 8080 address and data bus as soon as the 8080 has completed its use of these buses for the current machine cycle. It is recognized under the following conditions: ,

- the CPU is in the HALT state.
- the CPU is in the T2 or TW state and the READY signal is active. As a result of entering the HOLD state the CPU ADDRESS BUS ( $A_{15}-A_{0}$ ) and DATA BUS $\left(D_{7}-D_{0}\right)$ will be in their high impedance state. The CPU acknowledges its state with the HOLD ACKNOWLEDGE (HLDA) pin.


## HLDA (output)

HOLD ACKNOWLEDGE; the HLDA signal appears in response to the HOLD signal and indicates that the data and address bus will go to the high impedance state. The HLDA signal begins at:

- T3 for READ memory or input.
- The ,Clock Period following T3 for WRITE memory or OUTPUT operation.


Pin Configuration

In either case, the HLDA signal appears after the rising edge of $\phi_{1}$ and high impedance occurs after the rising edge of $\phi_{2}$.

## INTE (output)

INTERRUPT ENABLE; indicates the content of the internal interrupt enable flip/flop. This flip/flop may be set or reset by the Enable and Disable Interrupt instructions and inhibits interrupts from being accepted by the CPU when it is reset. It is automatically reset (disabling further interrupts) at time T1 of the instruction fetch cycle (M1) when an interrupt is accepted and is also reset by the RESET signal.

## INT (input)

INTERRUPT REQUEST; the CPU recognizes an interrupt request on this line at the end of the current instruction or while halted. If the CPU is in the HOLD state or if the Interrupt Enable flip/flop is reset it will not honor the request.

RESET (input) ${ }^{[2]}$
RESET; while the RESET signal is activated, the content of the program counter is cleared. After RESET, the program will start at location 0 in memory. The INTE and HLDA flip/flops are also reset. Note that the flags, accumulator, stack pointer, and registers are not cleared.
$V_{\text {SS }} \quad$ Ground Reference.
$V_{\text {dd }} \quad+12 \pm 5 \%$ Volts.
$V_{\text {cc }} \quad+5 \pm 5 \%$ Volts.
$\mathbf{V}_{\mathrm{bb}} \quad-5 \pm 5 \%$ Volts (substrate bias).
$\phi_{1}, \phi_{2} 2$ externally supplied clock phases. (non TTL compatible)

## INSTRUCTION SET

The accumulator group instructions include arithmetic and logical operators with direct, indirect, and immediate addressing modes.
Move, load, and store instruction groups provide the ability to move either 8 or 16 bits of data between memory, the six working registers and the accumulator using direct, indirect, and immediate addressing modes.
The ability to branch to different portions of the program is provided with jump, jump conditional, and computed jumps. Also the ability to call to and return from subroutines is provided both conditionally and unconditionally. The RESTART (or single byte call instruction) is useful for interrupt vector operation.
Double precision operators such as stack manipulation and double add instructions extend both the arithmetic and interrupt handling capability of the 8080 . The ability to
increment and decrement memory, the six general registers and the accumulator is provided as well as extended increment and decrement instructions to operate on the register pairs and stack pointer. Further capability is provided by the ability to rotate the accumulator left or right through or around the carry bit.

Input and output may be accomplished using memory addresses as I/O ports or the directly addressed I/O provided for in the 8080 instruction set.
'The following special instruction group completes the 8080 instruction set: the NOP instruction, HALT to stop processor execution and the DAA instructions provide decimal arithmetic capability. STC allows the carry flag to be directly set, and the CMC instruction allows it to be complemented. CMA complements the contents of the accumulator and XCHG exchanges the contents of two 16 -bit register pairs directly.

## Data and Instruction Formats

Data in the 8080 is stored in the form of 8 -bit binary integers. All data transfers to the system data bus will be in the same format.

$$
\frac{D_{7} D_{6} D_{5} D_{4} D_{3} D_{2} D_{1} D_{0}}{\text { DATA WORD }}
$$

The program instructions may be one, two, or three bytes in length. Multiple byte instructions must be stored in successive words in program memory. The instruction formats then depend on the particular operation executed.

One Byte Instructions

$$
\begin{array}{|llllllll|}
\hline D_{7} & D_{6} & D_{5} & D_{4} & D_{3} & D_{2} & D_{1} & D_{0} \\
\hline
\end{array}
$$

Two Byte Instructions

| $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |

op CODE
OPERAND

## TYPICAL INSTRUCTIONS

Register to register, memory reference, arithmetic or logical, rotate, return, push, pop, enable or disable Interrupt instructions

Immediate mode or I/O instructions

Jump, call or direct load and store instructions

| $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |
| $D_{7}$ | $D_{6}$ | $D_{5}$ | $D_{4}$ | $D_{3}$ | $D_{2}$ | $D_{1}$ | $D_{0}$ |

OP CODE
LOW ADDRESS OR OPERAND 1
HIGH ADDRESS OR OPERAND 2

## INSTRUCTION SET

## Summary of Processor Instructions



NOTES: 1. DDD or SSS - $000 \mathrm{~B}-001 \mathrm{C}-010 \mathrm{D}-011 \mathrm{E}-100 \mathrm{H}-101 \mathrm{~L}-110$ Memory - 111 A .
2. Two possible cycle times, $(5 / 11)$ indicate instruction cycles dependent on condition flags.

## 8308

## 8K STATIC MOS ROM

The Intel 8308 is an 8,192 bit static MOS Read Only Memory organized as 1024 words by 8 -bits.

The access time is 450 nanoseconds.
This ROM is designed for 8080 microcomputer system applications where high performance, large bit storage, and simple interfacing are important design objectives.
The inputs and outputs are fully TTL compatible.
Three state outputs permit OR-tie capability. Two chip select inputs are provided for easy system memory expansion.


## 8316

## 16K STATIC MOS ROM

The Intel 8316 is a 16,384 bit static MOS read only memory organized as 2048 words by 8 -bits. This ROM is designed for microcomputer memory applications where high performance, large bit storage, and simple interfacing are important design objectives.

The 8316 access time is $2 \mu \mathrm{sec}$.
The inputs and outputs are fully TTL compatible. This device operates with a single +5 V power supply. The three chip select inputs are programmable. Any combination of active high or low level chip select inputs can be defined and the desired chip select code is fixed during the masking process. These three programmable chip select inputs, as well as OR-tie compatibility on the outputs, facilitate easy memory expansion.

## 8604



## HIGH SPEED 4096 BIT

## ELECTRICALLY PROGRAMMABLE ROM

The 8604 is a $512 \times 8$ electrically programmable ROM ideally suited for high performance microcomputer systems where fast turnaround is important for system program development and for small volumes of identical programs in production systems.
The 8604 has an access time of 100 nanoseconds. It is fully decoded.

Chip select lines are available which permit easy system memory expansion.

The 8604 is a Schottky Bipolar device.


## 8702A, 8702A-4

## 2K REPROGRAMMABLE PROM

The 8702A is a 256 word by 8 -bit electrically programmable ROM ideally suited for microcomputer system development where a fast turn-around and pattern experimentation are important. The 8702A circuitry is entirely static; no clocks are required.

8702A access time is $1.3 \mu \mathrm{sec}$.
8702A-4 access time is $2.3 \mu \mathrm{sec}$.
The 8702A is packaged in a 24 pin dual-in-line package with a transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device.

A pin-for-pin metal mask programmed ROM, the Intel 8302, is ideal for large volume production runs.

*THIS PIN IS THE DATA INPUT LEAD DURING PROGRAMMING.

## 8101

## 1024 BIT (256 x 4) <br> STATIC MOS RAM <br> WITH SEPARATE I/O

The Intel 8101 is a 256 word by 4 bit static random access memory element using normally off N channel MOS devices.
The 8101 access time is 850 ns .
It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data.
It is directly TTL compatible in all respects: inputs, outputs, and a single +5 V supply. Two chip-enables allow easy selection of an individual package when outputs are OR-tied. An output disable is provided so that data inputs and outputs can be tied for common I/O systems. Output disable is then used to eliminate any bidirectional logic.
The 8101 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives.


## 8111

## 1024 BIT (256 x 4) <br> STATIC MOS RAM WITH COMMON I/O AND OUTPUT DISABLE

The Intel 8111 is a 256 word by 4 bit static random access memory element using normally off N channel MOS devices.

The 8111 access time is 850 ns .
It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data. Common input/ output pins are provided.
It is directly TTL compatible in all respects: inputs, outputs, and a single +5 V supply. Separate chip enable ( $\overline{\mathrm{CE}}$ ) leads allow easy selection of an individual package when outputs are OR-tied.
The 8111 is designed for memory applications in small systems where high performance, low cost, large bit storage, and simple interfacing are important design objectives.


## 8102, 8102-2

## 1024 BIT (1K×1) <br> STATIC MOS RAM

The 8102 is a 1024 word by 1 bit random access memory element with an access time of 1300 ns . The 8102-2 has an access time of 850 ns .
Both devices use DC stable (static) circuitry and require no clocks or refreshing to operate. Data is read out non-destructively and has the same polarity as the input data. They are designed for high performance, low cost microcomputer systems. They are TTL compatible in all respects. A separate chip enable ( $\overline{\mathrm{CE}}$ ) allows easy selection of packages when outputs are OR-tied.


## 8102A-4

## 1024 BIT (1K x1) STATIC MOS RAM

The 8102A-4 is a 1024 word by 1 bit random access memory element with an access time of 450 ns .
The 8102A-4 may also be supplied in a power-down version with low standby power requirements.

The 8102A-4 uses DC stable (static) circuitry and requires no clocks or refreshing to operate. Data is read out non-destructively and has the same polarity as the input data. The device is TTL compatible in all respects. A separate chip enable ( $\overline{\mathrm{CE}}$ ) allows easy selection of packages when outputs are ORtied.


## 8107A

## 4096 BIT <br> FULLY DECODED DYNAMIC RAM

The Intel 8107A is a 4096 word by 1 -bit dynamic n-channel MOS RAM.

The access time is 420 nanoseconds.
It was designed for memory applications where very low cost and large bit storage are important design objectives. The 8107A uses dynamic circuitry which reduces the operation and standby power dissipation.
Reading information from the memory is nondestructive. Refreshing is accomplished by performing one read cycle on each of the 64 row addresses. Each row address must be refreshed every two milliseconds. The memory is refreshed whether Chip Select is a logic one or a logic zero.


## MINIMUM 8080 SYSTEM



## 8212

## 8-BIT INPUT/OUTPUT PORT

The 8212 input/output port consists of an 8 -bit latch with tri-state output buffers along with control and device selection logic. Also included is a service request flip-flop for the generation and control of interrupts to the microprocessor.
The device is multimode in nature. It can be used to implement latches, gated buffers or multiplexers. Thus, all of the principal peripheral and input/output functions of a microcomputer system can be implemented with this device.

The 8212 requires only $.25 \mu \mathrm{~A}$ input current, permitting direct connection to MOS data and address lines of Intel CPU's.

The high voltage ( 3.65 V ) output level provides direct interface with the 8008 or 8080 CPU.



## 8216

## 4-BIT PARALLEL BI-DIRECTIONAL BUS DRIVER

The 8216 is a 4 -bit bi-directional bus driver/receiver.

All inputs are low power TTL compatible.
For driving MOS, the DO outputs provide $\mathrm{V}_{\mathrm{OH}}(3.65 \mathrm{~V})$, and for high capacitance terminated bus structures, the DB outputs provide a higher $\mathrm{lOL}(50 \mathrm{~mA})$ capability.
All outputs may be tri-stated.
The 8216 is ideal as the data bus buffer/ driver for the 8080 CPU . It may also be used with other MCS CPUs.



## 8251

## UNIVERSAL COMMUNICATION INTERFACE

The 8251 is a Universal Synchronous/Asynchronous Transmitter/Receiver (USART) Chip that is designed for data communications in microcomputer systems. The USART is used as a peripheral device and it is programmed by the CPU to operate using virtually any serial data transmission technique presently in use (including (BM Bi-Sync). The USART accepts data characters from the CPU in parallel format and then converts them into a continuous serial data stream for transmission. Simultaneously it can receive serial data streams and convert them into parallel data characters for the CPU. The USART will signal the CPU whenever it can accept a new character for transmission or whenever it has received a character for the CPU. The CPU can read the complete status of the USART at any time. These include data transmission errors and control signals such as SYNDET, TxEMPT.
The 8251 is fully compatible with the 8080 CPU and operates on a single +5 V DC supply. It also requires only one TTL level clock. Error detection signals are supplied. Character synchronization and automatic SYNC insertion or deletion operating modes are possible.


## 8255

## PROGRAMMABLE

 PERIPHERAL INTERFACEThe 8255 is a general purpose programmable I/O device designed for use with both the 8008 and 8080 microprocessors. It has 24 I/O pins which may be individually programmed in two groups of twelve and used in three major modes of operation. In the first mode (Mode 0), each group of twelve I/O pins may be programmed in sets of 4 to be input or output. In Mode 1, the second mode, each group may be programmed to have 8 lines of input or output. Of the remaining four pins
three are used for handshaking and interrupt control signals. The third mode of operation (Mode 2) is a Bi-directional Bus mode which uses 8 lines for a bi-directional bus, and five lines, borrowing one from the other group, for handshaking.
Other features of the 8255 include bit set and reset capability and the ability to source 1 mA of current at 1.5 volts. This allows darlington transistors to be directly driven for applications such as printers and high voltage displays.


8205

## ONE OUT OF EIGHT DECODER

The 8205 decoder can be used for expansion of systems which utilize input ports, output.ports, and memory components with active low chip select input.
When the 8205 is enabled, one of its eight outputs goes "low", thus a single row of a memory is selected. The 3 chip enable inputs on the 8205 allow easy system expansion.
For very large systems, 8205 decoders can be cascaded such that each decoder can drive eight other decoders for arbitrary memory expansions.


| ADDRESS |  |  | ENABLE |  |  | OUTPUTS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{A}_{0}$ | $A_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{E}_{1}$ | $\mathrm{E}_{2}$ | $\mathrm{E}_{3}$ | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| L | L | L | L | L | H | L | H | H | H | H | H | H | H |
| H | L | L | L | L | H | H | L | H | H | H | H | H | H |
| L | H | L | L | L | H | H | H | L | H | H | H | H | H |
| H | H | L | L | L | H | H | H | H | L | H | H | H | H |
| L | L | H | L | L | H | H | H | H | H | L | H | H | H |
| H | L | H | L | L | H | H | H | H | H | H | L | H | H |
| L | H | H | L | L | H | H | H | H | H | H | H | L | H |
| H | H | H | L | L | H | H | H | H | H | H. | H | H | L |
| X | X | X | L | L | L | H | H | H | H | H | H | H | H |
| X | X | $x$ | H | L | L | H | H | H | H | H | H | H | H |
| X | $\times$ | X | L | H | L | H | H | H | H | H | H | H | H |
| X | $x$ | $x$ | H | H | L | H | H | H | H | H | H | H | H |
| X | X | X | H | L | H | H | H | H | H | H | H | H | H |
| X | X | X | L | H | H | H | H | H | H | H | H | H | H |
| X | X | X | H | H | H | H | H | H | H | H | H | H | H |

## 8210

## TTL-TO-MOS LEVEL SHIFTER and HIGH VOLTAGE CLOCK DRIVER

The 8210 is a Bipolar-to-MOS level shifter and high voltage driver, each with current driving capabilities suitable for driving N-channel MOS memory devices. The 8210 is particularly suitable for driving the 8107A N-channel MOS memory chips. The 8210 operates from the 5 volt and 12 volt power supplies used to bias the memory devices. The four low voltage drivers feature two common enable inputs per pair of drivers which permits address or data decoding. The high voltage driver
swings the 12 volts required to drive the chip enable (clock) input for the 8107A.

The 8210 high voltage driver requires an externally connected PNP transistor. The PNP base is connected to pin 12, the collector to pin 11, and the emitter to pin 10 or $V_{D D}$. The use of a fast switching, high voltage, high current gain PNP, like the 2 N 5057 is recommended.


## 8201

## CLOCK GENERATOR AND DRIVER FOR 8008 CPU

The 8201 generates the two phase clock signals used by the 8008 CPU. Both TTL and MOS level signals are available. Only an external crystal is required for the 8201.

A reset signal generator is also provided for power on or external reset requirements. The internal divider is selectable with the MODE line.


## 8224

## CLOCK GENERATOR AND DRIVER FOR 8080 CPU

The 8224 is a single chip clock generator/driver for the 8080 CPU . It is controlled by a crystal, selected by the designer, to meet a variety of system speed requirements.
Also included are circuits to provide power-up reset, advance status strobe and synchronization of ready.
The 8224 provides the designer with a significant reduction of packages used to generate clocks and timing for 8080.


## 8214

## PRIORITY INTERRUPT CONTROL UNIT

The 8214 is an eight level priority interrupt control unit designed to simplify interrupt driven microcomputer systems.
The PICU can accept eight requesting levels; determine the highest priority, compare this priority to a software controlled current status register and issue an interrupt to the system along with vector information to identify the service routine.

The 8214 is fully expandable by the use of open collector interrupt output and vector information. Control signals are also provided to simplify this function.

The PICU is designed to support a wide variety of vectored interrupt structures and reduce package count in interrupt driven microcomputer systems.


## 8228

## SYSTEM CONTROLLER

AND BUS DRIVER FOR 8080 CPU

The 8228 is a single chip system controller and bus driver for MCS-80. It generates all signals required to directly interface MCS-80 family RAM, ROM, and I/O components.
A bi-directional bus driver is included to provide high system TTL fan-out. It also provides isolation of the 8080 data bus from memory and t/O. This allows for the optimization of control signals, enabling the systems designer to use signals, enabling the systems designer to use
slower memory and I/O. The isolation of the bus driver also provides for enhanced system noise immunity.
A user selected single level interrupt vector (RST 7) is provided to simplify real time, interrupt driven, small system requirements.
The 8228 is designed to support a wide variety of system bus structures and also reduce system package count for cost effective, reliable, design of MCS-80 systems.

## INTELLEC ${ }^{\circledR} 8$ /MOD 8 MICROCOMPUTER DEVELOPMENT SYSTEM

- Complete Hardware/Software Development System for the design and implementation of 8008 CPU based microcomputer systems.
- Front panel designer's console provides complete system control and monitoring functions.
- 8 K bytes of random access memory (RAM) expandable to 16 K bytes.
- 2K bytes of erasable and field programmable read only memory (PROM) expandable to 16 K bytes.
- Self contained PROM programming facility with zero insertion force PROM socket.

The Intellec 8/MOD 8 (imm 8-80A) is a complete, selfcontained microcomputer development system designed specifically to support the development and implementation of 8008 CPU based microcomputer systems. Its modular design facilitates the development of both large and small MCS8 system.
The basic Intellec 8/MOD 8 consists of seven standard microcomputer modules (CPU, RAM, PROM, I/O, PROM Programmer, Front Panel Control) and power supplies enclosed in a finished table top cabinet. The heart of the system is the imm 8-82 central processor module built around Intel's 8008 p-channel 8 -bit CPU on a single chip.
The Intellec ${ }^{\circledR}$ Development System directly supports up to 16K of memory, eight input ports, twenty-four output ports, and provides expansion capability for custom designed microcomputer modules within the system chassis.

The front panel designer's console provides an easy means of monitoring and controlling system operation, manually moving data to and from memory and input/output devices, setting hardware breakpoints, and executing or debugging programs.

The Intellec 8/MOD 8 has 10K bytes of memory in its basic configuration which can be expanded to 16 K bytes within the system chassis. Of the basic 10 K bytes of memory, 8 K bytes are random access read/write memory located on two imm 6-28 RAM memory modules. This memory can be used for both data and program storage. The remaining 2 K bytes

- Four 8-bit input and four 8-bit output ports.
- Integral asynchronous serial data communications capability at 110,1200 , or 2400 baud.
- Discrete teletype interface ( 20 mA current loop).
- Standard system software includes a PROM resident system monitor, RAM resident Macro-Assembler and RAM resident text editor.
- Expansion capability provided for up to 16 standard or custom designed microcomputer modules.
of memory are located on the imm 6-26 PROM memory module and contain the Intellec 8/MOD 8 system monitor in eight Intel ${ }^{\circledR}$ 1702A erasable and field programmable read only memory chips. Eight additional sockets ( 2 K bytes) are available on the imm 6-26 for expansion.

The PROM and RAM memory modules may be used in any combination to make up the 16 K of directly addressable memory housed in the system chassis. Facilities are built into these modules so that combinations of RAM, ROM or PROM may be mixed in 256 byte increments.

The self-contained PROM programming module allows Intel ${ }^{\circledR}$ 1602A or 1702A PROMs to be programmed and verified directly from RAM or PROM memory.


## INTELLEC ${ }^{\circledR}$ 8/MOD 80 <br> MICROCOMPUTER DEVELOPMENT SYSTEM

- Complete Hardware/Software Development System for the design and implementation of $\mathbf{8 0 8 0}$ CPU based microcomputer systems.
- Front panel designer's console provides complete system control and monitoring functions.
- 8K bytes of random access memory (RAM) expandable to 16 K bytes.
- 2K bytes of erasable and field programmable read only memory (PROM) expandable to $\mathbf{1 6 K}$ bytes.
- Self-contained PROM programming facility with zero insertion force PROM socket.

The Intellec $8 / \mathrm{MOD} 80$ (imm 8-84A) is a complete, selfcontained microcomputer development system designed specifically to support the development and implementation of 8080 CPU based microcomputer systems. Its modular design facilitates the development of both large and small MCS-80 systems.
The basic Intellec 8/MOD 8 consists of seven standard microcomputer modules (CPU, RAM, PROM, I/O, PROM Programmer, Front Panel Control) and power supplies enclosed in a finished table top cabinet. The heart of the system is the imm $8-83$ central processor module built around Intel's 8080 high performance n-channel 8 -bit CPU on a single chip.
The Intellec Development System directly supports up to 16 K of memory, four to sixteen input ports, four to twentyeight output ports, and provides expansion capability for custom designed microcomputer modules within the system chassis.
External expansion enclosures may be designed to support up to 64 K of memory, 256 input ports and 256 output ports.
The front panel designer's console provides an easy means of monitoring and controlling system operation, manually moving data to and from memory and input/output devices, setting hardware breakpoints, and executing or debugging programs.

The Intellec 8/MOD 80 has 10 K bytes of memory in its basic configuration which can be expanded to 16 K bytes within the system chassis. Of the basic 10K bytes of memory, 8 K bytes are random access read/write memory located on two imm 6-28 RAM memory modules. This memory can

- Four 8-bit input and four 8-bit output ports.
- Integral asynchronous serial data communications capability at 110, 1200, or 2400 baud.
- Discrete teletype interface ( 20 mA current loop).
- Standard system software includes a PROM resident system monitor, RAM resident macro-assembler and RAM resident text editor.
- Expansion capability provided for up to 16 standard or custom designed microcomputer modules.
be used for both data and program storage. The remaining 2 K bytes of memory are located on the imm 6-26 PROM memory module and contain the Intellec 8/MOD 80 system monitor in eight Intel 1702A erasable and field programmable read only memory chips. Eight additional sockets ( 2 K bytes) are available on the imm 6-26 for expansion.
The PROM and RAM memory modules may be used in any combination to make up the 16 K of directly addressable memory housed in the system chassis. Facilities are built into these modules so that combinations of RAM, ROM or PROM may be mixed in 256 byte increments.
The self-contained PROM programming module allows Intel ${ }^{\circledR}$ 1602A or 1702A PROMs to be programmed and verified directly from RAM or PROM memory.



## imm8-90

## INTELLEC ${ }^{\oplus} 8$

## HIGH SPEED PAPER TAPE READER

- TAPE MOVEMENT

Tape Reading Speed:
0 to 200 characters per second
asynchronous
Tape Stopping:
Stops "On Character"

## - TAPE CHARACTERISTICS

Tapes must be prepared to ANSI $\times 3.18$
or EMCA 10 Standards for base materials and perforations.
Reads tape of any material with thickness between $0.0027^{\prime \prime}$ and $0.0045^{\prime \prime}$ with transmissivity less than or equal to $57 \%$ (oiled buff paper tape).
Tape loading: in line
Tape width: 1 inch

- ELECTRICAL CHARACTERISTICS

AC Power Requirement:
3 wire input with center conductor (earth ground) tied to chassis. 100,115 , or 127
VAC, single phase at 3.0 amps or
220 or 240 VAC and $1.5 \mathrm{amps} ; 47$ to 63 Hz .

- EQUIPMENT SUPPLIED

Paper Tape Reader
Reader Cable
Reader Flat Cable
Fanfold Tape Guide
Fanfold Paper Tape
Hardware Manual
Installation and Operations Guide
Fanfold Guide Installation Instructions

NOTE: Version 2 software must be used when operating with Intellec ${ }^{\circledR} 8 / \mathrm{Mod} 8$ Microcomputer Development System.

The imm8-90 high speed paper tape reader provides all Intellec 8 Microcomputer Development Systems with a high speed paper tape input that is over twenty times faster than the standard ASR-33 teletype reader. This translates into a significantly faster development cycle due to a marked reduction in the time required for repetitive program loading, assembly, and editing operations.

The Intellec 8 monitor software provides two key capabilities which significantly enhance the systems performance of the imm8-90. A general purpose paper tape reader driver is included in the Intellec 8 Monitor. It enables all systems software to utilize the high speed reader features and is callable by user written application programs. The monitor also provides dynamic I/O reconfiguration permitting instantaneous reassignment of physical devices to logical devices.


## MICROCOMPUTER MODULES

## MCS-4/40 ${ }^{\text {TM }}$

Modules may be ordered individually. All modules are 8" wide, $6.18^{\prime \prime}$ high and use standard 100-pin connectors.

## imm4-42 Central Processor Module

- This is a complete microcomputer svstem with the processor, program storage, data storage, and I/O in a single module.
- The heart of this module is Intel's 4004 single chip fourbit parallel processor - p-channel silicon gate MOS.
- Accumulator and sixteen working registers (4-bit).
- Subroutine nesting up to 3 levels.
- For development work, the CPU interfaces to standard semiconductor memory elements (provided by Intel's standard memory and I/O interface set 4008/4009).
- Sockets for 1 K bytes of PROM (Intel 1702A PROM) are provided.
- 320 words (4-bit) of data storage (Intel 4002) are provided.
- Four 4-bit input ports and eight 4-bit output ports (includes TTY interface).
- Bus-oriented expansion of memory and I/O.
- Two phase crystal clock.


## imm4-43 Central Processor Module

- Complete microcomputer system with Intel's high performance 4040 4-bit processor, program storage, data storage, $\mathrm{I} / \mathrm{O}$ and system clock in a single module.
- 60 instructions including decimal arithmetic, register-to-register transfers, conditional branching, logical operations and I/O.
- Interrupt capability.
- Single step capability.
- 24 index registers.
- Subroutine nesting to 7 levels.
- Direct interface capability to all standard memories (i.e., TTL, NMOS, PMOS, CMOS) through Intel's 4289 Standard Memory Interface chip.
- Sockets for $1 \mathrm{~K} \times 8$ bytes of program memory (Intel 4702A PROM) expandable to $4 \mathrm{~K} \times 8$ using optional imm6-26 or imm4-24 modules.
- 320 4-bit bytes of data storage (Intel 4002) expandable to $2560 \times 4$ using optional imm4-22 or imm4-24
- modules.
- Four 4-line input ports and eight 4-line output ports expandable to 16 input and 48 output ports using optional imm4-60, imm4-22 or imm4-24 modules.
- Two phase crystal clock.


## imm4-22 Instruction/Data Storage Module

- This microcomputer module has memory capacity identical to the Central Processor Module and is used for expanding memory and I/O.
- Sockets for 1 K bytes of PROM program storage are provided.
- 320 words (4-bit) of data storage are provided.
- Four 4-bit input ports and eight 4-bit output ports.

imm4-42 Central Processor Module


## imm4-24 Data Storage Module

- This microcomputer module has capacity for sixteen Intel 4002 RAMS - 1280 words (4-bit) of data storage.
- 320 words (4-bit) of data storage are provided.
- A maximum Intellec 4 system may contain up to 2560 words of storage - decoding for this expansion is provided.
- A 4-bit output port is associated with each RAM on this microcomputer module providing sixteen 4-bit output ports on each module.
- All output ports are TTL compatible.


## imm4-60 Input/Output Module

- This module provides input and output port expansion without additional memory.
- Eight 4-bit input ports and eight 4-bit output ports are provided.
- Ports on this module are TTL compatible.


## MICROCOMPUTER MODULES

## MCS- $8^{\text {TM }}$

## imm8-82 Central Processor Module

- Intel's 8080-1 eight-bit parallel single chip CPU -p-channel silicon gate MOS.
- Accumulator and six 8 -bit working registers.
- Subroutine nesting up to seven levels.
- Interface to 16 K 8 -bit bytes of PROM, ROM, or RAM via the PROM Memory Module and RAM Memory Module.
- Interface for expansion to eight 8-bit input ports and twenty-four 8-bit output ports, via the I/O and Output Modules.
- Interrupt capability.
- Two phase crystal clock.
- All module interfaces are TTL compatible.
imm8-60 Input/Output Module
- Four 8-bit input ports (32 lines).
- Four 8-bit data latching output ports ( 32 lines).
- One pair of ports for TTY communication.
- All input and output ports are TTL compatible.


## imm8-62 Output Module

- Eight 8-bit data latching output ports ( 64 lines).
- All output ports are TTL compatible.


## MCS-80 ${ }^{\text {Tw }}$

## imm8-83 CPU Module

- Complete 8-bit parallel central processor module with system clocks, interface and control for memory, I/O ports, and real time interrupt.
- Utilizes Intel's high performance 8080 single chip n-channel microcomputer.
- $2.5 \mu$ second instruction execution time.
- 78 basic instructions including the entire 8008 instruction set.
- Direct addressing of up to 64 K bytes of any speed ROM, PROM, or RAM memory.
- Unlimited subroutine nesting.
- Seven working registers - six 8 -bit general purpose registers and an 8-bit accumulator.
- Separate 16 -bit address bus, 8 -bit output bus and 3 multiplexed 8 -bit input busses for I/O input, memory input and interrupt data.
- Direct addressing of 256 input and 256 output ports.
- Multiple level real time interrupt capability.
- Direct memory access capability.
- All buses TTL compatible.


imm8-82 Central Processor Module

## imm8-61 I/O Module

- Four 8-bit input and four 8-bit latching output ports.
- Directly compatible with imm8-83 central processor module.
- Integral asynchronous serial data communications capability and teletype interface.
- Jumper selectable transmission rates of 110, 1200 or 2400 baud.
- Crystal controlled clock.
- Capable of high speed serial communications to 9600 baud.
- TTL compatible.


## imm8-63 Output Module

- Eight 8-bit latching output ports.
- Directly compatible with imm8-83 central processor module.
- Decoding provided for the selection of up to 256 individual output ports.
- TTL compatible.


## MICROCOMPUTER MODULES

## COMMON SYSTEM MODULES

## imm6-26 PROM Memory Module

- Provides sockpote for un tn civtoon 1703 olontrinall., programmable and erasable PROMs for a system's fixed program memory (maximum 4 K bytes/module).
- For volume requirements, Intel 2048-bit mask programmed MOS ROMs (1302) may be substituted in the same module.
imm6-28 RAM Memory Module
- A 4K $\times 8$ n-channel MOS memory system using Intel's 1024-bit Static RAM (2102).
- Address latching, data latching, and module select decoding are provided on the card.
- Provides program storage for up to 4 K instructions.


## CONVERSION KITS

## imm4-88

The imm4-88 conversion kit provides an upgrade path for Intellec ${ }^{\circledR} 4 /$ MOD 4 microcomputer development systems. It includes all the hardware and software required to fully support 4040 CPU based microcomputer system development.
The conversion kit contains an imm4-43 CPU module, new memory controller, new front panel, and any software required.

NOTE: Due to necessary wiring changes, these conversions are done at the Intel factory. Contact local Intel salesmen or representatives for instructions.

## BAREBONES SYSTEMS

## imm8-81 Barebones 8

- Complete 8008 CPU based microcomputer subsystem composed of Intel microcomputer modules which are housed in a card cage and interconnected by a printed circuit backplane with card sockets.
- Contains the following modules: *
imm8-82 Central Processor Module
imm6-26 PROM Memory Module
imm6-28 RAM Memory Module (4K Bytes)
imm8-60 I/O Module
- 12 additional sockets available for optional modules.
- Rack mountable chassis.


## imm6-70 Universal Prototype Module

 sockets (maximum of 52 16-pin sockets).

- Provides breadboard capability for developing custom and specialized interface circuits.
imm6-72 Module Extender
- Extends Intellec modules out of card chassis for ease in test and system debugging.


## imm6-76 PROM Programmer Module

- Provides all timing and level shifting circuitry for programming Intel's programmable and erasable 1702A PROMs.
imm8-88

The imm8-88 conversion kit provides an upgrade path for Intellec ${ }^{\text {® }} 8$ /MOD 8 microcomputer development systems. It includes all the hardware and software products required to fully support 8080 CPU based microcomputer system development. With the imm8-88 conversion kit installed in an Intellec 8/MOD 8, complete 8080 CPU hardware and software development capability is provided.

The conversion kit is installed by simply plugging in the three new hardware modules in the appropriate Intellec 8/ MOD 8 chassis connectors and installing the new system monitor. The system can be quickly reconfigured to support 8080 CPU chip development by replacing the original boards and system monitor.

## imm8-85 Barebones 80

Same as 8-81 except the following modules are used:* imm8-83 Central Processor Module
imm6-26 PROM Memory Module
imm6-28 RAM Memory Module (4K Bytes)
imm8-61 I/O Module

[^12]
## MCS PROTOTYPE SYSTEMS

Intel distributors are now stocking five new systems which enable even more companies to take advantage of the benefits of microcomputers at very low cost. The systems may be used to prototype products and will make low volume manufacturing more economical.
These prototype systems provide the designer with a wide range of price and performance choices . . . from lowest cost to highest performance. Additional prototype systems will be offered as newer microcomputer components are developed.

## System Number

MCS-80 System A

MCS-8 System A

MCS-40 System A

MCS-4 System A

## System Composition

1 Model 8080 CPU
8 Model 8107A, $4096 \times 1$ Dynamic RAMs
8 Model 8212, Bipolar 8-bit I/O ports
1 Model 8702A, $256 \times 8$ PROM
MCS-80 System B , 1 Model 8080 CPU
8 Model 8102-2, $1024 \times 1$ Static N -Channel RAMs
8 Model 8212, Bipolar 8-bit I/O ports
1 Model 8702A, $256 \times 8$ PROM
1 Model 8008-1 CPU
8 Model 8102, $1024 \times 1$ Static RAMs
8 Model 8212, 8-bit I/O Latches
1 Model 8205, 1-Of-8 Decoder
1 Model 8702A-4, $256 \times 8$ PROM
1 Model 4040 CPU
1 Model 4002-1, 320-bit RAM and 4-bit output port
1 Model 4003, Shift Register
1 Model 4289, Standard Memory and I/O Interface
1 Model 4702A, 2048-bit electrically Programmable ROM

1 Model 4004 CPU
1 Model 4002-1, 320-bit RAM and 4-bit output port
1 Model 4003, Shift Register
1 Model 4008, Standard Memory and I/O Interface Set
1 Model 4009, Standard Memory and I/O Interface Set
1 Model 4702A, 2048-bit electrically Programmable ROM

## CROSS PRODUCT SOFTWARE

The following support software is written in ANSI Standard FORTRAN IV and will execute on most large scale computer systems which have a FORTRAN IV Compiler and a minimum 32-bit integer format. The FORTRAN IV source code of each program is shipped on magnetic tape in the following format:

```
9 TRACK
8 0 0 ~ B P I ~
80 Byte unblocked records
EBCDIC character code
unlabeled tape
```

These software products are also available on the following timesharing services:

| Tymshare | U.S., U.K., France |
| :--- | :--- |
| General Electric | U.S., Canada |
| United Computing Systems | U.S. |
| Honeywell | Europe, Australia |
| Dentsu | Japan |
| Timesharing LTD. | U.K., Belgium |

Contact each timesharing service for further information.
Product Description

## MCS-4

MAC $4^{\text {TM }}$

SIM 4

MCS-40
MAC $4^{\text {TM }}$

MCS-8
MAC $8^{\text {TM }}$

INTERP/8 Simulator - Simulates execution of the 8008 CPU including execution of all 48 instructions and I/O operations.
$P L / M^{T M} 8$
High-level Systems Language Compiler - Translates a source program written in PL/M, Intel's systems programming language, into MCS-8 machine code.

MCS-80

Macro Assembler - Translates symbolic assembly language into MCS-4 machine code.

Simulator - Simulates execution of the 4004 CPU including execution of all 46 instructions and I/O operations.

Macro Assembler - Translates symbolic assembly language into MCS-40 machine code.
INTERP/8

Macro Assembler - Translates symbolic assembly language into MCS-8 machine code.

MAC $80^{\text {TM }}$

INTERP/80

PL/M ${ }^{\text {TM }} 80$

Macro Assembler - Translates symbolic assembly language into MCS-80 machine code.

Simulator - Simulates execution of the 8080 CPU including execution of all 78 instructions, I/O operations, the stack and interrupt systems.

High-level Systems Language Compiler - Translates a source program written in PL/M, Intel's systems programming langauge, into MCS-80 machine code.

## INTELLEC® ${ }^{\circ}$ RESIDENT SOFTWARE

## System Monitor

- PROM resident for instant operation
m Manual or paper tape loading of programs
- Program Execution from RAM or PROM
© Alteration and display of RAM memory
■ PROM programming and listing
- BNPF or HEX format paper tape
- Alteration and display of CPU registers (MOD 80 only)
- CPU breakpoint capability (MOD 80 only)


## Assembler

The assembler translates symbolic assembly language into machine code:

- Built-in paper tape editor (MOD 4 and MOD 40)

■ Provides source listing with address
■ Error messages
a. Hexadecimal output format

- 3 Pass assembler
m Full macro capability (MOD 8 and MOD 80 only)
- Conditional assembly capability (MOD 8 and MOD 80 only)
- Compatible with cross assemblers


## Text Editor

The text editor provides powerful features for creation and correction of programs.
Editor includes following commands:
string search
substitution
insertion
deletion

| Intellec | System Monitor | Assembler | Text Editor |
| :--- | :---: | :---: | :---: |
| 4/MOD 4 | X | X |  |
| 4/MOD 40 | X | X |  |
| 8/MOD 8 | X | X | X |
| 8/MOD 80 | X | X | X |

## MCS USER'S LIBRARY

Intel supports a Microcomputer User's Library for each of its $4004 / 4040$ and $8008 / 8080$ CPU's. Members of each library receive a manual containing documentation for each program in the library. Members also receive updates quar-

Each manual contains a program index, a brief description of each program, and a complete assembly language and hex
code listing. All program documentation is supplied in the same format. User contributed programs are invited and submittal forms are available from Intel. Memberships are available free of charge to all accepted contributors. Contact intei iur iuii uetailis.
A partial listing of programs already in these libraries is given below.

## 4004 / 4040

- Cross Assembler for PDP-8
- BNPF Tape Generator for PDP-8
- MCS-4 Simulator for PDP-8
- Chebyshev Approximation Functions
- Parity Checker/Generator
- Delay Subroutines
- Cross Assembler for NOVA
- Bit Manipulation Routine


## 8008/8080

- Floating Point Arithmetic Package
- Floating Point I/O Conversion Package
- 8-Bit Multiply
- 8-Bit Divide
- 16-Bit Multiply
- 16-Bit Divide
- Signed 16-Bit Multiply
- PROM Programming Routine
- 24-Bit Multiply
- Quicksort


## BIPOLAR MICROPROCESSOR

## A family architecture

To reduce component count as far as practical, a multi-chip LSI microcomputer set must be designed as a complete, compatible family of devices. The omission of a bus or a latch or the lack of drive current can multiply the number of miscellaneous SSI and MSI packages to a dismaying extent-witness the reputedly LSI minicomputers now being offered which need over a hundred extra TTL packages on their processor boards to support one or two custom LSI devices. Successful integration should result in a minimum of extra packages, and that includes the interrupt and the input/output systems.

With this objective in mind, the Intel Schottky bipolar LSI microcomputer chip set was developed. Its two major components, the 3001 Microprogram Control Unit (MCU) and the 3002 Central Processing Element (CPE), may be combined by the digital designer with standard bipolar LSI memory to construct high-performance controller-processors (Fig.1) with a minimum of ancillary logic.

Among the features that minimize package count and improve performance are: the multiple independent data and address busses that eliminate time multiplexing and the need for external latches; the three-state output buffers with high fanout that make bus drivers unnecessary except in the largest systems, and the separate output-enable logic that permits bidirectional
busses to be formed simply by connecting inputs and outputs together.

Each CPE represents a complete two-bit slice through the data-processing section of a computer. Several CPEs may be arrayed in parallel to form a processor of any desired word length. The MCU, which together with the microprogram memory, controls the step-by-step operation of the processor, is itself a powerful microprogramed state sequencer.

Enhancing the performance and capabilities of these two components are a number of compatible computing elements. These include a fast look-ahead carry generator, a priority interrupt unit, and a multimode latch buffer. A complete summary of the first available members of this family of LSI computing elements and memories is given in the table on this page.

| 3001 | Microprogram control unit |
| :--- | :--- |
| 3002 | Central processing element |
| 3003 | Look-ahead carry generator |
| 3212 | Multimode latch buffer |
| 3214 | Priority interrupt unit |
| 3216 | Noninverting bidirectional bus driver |
| 3226 | Inverting bidirectional bus driver |
| 3601 | 256-by-4-bit programable read-only memory |
| 3604 | 512-by-8-bit programable read-only memory |
| 3301A | 256-by-4-bit read-only memory |
| 3304A | 512-by-8-bit read-only memory |



1. Bipolar microcomputer. Block diagram shows how to implement a typical 16 -bit controller-processor with new family of bipolar computer elements. An array of eight central processing elements (CPEs) is governed by a microprogram control unit (MCU) through a separate read-only memory that carries the microinstructions for the various processing elements. This ROM may be a fast, off-the-shelf unit.

## CPEs form a processor

Each CPE (Fig. 2) carries two bits of five independent busses. The three input busses can be used in several different ways. Typically, the K-bus is used for microprogram mask or literal (constant) value input, while the other two input busses, $M$ and $I$, carry data from ex-
 are connected to the CPE accumulator; A-bus outputs are connected to the CPE memory address register. As the CPEs are wired together, all the data paths, registers, and busses expand accordingly.

Certain data operations can be performed simply by connecting the busses in a particular fashion. For example, a byte exchange operation; often used in datacommunications processors, may be carried out by wiring the D-bus outputs back to the I-bus inputs, exchanging the high-order outputs and low-order inputs. Several other discretionary shifts and rotates can be accomplished in this manner.

A sixth CPE bus, the seven-line microfunction bus, controls the internal operation of the CPE by selecting the operands and the operation to be performed. The arithmetic function section, under control of the microfunction bus decoder, performs over 40 Boolean and binary functions, including 2 's complement arithmetic and logical AND, OR, NOT, and exclusive-NOR. It increments, decrements, shifts left or right, and tests for zero.

Unlike earlier MSI arithmetic-logic units, which contain many functions that are rarely used, the microfunction decoder selects only useful CPE operations. Standard carry look-ahead outputs, X and Y , are generated by the CPE for use with available look-ahead de-
 dependent carry input, carry output, shift input, and shift output lines are also available.

What's more, since the K-bus inputs are always ANDed with the B-multiplexer outputs into the arithmetic function section, a number of useful functions that in conventional MSI ALUs would require several cycles are generated in a single CPE microcycle. The type of bit masking frequently done in computer control systems can be performed with the mask supplied to the K -bus directly from the microinstruction.

Placing the K -bus in either the all-one or all-zero state will, in most cases, select or deselect the accumulator in the operation, respectively. This toggling effect of the K-bus on the accumulator nearly doubles the CPE's repertoire of microfunctions. For instance, with the K -bus in the all-zero state, the data on the M-bus may be complemented and loaded into the CPE's accumulator. The same function selected with the K-bus in the all-one state will exclusive-NOR the data on the M-bus with the accumulator contents.

2. Central processing element. This element contains all the circuits representing a two-bit-wide slice through a small computer's central processor. To build a processor of word width $N$, all that's necessary is to connect an array of N/2 CPEs together.

## Three innovations

The power and versatility of the CPE are increased by three rather novel techniques. The first of these is the use of the carry lines and logic during non-arithmetic operations for bit testing and zero detection. The carry circuits during these operations perform a word-wide logical OR (ORing adjacent bits) of a selected result from the arithmetic section. The value of the OR, called the carry $O R$, is passed along the carry lines to be ORed with the result of an identical operation taking place simultaneously in the adjacent higher-order CPE.

Obviously, the presence of at least one bit in the logical 1 state will result in a true carry output from the highest-order CPE. This output, as explained later, can be used by the MCU to determine which microprogram sequence to follow. With the ability to mask any desired bit, or set of bits, via the K-bus inputs included in the carry OR, a powerful bit-testing and zero-detection facility is realized.

The second novel CPE feature is the use of three-state outputs on the shift right output (RO) and carry output (CO) lines. During a right shift operation, the CO line is placed in the high-impedance ( $Z$ ) state, and the shift data is active on the RO line. In all other CPE operations, the RO line is placed in the Z state, and the carry data is active on the co line. This permits the CO and RO lines to be tied together and sent as a single rail input to the MCU for testing and branching. Left shift operations utilize the carry lines, rather than the shift lines, to propagate data.

The third novel CPE capability, called conditional clocking, saves microcode and microcycles by reducing the number of microinstructions required to perform a given test. One extra bit is used in the microinstruction to selectively control the gating of the clock pulse to the central processor (CP) array. Momentarily freezing the clock (Fig. 3) permits the CPE microfunction to be performed, but stops the results from being clocked into the specified registers. The carry or shift data that results from the operation is available because the arithmetic section is combinatorial, rather than sequential. The data can be used as a jump condition by the MCU and in this way permits a variety of nondestructive tests to be performed on register data.

## Microprogram control

The classic form of microprogram control incorporates a next-address field in each microinstruction-any

3. Conditional clock. This feature permits an extra bit in microinstruction to selectively control gating of clock pulse to CP array. Carry or shift data thus made available permits tests to be performed on data with fewer microinstructions.
other approach would require some type of program counter. To simplify its logic, the MCU (Fig. 4) uses the classic approach and requires address control information from each microinstruction. This information is not, however, simply the next microprogram address. Rather, it is a highly encoded specification of the next address and one of a set of conditional tests on the MCU bus inputs and registers.

The next-address logic and address control functions of the MCU are based on a unique scheme of memory addressing. Microprogram addresses are organized as a two-dimensional array or matrix. Unlike in ordinary memory, which has linearly sequenced addresses, each microinstruction is pinpointed by its row and column address in the matrix. The 9 -bit microprogram address specifies the row address in the upper 5 bits and the column address in the lower 4 bits. The matrix can therefore contain up to 32 row addresses and 16 column addresses for a total of 512 microinstruction addresses.

The next-address logic of the MCU makes extensive use of this addressing scheme. For example, from a particular row or column address, it is possible to jump either unconditionally to any other location in that row or column or conditionally to other specified locations, all in one operation. For a given location in the matrix there is a fixed subset of microprogram addresses that may be selected as the next address. These are referred to as a jump set, and each type of MCU address control jump function has a jump set associated with it.

Incorporating a jump operation in every microinstruction improves performance by allowing processing functions to be executed in parallel with program branches. Reductions in microcode are also obtained because common microprogram sequences can be shared without the time-space penalty usually incurred by conditional branching.

Independently controlled flag logic in the MCU is available for latching and controlling the value of the carry and shift inputs to the CP array. Two flags, called C and Z , are used to save the state of the flag input line. Under microprogram control, the flag logic simultaneously sets the state of the flag output line, forcing the line to logical 0 , logical 1 , or the value of the $C$ or $Z$ flag.

The jump decisions are made by the next-address logic on the basis of: the MCU's current microprogram address; the address control function on the accumulator inputs; and the data that's on the macroinstruction (X) bus or in the program latch or in the flags. Jump decisions may also be based on the instantaneous state of the flag input line without loading the value in one of the flags. This feature eliminates many extra microinstructions that would be required if only the flag flipflop could be tested.

Microinstruction sequences are normally selected by the operation codes (op codes) supplied by the microinstructions, such as control commands or user instructions in main memory. The MCU decodes these commands by using their bit patterns to determine which is to be the next microprogram address. Each decoding results in a 16 -way program branch to the desired microinstruction sequence.

4. Microprogram control unit. The MCU's two major control functions include controlling the sequence of microprograms fetched from the microprogram memory, and keeping track of the carry inputs and outputs of the CP array by means of the flag logic control.

## Cracking the op codes

For instance, the MCU can be microprogramed to directly decode conventional 8 -bit op codes. In these op codes the upper 4 bits specify one of up to 16 instruction classes or address modes, such as register, indirect, or indexed. The remaining bits specify the particular subclass such as ADD, SKIP IF ZERO, and so on. If a set of op codes is required to be in a different format, as may occur in a full emulation, an external pre-decoder, such as ROM, can be used in series with the X-bus to reformat the data for the MCU.

In rigorous decoding situations where speed or space is critical, the full 8 -bit macroinstruction bus can be used for a single 256-way branch. Pulling down the load line of the MCU forces the 8 bits of data on the X-bus (typically generated by a predecoder) directly into the microprogram address register.

The data thus directly determines the next microprogram address which should be the start of the desired microprogram sequence. The load line may also be used by external logic to force the MCU, at power-up, into the system re-initialization sequence.

From time to time, a microprocessor must examine the state of its interrupt system to determine whether an interrupt is pending. If one is, the processor must suspend its normal execution sequence and enter an interrupt sequence in the microprogram. This requirement is handled by the MCU in a simple but elegant manner.

When the microprogram flows through address row 0 and column 15, the interrupt strobe enable line of the MCU is raised. The interrupt system, an Intel 3214 Interrupt Control Unit, responds by disabling the row address outputs of the MCU via the enable row address line, and by forcing the row entry address of the microprogram interrupt sequence onto the row address bus. The operation is normally performed just before the macroinstruction fetch cycle, so that a macroprogram is interrupted between, not during, macroinstructions.

The 9-bit microprogram address register and address bus of the MCU directly address 512 microinstructions. This is about twice as many as required by the typical 16-bit disk-controller or central processor.

5. Microinstruction format. Only a generalized microinstruction format can be shown since allocation of bits for the mask field and optional processor functions depends on the wishes of the designer and the tradeoffs he decides to make.

Moreover, multiple 512 microinstruction memory planes can easily be implemented simply by adding an extra address bit to the microinstruction each time the number of extra planes is doubled. Incidentally, as the number of bits in the microinstruction is increased, speed is not reduced. The additional planes also permit program jumps to take place in three address dimensions instead of two.

Because of the tremendous design flexibility offered by the Intel computing elements, it is impossible to describe every microinstruction format exactly. But generally speaking, the formats all derive from the one in Fig. 5. The minimum width is 18 bits: 7 bits for the address control functions, plus 4 bits for the flag logic control; plus 7 bits for the CPE microfunction control.
More bits can be added to the microinstruction format to provide such functions as mask field input to the CP array, external memory control, conditional clocking, and so on. Allocation of these bits is left to the designer who organizes the system. He is free to trade off memory costs, support logic, and microinstruction cycles to meet his cost/performance objectives.

## Microprograming technology

- Microprogram: A type of program that directly controls the operation of each functional element in a microprocessor.
- Microlnstruction: A bit pattern that is stored in a microprogram memory word and specifies the operation of the individual LSI computing elements and related subunits, such as main memory and input/output interfaces.
- Microlnstruction sequence: The series of microinstructions that the microprogram control unit (MCU) selects from the microprogram to execute a single macroinstruction or control command. Microinstruction sequences can be shared by several macroinstructions.
- Macrolnstruction: Either a conventional computer instruction (e.g. ADD MEMORY TO REGISTER, INCREMENT, and SKIP, etc.) or device controller command (e.g., SEEK, READ, etc.).


## The cost/performance spectrum

The total flexibility of the Intel LSI computing elements is demonstrated by the broad cost/performance spectrum of the controllers and processors that can be constructed with them. These include:

- High-speed controllers, built with a stand-alone ROMMCU combination that sequences at up to 10 megahertz; it can be used without any CPEs as a system state controller.
- Pipelined look-ahead carry controller-processors, where the overlapped microinstruction fetch/execute cycles and fast-carry logic reduce the 16-bit add time to less than 125 nanoseconds.
- Ripple-carry controller processors (a 16-bit design adds the contents of two registers in 300 nanoseconds).
- Multiprocessors, or networks of any of the above controllers and processors, to provide computation, interrupt supervision, and peripheral control.

These configurations represent a range of microinstruction execution rates of from 3 million to 10 million instructions per second, or up to two orders of magnitude faster, for example, than p-channel microprocessors. Moreover, the increases in processor performance are achieved with relative simplicity. A ripple-carry 16 -bit processor uses one MCU, eight CPEs, plus microprogram memory. One extra computing element, the 3003 Look-ahead Carry Generator, enhances the processor with fast carry. Increasing speed further by pipelining, the overlap of microinstruction fetch and execute cycles, requires a few D-type MSI flip-flops.

At the multiprocessor level, the microprogram memory, MCU, or CPE devices can be shared. A 16-bit processor, complete with bus control and microprogram memory, requires some 20 bipolar LSI packages and half that many small-scale ICs. In this configuration, it replaces an equivalent MSI TTL system having more than 200 packages.

Furthermore, systems built with this large-scale integrated circuitry are much smaller and less costly and consume less energy than equivalent designs using lower levels of transistor-transistor-logic integration. Even allowing for ancillary logic circuits, the new bipolar computing elements cut $60 \%$ to $80 \%$ off the package count in realizing most of today's designs made with small- or medium-scale-integrated TTL.

TYPICAL CONFIGURATIONS


Ripple-Carry Configuration
(N 3002 CPE's)


Carry Look-Ahead Configuration
With Ripple Through the Left Slice
(32 Bit Array)

## 3001

## MICROPROGRAM CONTROL UNIT

The Intel ${ }^{\oplus} 3001$ Microprogram Control Unit (MCU) controls the sequence in which microinstructions are fetched from the microprogram memory. Its functions include the following:

- Maintenance of the microprogram address register.
- Selection of the next microinstruction based on the contents of the microprogram address register.
- Decoding and testing of data supplied via several input busses to determine the microinstruction execution sequence.
- Saving and testing of carry output data from the central processor (CP) array.
- Control of carry/shift input data to the CP array.
- Control of microprogram interrupts.


## 3002

## CENTRAL PROCESSING ELEMENT

The Intel ${ }^{\oplus} 3002$ Central Processing Element contains all of the circuits that represent a 2-bit wide slice through the data processing section of a digital computer. To construct a complete central processor for a given word width $N$, it is simply necessary to connect an array of N/2 CPEs together. When wired together in such an array, a set of CPEs provide the fallowing capabilities:

- 2's complement arithmetic
- Logical AND, OR, NOT and exclusive-OR
- Incrementing and decrementing
- Shifting left or right
- Bit testing and zero detection
- Carry look-ahead generation
- Multiple data and address busses



## 3003

## LOOK-AHEAD CARRY GENERATOR

The Intel ${ }^{\oplus} 3003$ Look-Ahead Carry Generator (LCG) is a
 full 16-bit 3002 Central Processing Array. When used with a larger 3002 CP Array multiple 3003 carry generators provide high speed carry look-ahead capability for any word length.
The LCG accepts eight pairs of active high cascade inputs ( $\mathrm{X}, \mathrm{Y}$ ) and an active low carry input and generates active low carries for up to eight groups of binary adders.


## 3214

INTERRUPT CONTROL UNIT
The Intel ${ }^{\oplus} 3214$ Interrupt Control Unit (ICU) implements multi-level interrupt capability for systems designed with Series 3000 computing elements.
The ICU accepts an asynchronous interrupt strobe from the 3001 Microprogram Control Unit or a bit in microprogram memory and generates a synchronous interrupt acknowledge

and an interrupt vector which may be directed to the MCU or CP Array to uniquely identify the interrupt source.
The ICU is fully expandable in 8 -level increments and provides the following system capabilities:

- 80 ns Cycle Time

Eight unique priority levels per ICU
Automatic Priority Determination
Programmable Status
N -level expansion capability
Automatic interrupt vector generation


## 3301A

## HIGH SPEED FULLY DECODED 1024 BIT READ ONLY MEMORY

The 3301A is a fully decoded 1024 bit read only memory organized as 256 words by 4 -bits. It is a higher speed version of the 3301 and is a direct pin for pin replacement of the 3301 . Its performance is specified over the complete ambient temperature range of $0^{\circ} \mathrm{C}$ to $75^{\circ} \mathrm{C}$ and a $\mathrm{V}_{\mathrm{CC}}$ supply voltage range of $5 \mathrm{~V} \pm 5 \%$. The 3301A is programmed at the final step of processing which allows fast turnaround.
Access time is 45 nanoseconds.
The OR-tie capability and the 2 chip select inputs-of the 3301A allow easy memory expansion into larger word and bit lengths.

The 3301A is mask programmed to customized patterns. Ideal applications are in microprogramming and table look-up.


## 3601, 3601-1

## HIGH SPEED 1024 BIT PROM ELECTRICALLY PROGRAMMABLE

The Intel 3601 and 3601-1 are 1024 bit (256 word by 4-bit) electrically programmable ROMs ideally suited for uses where fast turnaround and pattern experimentation are important such as in prototypes or in small production volume systems. The PROMs are manufactured with all outputs low and logic high output levels can be electrically programmed in selected bit locations. The same address inputs are used for both programming and reading.

The $\mathbf{3 6 0 1}$ access time is 70 nanoseconds.
The 3601-1 access time is 50 nanoseconds.
The 3601 and 3601-1 are pin compatible with the Intel ${ }^{\circledR}$ metal mask 3301A ROM. The 3301A is ideal for large volume and lower cost production runs of systems initially using the PROM.
The 3601 and 3601-1 are manufactured with the highly reliable polycrystalline silicon fuse and the fast switching Schottky barrier diode technology.


## 3604, 3604-6

## HIGH SPEED 4096 BIT PROM ELECTRICALLY PROGRAMMABLE

The 3604 and $3604-6$ are high density 4096 bit ( 512 word by 8 -bit) electrically programmable ROMs suitable for uses where fast turnaround and pattern experimentation are important such as in prototypes or in small production volume systems. The PROMs are manufactured with all outputs high and logic low levels can be electrically programmed in selected bit locations.

The 3604 access time is 70 nanoseconds.
The 3604-6 access time is 90 nanoseconds.
For those systems requiring low power dissipation, one should consider the 3604-6. Not only does the 3604-6 dissipate $20 \%$ less active power than the 3604, but it also has an added low standby power dissipation feature. Whenever the 3604-6 is deselected, power dissipation is reduced by 70\%. The lower cost 3304A-6 metal mask ROM is also available for volume production usage.
The 3604 is pin compatible with the Intel ${ }^{\top} 3304$ A metal mask ROM. The 3304A is ideal for large volume and lower cost production runs of systems initially using the 3604.


The 3604 and 3604-6 are monolithic, high speed, Schottky clamped TTL memory arrays with polycrystalline silicon fuses.

## 3212

## MULTI-MODE LATCH BUFFER

The Intel ${ }^{\oplus} 3212$ Multi-Mode Latch Buffer is a versatile 8-bit latch with three-state output buffers and built-in device select logic. It also contains an independent service request flip-flop for the generation of central processor interrupts. Because of its multi-mode capabilities, one or more 3212's can be used to implement many types of interface and support systems for Series 3000 computing elements including:

Simple data latches
Gated data buffers
Multiplexers
Bi-directional bus drivers
Interrupting input/output ports


## 3216, 3226

## 4-BIT PARALLEL BI-DIRECTIONAL BUS DRIVER

The Intel $3216 / 3226$ are high speed 4 -bit parallel, bi-directional bus drivers. The 3226 provides inverted I/O. The three-state outputs enable it to isolate and drive external bus structures associated with Series 3000 systems.
The 3216/3226 driver and receiver gates have three-state outputs with PNP inputs. When the drivers or receivers are tri-stated the inputs are disabled, presenting a low current load, typically less than $40 \mu \mathrm{mps}$, to the system bus structure.


## WF-3000 <br> BIPOLAR SYSTEM DEVELOPMENT SET

The Intel WF-3000 Bipolar System Development Set contains the following members of the Schottky Bipolar LSI Microcomputer Set:
(2) 3001 Microprogram Control Units
(10) 3002 Central Processing Elements
(10) 3601 Bipolar PROMs ( $256 \times 4$ )

Includes all Computing Elements and High Speed Memory required for the construction of 16, 18, or 20 bit processors and/or High Speed Controllers.

N-Bit Word Expandable.
Multi-bus Organization.
High Performance
MCU Cycle Time - 700ns
CPE Cycle Time - 100ns
Total System Cycle Time - 150ns*
*Guaranteed worst case system cycle time for a 16 -bit processor with a fast carry (3003) CP array, 3601-1 PROM Memory and a pipelined architecture.

A unique technology updating program insures that all set owners are kept abreast of Bipolar Microcomputer Set developments. This service includes priority mailings of additional design aids - application notes, specification sheets, user manuals - and free samples of new family members.
Upon receipt of the Bipolar system Development Registeration Card, free samples of the following computing elements will be sent to development set owners:

```
3003 Look-Ahead Carry Generator
3212 Multi-Mode Latch Buffer
3214 Interrupt Control Unit
3226 Inverting Bi-Directional Bus Driver
```

In addition, free samples of new computing elements will be provided as they are announced throughout 1975.


## มี



## m

# INTEL SPECIALIZES IN CUSTOM MEMORY CARDS AND SYSTEMS 



The above photograph features some of the memory 'systems that are available from Intel. These are shown as follows:
(1) $262 \mathrm{k} \times 40$ bit memory system -600 ns cycle time with battery backup as part of the power supply drawers.
(2) $65 \mathrm{k} \times 144$ bit memory system - with power supply and cabinet. Memory is mounted on hinges for access to either side.
(3) $65 \mathrm{k} \times 18$ bit memory system mounted in a $19^{\prime \prime}$ relay rack -450 ns cycle time.
(4) $32 \mathrm{k} \times 18$ bit memory system mounted in a $19^{\prime \prime}$ relay rack -450 ns cycle time.
(5) $19^{\prime \prime}$ relay rack mountable power supply for use with $65 \mathrm{k} \times 18$ memory system listed in \#3.
(6) Various memory cards are shown above that can be rack mounted in a number of configurations and physical sizes.

[^13]
## INTEL CUSTOM MEMORY SYSTEMS

Intel specializes in the design and manufacture of custom memory systems for individual customer needs. Intel's memory cards are used as the basic building block in the design and manufacture of custom systems. These custom systems can vary in physical size, word length, storage capacity and speed. The following are examples of some of these systems.

in-10 450 ns system organized as $65 \mathrm{k} \times 36$ with battery backed up power supply and mounted in a 19" relay rack.

in-50 100 ns system organized $1 \mathrm{k} \times 520$ bits with chassis for mounting in a $19^{\prime \prime}$ relay rack with fan assembly and power supply mounted below the unit.

in-12 650 ns system organized as $128 \mathrm{k} \times 63$ bits in a free standing cabinet with power supplies and customdesigned interface. Air enters from bottom and is exited through top of unit. All units are modular and accessible from front and back sides.

# CUSTOM MEMORY CARDS Featuring the Use of 1K Memory Components 

Intel specializes in the design and manufacture of Custom Memory Cards for individual customer needs. Intel's application engineering experts design and build to your specification or work with you in the definition of one. The specification, once defined, will then be incorporated into a design that will match your card format, speed and timing considerations, and pin outs.

Intel will design and manufacture both shift register and random access memory applications. The following are examples of custom memory cards that have been designed to fulfull customer applications.


8k $\times 18$ RAM Memory System designed especially for a mini-computer manufacturer, 700 ns cycle time. Board size $-15^{\prime \prime} \times 17^{\prime \prime}$.


4k x 9 RAM Memory System designed especially for a small data communications user. Features 675 ns speed and needs only two power supply voltages.


1k x 20 RAM Memory System designed to meet a customer's extended temperature ranges. Features a $1 \mu$ s cycle time, needs only one power supply voltage.


8k $\times 12$ RAM Memory System designed especially for a major computer manufacturer -650 ns cycle time, multi-layer card.


32k $\times 1$ or $16 \mathrm{k} \times 2$ RAM Memory System designed to meet the needs of a customer's error correction logic system. 675 ns cycle time.


512k x 10 RAM Memory System designed especially for a major telephone company for use in special network monitoring. Features a small card size and 100 ns cycle time.

# CUSTOM MEMORY CARDS <br> Featuring the Use of 4K Memory Components 

As new components are developed by Intel, the Memory Systems Division is the first to evaluate and design around them at the system level. Design technique improvements are incorporated in both standard and custom memory designs. A custom memory system from Intel gives you GUARANTEED PRICE, GUARANTEED PERFORMANCE, and GUARANTEED DELIVERY.

Rights to manufacture are extended after initial production and can be included in our packaged purchase plan. The memory systems below are typical of the type of designs we are manufacturing.

$8 K \times 16$ RAM Memory System. Another cost effective use of our 4 K chip design for a serial. (CRT) type application.

$4 K \times 12$ to $4 K \times 16$ Serial RAM Memory System with external timing and control. Used to replace an expensive core memory in an intelligent terminal CRT display.

$8 \mathrm{~K} \times 18$ RAM Memory System designed to double the capacity and reduce the cost of the core memory that it is replacing in a major minicomputer.


The in-473; 8K $\times 17$ RAM Memory System used by a major industrial giant with stringent reliability requirements in the demanding environment of a numerical control application.

in-10 SERIES RAM MEMORY FEATURES:

- Low Cost Memory
- High Reliability
- Modular Expandability
- Module Interchangeability
- Automatic Refresh
- Fast Cycle Time
- Low Power Requirements
- Compact Size
- Field Expandable

The in-10 RAM Memory System is designed to meet the high reliability and low price requirements of large volume memory applications. The in-10 features the use of the Intel 1103 MOS chip. This memory system features a basic $4 \mathrm{~K} \times 18$ or $8 \mathrm{~K} \times 9$ configuration consisting of two plug-in boards: A memory board (MU) and a control board (CU). The control board is capable of operating up to 32 K words $\times 18$ bits or 65 K words $\times 9$ bits.

## SYSTEM in-10 SPECIFICATIONS

## Dimensions:

Memory Board:
( $4 \mathrm{~K} \times 18$ or $8 \mathrm{~K} \times 9$ )
8.175 Inches
10.5 Inches
0.5 Inches

High Deep Wide
To expand to $32 \mathrm{~K} \times 18$ add 0.5 inches per memory card. Only one control card (CU) is needed for systems up to $32 \mathrm{~K} \times 18$ or $64 \mathrm{~K} \times 9$.

Memory System:
(32K x 18)
$\begin{aligned} \text { 8.175 Inches } & \text { High } \\ \text { 10.5 Inches } & \text { Deep } \\ \text { 5.0 Inches } & \text { Wide }\end{aligned}$

## Capacity:

1024, 2048, 4096, 8192 words expandable in cards to $32,768 \times 18$ or $65,536 \times 9$ capacity.

## Word Length:

$8,9,10,12,16$, or 18 bits in a single memory card. Longer word lengths can be accommodated by combining memory cards.

Cycle Time:

| in-10A | 450 Nanoseconds |
| :--- | :--- |
| in-10 | 450 Nanoseconds |
| in-12 | 675 Nanoseconds |
| in-14 | 850 Nanoseconds |

## Access Time:

in-10A
in-10
in-12
in-14

275 Nanoseconds 325 Nanoseconds 450 Nanoseconds 500 Nanoseconds

## Operational Modes:

Read
Write
Read/Modify/Write (Optional)

## Interface Characteristics:

TTL Compatible
Standard Input Lines:
Cycle Initiate
Byte Control
Read/Write
Standard Output Lines:
Data Available
Memory Busy

## Environment:

Temperature:

Relative Humidity: Altitude:
$0^{\circ} \mathrm{C}$ to $+50^{\circ} \mathrm{C}$ operating ambient $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ non-operating Up to $90 \%$ with no condensation

0 to 10,000 feet operating Up to 50,000 feet non-operating


42 Watts (basic $4 K \times 18$ ) ( 16 watts per additional $4 K$ )
in-12 \& 14: Voltage Regulation
+3.5 V (Stacked on 16.7V) $\pm 10 \%$
$+16.7 \quad \pm 5 \%$
$+5 \quad \pm 5 \%$
35 Watts (basic $4 \mathrm{~K} \times 18$ ) (12 watts per additional 4K)
Features:
Byte Control (2 Zones Maximum)
Module Select
Address Register
Data Register (Optional)
Basic System Available As $4 \mathrm{~K} \times 18$ or $8 \mathrm{~K} \times 9$

## Special Options:

INTEL also offers the in-10 mounted in a card chassis. This chassis is designed for mounting in 19" relay racks.

## in-26 MEMORY SYSTEM



## in-26 SERIES RAM MEMORY FEATURES

- Low Cost Memory
- High Reliability
- Modular Expandability
- Module Interchangeability
- Fast Cycle Time
- Low Power Requirements
- Compact Size
- Field Expandable
- 1 Power Supply Voltage

The in-26 RAM Memory System is designed to meet the high reliability and low cost requirements of random access buffer storage applications. The in-26 features a complete memory system on a single PC board. This memory system has a basic capacity of $4 \mathrm{k} \times 10$ and can be expanded to $16 \mathrm{k} \times 10$. It is also available in capacities as small as $1 \mathrm{k} \times 10$. The compact size of this system makes it ideal for use as a buffer main memory storage for various computer peripheral applications. This memory system is designed especially to interface with the MCS-4/MCS-8 series micro processors.
(Refer to SIM8-01/in-26 Application Note.)

## SYSTEM in-26 SPECIFICATIONS

## Dimensions:

Memory Board:
( $4 \mathrm{k} \times 10$ )
8.175 Inches High 6.0 Inches Deep 0.5 Inches Wide

## Capacity:

1024, 2048, and 4096 words expandable to $16 k$ words by the addition of memory cards.

## Word Length:

$4,6,8,9,10$ bits per card. Longer words can be made by adding additional memory cards.
Cycle Time:
in-26
in-26-1
in-26-2
in-26-3
Access Time:
in-26
in-26-1
in-26-2
in-26-3

900 Nanoseconds
600 Nanoseconds
475 Nanoseconds
375 Nanoseconds

900 Nanoseconds
600 Nanoseconds
475 Nanoseconds
375 Nanoseconds

## Operational Modes:

Read (NDRO)
Write
Read/Modify/Write
Interface Characteristics:
TTL Compatible
Standard Input Lines:
Cycle Initiate
Board Select
Read/Write
Standard Output Lines:
Data Available
Memory Busy

## Environment:

Temperature: $0^{\circ} \mathrm{C}$ to $+50^{\circ} \mathrm{C}$ operating ambient $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ non-operating
Relative Humidity:
Up to $90 \%$ with no condensation
Altitude: $\quad 0$ to 10,000 feet operating Up to 50,000 feet non-operating

## DC Power Requirement:

in-26

$$
+5 \mathrm{~V} \pm 5 \%
$$

## Features:

Board Select
Address Register
Low Power Standby Operation
Single Board System
One Connector Per System
One Voltage
Special Options:
Intel also offers the in-26 mounted in a card chassis. This chassis is available in a variety of sizes and can be set up for future expansion of the memory without changing the basic chassis.

## in-30 MEMORY SYSTEM


in-30 SERIES RAM MEMORY FEATURES:

- Fastest MOS Memory
- High Reliability
- Modular Expandability
- Module Interchangeability
- Automatic Refresh
- Fast Cycle Time
- Low Power Requirements
- Compact Size
- Field Expandable

The in-30 RAM Memory System is modular, built for standard expansion in off-the-shelf memory board (MU) increments of $4 \mathrm{~K} \times 18$ or $8 \mathrm{~K} \times 9$. A single control board $(\mathrm{CU})$ is capable of operating up to $32 \mathrm{~K} \times 18$ or $65 \mathrm{~K} \times 9$. High speed access and cycle times offer maximum performance to price ratio. No adjustments are necessary with in-30 interchangeable modules. Chassis options include completely tested systems in custom configurations.

## SYSTEM in-30 SPECIFICATIONS

## Dimensions:

| Memory Board: | 8.175 Inches | High |
| :--- | ---: | :--- |
| ( $4 \mathrm{~K} \times 18$ or $8 \mathrm{~K} \times 9$ ) | 10.5 Inches | Deep |
|  | 0.5 Inches | Wide |

To expand to $32 \mathrm{~K} \times 18$ add 0.5 inches per memory card. Only one control card (CU) is needed for systems up to $32 \mathrm{~K} \times 18$ or $64 \mathrm{~K} \times 9$.

| Memory System: | 8.175 Inches | High |
| :--- | ---: | :--- |
| (32K $\times 18$ ) | 10.5 Inches | Deep |
|  | 5.0 Inches | Wide |

## Capacity:

1024, 2048, 4096, 8192 words expandable in cards to $32,768 \times 18$ or $65,536 \times 9$ capacity.

## Word Length:

$8,9,10,12,16$, or 18 bits in a single memory card. Longer word lengths can be accommodated by combining memory cards.

## Cycle Time:

in-30 330 Nanoseconds

## Access Time:

> in-30

200 Nanoseconds

## Operational Modes:

## Read

Write
Read/Modify/Write (Optional)

## Interface Characteristics:

TTL Compatible
Standard Input Lines:
Cycle Initiate
Byte Control
Read/Write
Standard Output Lines:
Data Available
Memory Busy


## Environment:

Temperature: $\quad 0^{\circ} \mathrm{C}$ to $+50^{\circ} \mathrm{C}$ operating ambient $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ non-operating
Relative Humidity: Up to $90 \%$ with no condensation Altitude: 0 to 10,000 feet operating Up to 50,000 feet non-operating

\section*{D.C. Power Requirement: <br> | in-30 | Voltage | Regulation |
| :---: | :---: | :---: |
|  | -5 | $\pm 5 \%$ |
|  | +12 | $\pm 5 \%$ |
|  | +5 | $\pm 5 \%$ |}

50 Watts (basic $4 \mathrm{~K} \times 18$ ) ( 26 watts per additional 4 K )

## Features:

Byte Control (2 Zones Maximum)
Module Select
Address Register
Data Register (Optional)
Basic System Available As $4 \mathrm{~K} \times 18$ or $8 \mathrm{~K} \times 9$

## Special Options:

INTEL also offers the in- 30 mounted in card chassis designed for mounting in $19^{\prime \prime}$ and $24^{\prime \prime}$ relay racks. UT-30 socket cards allow easy wire wrapping of custom interfaces in the card chassis.

Dynamic RAM Memory Systems

## in-40 MEMORY SYSTEM


in-40 SERIES RAM MEMORY FEATURES:

- Low Cost Memory
- High Reliability
- High Density
- Modular Expandability
- Module Interchangeability
- Automatic Refresh
- Fast Cycle Time
- Low Power Requirements
- Compact Size
- Field Expandable

The in-40 RAM Memory System is perhaps the highest density memory now available. The interchangeable memory boards (MU) allow expansion in increments of $16 \mathrm{~K} \times 18$ or $32 \mathrm{~K} \times 9$ with no adjustments. A single control board (CU) handles up to $128 \mathrm{~K} \times 18$ or $256 \mathrm{~K} \times 9$ comprising our lowest cost-per-bit package available. Large and small chassis options include custom configurations with or without power supply and fan assemblies.

## SYSTEM in-40 SPECIFICATIONS

## Dimensions:

Memory Board:
( $16 \mathrm{~K} \times 18$ or $32 \mathrm{~K} \times 9$ )

| 8.175 Inches | High |
| ---: | :--- |
| 10.5 Inches | Deep |
| 0.5 Inches | Wide |

To expand to $128 \mathrm{~K} \times 18$ add 0.5 inches per memory card. Only one control card (CU) is needed for systems up to $128 \mathrm{~K} \times 18$ or $256 \mathrm{~K} \times 9$.

| Memory System: | 8.175 Inches | High |
| :--- | ---: | :--- |
| (128K $\times 18)$ | 10.5 Inches | Deep |
|  | 5.0 Inches | Wide |

## Capacity:

4096, 8192, 16,384, 32,768 words expandable in cards to $131,072 \times 18$ or $262,144 \times 9$ capacity.

## Word Length:

$8,9,10,12,16$, or 18 bits in a single memory card. Longer word lengths can be accommodated by combining memory cards.

Cycle Time:

| in-40 | 550 Nanoseconds |
| :--- | :--- |
| in-40-1 | 650 Nanoseconds |

## Access Time:

| in-40 | 350 Nanoseconds |
| :--- | ---: |
| in-40-1 | 475 Nanoseconds |

## Operational Modes:

Read
Write

## Interface Characteristics:

TTL Compatible
Standard Input Lines:
Cycle Initiate
Byte Control
Read/Write
Standard Output Lines:
Data Available
Memory Busy

## Environment:

Temperature:
$0^{\circ} \mathrm{C}$ to $+50^{\circ} \mathrm{C}$ operating ambient $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ non-operating
Relative Humidity: Up to $90 \%$ with no condensation
Altitude:
0 to 10,000 feet operating Up to 50,000 feet non-operating

D.C. Power Requirement:

MU-40:

| Voltage | Current (Typical) | Regulation |
| :---: | :---: | :---: |
| +12 V | 1 Amp | $\pm 5 \%$ |
| +5 V | 1 Amp | $\pm 5 \%$ |
| -5 V | $<100$ Milliamps | $\pm 5 \%$ |
| CU-40: |  |  |
| Voltage | Current (Typical) | Regulation |
| +5 V | 1.3 Amp | $\pm 5 \%$ |

## Features:

Byte Control (2 Zones Maximum)
Module Select
Address Register
Data Register (Optional)
Basic System Available As $16 \mathrm{~K} \times 18$ or $32 \mathrm{~K} \times 9$

## Special Options:

INTEL also offers the in- 40 mounted in card chassis designed for mounting in 19" and 24" relay racks. UT-40 socket cards allow easy wire wrapping of custom interfaces in the card chassis.

# in-41E MEMORY SYSTEM 

(Euroboard Format)


## in-41E SERIES RAM MEMORY FEATURES:

## - Low Cost Memory

- High Reliability
- Module Expandability
- Module Interchangeability
- Automatic Refresh
- Fast Cycle Time
- Low Power Requirements
- Compact Size
- Field Expandable
- Master/Slave Operation
- Complete Control on each Board
- Address and Data Registers

The in-41E RAM Memory System is perhaps the highest density memory now available on Euroboards. The interchangeable memory boards (MU) allow expansion in increments of $8 \mathrm{~K} \times 18$ or $16 \mathrm{~K} \times 9$ with no adjustments. A single control board (CU) handles up to $64 \mathrm{~K} \times 18$ or $128 \mathrm{~K} \times 9$ comprising our lowest cost-per-bit package available. This memory system features a fast access and cycle time, high density and the use of a 4 K RAM as the storage device.

## SYSTEM in-41E SPECIFICATIONS

## Dimensions:

| Memory Board: | 160 mm | High |
| :--- | ---: | :--- |
| $(8 \mathrm{~K} \times 18)$ | 233.4 mm | Deep |
|  | 12.7 mm | Wide |

To expand to $64 \mathrm{~K} \times 18$, add 12.7 mm per memory card.

## Capacity:

8,192 words expandable in cards to $65,536 \times 18$ storage capacity or $128 \mathrm{~K} \times 9$.

## Word Length:

Up to 18 bits in a single memory card. Longer word length can be accommodated by combining memory cards.

## Cycle Time:

$$
\begin{array}{ll}
\text { in-41E } & 550 \text { Nanoseconds } \\
\text { in-41E-1 } & 650 \text { Nanoseconds }
\end{array}
$$

Access Time:

| in-41E | 350 Nanoseconds |
| :--- | :--- |
| in-41E-1 | 475 Nanoseconds |

## Operational Modes:

Read (NDRO)
Write

Interface Characteristics:
TTL Compatible
Standard Input Lines: Cycle Initiate Byte Control Read/Write
Standard Output Lines:
Data Available Memory Busy

## Address Input:

12-17 lines, binary, single ended.

## Environment

Temperature: $\quad 0^{\circ} \mathrm{C}$ to $+50^{\circ} \mathrm{C}$ operating ambient $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ non-operating
Relative Humidity: Up to $90 \%$ with no condensation Altitude:

0 to 10,000 feet operating Up to 15,000 feet non-operating

D.C. Power Requirements:

| MU-41E: | Selected |  |
| :--- | :---: | :---: |
| Voltage | Current (Typical) | Regulation |
| +12 V | 1.4 Amps | $\pm 5 \%$ |
| +5 V | 1.0 Amps | $\pm 5 \%$ |
| -5 V | 50 Milliamps | $\pm 5 \%$ |
| MU-41E: | Unselected |  |
| Voltage | Current (Typical) | Regulation |
| +12 V | 0.142 Amps | $\pm 5 \%$ |
| +5 V | 1.0 Amps | $\pm 5 \%$ |
| -5 V | 50 Milliamps | $\pm 5 \%$ |
| CU-41E: |  |  |
| Voltage | Current (Typical) | Regulation |
| +5 V | 1.3 Amps | $\pm 5 \%$ |

Features:
Module Select
Data Register (optional)
Address Register
Basic system available as $8 \mathrm{~K} \times 18$ or $16 \mathrm{~K} \times 9$.

## Special Option:

Intel also offers the in-41E mounted in a card chassis either as a single or multiple card system.

## in-50 MEMORY SYSTEM


in-50 SERIES RAM MEMORY FEATURES:

- Low Cost Memory
- High Reliability
- Modular Expandability
- Module Interchangeability
- Fast Cycle Time
- Low Power Requirements
- Compact Size
- Field Expandable
- One Power Supply Voltage
- Fully Buffered System

The in-50 RAM Memory System is designed to meet the needs of control memory, disk controllers, scratch pad and signal processing applications. This memory provides high reliability and performance at low costs through the use of all solid state integrated circuits. The in-50 utilizes Bipolar technology to achieve these fast cycle and access times.
This memory system features a basic size of 1024 words by 10 bits per memory card. This memory system can be expanded to any word or bit length by the use of additional memory cards. This system includes all address and data registers.

## SYSTEM in-50 SPECIFICATIONS

## Dimensions:

Memory Board:
(1K X 10)
8.175 Inches High 6.0 Inches Deep 0.5 Inches Wide

## Capacity:

256, 512 and 1024 words per memory card. Larger sizes are capable by the addition of memory cards.

## Word Length:

$2,4,6,7,8,9,10$ bits per card. Longer words can be accomplished by the use of additional memory cards.

## Cycle Time:

in-50
in-52
Access Time:
in-50
100 Nanoseconds
in-52
150 Nanoseconds
100 Nanoseconds 150 Nanoseconds

Operational Modes:
Read (NDRO)
Write

## Interface Characteristics:

TTL Compatible
Standard Input Lines:
Cycle Request Read/Write

Write Data
Address
Standard Output Lines:
Data Available
Read Data

## Environment:

Temperature: $\quad 0^{\circ} \mathrm{C}$ to $+50^{\circ} \mathrm{C}$ operating ambient $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ non-operating
Relative Up to $90 \%$ with no condensation
Humidity: $\quad 0$ to 10,000 feet operating
Altitude: Up to 50,000 feet non-operating

## D.C. Power Requirement:

+5 Volts $\pm 5 \%$
5.5 Amps per memory card

## Connector:

100 Pin, 125 mil centers 1 per memory card
Features:
Module Select Open Collector Outputs
Address Registers 1 Power Supply Voltage
Data Registers
TTL Compatible
Ease of Expansion
Single Board System Ease of
Inputs and Outputs are Buffered


## Special Features:

The in-50 is available in various word and bit lengths with card chassis completely wire wrapped with I/O connectors for mounting in 19' relay racks.
The in-50 can also be supplied with a power supply that is also mountable in a $19^{\prime \prime}$ relay rack.

## Optional Features:

The standard in-50 has open collector outputs with pull-up resistors on the board.

## in-60 MEMORY SYSTEM



## in-60 SERIES SERIAL MEMORY FEATURES:

- Low Cost Memory
- High Reliability
- Modular Expandability
- Module Interchangeability
- Field Expandable
- Only One Power Supply Voltage
- Compact Size
- Adjustable Clocking
- Fully Buffered

The in-60 serial Memory System is designed to meet the high reliability and low cost requirements of large volume storage and CRT refresh applications. The in-60 features the use of a single voltage power supply and MOS N -channel silicon gate technology. This system is available as a self-contained 20,000 words by 10 bits memory unit. This system is expandable to virtually any size in either word or bit length by the use of additional memory cards. The in-60 features a compact size, high reliability and ease of expansion.
The in-60 is designed for the replacement of small flying head disks and for CRT refresh applications.

## SYSTEM in-60 SPECIFICATIONS

## Dimensions:

8.175 Inches High
10.5 Inches Deep 0.5 Inches Wide

## Capacity:

Up to 20,000 words per memory card. Larger sizes are capable by the addition of memory cards.

## Word Length:

$6,7,8,9,10$ bits per memory card. Longer words are made by combining memory cards.

## Clock Rate:

in-60 1 megaHertz to 25 kiloHertz

## Access Time:

in-60 500 Nanoseconds

## Interface Characteristics:

TTL Compatible
Data Input:
Up to 10 lines, single ended
Data Output:
Up to 10 lines, single ended
Data Input Control:
1 line (clock), single ended

## Environment:

Temperature: $\quad 0^{\circ} \mathrm{C}$ to $+50^{\circ} \mathrm{C}$ operating ambient $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ non-operating
Relative
Humidity: Up to $90 \%$ with no condensation
Altitude: $\quad 0$ to 10,000 feet operating Up to 50,000 feet non-operating

## D.C. Power Requirement:

+5.0 Volts $\pm 5 \%$ at 7.0 Amps

## Features:

TTL Compatible
1 Voltage Supply
Ease of Expansion
Single Board System
Adjustable Clocking
Single Phase Clocking
Fully Buffered System


## Special Options:

Intel also offers the in-60 mounted in a card chassis. This chassis will be wire-wrapped up to whatever size is ordered. This chassis will be able to be mounted in a $19^{\prime \prime}$ relay rack.
Intel will also supply a power supply for this system that mounts below the memory chassis. This supply is modular and can supply up to a full card chassis of memory.

A blower assembly is also available for this system. This blower can draw air from the front, back, or below for cooling the memory card chassis.
This is illustrated in the above photograph.

## in-62 MEMORY SYSTEM


in-62 SERIES SERIAL MEMORY FEATURES:

- Low Cost Memory
- High Reliability
- Modular Expandability
- Field Expandable
- Only One Power Supply Voltage
- Compact Size
- Adjustable Clocking
- Fully Buffered

The in-62 serial Memory System is designed to meet the high reliability and low cost requirements of large volume storage and CRT refresh applications. The in-62 features the use of a single voltage power supply and MOS N-channel silicon gate technology. This system is available as a self-contained 88 k words by 1 bit memory unit. This system is expandable to virtually any size in either word or bit length by the use of additional memory cards. The in-62 features a compact size, high reliability and ease of expansion.

## SYSTEM in-62 SPECIFICATIONS

## Dimensions:

8.175 Inches High
10.5 Inches Deep 0.5 Inches Wide

## Capacity:

Up to 88,000 words per memory card. Larger sizes are capable by the addition of memory cards.

## Word Length:

1 bit per memory card. Longer words are made by combining memory cards.

## Clock Rate:

in-62
10 MHz to 200 kHz

## Data Time:

in-62
10 MHz to 200 kHz

## Interface Characteristics:

TTL Compatible
Data Input:
1 line, single ended Data Output:

3 lines, single ended
(Data Out, Data Out, Reg. Input)
Data Input Control:
2 lines (clock), single ended
(Collect/Recirculate, Clock)

## Environment:

Temperature: $0^{\circ} \mathrm{C}$ to $+50^{\circ} \mathrm{C}$ operating ambient $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ non-operating
Relative Humidity:
Up to $90 \%$ with no condensation
Altitude: $\quad 0$ to 10,000 feet operating Up to 50,000 feet non-operating

## DC Power Requirement:

+5.0 Volts $\pm 5 \%$ at 6.0 Amps

## Features:

TTL Compatible 1 Voltage Supply
Ease of Expansion
Single Board System
Adjustable Clocking
Single Phase Clocking
Fully Buffered System

## Special Options:

Intel also offers the in-62 mounted in a card chassis. This chassis will be wire-wrapped up to whatever size is ordered. This chassis will be able to be mounted in a 19 " relay rack.
Intel will also supply a power supply for this system that mounts below the memory chassis. This supply is modular and can supply up to a full card chassis of memory.
A blower assembly is also available for this system. This blower can draw air from the front, back, or below for cooling the memory card chassis.


## MEMORY CABINETS

The in-Series Memory Cards are available as individual units or as complete systems. Intel features a number of memory cabinets that can accommodate a variety of memory capacities. These cabinets are designed to allow customers maximum freedom in specifying memory configurations. These cabinets contain power supplies, cooling and interface connections. The following photographs show the various types that are available:

in-CAB-SHB Memory Cabinet features a capacity of up to $96 k \times 63$ bits or 388k x 16 bits including power supplies and cooling. This cabinet is $70^{\prime \prime}$ high by $36^{\prime \prime}$ deep and is $19^{\prime \prime}$ wide. It is accessible from both front and rear. It is mounted on casters and has room in the rear for additional interface logic chassis.


This shows the rear view of the in-CAB-HB memory cabinet. The memory chassis features PC back planes and is accessible from both front and back sides. Special power and interface connectors are mounted at the bottom of the cabinet for access through a false floor or rear.


This shows the rear of the in-CAB-LB memory cabinet. All back planes, interface cables and power connections are easily accessible from the rear. There is also room for interface chassis to fit in the rear of the cabinet. All connections can go through the rear or bottom of this cabinet. A master circuit breaker is also available.

in-CAB-BHB Memory Cabinet features a capacity of up to $262 \mathrm{k} \times 27$ bits and includes space for power supplies with battery backup capability including batteries for 1 hour back-up support. This cabinet is $80^{\prime \prime}$ high by $30^{\prime \prime}$ deep and is $19^{\prime \prime}$ wide. It is accessible from both the front and rear. It also contains its cooling fans and is free-standing with casters for ease of moving.

## in-CHS CARD CHASSIS

The in-Series Memory Systems are designed in modular form for ease in conversion into a variety of sizes and configurations. In order to accommodate customer applications, standard chassis were designed for use in fulfilling them. These are shown in the following photographs. See your local Intel sales representative for your particular application.


The in-Minichassis Memory Chassis is designed to accommodate up to $32 \mathrm{k} \times 18$ of memory. The memory cards are mounted horizontally with room for a control card and 1 UT-10 interface card. This mini-chassis is 7' high and includes power supplies and cooling fans. It is mounted on slides for ease of movement in and out. All connections are made from the rear of the unit and it is mountable in a $19^{\prime \prime}$ relay rack. A front panel is optional and includes a circuit breaker and indicator lights. This unit features the use of a PC back plane for all power and ground connections.


The in-Unichassis Memory Chassis is designed to accommodate up to 33 memory and control cards for mounting in a $19^{\prime \prime}$ relay rack. This chassis features the use of a full PC back plane for power and ground. This chassis can be wired for a number of memory sizes and configurations. It can also be used in multiples for even larger memory configurations. It is $10.5^{\prime \prime}$ high, $12^{\prime \prime}$ deep, and can be used with in-CAB memory cabinet.


The in-Unichassis/OPS/BB Memory Chassis is designed to accommodate up to $32 \mathrm{k} \times 18$ of memory with battery back-up power supply and including a Gell cell battery. This chassis is mountable in a 19" relay rack. This chassis features a PC back plane for all power and ground connections. It is accessible from both front and rear. This chassis is $10.5^{\prime \prime}$ high and $12^{\prime \prime}$ deep.


The in-Jumbochassis is designed for memory systems that may be mounted in a $24^{\prime \prime}$ cabinet. With integral power supplies and fan assemblies, it measures only $14^{\prime \prime} \mathrm{H} \times 24^{\prime \prime} \mathrm{W} \times 24^{\prime \prime} \mathrm{D}$. Forty-three card slots are available to house thousands of combinations of standardsized Intel memory cards. This chassis has the capabili ity of up to 10 megabits in $14^{\prime \prime}$. For instance, a 128 k $x 18$ or $256 \mathrm{k} \times 9$ in- 10 system or a $512 \mathrm{k} \times 18$ or 1024 k $x 9$ in-40 system could be housed with seven I/O slots left over for address and data buffers or for other custom logic.

## in-PS POWER SUPPLIES

The in-Series Memory Systems are designed in modular form to allow conversion into a variety of sizes and configurations. In order to accommodate these various memory sizes, Intel has designed standard power supply modules for use in configuring these systems. The following photographs show standard power supply modules that are available. Contact your Intel Memory Systems representative for your particular application.


The in-OPS-3/BB Power Supply features a capacity to power up to $65 \mathrm{k} \times 27$ or $32 \mathrm{k} \times 54$ bits of Memory and has the capability of being powered by a battery in case of AC power failure. The battery back-up for a fully populated system is for a one hour period. This power supply is $834^{\prime \prime}$ high and is mountable in a $19^{\prime \prime}$ relay rack. It also has a circuit breaker switch and indicator light mounted on the front for easy use. It is recommended for use with the in-10 Series of 'memory.


The in-DPS 3 Power Supply designed to provide voltage for up to $190 \mathrm{k} \times 9$ or $96 \mathrm{k} \times 18$ using individual supplies for each voltage level. This supply is $7^{\prime \prime}$ high and is 19' rack mountable. It features a circuit breaker and individual indicator lights mounted on the front. It also has its own internal cooling. It is recommended for use with the in-10 Series of memory.


The in-DPS-5/2 Power Supply provides 1800 watts of power in two 83/4" drawers. Shown here are the $V_{C C}+$ $\mathrm{V}_{\mathrm{SS}}$ portion of the system. It is mountable in a 19" relay rack and has its own internal cooling. It is recommended for use with large in-10 Series memory systems.


The in-OPS-1 Power Supply is available in a $19^{\prime \prime}$ relay rack and it is shown mounted next to its memory and battery back-up. This power supply is capable of powering $32 \mathrm{k} \times 18$ or $65 \mathrm{k} \times 9$ ( $8 \mathrm{in}-10$ ) memory cards. This chassis with power supply is $10.5^{\prime \prime}$ high and $12^{\prime \prime}$ deep and includes memory system, power supply, and battery. It is recommended for use with the in-10 Series of memory.


The in-SPS-8 Power supply is a highly efficient power system designed to provide 1800 watts of power. This supply has $+5.0 \mathrm{~V},-5.0 \mathrm{~V}$ and +12.0 V available and is contained in an $834^{\prime \prime}$ high chassis that is mountable in a $19^{\prime \prime}$ relay rack. It features its own internal cooling and is recommended for use with the in-60A memory systems.


The in-DPS-U2 Power Supply features remote control options for power turn on and off, Voltage Margining, over-temperature sensing, and is only $514^{\prime \prime}$ high. Specially designed for use with the in-10 Series, it will power up to $65 \mathrm{k} \times 18$ of memory. All switches are located on the front of the unit for easy use. Mountable in a 19' relay rack.

The in-series is available in card chassis and with power supplies that are modular and can be mounted alongside, below, or behind the memory cards. Other accessories, like extender boards, interface boards and fan assemblies, are also available. Details on these are listed below.

## in-Series Interface Connector

This unique connector scheme is designed to provide inexpensive, yet reliable, interconnections to the in-Series memory systems. This connector fits over the in-Series back panel wire wrap pins and forms a tight interconnection. This connector is then fitted with flat cable for connection to other parts of the application with which it is being used.


## in-10 Series Interface Board

This board is designed for use in assembling custom interfaces to use with in-10 series memory systems. This interface board can be used with I.C. sockets with up to 18 pins and can be wire-wrapped for quick interface connections. This 1/O board plugs directly into the in-10 series connector slots. There are also 2 slots available for up to 40 pin sockets.


## in-Series Fan Assembly

This fan assembly is designed for mounting in a 19" relay rack and is used for blowing air or sucking air upward through the in-series card chassis. This unit can receive air from the front, rear or underneath and send adequate air flow through up to 4 card chassis stacked upon each other.


## in-Series Extender Board

This extender board is designed to provide the user with full access to any in-series memory card. This extender board plugs directly into the back panel connector and allows full view of any of the in-series cards.


## in-Series MT-10 System Exercisor

This system exercisor is designed to test up to 36 bits of information and address up to 262k words of memory. This tester is mountable on the front of the memory unit by use of self-contained magnetic devices and plugs directly into the memory system.


# We stack the cards your way with 4K RAM systems. 

Intel's know-how is all the ante you need to win a pot of money by replacing core memory systems with less costly, higher density, faster solid-state systems built with 4096-
bit

RAMs. Our know-how guarantees you price, performance and delivery right now.

Our first card, for example, is a custom 16 Kxl 8 system, complete with control logic, that is now used in a popular minicomputer as a replacement add-on for a more costly core memory with only half the storage density. Next is a 16 Kxl 7 system used in a high reliability numerical control system.

The center card is a custom 16 Kxl 6 serial access RAM memory for a CRT display system. And the fourth operates in another display system as a 4 Kxl 2 to 4 Kxl 6 serial
array It, too, replaces a bulkier, more costly core memory assembly.

For buyers of standard memory systems, our new ace in the hole is the in-40. One $8 \times 101 / 2$-inch card stores up to 32 kilobytes in 4 K RAMs, in your choice of word lengths, and accesses in only 350 nanoseconds. A universal control card allows expansion at any time to a 256 kilobyte capacity per control card. That stack is only 5 inches wide.

And here's another good deal. When you buy a custom memory system from Intel, you can get manufacturing rights after the initial production run. Use your production resources as you think best.

Custom or standard, single board or card stack, Intel's 4K RAM systems are the best core replacement deal in the industry today. Every card we make stacks the deal in your favor because these systems are far more costeffective than core in density, perform-

$4 K \times 16$ Serial ance and price.

Call or write Intel Memory Systems at 1302 North Mathilda, Sunnyvale, California 94086. (408) 734-8102.

# Memory Options Unlimited intel memory systems <br> A DÍVISION OF INTEL CORPORATION 



## CMOS TIMEKEEPING CIRCUITS

| Type | Description | Display Type | Voltage Range | Page No. |
| :---: | :---: | :---: | :---: | :---: |
| 5201 | $31 / 2$ Digit Hours/Minutes/Seconds <br> Decoder - Driver | D.S. LCD | $10-15$ | $8-3$ |
| $5201-2$ | $31 / 2$ Digit Hours/Minutes/Seconds <br> Decoder - Driver | F.E. LCD | $6-10$ | $8-3$ |
| 5202 | $31 / 2$ Digit Hours and Minutes <br> Decoder - Driver | D.S. LCD | $10-15$ | $8-3$ |
| $5202-2$ | $31 / 2$ Digit Hours and Minutes <br> Decoder - DFiver | F.E. LCD | $6-10$ | $8-3$ |
| 5204 | $31 / 2$ Digit Time/Seconds/Date <br> Decoder - Driver | F.E. LCD | $6-10$ | $8-7$ |
| 5801 | 32.768 kHz Oscillator - Divider | N.A. | $1.2-1.6$ | $8-11$ |

## LIQUID CRYSTAL DISPLAY DECODER－DRIVER

## － 5201 and 5202 Drive Dynamic Scattering Displays <br> －5201－2 and 5202－2 Drive Field Effect Displays <br> －Advanced Silicon Gate Ion Implanted CMOS Technology

－ 5201 and 5201－2 Display Hours， Minutes and Seconds on Command
－ 5202 and 5202－2 Display Hours and Minutes
－Inputs Protected Against Static Discharge


#### Abstract

The 5201，5201－2，5202，and 5202－2 are low power $31 / 2$ digit liquid crystal display decoder／drivers intended for use in electronic timekeeping applications such as wristwatches and battery－operated clocks．The 5201 and 5202 are specified for operation over the supply voltage range 10 to 15 volts for use with dynamic scattering liquid crystal displays．The 5201－2 and 5202－2 are specified for operation from 6 to 10 volt supply voltages for use with field effect liquid crystal displays． The 5201 and 5201－2 normally display hours and minutes．On activation of the seconds command switch，sec－ onds are displayed in the minutes position and hours are blanked．Resetting of the seconds command switch restores the display mode to hours and minutes．The 5202 and 5202－2 display hours and minutes only．The colon is flashed at a 1 Hz rate on all four devices．

These decoder／drivers accept a 64 Hz input signal from which they count and decode hours and minutes（and seconds in the case of the 5201 and 5201－2）．The decoded signals are used for driving the three 7 －segment and one 2－segment display digits．A symmetrical 32 Hz signal is provided to drive the common back plate of the dis－ play．Segments to be energized are driven with a symmetrical 32 Hz signal that is out－of－phase with the common signal while unenergized segments are driven with a symmetrical 32 Hz signal in phase with the common signal． Two inputs allow for time setting and resetting．（See page 8－5 for description of operation．） These devices are fabricated with complementary MOS silicon gate technology．This extremely low power tech－ nology is ideally suited for the manufacture of devices designed to operate from small batteries for long periods of time．




## Absolute Maximum Ratings*


*COMMENT:
Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. and Operating Characteristics for 5201 and 5202

Dynamic Scattering Liquid Crystal Display Applications ( $T_{A}=25^{\circ} \mathrm{C} ; 10 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{DD}} \leqslant 15 \mathrm{~V} ; \mathrm{f}_{\mathrm{IN}}=64 \mathrm{~Hz}$ unless otherwise specified)

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDD(Avg.) | Average Operating Current |  |  | 500 | nA | $\begin{aligned} & V_{D D}=15 \mathrm{~V} ; \mathrm{t}_{\mathrm{pwc}}=25 \mu \mathrm{~s} ; \mathrm{t}_{\mathrm{f}}= \\ & 0.5 \mu \mathrm{~s} ; \mathrm{t}_{\mathrm{r}}=35 \mu \mathrm{~s} ; \text { outputs open } \end{aligned}$ |
| $\mathrm{I}_{\text {D }}$ (Static) | Static Current |  |  | 300 | nA | $V_{D D}=15 \mathrm{~V} ; 64 \mathrm{~Hz}$ input open; outputs open |
| IIL | Input Low Current | -5 | -13 | -28 | $\mu \mathrm{A}$ | $V_{D D}=15 \mathrm{~V} ; \mathrm{V}_{1 \mathrm{~N}}=1.2 \mathrm{~V}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | -0.3 |  | 1.2 | V | $V_{D D}=15 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | 14.0 |  | 15.3 | V | $V_{D D}=15 \mathrm{~V}$ |
| V OLC | Output Low Voltage Common |  |  | $\begin{aligned} & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V} ; \mathrm{l}_{\mathrm{OLC}}=1.5 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{DD}}=10 \mathrm{~V} ; \mathrm{I}_{\mathrm{OLC}}=1.0 \mu \mathrm{~A} \\ & \hline \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output High Voltage Common | $\begin{gathered} 14.9 \\ 9.9 \end{gathered}$ |  |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V} ; \mathrm{l}_{\mathrm{OHC}}=-1.5 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{DD}}=10 \mathrm{~V} ; \mathrm{l}_{\mathrm{OHC}}=-1.0 \mu \mathrm{~A} \end{aligned}$ |
| Vols | Output Low Voltage Segments |  |  | $\begin{aligned} & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \end{aligned}$ | $\begin{aligned} & V_{D D}=15 \mathrm{~V} ; I_{O L S}=0.1 \mu \mathrm{~A} \\ & V_{D D}=10 \mathrm{~V} ; I_{O L S}=0.06 \mu \mathrm{~A} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OHS}}$ | Output High Voltage Segments | $\begin{gathered} 14.9 \\ 9.9 \end{gathered}$ |  |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & V_{D D}=15 \mathrm{~V} ; I_{\mathrm{OHS}}=-0.1 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{DD}}=10 \mathrm{~V} ; \mathrm{I}_{\mathrm{OHS}}=-0.06 \mu \mathrm{~A} \end{aligned}$ |

## D.C. and Operating Characteristics for 5201-2 and 5202-2

Field Effect Display Applications ( $T_{A}=25^{\circ} \mathrm{C} ; 6 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{DD}} \leqslant 10 \mathrm{~V} ; \mathrm{f}_{\mathrm{IN}}=64 \mathrm{~Hz}$. unless otherwise specified)

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IDD (Avg.) | Average Operating Current |  |  | 600 | nA | $\begin{aligned} & V_{D D}=10 \mathrm{~V} ; \mathrm{t}_{\mathrm{pwc}}=25 \mu \mathrm{~s} ; \mathrm{t}_{\mathrm{f}}= \\ & 0.5 \mu \mathrm{~s} ; \mathrm{t}_{\mathrm{r}}=75 \mu \mathrm{~s} ; \text { outputs open } \end{aligned}$ |
| $\mathrm{I}_{\mathrm{DD}}$ (Static) | Static Current |  |  | 400 | nA | $V_{D D}=10 \mathrm{~V} ; 64 \mathrm{~Hz}$ input open; outputs open |
| $I_{\text {IL }}$ | Input Low Current | -0.5 | -1.5 |  | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}}=6.0 \mathrm{~V} ; \mathrm{V}_{\mathrm{IN}}=1.2 \mathrm{~V}$ |
| $V_{\text {IL }}$ | Input Low Voltage | -0.3 |  | 1.2 | V | $V_{D D}=10 \mathrm{~V}$ |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage | 9.0 |  | 10.3 | V | $V_{D D}=10 \mathrm{~V}$ |
| $\mathrm{V}_{\text {OLC }}$ | Output Low Voltage Common |  |  | $\begin{aligned} & 25 \\ & 50 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V} ; \mathrm{I}_{\mathrm{OLC}}=0.15 \mu \mathrm{~A} \\ & \mathrm{~V}_{\mathrm{DD}}=6 \mathrm{~V} ; \mathrm{I}_{\mathrm{OLC}}=0.1 \mu \mathrm{~A} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OHC}}$ | Output High Voltage Common | $\begin{aligned} & 9.975 \\ & 5.950 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & V_{D D}=10 \mathrm{~V} ; I_{\mathrm{OHC}}=-0.15 \mu \mathrm{~A} \\ & V_{D D}=6 \mathrm{~V} ; \mathrm{I}_{\mathrm{OHC}}=-0.1 \mu \mathrm{~A} \end{aligned}$ |
| VoLs | Output Low Voltage Segments |  |  | $\begin{aligned} & 25 \\ & 50 \end{aligned}$ | $\mathrm{mV}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V} ; \mathrm{I}_{\mathrm{OLS}}=10 \mathrm{nA} \\ & \mathrm{~V}_{\mathrm{DD}}=6 \mathrm{~V} ; \mathrm{I}_{\mathrm{OLS}}=6 \mathrm{nA} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OHS}}$ | Output High Voltage Segments | $\begin{aligned} & 9.975 \\ & 5.950 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V} ; \mathrm{I}_{\mathrm{OHS}}=-10 \mathrm{nA} \\ & \mathrm{~V}_{\mathrm{DD}}=6 \mathrm{~V} ; \mathrm{I}_{\mathrm{OHS}}=-6 \mathrm{nA} \end{aligned}$ |

## A．C．Characteristics for 5201 and $5202\left(T_{A}=25^{\circ} \mathrm{C} ; \mathrm{f}_{\mathrm{in}}=64 \mathrm{~Hz}\right)$

| Symbol | Parameter | Min． | Typ． | Max． | Unit | Test Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {pwc }}$ | Input Pulse Width | 10 | 15 | 25 | $\mu \mathrm{~s}$ | $\mathrm{~V}_{I \mathrm{IL}}=1.2 \mathrm{~V}$ |
| $\mathrm{t}_{\mathrm{f}}$ | Input Pulse Fall Time |  |  | 0.5 | $\mu \mathrm{~s}$ | $\mathrm{~V}_{\mathrm{IL}}=1.2 \mathrm{~V} ; \mathrm{V}_{1 \mathrm{H}}=14 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}$ |
| $\mathrm{t}_{\mathrm{r}}$ | Input Pulse Rise Time |  |  | 35 | $\mu \mathrm{~s}$ | $\mathrm{~V}_{1 \mathrm{IL}}=1.2 \mathrm{~V} ; \mathrm{V}_{1 \mathrm{H}}=14 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}$ |

A．C．Characteristics for 5201－2 and 5202－2（ $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ； $\left.\mathrm{f}_{\text {in }}=64 \mathrm{~Hz}\right)$

| Symbol | Parameter | Min． | Typ． | Max． | Unit | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{pwc}}$ | Input Pulse Width | 10 | 15 | 25 | $\mu \mathrm{~s}$ | $\mathrm{~V}_{\mathrm{IL}}=1.2 \mathrm{~V}$ |
| $\mathrm{t}_{\mathrm{f}}$ | Input Pulse Fall Time |  |  | 0.5 | $\mu \mathrm{~s}$ | $\mathrm{~V}_{\mathrm{IL}}=1.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{IH}}=14 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}$ |
| $\mathrm{t}_{\mathrm{r}}$ | Input Pulse Rise Time |  |  | 75 | $\mu \mathrm{~s}$ | $\mathrm{~V}_{\mathrm{IL}}=1.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{IH}}=9 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ |

Capacitance（ $\left.\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Min． | Typ． | Max． | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | 2.8 | 5 | pF | Capacitances are measured in 30 lead flatpack with all pins except the test pin at ground，$f=, 1 \mathrm{MHz}$ ． |
| $\mathrm{Coutc}_{\text {c }}$ | Output Capacitance Common |  | 8.5 | 15 | pF |  |
| $\mathrm{Couts}^{\text {S }}$ | Output Capacitance Segments |  | 2.0 | 5 | pF |  |

## Input Waveform



## Output Waveforms



## Time Setting

Two inputs（Reset I and Reset II）allow setting and synchronization of the time to a time standard．The opera－ tion of these two inputs is described by the following table：

| State | Reset I | Reset II | Operation |
| :--- | :--- | :--- | :--- |
| $B_{1}$ | $V_{D D}$ | $V_{D D}$ | Normal |
| $B_{2}$ | $V_{D D}$ | 0 | Clock Running，hours are advanced at 1 Hz |
| $B_{3}$ | 0 | 0 | Seconds counter is reset to 00 sec．；minutes are advanced at 1 Hz rate；hours are incremented <br> by 1 if minutes exceed 59 ，otherwise they are unaffected． |
| $B_{4}$ | 0 | $V_{D D}$ | Seconds counter reset to 00 sec．；minutes are held if state $B_{4}$ is entered directly from state <br> $B_{3} ;$ hours are unaffected．Note：Minutes will be incremented by one if state $B_{4}$ is entered <br> from state $B_{1}$ or $B_{2}$. |

Display Segment Format


## Typical Application


（＊5201，5201－2 ONLY）

## Packaging Information



PIN ASSIGNMENT

| Pin <br> No． | Function | Pin No． | Function |
| :---: | :---: | :---: | :---: |
| 1 | Reset II | 16 | Seconds Switch＊ |
| 2 | Reset I | 17 | B3 |
| 3 | Common | 18 | A3 |
| 4 | K | 19 | F3 |
| 5 | E1 | 20 | G3 |
| 6 | D1 | 21 | B2 |
| 7 | C1 | 22 | $\mathrm{A} 2+\mathrm{D} 2$ |
| 8 | 64 Hz In | 23 | F2 |
| 9 | L（Colon） | 24 | G2 |
| 10 | E2 | 25 | B1 |
| 11 | C2 | 26 | A1 |
| 12 | E3 | 27 | F1 |
| 13 | D3 | 28 | G1 |
| 14 | C3 | 29 | Ground |
| 15 | N／C | 30 | $V_{D D}$ |

＊5201 and 5201－2 only

# TIME/SECONDS/DATE LIQUID CRYSTAL DISPLAY DECODER-DRIVER 

- Displays Hours and Minutes or Seconds or Date
- Pin Compatible with Intel 5201 and 5202
- Advanced Silicon Gate Ion Implanted CMOS Technology
- Anti-Bounce Circuitry on Switch Inputs
- Drives $3 ½$ Digit Field Effect Displays
- Inputs Protected Against Static Discharge

The 5204 is a low power $3-1 / 2$ digit liquid crystal display decoder driver intended for use in 12 hour timekeeping applications such as wristwatches and battery-operated clocks.
The 5204 accepts a 64 Hz input signal from which it counts and decodes Seconds, Minutes, Hours, and Date. The decoded signals are used for driving the three 7 -segment and one 2 -segment display digits. A symmetrical 32 Hz signal is provided to drive the common back plate of the display. Segments to be energized are driven with a symmetrical 32 Hz signal that is out-of-phase with the common signal while unenergized segments are driven with a 32 Hz signal in phase with the common signal. The 5204 will normally display Hours and Minutes. Depression of the D/C command switch will cause Seconds to be displayed in the Minutes position and the Hours will be blanked. A second depression of the D/C command switch will cause the Date to be displayed in the Minutes position and the Hours to be blanked. A third depression of the D/C command switch will cause a return to normal mode displaying Hours and Minutes. The colon is flashed at a 1 Hz rate in all three display modes. A separate switch is used for timesetting. Thus only two switches are required for operation of the watch. (See page 8-9 for description of operation.)
The 5204 is designed to operate in conjunction with the 5801 oscillator-divider circuit. For information on the 5801 see the 5801 data sheet.
This device is fabricated with complementary MOS silicon gate technology. This extremely low power technology is ideally suited for the manufacture of devices designed to operate from small batteries for long periods of time.

CHIP TOPOGRAPHY
(Numbers refer to package pin number.)


## BLOCK DIAGRAM



## SILICON GATE CMOS 5204

## Absolute Maximum Ratings*


*COMMENT:
Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. and Operating Characteristics

$T_{A}=25^{\circ} \mathrm{C} ; 6 \mathrm{~V} \leqslant \mathrm{~V}_{\mathrm{DD}} \leqslant 10 \mathrm{~V} ; \mathrm{f}_{\text {in }}=64 \mathrm{~Hz}$, Unless Otherwise Specified

| Symbol | Parameter | Min. | Max. | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IDD | Total Average Internal Current |  | 500 | nA | $\begin{aligned} & V_{D D}=10 \mathrm{~V} ; \mathrm{t}_{\mathrm{pwc}}=25 \mu \mathrm{~s} ; \mathrm{t}_{\mathrm{f}}=0.5 \mu \mathrm{~s} ; \\ & \mathrm{t}_{\mathrm{r}}=75 \mu \mathrm{~s} ; \text { Outputs Open } \end{aligned}$ |
| IILC | 64 Hz Input Low Current (Clock) | 2.0 | -15 | $\mu \mathrm{A}$ | $V_{D D}=10 \mathrm{~V} ; \mathrm{V}_{\text {IN }}=1.2 \mathrm{~V}$ |
| IILS | Switch Input Low Current (D/C, S) | -1.0 | -50 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V} ; \mathrm{V}_{\mathrm{IN}}=1.2 \mathrm{~V} \\ & 64 \mathrm{~Hz} \text { Input Voltage }=0.0 \mathrm{~V} \text { Note } 1 \end{aligned}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | -0.3 | 1.2 | V |  |
| $\mathrm{V}_{\text {OLC }}$ | Output Low Voltage Common |  | 25 | mV | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$; $\mathrm{l}_{\mathrm{OLC}}=1.0 \mu \mathrm{~A}$ |
| $\mathrm{V}_{\text {OHC }}$ | Output High Voltage Common | $\mathrm{V}_{\mathrm{DD}}-.025$ |  | V | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V} ; \mathrm{l}_{\mathrm{OHC}}=-1.0 \mu \mathrm{~A}$ |
| $\mathrm{V}_{\text {OLS }}$ | Output Low Voltage Segment |  | 25 | mV | $V_{D D}=10 \mathrm{~V}$; $\mathrm{l}_{\mathrm{OLS}}=0.1 \mu \mathrm{~A}$ |
| $\mathrm{V}_{\text {OHS }}$ | Output High Voltage Segment | $\mathrm{V}_{\mathrm{DD}} .025$ |  | V | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$; $\mathrm{l}_{\mathrm{OHS}}=-0.1 \mu \mathrm{~A}$ |
| IILR | Reset Input Low Current | -1.0 | -200 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$ |

## A.C. Characteristics

$T_{A}=25^{\circ} \mathrm{C} ; 6 \mathrm{~V} \leqslant \mathrm{~V}_{D D} \leqslant 10 \mathrm{~V} ; \mathrm{f}_{\text {in }}=64 \mathrm{~Hz}$, Unless Otherwise Specified

| Symbol | Parameter | Min. | Max. | Unit | Test Condition |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {pwc }}$ | Input Pulse Width (Clock) | 10 | 25 | $\mu \mathrm{~s}$ | $\mathrm{~V}_{\mathrm{IL}}=1.2 \mathrm{~V}$ |
| $\mathrm{t}_{\mathrm{f}}$ | Input Pulse Fall Time |  | 0.5 | $\mu \mathrm{~s}$ | $\mathrm{~V}_{\mathrm{DD}}=10 \mathrm{~V} ; \mathrm{V}_{\mathrm{IL}}=1.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{IH}}=9 \mathrm{~V}$ |
| $\mathrm{t}_{\mathrm{r}}$ | Input Pulse Rise Time |  | 75 | $\mu \mathrm{~s}$ | $\mathrm{~V}_{\mathrm{DD}}=10 \mathrm{~V} ; \mathrm{V}_{\mathrm{IL}}=1.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{IH}}=9 \mathrm{~V}$ |
| $\mathrm{t}_{\text {sd }}$ | Switch Delay | 32 | 80 | ms | Note 2 |

## Capacitance $\left(T_{A}=25^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Min. | Typ. | Max. | Unit | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | 2.8 | 5 | pF | Capacitances are measured <br> in 30 lead flatpack with all <br> pins except the test pin at <br> ground, $\mathrm{f}=1 \mathrm{MHz}$ |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance Common |  | 8.5 | 15 | pF |  |
| $\mathrm{C}_{\text {OUTS }}$ | Output Capacitance Segments |  | 2.0 | 5 | pF |  |

NOTES: 1. All switch inputs include dynamic pull-up circuitry which is clocked in synchronization with the 64 Hz input. The average current drawn by these inputs in the low state will be proportional to the duty cycle of the 64 Hz input. The value specified is for the case where the 64 Hz input is held low. (100\% duty cycle).
2. The $D / C$ and $S$ switch inputs include anti-bounce circuitry. This circuitry requires that a switch input be stable for $\mathbf{2}$ consecutive $\mathbf{3 2 ~} \mathrm{Hz}$ clock periods in order to be recognized as a valid input. Switch delay is the time during which the antibounce circuitry is determining a valid, stable input.

## Input Waveform



## Output Waveforms



UNENERGIZED SEGMENT


## Time Display

Switch input $D / C$ controls the time display modes. Each closure of switch $D / C(D / C$ input $=l o w)$ causes a change in the display mode in the sequence Hours and Minutes $\rightarrow$ Seconds $\rightarrow$ Date $\rightarrow$ Hours and Minutes. The following diagram illustrates this:


## Time Setting

Switch input $S$ controls the time setting modes. This switch input is active only when the circuit is in the Hours and Minutes display mode. Each closure of switch $S(S$ input = low) causes a change in the time set modes in the sequence Hours and Minutes $\rightarrow$ Minutes $\rightarrow$ Seconds $\rightarrow$ Hours $\rightarrow$ Date $\rightarrow$ Hours and Minutes. Closure of switch D/C when in the Minutes, Hours, or Date time set modes will cause that mode to be advanced at a 1 Hz rate. Closure of switch D/C in the Seconds synchronize mode will cause the Minutes to be advanced by one and the Seconds to be reset to zero and held until the D/C input is returned high. The colon is displayed only in the Hours PM state in the time set mode. The following diagram illustrates this:


## Reset

The reset input may be used to initialize all time counters to the zero state. All time counters are automatically reset to zero when voltage is initially applied to the circuit. The zero state is 12:00 AM, 00 Seconds, 0 Date.

Display Segment Format


DIGITS D1, D2 AND D3 TRUTH TABLE

| NUMBER | SEGMENTS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | A | B | $\mathbf{c}$ | $\mathbf{D}$ | E | F | $\mathbf{G}$ |
| $\square$ | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| $己$ | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| $\exists$ | 1 | 1 | 1 | 1 | 0 | 0 | 1 |
| 4 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 5 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 6 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 7 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| $日$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| $\square$ | 1 | 1 | 1 | 1 | 0 | 1 | 1 |

## Typical Application



## Packaging Information



# LOW POWER OSCILLATOR-DIVIDER 

\author{

- Advanced Silicon Gate Ion Implanted CMOS Technology <br> - On Chip Drive and Regulator Circuitry for Up-Converter
}

The 5801 is a low power oscillator and $2^{9}$ divider ideally suited for use in battery powered timekeeping applications. The circuitry consists of an inverter stage designed to operate in conjunction with an external quartz crystal and feedback network to form an oscillator, a 9 -stage binary ripple carry counter, and control logic. Two outputs are provided: A buffered drive output providing $1 / 2$ cycle of the oscillator at a repetition rate equal to the frequency of the oscillator divided by $2^{5}$ and an open drain output that is switched on for $1 / 2$ cycle of the oscillator at a repetition rate of the oscillator divided by $2^{9}$. The buffered drive output and associated control circuitry are designed for use with external components to implement a regulated voltage up-converter.

The 5801 is manufactured with complementary MOS silicon gate technology. Long term continuous operation from small batteries is made possible by use of this low power technology.

CHIP TOPOGRAPHY
(Numbers refer to package pin number.)

BLOCK DIAGRAM


## Absolute Maximum Ratings＊



## ＊COMMENT：

Stresses above those listed under＂Absolute Maximum Ratings＂may cause permanent damage to the device．This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied．Exposure to absolute maximum rating conditions for extended periods may affect device reliability．

## D．C．and Operating Characteristics $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Min． | Typ． | Max． | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {D }}$ | Average Supply Current |  | 3.0 | 5.0 | $\mu \mathrm{A}$ | $V_{D D}=1.4 \mathrm{~V}$, Note 1 |
| VDDS | Oscillation Start Voltage | 1.2 |  |  | V | Note 1 |
| Iolc | 64 Hz N －Channel Open Drain Output Current | 50 |  |  | $\mu \mathrm{A}$ | $V_{D D}=1.2 \mathrm{~V} ; \mathrm{V}_{\mathrm{OLC}}=1.2 \mathrm{~V}$ |
| IOHD | 1024 Hz Drive P－Channel Output Current | －500 |  |  | $\mu \mathrm{A}$ | $V_{D D}=1.2 \mathrm{~V} ; \mathrm{V}_{O H D}=0.7 \mathrm{~V}$ |
| Iold | 1024 Hz Drive N－Channel Output Current | 200 |  |  | $\mu \mathrm{A}$ | $V_{D D}=1.2 \mathrm{~V} ; \mathrm{V}_{\text {OLD }}=0.5 \mathrm{~V}$ |
| lols | 1024 Hz Sample N－Channel Output Current | 10 |  |  | $\mu \mathrm{A}$ | $V_{D D}=1.2 \mathrm{~V} ; \mathrm{V}_{\text {OLS }}=0.15 \mathrm{~V}$ |
| VIL | Sense Low Input Voltage |  |  | 0.4 | V | $V_{D D}=1.2 \mathrm{~V}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | Sense High Input Voltage | 0.9 |  |  | V | $V_{D D}=1.2 \mathrm{~V}$ |
| $V_{B D C}$ | 64 Hz N －Channel Breakdown Voltage | 15.0 |  |  | V | $\mathrm{V}_{\mathrm{DD}}=1.2 \mathrm{~V} ; \mathrm{I}_{\mathrm{BDC}}=1.0 \mu \mathrm{~A}$ |

Note 1．Frequency of oscillation $=32,768 \mathrm{~Hz}$ when connected as shown in Figure 1.

## Test Circuit



Figure 1.

A．C．Characteristics $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Symbol |  | Min． | Typ． | Max． | Unit | Test Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $t_{\text {pwc }}$ | 64 Hz N－Channel Open Drain <br> Output Pulse Width | 10 |  | 25 | $\mu \mathrm{~s}$ | $V_{D D}=1.2 \mathrm{~V}, 1.4 \mathrm{~V} ; 64 \mathrm{~Hz}$ |
| $\mathrm{t}_{\text {pws }}$ | 1024 Hz Sample Output <br> Pulse Width | 25 |  | 35 | $\mu \mathrm{~s}$ | $V_{D D}=1.2 \mathrm{~V}, 1.4 \mathrm{~V} ; 1024 \mathrm{~Hz}$ |
| $\mathrm{t}_{\text {pwd }}$ | 1024 Hz Drive Output Pulse <br> Width | 13 |  | 17 | $\mu \mathrm{~s}$ | $\mathrm{~V}_{\mathrm{DD}}=1.2 \mathrm{~V}, 1.4 \mathrm{~V} ; 1024 \mathrm{~Hz}$ |
| $\mathrm{t}_{\mathrm{dd}}$ | 1024 Hz Sample Output to <br> Drive Output Delay | 485 |  | 520 | $\mu \mathrm{~s}$ | $\mathrm{~V}_{\mathrm{DD}}=1.2 \mathrm{~V}, 1.4 \mathrm{~V} ; 1024 \mathrm{~Hz}$ |
| $\mathrm{t}_{\text {pwse }}$ | 1024 Hz Sense Input <br> Pulse Width | 5 |  |  | $\mu \mathrm{~s}$ | $V_{D D}=1.2 \mathrm{~V}, 1.4 \mathrm{~V} ; 1024 \mathrm{~Hz}$ |

## Capacitance

| Symbol | Test | Typ． | Max． | Unit |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{CIN2}^{\text {IN }}$ | Input Capacitance at pin 2 $V_{I N}=O V$ | 3.2 | 8.0 | pF |
| Cin5 | Input Capacitance at pin 5 $V_{I N}=O V$ | 2.2 | 6.0 | pF |
| COUT1 | Output Capacitance at pin 1 $V_{\text {OUT }}=0 \mathrm{~V}$ | 3.0 | 8.0 | pF |
| Cout4 | Output Capacitance at pin 4 $V_{\text {OUT }}=0 \mathrm{~V}$ | 23 | 35 | pF |
| COUT 7，8 | Output Capacitance at pins 7，8； $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 2.4 | 6.0 | pF |

Note：All capacitance values are measured in 10 lead flatpack with pins 6,10 and all other untested pins tied to ground．

## Timing Diagram



## Typical Application



## Packaging Information

PIN ASSIGNMENT


| Pin \# | Function |
| :--- | :--- |
| 1 | OSC INV OUT |
| 2 | OSC INV IN |
| 3 | N/C |
| 4 | 1024 Hz OUT (Drive) |
| 5 | 1024 Hz IN (Sense) |
| 6 | GROUND |
| 7 | 1024 Hz OUT (Sample) |
| 8 | 64 Hz OUT (N-CH) |
| 9 | N/C |
| 10 | $V_{D D}$ |

U.S. SALES AND MARKETING OFFICES

| U.S. MARKETING HEADQUARTERS | NATIONAL SALES MANAGER |
| :--- | :--- |
| 3065 Bowers Avenue | Hank O'Hara |
| Santa Clara, California 95051* | 3065 Bowers Avenue |
| Tel: (408) 246-7501 | Santa Clara, California 95051* |
| TWX:910-338-0026 | Tel: :(408) 246-7501 |
| TELEX: $34-6372$ | TWX:910-338-0026 |

## U.S. REGIONAL SALES MANAGERS' OFFICES

## WESTERN

William T. O'Brien
1651 East 4th Street Suite 228
Santa Ana, California 92701*
Tel: ( 714 ) 835-9642
TWX: $910-595-1114$
MID-AMERICA
6350 L.B.J. Freeway

WX: 910-595-1114
Suite 178
Dallas, Texas 75240* Tel: (214) 661-8829

## U.S. SALES OFFICES

## ALABAMA

Barnhill and Associates
7844 Horseshoe Trail
Huntsville 35802

## ARIZONA

Sales Engineering, Inc.
7155 E. Thomas Road, No. 6
Scottsdale 85252
TWX: (602) 994-3230

## CALIFORNIA

3065 Bowers Avenue
Santa Clara 95051*
Tel: (408) 246-7501
TWX: 910-338-0026
Earle Associates, Inc.
4433 Convoy Street
Suite A
San Diego 92111
Tel: (714) 278-5441
TWX: 910-335-1585
1651 East 4th Street
Suite 228
Santa Ana 92701*
Tel: (714) 835-9642
TWX: 910-595-1114
COLORADO
1341 South Lima Street
Aurora 80010
Tel: (303) 758-2505
FLORIDA
1090 NE 27th Terrace
Pompano Beach 33062
TWX: 510-956-9407
5151 Adanson Street, Suite 200-3
Orlando 32804
Tel: (305) 628-2393


EUROPEAN MARKETING OFFICES
EUROPEAN MARKETING HEADQUARTERS

| BELGIUM | FRANCE |
| :--- | :--- |
| Tom Lawrence | Bernard Giroud |
| Intel Office | Intel Office |
| 216 Avenue Louise | Cidex R-141 |
| Brussels B1050 | 94534 Rungis |
| Tel: 649-20-03 | Tel: (1) $677-600-75$ |
| TELEX: 24814 | TELEX: 27475 |

## INTERNATIONAL DISTRIBUTORS

AUSTRALIA
A. J. Ferguson (Adelaide) PTY, Ltd

Adelaide 5000
Tel: (51) 6895
AUSTRIA
AUSTRIA
Bacher Elektronische Gerate GmbH
Meidlinger Hauptstrasse 78
A 1120 Vienna
TELEX: (01) 1532
BELGIUM
BELGIUM
Inelco Belgium S.A
Inelco Belgium S.A.
Avenue Val Duchesse, 3
Avenue Val Duche
B-1160 Bruxelles
Tel: (02) 600012
TELEX: 25441

DENMARK
Scandinavian Semiconductor
Supply A/S
20, Nannasgade
TELEX: 19037
TELEX: 19037
FINLAND
Havulinna Oy
P.O. Box 468
SF 00100 Helsinki 10
Tel: 90-61451
TELEX: 12426
FRANCE
FRANCE
Tekelec Airtronic
Cite des Bruyeres
Cite des Bruyeres
92 Sevres
Tel: 626-02-35
TELEX: 25997

ORIENT MARKETING OFFICES

| ORIENT MARKETING HEADQUARTERS | ORIENT DISTRIBUTORS |
| :--- | :--- |
| JAPAN | JAPAN |
| T. Camo | Pan Elektron Inc. |
| Intel Japan Corporation | No. 1 Higashikata-Machi |
| Kasahara BIdg. | Midori-Ku, Yokohama 226 |
| 1-6-10, Uchlkanda | Tel: (045) 4771-8321 |
| Chiyoda-ku | TELEX: 781-4773 |

JAPAN
No. 1 Higashikata-Machi
Midori-Ku, Yokohama 226
TELEX: 781-4773

Chiyoda-ku

Tel: (03) 295-5441
TELEX: 781-28426

NATIONAL DISTRIBUTOR MANAGER
Jamie Kirk
3065 Bowers Avenue
Santa Clara, California 95051*
Tel: (408) 246-7501
TELEX: 34-6372

GREAT LAKES REGION
Hank Josefczyk
8312 North Main Street
8312 North Main Str
Tel: (513) 890-5350
TELEX: 288-004

## MISSOURI

Sheridan Associates, Inc.
110 S. Highway 140
Suite 10
Florissant 63033
Tel: (314) 837-5200
NEW JERSEY
Addem
Post Office Box 231
Tel: (516) 567-5900
NEW YORK
Ossmann Components Sales Corp.
395 Cleveland Drive
Buffalo 14215
Tel: (716) 832-4271
Addem
45 Cambridge Street
Tel: (516) 567-5900
Ossmann Components Sales Corp.
280 Metro Park
Rochester 14623
Tel: (716) 442-3290
Ossmann Components Sales Corp.
1911 Vestal Parkway E.
Vestal 13850
Tek (607) 785-9949
Ossmann Components Sales Corp.
132 Pickard Building
Tel: (315) 454-44
TWX: 710-541-1522
Ossmann Components Sales Corp.
Kingine Stree
Tel: (914) 338-5505
SCANDINAVIA
John Johansen
Intel Office
Lyngbyvej 32 2nd FI.
2100 Copenhagen East
Denmark
Tel: (01) 182000
TELEX: 19567
Lennart Erikkson
Intel Office
Box 86
S-16212 Vällingby 1
Sweden
Tel: (08) 375370
TELEX: 13164 (ABCENT)

GERMANY
Alfred Neye Enatachnik GmbH
Schillerstrasse 14
2085 Quickborn-Hamburg
Tel: $04106 / 612-1$
Tel: 041 06/612-1
ISRAEL
Telsys Ltd.
54, Jabotinsky Road
Ramat - Gan 52464
Tel: 252839
TELEX: TSEE-IL 333192
ITALY
Eledra 3S
Via Ludovico da Viadana 9
20122 Milano
Tel: (02) 86-03-07
SPAIN
Interface
Ronda General Mitre \#7
Barcelona 17
Tel: (93) 203-53-30

## EASTERN

Jim Saxton
2 Militia
Suite 4
Lexington, Massachusetts 02173*
Tel: (617) 861-1136
TWX: 710-321-0187

NORTH CAROLINA
Barnhill and Associates
913 Plateau Lane
Raleigh 27609
Tel: (919) 876-5617
OHIO
Sheridan Associates, Inc.
23224 Commerce Park Rd.
Beachwood 44122
(216) 831-0130

Sheridan Associates, Inc.
Shiloh BIdg.
Suite 250
5045 North Main Street
Dayton 45405
Tel: (513) 277-8911
Sheridan Associates, Inc.
10 Knollcrest Drive
Cincinnati 15237
Tel: (513) 761-5432
TWX: 810-461-2670
8312 North Main Street
Dayton 45415
Tel: (513) 890-5350
TELEX: 288-004

## CANADA

Multilek, Inc.
Ottawa, Ontario K2J 1G2
Tel: (613) 825-4695
TELEX: 053-4585

## PENNSYLVANIA

Vantage Sales Company
21 Bala Avenue
Bala Cynwyd 19004
Tel: (215) 667-0990
TWX: 510-662-5846
Sheridan Associates, Inc.
1717 Penn Avenue
Suite 5009
Pittsburgh 15221
Tel: (412) 244-1640
520 Pennsylvania Ave., Suite 102
Fort Washington 19034*
Tel: (215) 542-9444
TWX:510-661-3055

EUROPEAN MARKETING OFFICES

## ENGLAND

Keith Chapple
Intel Office
Broadfield House
4 Between Towns Road
Cowley, Oxford
TELEX: 837203

NETHERLANDS
Joan Muyskenweg 22
NL1006
Amsterdam
Tel: (020) 93-48-24
TELEX: 14622
NORWAY
Nordisk Elektronik (Norge) A/S
Mustads Vei 1
Mustads
Tel: 602590
TELEX: 16963
SOUTH AFRICA
Electronic Building Elements
P.O. Box 4609

Tel: 78-9221
TELEX: 30181 SA

MID-ATLANTIC
John Kitzrow
Dave Roop
520 Pennsylvania Ave., Suite 102
Fort Washington, Pennsylvania 19034*
Tel: (215) 542-9444

## TENNESSEE

Barnhill and Associates
206 Chicasaw Drive
Johnson City 37601
Tel: (615) 928-0184

## TEXAS

Evans \& McDowell Associates
13777 N. Central Expressway
Suite 405
Dallas 75231
Tel: (214) 238-7157
TWX: 910-867-4763
Evans \& McDowell Associates
6300 Richmond, Suite 105
Houston 77027
el: (713) 783-2900
6350 L.B.J. Freeway
Suite 178
Dallas 75240*
Tel: (214) 661-8829 ${ }^{\circ}$
VIRGINIA
Barnhill and Associates
P.O. Box 1104

2532 Langhorne Road
Lynchburg 24501
Tel: (703) 846-4624
WASHINGTON
SDR $^{2}$ Products and Sales
14040 N.E. 8 th Street
Tellevue 98007
TWX: 910-443-2483

GERMANY
Erling Hols
Intel Office
Wolfratshauserstrasse 169
D8 Munchen 71
TELEX: 5-212870
Klaus Kottenbrink
intel Office
D-6272 Niedernhauser
Wiesenweg 26
Tel: 6127/2314

SWEDEN
Nordisk Electronik AB
Fack
Fack
S-103 Stockholm 7
TELEX: 10547
SWITZERLAND
Industrade AG
Industrade AG
Gemsenstrasse 2
Gemsenstrasse 21190
8021 Zurich
Tel: 01-60-22-30
TELEX: 56788
UNITED KINGDOM
Walmore Electronics L.td
11-15 Betterton Street
Drury Lane
Lrury Lane WC2H 9BS
Tel: 01-836-1228
U.S. DISTRIBUTORS

## WEST

## ARIZONA

Cramer/Arizona
2643 East University Drive
Phoenix 85034
Tel: (602) 263-1112
Hamilton/Avnet Electronics
2615 South 21st Street
Phoenix 85034
Tel: (602) 275-7851

## CALIFORNIA

Hamilton/Avnet Electronics
575 E. Middlefield Road
Mountain View 94040
Tel: (415) 961-7000
Hamilton/Avnet Electronics
8917 Complex Drive
San Diego 92123
Tel: (714) 279-2421
Hamilton Electro Sales
10912 W. Washington Boulevard
Culver City 90230
Tel: (213) 558-2121
Cramer/San Francisco
720 Palomar Avenue
Sunnyvale 94086
Tel: (408) 739-3011
Cramer/Los Angeles
17201 Daimler Street
Irvine 92705
Tel: (714) 979-3000
Cramer/San Diego
8975 Complex Drive
San Diego 92123
Tel: (714) 565-1881

## COLORADO

Cramer/Denver
5465 E. Evans PI. at Hudson
Denver 80222
Tel: (303) 758-2100
Hamilton/Avnet Electronics
5921 No. Broadway
Denver 80216
Tel: (303) 534-1212
NEW MEXICO
Hamilton/Avnet Electronics
2450 Baylor Drive, S.E.
Albuquerque 87119
Tel: (505) 765-1500
Cramer/New Mexico
137 Vermont, N.E.

| Albuquerque 87108 |
| :--- |
| Tel: |

## OREGON

Almac/Stroum Electronics
4475 S.W. Scholls Ferry Rd.
Portland 97225
Tel: (503) 292-3534

## UTAH

Cramer/Utah
391 W. 2500 South
Salt Lake City 84115
Tel: (801) 487-4131
Hamilton/Avnet Electronics
647 W. Billinis Road
Salt Lake City 84119
Tel: (801) 262-8451

## WASHINGTON

Hamilton/Avnet Electronics
13407 Northrup Way
Bellevue 98005
Tel: (206) 746-8750
Almac/Stroum Electronics
5811 Sixth Ave. South
Seattle 98108
Tel: (206) 763-2300
Cramer/Seattle
5602 Sixth Ave. South
Seattle 98108
Tel: (206) 762-5755

MID-AMERICA

## illinois

Cramer/Chicago
1911 So. Busse Rd.
Mt. Prospect 60056
Tel: (312) 593-8230
Hamilton/Avnet Electronics
3901 No. 25th Ave.
Schiller Park 60176
Tel: (312) 678-6310

## KANSAS

Hamilton/Avnet Electronics 37 Lenexa Industrial Center 9900 Pflumm Road
Lenexa 66215
Tel: (913) 888-8900

## MICHIGAN

Sheridan Sales Co. 24543 Indoplex Drive Farmington Hills 48024
Tel: (313) 477-3800
Cramer/Detroit
13193 Wayne Road
Livonia 48150
TWX-810 425-7000
Hamilton/Avnet Electronics
12870 Farmington Road
Livonia 48150
Tel: (313) 522-4700
TWX: 810-242-8775

## MINNESOTA

Industrial Components, Inc.
5280 West 74th Street
Minneapolis 55435
Tel: (612) 831-2666
Cramer/Bonn
7275 Bush Lake Road
Edina 55435
Tel: (612) 835-7811
Hamilton/Avnet Electronics 7683 Washington Avenue, So. Edina 55435
Tel: (612) 941-3801

## MISSOURI

Hamilton/Avnet Electronics
364 Brookes Lane
Hazelwood 63042
Tel: (314) 731-1144
Sheridan Sales Co.
110 South Highway 140, Suite 10
Florissant 63033
Tel: (314) 837-5200

## MID-AMERICA

OHIO
Hamilton/Avnet Electronics
118 Westpark Road
Dayton 45459
Tel: (513) 433-0610
TWX: 810-450-2531
Sheridan Sales Co.
10 Knollcrest Drive
Cincinnati 45222
TWX: 810-461-2670
TX:
Cramer/Cleveland
5835 Harper Road
Cleveland 44139
Tel: (216) 248-8400
TWX: 810-427-9407
Hamilton/Avnet Electronics
761 Beta Drive
Cleveland 44143
Tel: (216) 461-1400
Cramer/Tri States, Inc.
666 Redna Terrace
Cincinnaii 45215
Tel: (513) 771-6441
TWX: 810-461-2882
Sheridan Sales Co.
23224 Commerce Park Road Beachwood 44122 Tel: (216)
Tel: (216) 831-0130
Sheridan Sales Co.
Shiloh Building, Suite 250 5045 North Main Street Dayton 45405 Tel: (513) 277-8911

## TEXAS

Cramer Electronics
2970 Blystone
Dallas 75220
Tel: (214) 350-1355
Hamilton/Avnet Electronics
4445 Sigma Road
Dallas 75240
Tel: (214) 661-8661
Hamilton/Avnet Electronics
1216 W. Clay
Houston 77019
Tel: (713) 526-4661
Component Specialties, Inc. 10907 Shady Trail, Suite 10 Dallas 75220
Tel: (214) 357-4576
Component Specialties, Inc.
7313 Ashcroft Street
Houston 77036
Tel: (713) 771-7237

## WISCONSIN

Cramer/Wisconsin
430 West Râwson Avenue
Oak Creek 53154
Tel: (414) 764-1700

NORTHEAST
CONNECTICUT
Cramer/Connecticut
35 Dodge Avenue
North Haven 06473
Tel: (203) 239-5641
Hamilton/Avnet Electronics
643 Danbury Road
Georgetown 06829
el: (203) 762-0361

## MARYLAND

Cramer/EW Baltimore
7255 Standard Drive
Hanover 21076
Tel: (301) 796-5790
Cramer/EW Washington
16021 Industrial Drive
Gaithersburg 20760
Tel: (301) 948-0110
Hamilton/Avnet Electronics
7255 Standard Drive
Hanover 21076
Tel: (301) 796-5000
MASSACHUSETTS
Cramer Electronics Inc.
85 Wells Avenue
Newton 02159
Tel: (617) 969-7700
Hamilton/Avnet Electronics
185 Cambridge Street
Burlington 01803
Tel: (617) 273-2120

## NEW JERSEY

Cramer/Pennsylvania, Inc.
12 Springdale Road
Cherry Hill Industrial Center
Cherry Hill 08003
Tel: (609) 424-5993
TWX: 710-896-0908
Hamilton/Avnet Electronics
218 Little Falis Road
Cel: (201) 239 -0809
TWX: (201) 239-0800
TWX: 710-994-5787
Cramer/New Jersey
No. 1 Barrett Avenue
Moonachie 07074
Tel: (201) 935-5600
Hamilton/Avnet Electronics
113 Gaither Drive
East Gate Industrial Park
Mt. Laurel 08057
Tel: (609) 234-2133
TWX: 710-897-1405

## NEW YORK

Cramer/Binghamton
3220 Watson Boulevard
Endwell 13760
Tel: (607) 754-6661
Cramer/Rochester
3000 Winton Road South
Rochester 14623
Tel: (716) 275-0300
Hamilton/Avnet Electronics
67 Clay Road
Rochester 14623
Tel: (716) 442-7820
Cramer/Syracuse
6716 Joy Road
East Syracuse 13057
Tel: (315) 437-6671
Hamilton/Avnet Electronics
6500 Joy Road
E. Syracuse 13057

Tel: (315) 437-2642
Cramer/Long Island
29 Oser Avenue
Hauppauge, L.I. 11787
Tel: (516) 231-5600
TWX: 510-227-9863
Hamilton/Avnet Electronics
70 State Street
Westbury, L.I. 11590
Tel: (516) 333-5800

## PENNSYLVANIA

Sheridan Sales Co.
1717 Penn Avenue, Suite 5009
Pittsburgh 15221
Tel: (412) 244-1640
Cramer Electronics
616 Beatty Drive
Monroeville 15146
Tel: (412) 242-7410

SOUTHEAST

## alabama

Cramer/EW Huntsville, Inc.
2310 Bob Wallace Avenue, S.W.
Huntsville 35805
Tel: (205) 539-5722
Hamilton/Avnet Electronics
805 Oster Drive NW
Huntsville 35805
Tel: (205) 533-1170

## FLORIDA

Cramer/E.W. Hollywood
4035 No. 29th Avenue
4035 No. 29th Ave
Hollywood 33020
Tel: (305) 923-8181
Hamilton/Avnet Electronics
4020 No. 29th Ave.
ollywood 33021
Tel: (305) 925-5401
Cramer/E.W. Orlando
345 No. Graham Ave.
Orlando 32814
Tel: (305) 894-1511

## GEORGIA

Cramer/EW Atlanta
3923 Oakcliff Industrial Center
Atlanta 30340
Tel: (404) 448-9050
Hamilton/Avnet Electronics
6700 I 85, Access Road, Suite 2B
Norcross 30071
Tel: (404) 448-0800
NORTH CAROLINA
Cramer Electronics
938 Burke Street
Winston-Salem 27102
Tel: (919) 725-8711

## CANADA

ALBERTA
L.A. Varah Ltd

4742 14th Street N.E
Calgary T2E 6LT
Tel: (403) $276-8818$
Telex: 138258977
BRITISH COLUMBIA
L. A. Varah Ltd.

2077 Alberta Street
Vancouver to
Tel: (604) 873-3211

## ONTARIO

Cramer/Canada
920 Alness Avenue, Unit No. 9
Downsview
Toronto 392
el: (416) 661-9222
TWX:610-492-6210
Hamilton/Avnet Electronics
6291-16 Dorman Road
Mississauga L4V 1H2
Tel: (416) 677-7432
TWX: 610-492-8867
Hamilton/Avnet Electronics
1735 Courtwood Cresc.
1735 Courtwood
Ottawa K2C 2B4
Tel: (613) 226-1700
Tel: (613) 226-1700
QUEBEC
Hamilton/Avnet Electronics
2670 Paulus
St. Laurent H45 1G2
Tel: (514) 331-6443
TWX:610-421-3731


[^0]:    *This parameter is periodically sampled and is not $100 \%$ tested. They are measured at worst case operating conditions.

[^1]:    *This parameter is periodically sampled and is not $100 \%$ tested. They are measured at worst case operating conditions.

[^2]:    NOTES: 1. These parameters are periodically sampled and are not $100 \%$ tested. They are measured at worst case operating conditions.

[^3]:    NOTES: 1. These parameters are periodically sampled and are not $100 \%$ tested. They are measured at worst case operating conditions.

[^4]:    NOTE: 1. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.

[^5]:    (1) Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltage.

[^6]:    NOTE: 1. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltage.

[^7]:    1. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal supply voltages.
    2. The only requirement for the sequence of applying voltage to the device is that $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ should never be more negative than $\mathrm{V}_{\mathrm{BB}}$.
    3. The current $I_{S S}$ is $I_{D D} I_{B B}$
[^8]:    *Refresh Addresses $A_{0}-A_{5}$.

[^9]:    NOTES: 1. Typical values are $T_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltage. measurement. 3. $\mathrm{t}_{\mathrm{RC}}=$ Read Cycle Time.

[^10]:    NOTE 1: Typical values are at $25^{\circ} \mathrm{C}$ and at nominal voltage.

[^11]:    *For low power operation
    **May vary depending on system interface

[^12]:    *See page 6-47 for module descriptions.

[^13]:    Contact your local Intel sales representative for further information on any of the above.

