

### THE QUIET REVOLUTION AT INTEL

There's a quiet revolution going on at Intel every day, where new products are being introduced that are changing the face of electronic systems the world over, whether they be in computers, consumer products, industrial systems, or in new applications that have never been attacked before. On the pages of this catalog you will find some of these products. Why not join the revolution yourself!

### On the cover:

Pictured on the cover of this 1975 edition of the Intel Data Catalog are seven recently introduced Intel products. Each represents the state of the semiconductor art in its area of application.

- 1. Intel® 8080. Intel Microcomputers have revolutionized the design of logic systems. This 8-bit CPU is Intel's third generation Microcomputer. It has a repertoire of 78 instructions and an instruction cycle time of 2  $\mu$ sec. The 8080 is manufactured with N-channel silicon-gate technology. Further information on the 8080 may be found on page 6-25.
- 2. Intel<sup>®</sup> 5101. This 1024 bit CMOS RAM dissipates only 15 μw per bit when active and only 0.28 nw per bit when in power-down standby. It is organized as 256 words by 4 bits and has an access time of 650 nsec. Four versions are available now and extended temperature range options for military applications will be offered beginning in March 1975. Specifications on the 5101 begin on page 2-115.
- 3. Intel® 3002. This Schottky Bipolar 2 bit Central Processing Element contains all of the Central Processing Unit circuits of a 2 bit wide slice of a digital computer. An array of 3002's used in conjunction with other members of the Bipolar Microcomputer Set allows the construction of extremely powerful Microprogrammed High Speed Central Processors. Information on the Intel Bipolar Microcomputer Set begins on page 6-53.

- 4. Intel<sup>®</sup> 2107B. The 2107B 4K N-channel RAM is expected to be the industry's workhorse memory. The 2107B accesses in 200 ns, cycles in 400 ns and is low in cost due to its single transistor cell design and small chip size. Specifications begin on page 2-81.
- 5. Intel<sup>®</sup> 2416. This unique new semiconductor memory is a 16,384 bit CCD Memory, organized as 64 registers of 256 bits each. Each register is accessed through a decoding network allowing an average latency time of 100  $\mu$ s and data transfer rates of up to 64 megabits per second. Information on the 2416 is on page 4-19.
- 6. Intel® 3604. This High Speed 4096 bit PROM is electrically programmed by selectively blowing a unique polysilicon fuse through the application of the appropriate programming pulses. The 3604 is one product of a 28 member family of High Speed Schottky Bipolar 1K, 2K, and 4K PROMS and ROMS. Specifications are on page 3-36.
- 7. Intel® 8212. This Schottky Bipolar circuit is an input/output port consisting of an 8-bit latch with three-state output buffers along with control and device selection logic. Because of their multimode capability 8212's can be used to implement latches, buffers, multiplexers, bi-directional bus drivers, or interrupting input/output ports. Information on the 8212 is on page 6-63.

# intel data catalog

Intel Corporation 3065 Bowers Ave. Santa Clara, CA 95051 Tel: 408/246-7501, TWX: 910-338-0026, Telex: 34-6372

# contents

|    |  | rage                               |
|----|--|------------------------------------|
| 1. | Indexes and General Information  | 1-1                                |
|    | Functional Index<br>Numerical Index<br>Standard Product Processing and   | 1-2<br>1-4                         |
|    | 100% Screening         Packaging Information         Ordering Instructions         Literature Guide         Distributors   | 1-6<br>1-8<br>1-12<br>1-13<br>1-14 |
| 2  | · · ·  | 2-1                                |
| 2. | Random Access Memories (RAMs)         RAM Selection Guide         Silicon Gate MOS         Schottky Bipolar         CMOS Silicon Gate                              | 2-2<br>2-3<br>2-101                |
| 3. | Read Only Memories (ROMs)          ROM and PROM Selection Guide          Silicon Gate MOS          Schottky Bipolar          ROM and PROM Programming Instructions | 3-1<br>3-2<br>3-3<br>3-21<br>3-41  |
| 4. | Shift Registers  | 4-1<br>4-2                         |
| 5. | Memory Peripherals   | 5-1<br>5-2                         |
| 6. | Microcomputers<br>MCS-4/40 <sup>™</sup><br>MCS-8/80 <sup>™</sup><br>WF 3000  | 6-1<br>6-5<br>6-25<br>6-53         |
| 7. | Memory Systems   | 7-1                                |
| 8. | Timekeeping Circuits   | 8-1<br>8-2                         |

-

1. **INDEXES** & GENERAL **INFORMATION** 2. RAMs RANDOM ACCESS **MEMORIES** 3. ROMs **READ ONLY MEMORIES** 4. SHIFT REGISTERS 5. MEMORY PERIPHERALS 6. **MICRO COMPUTERS** 7. **MEMORY SYSTEMS** 

8. TIMEKEEPING CIRCUITS

# intel<sup>®</sup> corporation


Housed today in approximately 500,000 square feet of facilities, Intel is the world's leading supplier of semiconductor memory components. Process technologies used in production by Intel are p-channel, n-channel, and complementary silicon gate MOS and SCHOTTKY Bipolar. This breadth of process technology allows Intel to make the optimum cost-performance trade off for a particular memory application.



Santa Clara Corporate Headquarters

intel facilities

World-wide facilities: Intel manufacturing facilities are located world-wide. Santa Clara, California serves as corporate headquarters. Wafer fabrication plants are located in Mountain View, Santa Clara, and Livermore, California and Portland, Oregon. Assembly operations are performed in Penang, Malaysia; Manila, Philippines; and Santa Clara, California. Marketing offices are located throughout the U.S., in Europe and Japan. New facilities for our Memory Systems Division, Microma and Micro Computer Systems give Intel a total of approximately 500,00 square feet.





# FUNCTIONAL INDEX

INDEXES AND General Information

| -                    |  | PAGE  |             |  | Ē |
|----------------------|--|-------|-------------|--|---|
| RANDOM A             | CCESS MEMORIES (RAMS)  | 2-1   |             |  |   |
| SILICON GAT          | E MOS  |       | SILICON GAT | E CMOS   |   |
| 1101A                | 256-bit (256w x 1b) Static                                   | 2-3   | 5101        | 1024-bit (256w x 4b) Static Low Power          |   |
| 1101A1               | 256-bit (256w x 1b) Static                                   | 2-3   | 5101-3      | 1024-bit (256w x 4b) Static Low Power          |   |
| 1103                 | 1024-bit (1024w x 1b) Dynamic                                | 2-7   | 5101L       | 1024-bit (256w x 4b) Static Low Power          |   |
| 1103-1               | 1024-bit (1024w x 1b) Dynamic                                | 2-12  | 5101L-3     | 1024-bit (256w x 4b) Static Low Power          |   |
| 1103A                | 1024-bit (1024w x 1b) Dynamic                                | 2-15  |             |  |   |
| 1103A-1              | 1024-bit (1024w x 1b) Dynamic                                | 2-20  |             | Y MEMORIES (ROMs and PROMs)                    |   |
| 1103A-2              | 1024-bit (1024w x 1b) Dynamic                                | 2-25  | ILAD ONL    |  |   |
| 2101                 | 1024-bit (256w x 4b) Static                                  | 2-29  | SILICON GAT | E MOS  |   |
| 2101-1               | 1024-bit (256w x 4b) Static                                  | 2-29  | 1202        |  |   |
| 2101-2               | 1024-bit (256w x 4b) Static                                  | 2-29  | 1302        | 2048-bit (256w x 8b) Mask Programmable         |   |
| 2102                 | 1024-bit (1024w x 1b) Static                                 | 2-33  | 1602A       | 2048-bit (256w x 8b) Electrically Programmable |   |
| 2102-1               | 1024-bit (1024w x 1b) Static                                 | 2-37  | 1602A-6     | 2048-bit (256w x 8b) Electrically Programmable |   |
| 2102-2               | 1024-bit (1024w x 1b) Static                                 | 2-29  | 1702A       | 2048-bit (256w x 8b) Erasable and              |   |
| 2102-8               | 1024-bit (1024w x 1b) Static                                 | 2-41  | 17004.0     | Electrically Programmable                      |   |
| 2102A                | 1024-bit (1024w x 1b) Static                                 | 2-43  | 1702A-6     | 2048-bit (256w x 8b) Erasable and              |   |
| 2102AL               | 1024-bit (1024w x 1b) Static                                 | 2-43  |             | Electrically Programmable                      |   |
| 2102A-2              | 1024-bit (1024w x 1b) Static                                 | 2-43  | 2308        | 8192-bit (1024w x 8b) Mask Programmable        |   |
| 2102AL-2             | 1024-bit (1024w x 1b) Static                                 | 2-47  | 2316A       | 16384-bit (2048w x 8b) Mask Programmable       |   |
| 2102A-4              | 1024-bit (1024w x 1b) Static                                 | 2-47  | 2704        | 4096-bit (512w x 8b) Erasable and              |   |
| 2102AL-4             | 1024-bit (1024w x 1b) Static                                 | 2-49  |             | Electrically Programmable                      |   |
| M2102A-4             | 1024-bit (1024w x 1b) Static                                 | 2-43  | 2708        | 8192-bit (1024w x 8b) Erasable and             |   |
| M2102A-4<br>M2102A-6 | 1024-bit (1024w x 1b) Static                                 | 2-51  |             | Electrically Programmable                      |   |
| 2105                 | 1024-bit (1024w x 1b) State<br>1024-bit (1024w x 1b) Dynamic | 2-55  | SCHOTTKY В  |  |   |
| 2105                 | 1024-bit (1024-w x 1b) Dynamic                               | 2-55  |             |  |   |
| 2105-2               | 1024-bit (1024w x 1b) Dynamic                                | 2-55  | 3301A       | 1024-bit (256w x 4b) Mask Programmable         |   |
| 2103-2<br>2107A      | 4096-bit (4096w x 1b) Dynamic                                | 2-63  | M3301A      | 1024-bit (256w x 4b) Mask Programmable         |   |
| 2107A                | 4096-bit (4096w x 1b) Dynamic                                | 2-07  | 3302        | 2048-bit (512w x 4b) Mask Programmable         |   |
| 2107A-1<br>2107A-4   |  | 2-75  | 3302-4      | 2048-bit (512w x 4b) Mask Programmable         |   |
|                      | 4096-bit (4096w x 1b) Dynamic                                |       | 3302-6      | 2048-bit (512w x 4b) Mask Programmable         |   |
| 2107A-5              | 4096-bit (4096w x 1b) Dynamic                                | 2-77  | 3304A       | 4096-bit (512w x 8b) Mask Programmable         |   |
| 2107A-8              | 4096-bit (4096w x 1b) Dynamic                                | 2-79  | 3304A-4     | 4096-bit (512w x 8b) Mask Programmable         |   |
| 2107B                | 4096-bit (4096w x 1b) Dynamic                                | 2-81  | 3304A-6     | 4096-bit (512w x 8b) Mask Programmable         |   |
| 2107B-4              | 4096-bit (4096w x 1b) Dynamic                                | 2-89  | 3322        | 2048-bit (512w x 4b) Mask Programmable         |   |
| 2107B-6              | 4096-bit (4096w x 1b) Dynamic                                | 2-91  | 3322-4      | 2048-bit (512w x 4b) Mask Programmable         |   |
| 2111                 | 1024-bit (256w x 4b) Static                                  | 2-93  | 3322-6      | 2048-bit (512w x 4b) Mask Programmable         |   |
| 2111-1               | 1024-bit (256w x 4b) Static                                  | 2-93  | 3324A       | 4096-bit (512w x 8b) Mask Programmable         |   |
| 2111-2               | 1024-bit (256w x 4b) Static                                  | 2-93  | 3324A-4     | 4096-bit (512w x 8b) Mask Programmable         | • |
| 2112                 | 1024-bit (256w x 4b) Static                                  | 2-97  | 3601        | 1024-bit (256w x 4b) Electrically Programmable |   |
| 2112-2               | 1024-bit (256w x 4b) Static                                  | 2-97  | 3601-1      | 1024-bit (256w x 4b) Electrically Programmable |   |
| <b>SCHOTTKY</b> В    |  |       | M3601       | 1024-bit (256w x 4b) Electrically Programmable |   |
|                      |  | 1     | 3602        | 2048-bit (512w x 4b) Electrically Programmable |   |
| 3101                 | 64-bit (16w x 4b) Fully Decoded                              | 2-101 | 3602-4      | 2048-bit (512w x 4b) Electrically Programmable |   |
| 3101A                | 64-bit (16w x 4b) Fully Decoded                              | 2-101 | 3602-6      | 2048-bit (512w x 4b) Electrically Programmable |   |
| M3101                | 64-bit (16w x 4b) Fully Decoded                              | 2-105 | 3604        | 4096-bit (512w x 8b) Electrically Programmable |   |
| M3101A               | 64-bit (16w x 4b) Fully Decoded                              | 2-105 | 3604-4      | 4096-bit (512w x 8b) Electrically Programmable |   |
| 3104                 | 16-bit (4w x 4b) Content Addressable                         | 2-107 | 3604-6      | 4096-bit (512w x 8b) Electrically Programmable |   |
| 3106                 | 256-bit (256w x 1b) Fully Decoded                            | 2-111 | 3622        | 2048-bit (512w x 4b) Electrically Programmable |   |
| 3106A                | 256-bit (256w x 1b) Fully Decoded                            | 2-111 | 3622-4      | 2048-bit (512w x 4b) Electrically Programmable |   |
| 3106-8               | 256-bit (256w x 1b) Fully Decoded                            | 2-111 | 3622-6      | 2048-bit (512w x 4b) Electrically Programmable |   |
| 3107                 | 256-bit (256w x 1b) Fully Decoded                            | 2-111 | 3624        | 4096-bit (512w x 8b) Electrically Programmable |   |
| 3107A                | 256-bit (256w x 1b) Fully Decoded                            | 2-111 | 3624-4      | 4096-bit (512w x 8b) Electrically Programmable |   |
| 3107-8               | 256-bit (256w x 1b) Fully Decoded                            | 2-111 |             |  |   |
|                      |  |       | 1           |  |   |

PAGE

2-115 2-115 2-115 2-115

3-1

3-3

3-7

3-14 3-7 3-14 3-17

3-17 3-18 3-18

3-19

3-23

3-31

3-31 3-31

3-33

3-33

3-33

3-31 3-31

3-31 3-33

3-33

3-25 3-25

3-29

3-32

3-32 3-32

3-34

3-34

3-34

3-32 3-32

3-32

3-38 3-38

# **FUNCTIONAL INDEX**

|  |   | PAGE  |   |
|--|---|---|---|
| SHIFT REGI   | STERS   | 4-1   | MEMORY SYSTEMS  |
| 1402A<br>1403A<br>1404A<br>1405A<br>1406<br>1407<br>1506<br>1507<br>2401<br>2405<br>2416 | 1024-bit (Quad 256) Dynamic<br>1024-bit (Dual 512) Dynamic<br>1024-bit (Single 1024) Dynamic<br>512-bit Dynamic Recirculating<br>200-bit (Dual 100) Dynamic<br>200-bit (Dual 100) Dynamic<br>200-bit (Dual 100) Dynamic<br>200-bit (Dual 100) Dynamic<br>2048-bit (Dual 1024) Dynamic Recirculating<br>1024-bit Dynamic Recirculating<br>16,384-bit (64 Registers of 256 bits)<br>Dynamic CCD   | 4.3<br>4.3<br>4.7<br>4.11<br>4.11<br>4.11<br>4.11<br>4.11<br>4.15<br>4.15<br>4.19 | in-104K x 18 (or 8K x 9) RAM Memory Boardin-124K x 18 (or 8K x 9) RAM Memory Boardin-144K x 18 (or 8K x 9) RAM Memory Boardin-264K x 9 RAM Memory Boardin-264K x 9 RAM Memory Boardin-304K x 9 RAM Memory Boardin-404K x 9 RAM Memory Boardin-41E4K x 9 RAM Memory Boardin-501K x 10 RAM Memory Boardin-6020K x 10 Serial Memory Boardin-6288K x 1 Serial Memory Boardin-64Memory Cabinetsin-CABMemory Cabinetsin-CHSCard Chassis |
| MEMORY PE  | RIPHERALS   | 5-1   | in-PS Power Supplies<br>in-Series Accessories   |
| 3205<br>3207A<br>3207A-1<br>3208A<br>3210<br>3211<br>3235<br>3404<br>3408A               | One-of-Eight Binary High Speed Decoder<br>Quad Bipolar-to-MOS Level Shifter and Driver<br>Quad Bipolar-to-MOS Level Shifter and Driver<br>Hex Sense Amplifier<br>TTL-to-MOS Level Shifter and<br>High Voltage Clock Driver<br>ECL-to-MOS Level Shifter and<br>High Voltage Clock Driver<br>Quad Bipolar-to-MOS Level Shifter and Driver<br>6-bit High Speed Latch<br>Hex Sense Amp with Latches | 5-3<br>5-7<br>5-11<br>5-13<br>5-19<br>5-23<br>5-23<br>5-27<br>5-3<br>5-13         | CMOS TIMEKEEPING CIRCUITS5201LCD Hours/Minutes/Seconds Decoder-Driver5201-2LCD Hours/Minutes/Seconds Decoder-Driver5202LCD Hours and Minutes Decoder-Driver5202-2LCD Hours and Minutes Decoder-Driver5204LCD Time/Seconds/Date Decoder-Driver580132.768 kHz Oscillator-Divider  |
| MICROCOMI  | PUTER SYSTEMS   | 6-1   |   |
| MCS 4/40<br>MCS 8/80<br>WF 3000  | 4-bit Microcomputer Set<br>8-bit Microcomputer Set<br>• Bipolar Microprocessor Set  | 6-5<br>6-25<br>6-53   |   |

1-3

PAGE 7-1 9 8

7-6 7-6 7-8 7-10 7-12 7-14 7-16 7-18 7-20 7-22 7-23 7-24 7-25

8-1 8-3 8-3 8-3 8-3 8-7 8-11

# NUMERICAL INDEX

| 2   |          |   | PAGE   |         |   | PAGE  |
|-----|----------|---|--------|---------|---|-------|
|     | 1101A    | 256-bit (256w x 1b) Static RAM                | 2-3    | 2401    | 2048-bit (Dual 1024) Dynamic Recirculating    | 4-15  |
| A   | 1101A1   | 256-bit (256w x 1b) Static RAM                | 2-3    |         | Shift Register                                |       |
| N N | 1103     | 1024-bit (1024w x 1b) Dynamic RAM             | 2-7    | 2405    | 1024-bit Dynamic Recirculating Shift Register | 4-15  |
| Į.  | 1103-1   | 1024-bit (1024w x 1b) Dynamic RAM             | 2-12   | 2416    | 16,384-bit (64 Registers of 256 bits)         | 4-19  |
| É   | 1103A    | 1024-bit (1024w x 1b) Dynamic RAM             | 2-15   |         | CCD Register                                  |       |
|     | 1103A-1  | 1024-bit (1024w x 1b) Dynamic RAM             | 2-20   | 2704    | 4096-bit (512 x 8) PROM                       | 3-18  |
|     | 1103A-2  | 1024-bit (1024w x 1b) Dynamic RAM             | 2-25   | 2708    | 8192-bit (1024 x 8) PROM                      | 3-18  |
|     | 1302     | 2048-bit (256w x 8b) ROM                      | 3-3    | 3001    | Microprogram Control Unit                     | 6-59  |
|     | 1402A    | 1024-bit (Quad 256) Dynamic Shift Register    | 4-3    | 3002    | Central Processing Element                    | 6-59  |
|     | 1403A    | 1024-bit (Dual 512) Dynamic Shift Register    | 4-3    | 3003    | Look-ahead Carry Generator                    | 6-60  |
|     | 1404A    | 1024-bit (Single 1024) Dynamic Shift Register | 4-3    | 3101    | 64-bit (16w x 4b) RAM                         | 2-101 |
|     | 1405A    | 512-bit Dynamic Recirculating Shift Register  | 4-7    | 3101A   | 64-bit (16w x 4b) RAM                         | 2-101 |
|     | 1406     | 200-bit (Dual 100) Dynamic Shift Register     | 4-11   | M3101   | 64-bit (16w x 4b) RAM                         | 2-105 |
|     | 1407     | 200-bit (Dual 100) Dynamic Shift Register     | 4-11   | M3101A  | 64-bit (16w x 4b) RAM                         | 2-105 |
|     | 1506     | 200-bit (Dual 100) Dynamic Shift Register     | 4-11   | 3104    | 16-bit (4w x 4b) Content Addressable RAM      | 2-107 |
|     | 1507     | 200-bit (Dual 100) Dynamic Shift Register     | 4-11   | 3106    | 256-bit (256w x 1b) RAM                       | 2-111 |
|     | 1602A    | 2048-bit (256w x 8b) PROM                     | 3-7    | 3106A   | 256-bit (256w x 1b) RAM                       | 2-111 |
|     | 1602A-6  | 2048-bit (256w x 8b) PROM                     | 3-14   | 3106-8  | 256-bit (256w x 1b) RAM                       | 2-111 |
|     | 1702A    | 2048-bit (256w x 8b) PROM                     | 3-7    | 3107    | 256-bit (256w x 1b) RAM                       | 2-111 |
|     | 1702A-6  | 2048-bit (256w x 8b) PROM                     | 3-14   | 3107A   | 256-bit (256w x 1b) RAM                       | 2-111 |
|     | 2101     | 1024-bit (256w x 4b) Static RAM               | 2-29   | 3107-8  | 256-bit (256w x 1b) RAM                       | 2-111 |
|     | 2101-1   | 1024-bit (256w x 4b) Static RAM               | 2-29   | 3205    | One-of-Eight Binary High Speed Decoder        | 5-3   |
|     | 2101-2   | 1024-bit (256w x 4b) Static RAM               | 2-29   | 3207A   | Quad Bipolar-to-MOS Level Shifter and Driver  | 5-7   |
|     | 2102     | 1024-bit (1024w x 1b) Static RAM              | 2-33   | 3207A-1 | Quad Bipolar-to-MOS Level Shifter and Driver  | 5-11  |
|     | 2102-1   | 1024-bit (1024w x 1b) Static RAM              | 2-37   | 3208A   | Hex Sense Amplifier for MOS Memories          | 5-13  |
|     | 2102-2   | 1024-bit (1024w x 1b) Static RAM              | 2-39   | 3210    | TTL-to-MOS Level Shifter and High Voltage     | 5-19  |
|     | 2102-8   | 1024-bit (1024w x 1b) Static RAM              | 2-41   |         | Clock Driver                                  |       |
|     | 2102A    | 1024-bit (1024w x 1b) Static RAM              | 2-43   | 3211    | ECL-to-MOS Level Shifter and High Voltage     | 5-23  |
|     | 2102AL   | 1024-bit (1024w x 1b) Static RAM              | 2-43   |         | Clock Driver                                  |       |
|     | 2102A-2  | 1024-bit (1024w x 1b) Static RAM              | 2-47   | 3212    | Multi-Mode Latch Buffer                       | 6-63  |
|     | 2102AL-2 | 1024-bit (1024w x 1b) Static RAM              | 2-47   | 3214    | Priority Interrupt Control Unit               | 6-60  |
|     | 2102A-4  | 1024-bit (1024w x 1b) Static RAM              | 2-49   | 3216    | Non-Inverting Bi-Directional Bus Driver       | 6-63  |
|     | 2102AL-4 | 1024-bit (1024w x 1b) Static RAM              | 2-49   | 3226    | Inverting Bi-Directional Bus Driver           | 6-63  |
|     | M2102A-4 | 1024-bit (1024w x 1b) Static RAM              | 2-51   | 3235    | Quad Bipolar-to-MOS Driver                    | 5-27  |
|     | M2102A-6 | 1024-bit (1024w x 1b) Static RAM              | 2-53   | 3301A   | 1024-bit (256w x 4b) Schottky Bipolar ROM     | 3-19  |
|     | 2105     | 1024-bit (1024w x 1b) Dynamic RAM             | 2-55   | M3301A  | 1024-bit (256w x 4b) Schottky Bipolar ROM     | 3-23  |
|     | 2105-1   | 1024-bit (1024w x 1b) Dynamic RAM             | 2-55   | 3302    | 2048-bit (512w x 4b) Schottky Bipolar ROM     | 3-31  |
|     | 2105-2   | 1024-bit (1024w x 1b) Dynamic RAM             | 2-63   | 3302-4  | 2048-bit (512w x 4b) Schottky Bipolar ROM     | 3-31  |
|     | 2107A    | 4096-bit (4096w x 1b) Dynamic RAM             | 2-67   | 3302-6  | 2048-bit (512w x 4b) Schottky Bipolar ROM     | 3-31  |
|     | 2107A-1  | 4096-bit (4096w x 1b) Dynamic RAM             | 2-73   | 3304A   | 4096-bit (512w x 8b) Schottky Bipolar ROM     | 3-33  |
|     | 2107A-4  | 4096-bit (4096w x 1b) Dynamic RAM             | 2-75   | 3304A-4 | 4096-bit (512w x 8b) Schottky Bipolar ROM     | 3-33  |
|     | 2107A-5  | 4096-bit (4096w x 1b) Dynamic RAM             | 2-77   | 3304A-6 | 4096-bit (512w x 8b) Schottky Bipolar ROM     | 3-33  |
|     | 2107A-8  | 4096-bit (4096w x 1b) Dynamic RAM             | 2-79   | 3322    | 2048-bit (512w x 4b) Schottky Bipolar ROM     | 3-31  |
|     | 2107B    | 4096-bit (4096w x 1b) Dynamic RAM             | 2-81   | 3322-4  | 2048-bit (512w x 4b) Schottky Bipolar ROM     | 3-31  |
|     | 2107B-4  | 4096-bit (4096w x 1b) Dynamic RAM             | 2-89   | 3322-6  | 2048-bit (512w x 4b) Schottky Bipolar ROM     | 3-31  |
|     | 2107B-6  | 4096-bit (4096w x 1b) Dynamic RAM             | 2-91   | 3324A   | 4096-bit (512w x 8b) Schottky Bipolar ROM     | 3-33  |
|     | 2111     | 1024-bit (256w x 4b) Static RAM               | 2-93   | 3324A-4 | 4096-bit (512w x 8b) Schottky Bipolar ROM     | 3-33  |
|     | 2111-1   | 1024-bit (256w x 4b) Static RAM               | 2-93   | 3404    | 6-bit High Speed Latch                        | 5-3   |
|     | 2111-2   | 1024-bit (256w x 4b) Static RAM               | 2-93   | 3408A   | Hex Sense Amp with Latches                    | 5-13  |
|     | 2112     | 1024-bit (256w x 4b) Static RAM               | × 2-97 | 3601    | 1024-bit (256w x 4b) Schottky Bipolar PROM    | 3-25  |
|     | 2112-2   | 1024-bit (256w x 4b) Static RAM               | 2-97   | 3601-1  | 1024-bit (256w x 4b) Schottky Bipolar PROM    | 3-25  |
|     | 2308     | 8192-bit (1024w x 8b) ROM                     | 3-17   | M3601   | 1024-bit (256w x 4b) Schottky Bipolar PROM    | 3-29  |
|     | 2316A    | 16,384-bit (2048w x 8b) ROM                   | 3-18   | 3602    | 2048-bit (512w x 8b) Schottky Bipolar PROM    | 3-32  |
|     |          |   |        | 1       |   |       |

DEXES AN General Formatio

|         |  | PAGE  |
|---------|--|-------|
| 3602-4  | 2048-bit (512w x 8b) Schottky Bipolar PROM       | 3-32  |
| 3602-6  | 2048-bit (512w x 8b) Schottky Bipolar PROM       | 3-32  |
| 3604    | 4096-bit (512w x 8b) Schottky Bipolar PROM       | 3-34  |
| 3604-4  | 4096-bit (512w x 8b) Schottky Bipolar PROM       | 3-34  |
| 3604-6  | 4096-bit (512w x 8b) Schottky Bipolar PROM       | 3-34  |
| 3622    | 2048-bit (512w x 4b) Schottky Bipolar PROM       | 3-32  |
| 3622-4  | 2048-bit (512w x 4b) Schottky Bipolar PROM       | 3-32  |
| 3622-6  | 2048-bit (512w x 4b) Schottky Bipolar PROM       | 3-32  |
| 3624    | 4096-bit (512w x 4b) Schottky Bipolar PROM       | 3-38  |
| 3624-4  | 4096-bit (512w x 4b) Schottky Bipolar PROM       | 3-38  |
| 4001    | 2048-bit (256w x 8b) ROM and                     | 6-13  |
|         | 4-bit I/O Port                                   | 0.10  |
| 4002    | 320-bit RAM and 4-bit I/O Port                   | 6-16  |
| 4003    | 10-bit Serial-in/Parallel-out,                   | 6-17  |
|         | Serial-out Shift Register                        |       |
| 4004    | 4-bit Central Processor Unit                     | 6-5   |
| 4008    | Address Latch for MCS <sup>™</sup> 4/40          | 6-19  |
| 4009    | I/O Device for MCS <sup>™</sup> 4/40             | 6-19  |
| 4040    | 4-bit Central Processor Unit                     | 6-9   |
| 4101    | 1024-bit (256w x 4b) Static RAM                  | 6-16  |
| 4201    | Clock Generator for MCS 4/40                     | 6-20  |
| 4207    | General Purpose Input/Output                     | 6-18  |
| 4209    | General Purpose Input/Output                     | 6-18  |
| 4211    | General Purpose Input/Output                     | 6-18  |
| 4289    | Standard Memory and I/O Interface                | 6-20  |
| 4308    | 8192-bit (1024w x 8b) ROM                        | 6-13  |
| 4316    | 16,384-bit (2048w x 8b) ROM                      | 6-14  |
| 4702A   | 2048-bit (256w x 8b) PROM                        | 6-15  |
| 5101    | 1024-bit (256w x 4b) CMOS Low Power RAM          | 2-115 |
| 5101-3  | 1024-bit (256w x 4b) CMOS Low Power RAM          | 2-115 |
| 5101L   | 1024-bit (256w x 4b) CMOS Low Power RAM          | 2-115 |
| 5101L-3 | 1024-bit (256w x 4b) CMOS Low Power RAM          | 2-115 |
| 5201    | CMOS LCD Hours/Minutes/Seconds<br>Decoder-Driver | 8-3   |
| 5201-2  | CMOS LCD Hours/Minutes/Seconds                   | 8-3   |
|         | Decoder-Driver                                   |       |
| 5202    | CMOS LCD Hours and Minutes Decoder-Driver        | 8-3   |
| 5202-2  | CMOS LCD Hours and Minutes Decoder-Driver        | 8-3   |
| 5204    | CMOS LCD Time/Seconds/Date Decoder-Driver        | 8-7   |
| 5801    | CMOS 32.768 kHz Oscillator-Divider               | 8-11  |
| 8008    | 8-bit Central Processor Unit                     | 6-25  |
| 8008-1  | 8-bit Central Processor Unit                     | 6-25  |
| 8080    | 8-bit Central Processor Unit                     | 6-29  |
|         |  |       |

|         |   | PAGE |
|---------|---|------|
| 8101    | 1024-bit (256w x 4b) RAM                | 6-35 |
| 8102    | 1024-bit (1024w x 1b) RAM               | 6-36 |
| 8102-2  | 1024-bit (1024w x 1b) RAM               | 6-36 |
| 8102A-4 | 1024-bit (1024w x 1b) RAM               | 6-36 |
| 8107A   | 4096-bit (4096w x 1b) RAM               | 6-37 |
| 8111    | 1024-bit (256w x 4b) RAM                | 6-35 |
| 8201    | Clock Generator for MCS-8™              | 6-41 |
| 8205    | High Speed One-of-Eight Binary Decoder  | 6-40 |
| 8210    | TTL to MOS Level Shifter and            | 6-40 |
|         | High Voltage Clock Driver               |      |
| 8212    | 8-bit Input/Output Port                 | 6-38 |
| 8214    | Priority Interrupt Control Unit         | 6-42 |
| 8216    | Non-inverting Bi-Directional Bus Driver | 6-38 |
| 8224    | 8080 Clock Generator                    | 6-41 |
| 8228    | System Controller for 8080              | 6-42 |
| 8251    | Universal Communications Interface      | 6-39 |
| 8255    | Programmable Peripheral Interface       | 6-39 |
| 8308    | 8192-bit (1024w x 8b) ROM               | 6-33 |
| 8316    | 16,384-bit (2048w x 8b) ROM             | 6-33 |
| 8604    | 4096-bit (512w x 8b) PROM               | 6-34 |
| 8702A   | 2048-bit (256w x 8b) PROM               | 6-34 |
| 8702A-4 | 2048-bit (256w x 8b) PROM               | 6-34 |

# INTEL MEMORY SYSTEMS

| in-10     | 4K x 18 (or 8K x 9) RAM Memory Board | 7-6  |
|-----------|--------------------------------------|------|
| in-12     | 4K x 18 (or 8K x 9) RAM Memory Board | 7-6  |
| in-14     | 4K x 18 (or 8K x 9) RAM Memory Board | 7-6  |
| in-26     | 4K x 9 RAM Memory Board              | 7-8  |
| in-30     | 4K x 9 RAM Memory Board              | 7-10 |
| in-40     | 4K x 9 RAM Memory Board              | 7-12 |
| in-41E    | 4K x 9 RAM Memory Board              | 7-14 |
| in-50     | 1K x 10 RAM Memory Board             | 7-16 |
| in-60     | 20K x 10 Serial Memory Board         | 7-18 |
| in-62     | 88K x 1 Serial Memory Board          | 7-20 |
| in-CAB    | Memory Cabinets                      | 7-22 |
| in-CHS    | Card Chassis                         | 7-23 |
| in-PS     | Power Supplies                       | 7-24 |
| in-Series | Accessories                          | 7-25 |

## **STANDARD PRODUCT PROCESSING AND 100% SCREENING -**



Optical inspection of sorted dice per MIL-STD-883 Method 2010.1B to insure that all devices are free from internal defects which could lead to failure in normal applications. (Monitored by QA)

Die Attach (Monitored by QA)

Lead Bonding (Monitored by QA per MIL-STD-883 Method 2011 Test Condition D.)

Hermeticity Testing to eliminate devices which show insufficient hermeticity. (Monitored by QA) Fine leak C DIPs, CERDIPs, and Metal cans (MIL-STD-883 Method 1014A)\* Gross Leak C DIPs and Cerdips only (Method 1014C; vacuum omitted and 2 hour pressurization).

Metal Can

Pneupactor for constant acceleration and mechanical shock (15,000G for 0.5 msec) to insure that all devices are adequately die attached, bonded and free from package defects. (Not 100% screened. Monitored by QA)

> Temperature Cycling per MIL-STD-883 Method 1010 Test Condition C (10 Cycles: -65°C to +150°C) to insure that all devices are free from metalization, bonding or packaging defects. (Monitored by QA)

Inspection per MIL-STD-883 Method 2010.1B to insure that after assembly all devices are free from defects which could lead to failure in normal applications. (Each lot must pass a QA acceptance)

Precap Visual

MIL-STD-883 100% screens for class B devices which are performed on a "Customer Special" basis are: Stabilization Bake (Method 1008)


(Method 1015, conditions A, B, or C) Burn-in

MIL-STD-883 Group A Electrical Tests of Method 5005 at maximum and minimum operating temperatures are performed on a "Cus-tomer Special" basis.

MIL-STD-883 Group B and C tests are performed periodically to provide generic data. Reprints of the reports on these tests are available from:


Product Marketing Intel Corporation 3065 Bowers Avenue Santa Clara, California 95051

## **COMPUTER GRADE PRODUCTS\***




Final QA Acceptance per MIL-STD-883 Method 2009 External Visual (LTPD 7, Max. Acc. 3), and Electrical AC, DC, Functional Tests at 25°C with correlated limits to guarantee performance over full specified temperature range (LTPD 7, Max. Acc. 2)

Dimensions in inches and (millimeters).




1-8




#### 24-LEAD CERAMIC DUAL IN-LINE PACKAGE (C) 1.200 (30,48) PIN оте 1105 NOTE 1 0.125 (3,175) MAX. FOR 1602A 0.150 (3.810) MAX, FOR 1702A OPTIONAL WINDOW LID THICKNESS 0.050 (1,270) MAX. FOR 1602A 0.075 (1,905) MAX. FOR 1702A AFTA NOTE 2 490 (12,446) TRANS. WINDOW FOR ERASABLE .550 (13,97) PIN NOTE 1 .070 (1,78) .045 (1,14) 500 (12,70 600 (15,24 .050 (1,270) 120 (3,048) REF. 1.175 (29,845) 1.300 (33.020) .040 (1,016) REF. ,220 M. Ŧ .015 (0,38) .008 (0,20) TE 2 .100 (2,54) 150 (3,81) .020 (0,51) .600 (15,24) .0075 (0,19) 100 (2,54) .590 (14,986) 610 (15,494) .008 (0,203) 090 (2,29) 110 (2,79) TYP .090 (2,286) 110 (2,794) TYP. .015 (0.381) .022 (0.559) TYP. 24-LEAD PLASTIC DUAL IN-LINE PACKAGE (P) 28-LEAD CERAMIC DUAL IN-LINE PACKAGE (C) PPPPPPPPPPP 1.230 (31,242) 1.250 (31,750) PIN 1 o 4 .190 (4,826) REF. PIN 1 50 (3,81) BEE .514 (13,056) .588 (14,735) .250 (6,35) REF. .530 (13,462) .550 (13,970) .070 (1,778) REF. + 7° REF. .145 (3,683) .165 (4,191) .230 (5,842) MAX. П .030 (0,762 REF. 0° 15' .590 (14,986) .610 (15,494) BEND LINE <u>.000 (2,540)</u> .150 (3,810) .100 (2,540) TYP. .100 016 (0,406) .008 (0,203) 015 (0,381) .590 (14,986) 28-LEAD PLASTIC DUAL IN-LINE PACKAGE (P) **30-LEAD FLAT PACK PACKAGE (F)** חן וני .950 (24,1) 1.00 (25,4) 250 (6.35) .240 (6,096) .075 (1.905) .350 (8,89) PIN #1 IDENTIFICATION .018 (0,46) TYP. ÷ .270 7111 G .190 (4,83) .540 (13,716) .150 (3,81)---INDICATOR DOT 350 (8.89) .700 (17.9) (1,905) REF. 400 (10,2) 1 TTUTTTTTTTTT Ŧ .100 (2,54) TYP. .005 + (0,127) -NON ACCUM. .075 (1,905) REF. .050 (1.27) TYP ALTERNATE PIN CONFIGURATION .155 (3,937) 4 ΠΠΠ (2,29) MAX. .005 (0,13) .125 3,175 .010 (0,254) + H N. ł 1 U U .060 (1.524) 2 (0,8 18 (0,457) TYP. 630 (16,0 ł

### 40-LEAD CERAMIC DUAL IN-LINE PACKAGE (C)







### I. MEMORY COMPONENTS (Products in Sections 2, 3, 4, 5, and 8)

The following list indicates the basic package type(s) available for each Intel product. To order, place the appropriate package designation letter before the Intel product number. (For example, when ordering Intel's standard 1103 in a plastic dual in-line package, it should be ordered as P 1103.)

| Package Designation Letter | Basic Package Type Description                      |
|----------------------------|---|
| C                          | Ceramic (Metal Lid) Dual In-line Package (Hermetic) |
| D                          | CerDIP (Glass Seal) Dual In-line Package (Hermetic) |
| P                          | Plastic Dual In-line Package                        |
| Μ                          | Metal Can Package (Hermetic)                        |
| F .                        | Flat Package  |

Within each basic package type there are various outlines corresponding to the different number of leads. (See the package outline on page 1-8.)

| Intel Product Type                           | P | acka | indai<br>ige T<br>ailab | ype | No.<br>Of<br>Leads | Intel Product Type                 | Pa | icka | ndard<br>ge Ty<br>ilable | oe C | No<br>Of<br>eac |
|--|---|------|-------------------------|-----|--------------------|------------------------------------|----|------|--------------------------|------|-----------------|
| 1101A, 1101A-1                               | Ρ | С    |                         |     | 16                 | 3101, 3101A                        | Ρ  | С    | D                        | 1    | 16              |
| 1103, 1103-1, 1103A, 1103A,<br>1103A-2       | Ρ | с    | D                       |     | 18                 | 3104<br>3106, 3106A, 3106-8, 3107, |    | С    | _                        |      | 24              |
| 1302   | Ρ | С    |                         |     | 24                 | 3107A, 3107-8                      | Ρ  | С    | D                        | 1    | 16              |
| 1402A  |   | С    |                         |     | 16                 | 3205                               | Р  | С    | D                        | . 1  | 16              |
| 1403A  |   |      |                         | М   | 8                  | 3207A, 3207A-1                     |    |      | D                        | 1    | 16              |
| 1404A  |   |      |                         | М   | 8                  | 3208A                              | Р  |      | D                        | 1    | 18              |
| 1405A  |   |      |                         | М   | 10                 | 3210                               |    |      | D                        | 1    | 18              |
| 1406, 1407, 1506, 1507                       |   |      |                         | М   | 8                  | 3211                               |    |      | D                        | 1    | 18              |
| 1602A, 1602A-6                               |   | С    |                         |     | 24                 | 3235                               |    |      | D                        | 1    | 16              |
| 1702A, 1702A-6                               |   | С    |                         |     | 24                 | 3301A                              | Р  | С    | D                        | . 1  | 16              |
| 2101, 2101-1, 2101-2                         | Ρ | С    | D                       |     | 22                 | M3301A                             |    | С    | D                        | 1    | 10              |
| 2102, 2102-1, 2102-2, 2102-8                 | Ρ | С    |                         |     | 16                 | 3302, 3302-4, 3302-6               | Ρ  | С    | D                        | 1    | 16              |
| 2102A, 2102AL, 2102A-2,                      |   |      |                         |     |                    | 3304A, 3304A-4, 3304A-6            |    | С    | D                        | 2    | 24              |
| 2102AL-2, 2102A-4,                           | Ρ | С    | D                       |     | 16                 | 3322, 3322-4, 3322-6               | P  | С    | D                        |      | 16              |
| 2102AL-4                                     |   | ~    |                         |     | 10                 | 3324A, 3324A-4                     |    | С    | ; D                      |      | 24              |
| M2102A-4, M2102A-6                           | - | С    |                         |     | 16                 | 3404                               | Р  | С    | D                        |      | 16              |
| 2105, 2105-1, 2105-2                         | Ρ | С    |                         |     | 18                 | 3408A                              | Р  |      | D                        | 1    | 18              |
| 2107A, 2107A-1, 2107A-4,<br>2107A-5, 2107A-8 | Ρ | С    | D                       |     | 22                 | 3601, 3601-1                       |    |      | D                        |      | 16              |
| 2107B, 2107B-4, 2107B-6                      | Р | с    | D                       |     | 22                 | M3601                              |    |      | D                        |      | 16              |
| 2111, 2111-1, 2111-2                         | P | č    | D                       |     | 18                 | 3602, 3602-4, 3602-6               |    |      | D                        |      | 16              |
| 2112, 2112-2                                 | P | c    | D                       |     | 16                 | 3604, 3604-4, 3604-6               |    |      | D                        |      | 24              |
| 2308   | P | c    | D                       |     | 24                 | 3622, 3622-4, 3622-6               |    |      | D                        |      | 1               |
| 2316A  | P | c    |                         |     | 24                 | 3624, 3624-4                       |    |      | D                        |      | 24              |
| 2401, 2405                                   | P | c    |                         |     | 24<br>16           | 5101, 5101-3, 5101L, 5101L-3       | Ρ  | С    | D                        |      | 2:              |
| C2416  | F | c    |                         |     | 22                 | 5201, 5201-2                       |    |      |                          |      | 3(              |
| -2416<br>P2416                               | Р | U    |                         |     | 22<br>18           | 5202, 5202-2                       |    |      |                          |      | 3               |
| 2704   | ٢ | ~    |                         |     |                    | 5204                               |    |      | 1                        | = ;; | 3               |
| ////4  |   | С    |                         |     | 24                 | 5801                               |    |      |                          | = '  | 1               |

NOTE: The data sheets in this catalog are subject to change without notice. You can insure your specification is the current revision by contacting your local Intel sales office.

# LITERATURE GUIDE


The following literature guide provides further information on many products described in this data catalog. The list includes only a few of our major pieces of literature. If you have specific requirements for more detailed information on one or more of our products, contact your local Intel sales office or Intel Corporation, 3065 Bowers Avenue, Santa Clara, California 95051. If you wish to receive literature on a continuing basis, please fill our the card at the front of this book.

### APPLICATION NOTES AND ARTICLE REPRINTS

- AP4 Designing Memory Systems with the Intel<sup>®</sup> 2107A 4K RAM
- AP5 Designing High Speed, Low Cost Memory Systems with the Intel<sup>®</sup> 2105
- AP6 Designing with Intel® PROMs & ROMs
- AP8 Designing with Intel®s Static MOS RAMs
- AP10 Memory System Design with the Intel® 2107B 4K RAM
- AR12 Semiconductor Memory Costs Present and Future
- AR14 1024 Bit Bipolar RAM

### MICROCOMPUTER LITERATURE

AR3 Microcomputers, What they mean to your Company MCS-40<sup>™</sup> User's Manual MCS-80<sup>™</sup> User's Manual MCS-80<sup>™</sup> Systems Manual



# INTEL DISTRIBUTORS

### U.S. DISTRIBUTORS

### WEST

INDEXES AND GENERAL

NFORMATION

ARIZONA Cramer/Arizona 2643 East University Drive Phoenix 85034 Tel: (602) 263-1112 Hamilton/Avnet Electronics 2615 South 21st Street Phoenix 85034 Tel: (602) 275-7851

### CALIFORNIA

Hamilton/Avnet Electronics 575 E. Middlefield Road Mountain View 94040 Tel: (415) 961-7000 Hamilton/Avnet Electronics 8917 Complex Drive San Diego 92123 Tel: (714) 279-2421 Tel: (174) 279-2421 Hamilton Electro Sales 10912 W. Washington Boulevard Culver City 90230 Tel: (213) 558-2121 Cramer/San Francisco 720 Palomar Avenue Sunnyvale 94086 Tel: (400) 709-3011 Cramer/Los Angeles 17201 Daimler Street Irvine 92705 Tel: (714) 979-3000 Cramer/San Diego 8975 Complex Drive San Diego 92123 Tel: (714) 565-1881

#### COLORADO

Cramer/Denver 5465 E. Evans PI. at Hudson Denver 80222 Tel: (303) 758-2100 Hamilton/Avnet Electronics 5921 No. Broadway Denver 80216 Tel: (303) 534-1212

#### NEW MEXICO

Hamilton/Avnet Electronics 2450 Baylor Drive, S.E. Albuquerque 87119 Tel: (505) 765-1500 Cramer/New Mexico 137 Vermont, N.E. Albuquerque 87108 Tel: (505) 265-5767

### OREGON

Almac/Stroum Electronics 4475 S.W. Scholls Ferry Rd. Portland 97225 Tel: (503) 292-3534

### UTAH

Cramer/Utah 391 W. 2500 South Salt Lake City 84115 Tel: (801) 487-4131 Hamilton/Avnet Electronics 647 W. Billinis Road Salt Lake City 84119 Tel: (801) 262-8451

#### WASHINGTON

Hamilton/Avnet Electronics 13407 Northrup Way Bellevue 98005 Tel: (206) 746-8750 Almac/Stroum Electronics 5811 Sixth Ave. South Seattle 98108 Tel: (206) 763-2300 Cramer/Seattle 5602 Sixth Ave. South Seattle 98108 Tel: (206) 762-5755

MID-AMERICA

оню

Hamilton/Avnet Electronics 118 Westpark Road Dayton 45459 Tel: (513) 433-0610 TWX: 810-450-2531

Sheridan Sales Co. 10 Knollcrest Drive

Cramer/Cleveland 5835 Harper Road Cleveland 44139 Tel: (216) 248-8400 TWX: 810-427-9407

Cleveland 44143 Tel: (216) 461-1400

Beachwood 44122 Tel: (216) 831-0130

TEXAS

Cramer/Tri States, Inc. 666 Redna Terrace Cincinnati 45215 Tel: (513) 771-6441 TWX: 810-461-2882

Sheridan Sales Co. 23224 Commerce Park Road

Sheridan Sales Co. Shiloh Building, Suite 250 5045 North Main Street Dayton 45405 Tel: (513) 277-8911

TEXAS Cramer Electronics 2970 Blystone Dallas 75220 Tel: (214) 350-1355 Hamilton/Avnet Electronics 4445 Sigma Road Dallas 75240 Tel: (214) 661-8661

Hamilton/Avnet Electronics 1216 W. Clay Houston 77019 Tel: (713) 526-4661

Component Specialties, Inc. 10907 Shady Trail, Suite 101 Dallas 75220 Tel: (214) 357-4576

Tel: (214) 357-4576 Component Specialties, Inc. 7313 Ashcroft Street Houston 77036 Tel: (713) 771-7237

Hamilton/Avnet Electronics 761 Beta Drive

Cincinnati 45222 Tel: (513) 761-5432 TWX: 810-461-2670

Cramer/Chicago 1911 So. Busse Rd Mt. Prospect 60056 Tel: (312) 593-8230 Hamilton/Avnet Electronics 3901 No. 25th Ave. Schiller Park 60176 Tel: (312) 678-6310

### KANSAS Hamilton/Avnet Electronics 37 Lenexa Industrial Center 9900 Pflumm Road Lenexa 66215 Tel: (913) 888-8900

### MICHIGAN

ILLINOIS

Sheridan Sales Co. 24543 Indoplex Drive Farmington Hills 48024 Tel: (313) 477-3800 Cramer/Detroit 13193 Wayne Road Livonia 48150 Tel: (313) 425-7000 TWX: 810-242-2985 Hamilton/Avnet Electronics 12870 Farmington Road Livonia 48150 Tel: (313) 522-4700 TWX: 810-242-8775

### MINNESOTA

Industrial Components, Inc. 5280 West 74th Street Minneapolis 55435 Tel: (612) 831-2666 Cramer/Bonn 7275 Bush Lake Road Edina 55435 Tel: (612) 835-7811 Hamilton/Avnet Electronics 7683 Washington Avenue, So. Edina 55435 Tel: (612) 941-3801

### MISSOURI

Hamilton/Avnet Electronics 364 Brookes Lane Hazelwood 63042 Tel: (314) 731-1144 Sheridan Sales Co. 110 South Highway 140, Suite 10 Florissant 63033 Tel: (314) 837-5200

#### WISCONSIN

Cramer/Wisconsin 430 West Rawson Avenue Oak Creek 53154 Tel: (414) 764-1700

### NORTHEAST

CONNECTICUT Cramer/Connecticut 35 Dodge Avenue North Haven 06473 Tel: (203) 239-5641 Hamilton/Avnet Electronics 643 Danbury Road Georgetown 06829 Tel: (203) 762-0361

MARYLAND Cramer/EW Baltimore 7255 Standard Drive Hanover 21076 Tel: (301) 796-5790 Cramer/EW Washington 16021 Industrial Drive Gaithersburg 20760 Tel: (301) 948-0110 Hamilton/Avnet Electronics 7255 Standard Drive Hanover 21076 Tel: (301) 796-5000

MASSACHUSETTS Cramer Electronics Inc. 85 Wells Avenue Newton 02159 Tel: (617) 969-7700 Hamilton/Avnet Electronics Hamilton/Avnet Elec 185 Cambridge Stree Burlington 01803 Tel: (617) 273-2120

### NEW JERSEY

NEW JERSEY Cramer/Pennsylvania, Inc. 12 Springdale Road Cherry Hill Industrial Center Cherry Hill 08033 Tol: (080) 424-993 Tol: (080) 424-993 Hamilton/Avnet Electronics 218 Little Falls Road Cedar Grove 07009 Tel: (201) 239-0600 TWX: 710-994-5787 Cramer/New Jersey No. 1 Barrett Avenue Moonachie 07074 Tel: (201) 935-5600 Hamilton/Avnet Electronics Hamilton/Avnet Electronics 113 Gaither Drive East Gate Industrial Park Mt. Laurel 08057 Tel: (609) 234-2133 TWX: 710-897-1405

### NEW YORK

Cramer/Binghamton 3220 Watson Boulevard Endwell 13760 Tel: (607) 754-6661 Cramer/Rochester 3000 Winton Road South Rochester 14623 Tel: (716) 275-0300 Hamilton/Avnet Electronics 167 Clay Road Rochester 14623 Tel: (716) 442-7820 161: (/16) 442-7820 Cramer/Syracuse 6716 Joy Road East Syracuse 13057 Tel: (315) 437-6671 Hamilton/Avnet Electronics 6500 Joy Road E. Syracuse 13057 Tel: (315) 437-2642 Cramer/Long Island 29 Oser Avenue Hauppauge, L.I. 11787 Tel: (516) 231-5600 TWX: 510-227-9863 Hamilton/Avnet Electronics 70 State Street Westbury, L.I. 11590 Tel: (516) 333-5800 TWX: 510-222-8237

### PENNSYLVANIA

Sheridan Sales Co. 1717 Penn Avenue, Suite 5009 Pittsburgh 15221 Tel: (412) 244-1640 Cramer Electronics 616 Beatty Drive Monroeville 15146 Tel: (412) 242-7410

### SOUTHEAST

ALABAMA Cramer/EW Huntsville, Inc. 2310 Bob Wallace Avenue, S.W. Huntsville 35805 Tel: (205) 539-5722 Hamilton/Avnet Electronics 805 Oster Drive NW Huntsville 35805 Tel: (205) 533-1170

FLORIDA Cramer/E.W. Hollywood 4035 No. 29th Avenue Hollywood 33020 Tel: (305) 923-8181 Hamilton/Avnet Electronics 4020 No. 29th Ave. Hollywood 33021 Tel: (305) 925-5401 Cramer/E.W. Orlando 345 No. Graham Ave. Orlando 32814 Tel: (305) 894-1511

GEORGIA Cramer/EW Atlanta 3923 Oakcliff Industrial Center Atlanta 30340 Tel: (404) 448-9050 Hamilton/Avnet Electronics 6700 I 85, Access Road, Suite 2B Norcross 30071 Tel: (404) 448-0800

NORTH CAROLINA Cramer Electronics 938 Burke Street Winston-Salem 27102 Tel: (919) 725-8711


### CANADA

BRITISH COLUMBIA L. A. Varah Ltd. 2077 Alberta Street Vancouver 10 Tel: (604) 873-3211

ONTARIO Cramer/Canada 920 Alness Avenue, Unit No. 9 Downsview Toronto 392 Tel: (416) 661-9222 TWX: 610-492-6210 Hamilton/Avnet Electronics 6291-16 Dorman Road Mississauga L4V 1H2 Tel: (416) 677-7432 TWX: 610-492-8867 Hamilton/Avnet Electronics 1735 Courtwood Cresc. Ottawa K2C 2B4 Tel: (613) 226-1700 TWX: 610-562-1906

### QUEBEC

Hamilton/Avnet Electronics 2670 Paulus St. Laurent H45 1G2 Tel: (514) 331-6443 TWX: 610-421-3731



# RANDOM ACCESS MEMORIES

|                      |                    |                |  |                      | Electrical Characteristics Over Temperature |                    |   |                   |                |  |  |
|----------------------|--------------------|----------------|--|----------------------|---|--------------------|---|-------------------|----------------|--|--|
|                      | Түре               | No. of<br>Bits | Description  | Organization         | Access Time<br>Max.                         | Cycle Time<br>Max. | Power<br>Dissipation Max.[1]<br>Operating/Standby | Supplies [V]      | Page No.       |  |  |
|                      | 1101A              | 256            | Static Fully Decoded   | 256 x 1              | 1500 ns                                     | 1500 ns            | 685mW/340mW                                       | +5, -9            | 2-3            |  |  |
|                      | 1101A1             | 256            | Hi-Speed Static Fully Decoded  | 256 x 1              | 1000 ns                                     | 1000 ns            | 685mW/340mW                                       | +5, -9            | 2-3            |  |  |
|                      | 1103               | 1024           | Dynamic Fully Decoded  | 1024 x 1             | 300 ns                                      | 580 ns             | 400 mW/67 mW                                      | +16, +19          | 2-7            |  |  |
|                      | 1103-1             | 1024           | Dynamic Fully Decoded  | 1024 x 1             | 150 ns                                      | 340 ns             | 400 mW/76 mW                                      | +19, +22          | 2-12           |  |  |
|                      | 1103A              | 1024           | Dynamic Fully Decoded  | 1024 x 1             | 205ns                                       | 580 ns             | 400 mW/64 mW                                      | +16, +19          | 2-15           |  |  |
|                      | 1103A-1            | 1024           | Dynamic Fully Decoded  | 1024 x 1             | 145ns                                       | 340 ns             | 625mW/10mW  | +19, +22          | 2-20           |  |  |
|                      | 1103A-2            | 1024           | Dynamic Fully Decoded  | 1024 x 1             | 145 ns                                      | 400 ns             | 570 mW/10 mW                                      | +19, +22          | 2-25           |  |  |
|                      | 2101               | 1024           | Static, Separate I/O   | 256 x 4              | 1000 ns                                     | 1000 ns            | 350 mW  | +5                | 2-29           |  |  |
|                      | 2101-1             | 1024           | Static, Separate I/O   | 256 x 4              | 500 ns                                      | 500 ns             | 350 mW  | +5                | 2-29           |  |  |
|                      | 2101-2             | 1024<br>1024   | Static, Separate 1/0<br>Static Fully Decoded   | 256 x 4<br>1024 x 1  | 650 ns                                      | 650 ns<br>1000 ns  | 350 mW  | +5                | 2-29           |  |  |
|                      | 2102               | 1024           | Hi-Speed Static Fully Decoded  | 1024 x 1             | 500 ns                                      | 500 ns             | 350 mW<br>350 mW                                  | +5                | 2.33           |  |  |
|                      | 2102-1             | 1024           | Static Fully Decoded   | 1024 x 1<br>1024 x 1 | 650 ns                                      | 650 ns             | 350 mW  | +5                | 2.37           |  |  |
|                      | 2102-2             | 1024           | Static Fully Decoded   | 1024 x 1             | 1500 ns                                     | 1500 ns            | 350 mW  | +5                | 2-39           |  |  |
|                      | 2102-0<br>2102A    | 1024           | Very High Speed Static   | 1024 x 1             | 350 ns                                      | 350 ns             | 350 mW/42 mW                                      | +5                | 2-41<br>2-43   |  |  |
|                      | 2102A              | 1024           | Very High Speed Static   | 1024 x 1             | 250 ns                                      | 250 ns             | 350 mW/42 mW                                      | +5                | 2-43           |  |  |
|                      | 2102A-2<br>2102A-4 | 1024           | Very High Speed Static   | 1024 x 1             | 450 ns                                      | 450 ns             | 350 mW/42 mW                                      | +5                | 2.47           |  |  |
| s                    | M2102A-4           | 1024           | Static, T <sub>A</sub> = 55°C to +125°C  | 1024 x 1             | 450 ns                                      | 450 ns             | 350 mW  | +5                | 2.49           |  |  |
| WO:                  | M2102A-6           | 1024           | Static, T <sub>A</sub> = 55°C to +125°C  | 1024 x 1             | 650 ns                                      | 650 ns             | 350 mW  | +5                | 2.53           |  |  |
| SILICON GATE MOS     | 2105               | 1024           | Hi-Speed Dynamic Fully<br>Decoded  | 1024 x 1             | 95ns  | 200 ns             | 460 mW/97 mW                                      | +12, -5.2         | 2-55           |  |  |
| LICON                | 2105-1             | 1024           | Very High Speed Dynamic<br>Fully Decoded   | 1024 x 1             | 80 ns                                       | 180 ns             | `513 mW/97 mW                                     | +12, -5.2         | 2-55           |  |  |
| S                    | 2105-2             | 1024           | High Speed Dynamic with<br>Invisible Refresh   | 1024 x 1             | 85ns  | 190 ns             | 540 mW/97 mW                                      | +12, -5.2         | 2-63           |  |  |
|                      | 2107A              | 4096           | Dynamic Fully Decoded  | 4096 x 1             | 300 ns                                      | 700 ns             | 458 mW/10 mW                                      | +12, +5,5         | 2-67           |  |  |
|                      | 2107A-1            | 4096           | Dynamic Fully Decoded  | 4096 x 1             | 280 ns                                      | 550 ns             | 516 mW/16 mW                                      | +12, +5, -5       | 2-73           |  |  |
|                      | 2107A-4            | 4096           | Dynamic Fully Decoded  | 4096 x 1             | 350 ns                                      | 840 ns             | 405 mW/10 mW                                      | +12, +5, -5       | 2-75           |  |  |
|                      | 2107A-5            | · 4096         | Dynamic Fully Decoded  | 4096 x 1             | 420 ns                                      | 970 ns             | 376 mW/11 mW                                      | +12, +5, -5       | 2.77           |  |  |
|                      | 2107A-8            | 4096           | Dynamic Fully Decoded  | 4096 x 1             | 420 ns                                      | 970ns              | 376 mW/11 mW                                      | +12, +5, -5       | 2.79           |  |  |
|                      | 2107B              | 4096           | Dynamic Fully Decoded  | 4096 x 1             | 200 ns                                      | 400 ns             | 960 mW/16 mW                                      | +12, +5,5         | 2-81           |  |  |
|                      | 2107B-4            | 4096           | Dynamic Fully Decoded  | 4096 x 1             | 270 ns                                      | 470 ns             | 960 mW/18 mW                                      | +12, +5, -5       | 2-89           |  |  |
|                      | 2107B-6<br>2111    | 4096<br>1024   | Dynamic Fully Decoded<br>Static, Common I/O with<br>Output Deselect                      | 4096 x 1<br>256 x 4  | 350 ns<br>1000 ns                           | 800 ns<br>1000 ns  | 840 mW/25 mW<br>350 mW                            | +12, +5, -5<br>+5 | 2-91<br>2-93   |  |  |
|                      | 2111-1             | 1024           | Static, Common I/O with<br>Output Deselect   | 256 x 4              | 500 ns                                      | 500 ns             | 350 mW  | +5                | 2-93           |  |  |
|                      | 2111-2             | 1024           | Static, Common I/O with<br>Output Deselect   | 256 x 4              | 650 ns                                      | 650 ns             | 350 mW  | +5                | 2-93           |  |  |
|                      | 2112               | 1024           | Static, Common 1/0 without<br>Output Deselect  | 256 x 4              | 1000 ns                                     | 1000 ns            | 350 mW  | +5                | 2-97           |  |  |
|                      | 2112-2             | 1024           | Static, Common I/O without<br>Output Deselect  | 256 x 4              | 650 ns                                      | 650 ns             | 350 mW  | +5                | 2-97           |  |  |
|                      | 3101               | 64             | Fully Decoded  | 16 x 4               | 60 ns                                       | 60 ns              | 525 mW  | +5                | 2-101          |  |  |
|                      | 3101A              | 64             | High Speed Fully Decoded   | 16 x 4               | 35 ns                                       | 35 ns              | 525 mW  | +5                | 2-101          |  |  |
|                      | M3101              | 64             | Fully Decoded (-55°C to<br>+125°C  | 16 x 4               | 75 ns                                       | 75 ns              | 546 mW  | +5                | 2-105          |  |  |
| ILAR                 | M3101A             | 64             | High Speed Fully Decoded<br>(-55°C to +125°C)  | 16 x 4               | 45 ns                                       | 45 ns              | 546 mW  | +5                | 2-105          |  |  |
|                      | 3104               | 16<br>256      | Content Addressable Memory   | 4 x 4                | 30 ns                                       | 40 ns              | 625mW   | +5                | 2.107          |  |  |
| KY BIP               | 3106<br>3106A      | 256            | High Speed Fully Decoded<br>(With 3-State Output)<br>High Speed Fully Decoded            | 256 x 1              | 80 ns                                       | 80 ns              | 650 mW  | +5                | 2·111<br>2·111 |  |  |
| SCHOTTKY BIP         | 3106-8             | 256            | (With 3-State Output)<br>High Speed Fully Decoded  | 256 x 1              | 80 ns                                       | 80 ns              | 650 mW  | +5                | 2.111          |  |  |
| SC                   | 3107               | 256            | (With 3-State Output)<br>High Speed Fully Decoded  | 256 x 1              | 80 ns                                       | 80 ns              | 650 mW  | +5                | 2.111          |  |  |
|                      | 3107A              | 256            | (With Open Collector Output)<br>High Speed Fully Decoded                                 | 256 × 1              | 60 ns                                       | 70ns               | 650 mW .  | +5                | 2-111          |  |  |
|                      | 3107-8             | 256            | (With Open Collector Output)<br>High Speed Fully Decoded<br>(With Open Collector Output) | 256 x 1              | 60 ns                                       | 70ns               | 650 mW  | +5                | 2-111          |  |  |
|                      | 5101               | 1024           | (With Open Collector Output)<br>Static CMOS RAM  | 256 x 4              | 650   | 650                | 142 mW/75 µW                                      | +5                | 2115           |  |  |
| SILICON<br>GATE CMOS | 5101<br>5101-3     | 1024           | Static CMOS RAM  | 256 x 4<br>256 x 4   | 650 ns<br>650 ns                            | 650 ns             |   | +5                | 2-115          |  |  |
| 20                   |                    | 1024           | Static CMOS RAM  | 256 x 4<br>256 x 4   | 650 ns                                      | 650 ns             | 142 mW/1 mW<br>142 mW/30 µW                       | +5                | 2-115<br>2-115 |  |  |
| Ξw                   | 5101L              |                |  |                      |   |                    |   |                   |                |  |  |

RAMs

Note 1: Power Dissipation calculated with maximum power supply current and nominal supply voltages.

# Silicon Gate MOS 1101A, 1101A1

# 256 BIT FULLY DECODED RANDOM ACCESS MEMORY

- Access Time -- Typically Below 650 nsec - 1101A1, 850 nsec - 1101A
- Low Power Standby Mode
- Low Power Dissipation -- Typically less than 1.5 mW/bit during access
- Directly DTL and TTL Compatible
- Three-state Output --OR-tie Capability

- Simple Memory Expansion --Chip Select Input Lead
- Fully Decoded --On Chip Address Decode and Sense
- Inputs Protected -- All Inputs Have Protection Against Static Charge
- Ceramic and Plastic Package --16 Pin Dual In-Line Configuration

The 1101A is an improved version of the 1101 which requires only two power supplies (+5V and -9V) for operation. The 1101A is a direct pin for pin replacement for the 1101.

The Intel<sup>®</sup>1101A is a 256 word by 1 bit random access memory element using normally off P-channel MOS devices integrated on a monolithic array. It uses fully dc stable (static) circuitry and therefore requires no clocks to operate.

The 1101A is designed primarily for small buffer storage applications where high performance, low cost, and ease of interfacing with other standard logic circuits are important design objectives. The unit will directly interface with standard bipolar integrated logic circuits (TTL, DTL, etc.) The data output buffers are capable of driving TTL loads **directly**. A separate chip select ( $\overline{CS}$ ) lead allows easy selection of an individual package when outputs are OR-tied.

For applications requiring a faster access time we recommend the 1101A1 which is a selection from the 1101A and has a guaranteed maximum access time of 1.0 µsec.


The Intel 1101A is fabricated with silicon gate technology. This low threshold technology allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.

Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost silicone packaging.

**PIN CONFIGURATION** 



**BLOCK DIAGRAM** 



# Absolute Maximum Ratings<sup>(1)</sup>

| Temperature Under Bias  | 0°C to 70°C     |
|---|-----------------|
| Storage Temperature   | -65°C to +160°C |
| All Input or Output Voltages with Respect to the Most<br>Positive Supply Voltage, V <sub>CC</sub> | +0.5V to -20V   |
| Supply Voltages $V_{\text{DD}}$ and $V_{\text{D}}$ with Respect to $V_{\text{CC}}$                | -20V            |
| Power Dissipation   | 1 WATT          |

# **D.C. and Operating Characteristics**

 $T_A = 0^{\circ}C$  to 70°C,  $V_{CC} = 5V \pm 5\%$ ,  $V_{DD} = -9V \pm 5\%$ ,  $V_D = -9V \pm 5\%$ , unless otherwise specified

| SYMBOL                          | TEST                                       | MIN.               | TYP. <sup>(2)</sup> | MAX.                 | UNIT  | CONDITIONS   |
|---------------------------------|--|--------------------|---------------------|----------------------|-------|--|
| ILT.                            | INPUT LOAD CURRENT<br>(ALL INPUT PINS)     |                    | <1.0                | 500                  | nA    | V <sub>IN</sub> = 0.0 V  |
| ILO                             | OUTPUT LEAKAGE CURRENT                     |                    | <1.0                | 500                  | nA    | $V_{OUT} = 0.0 V, \overline{CS} = V_{CC} - 2$  |
| I <sub>DD1</sub>                | POWER SUPPLY CURRENT, V <sub>DD</sub>      |                    | 13                  | 19                   | mA    | T <sub>A</sub> = 25°C  |
| I <sub>DD2</sub>                | POWER SUPPLY CURRENT, VDD                  |                    |                     | 25                   | mA    | T <sub>A</sub> = 0°C Continuous  |
| I <sub>D1</sub>                 | POWER SUPPLY CURRENT, V <sub>D</sub>       |                    | 12                  | 18                   | mA    | $T_A = 25^{\circ}C$ , Operation<br>$I_{OL} = 0.0 \text{ mA}$                                 |
| I <sub>D2</sub>                 | POWER SUPPLY CURRENT, V <sub>D</sub>       |                    |                     | 24                   | mA    | $T_A = 0^{\circ}C,$  |
| V <sub>IL</sub>                 | INPUT "LOW" VOLTAGE                        | -10                |                     | V <sub>CC</sub> -4.5 | v     |  |
| V <sub>IH</sub> <sup>(3)</sup>  | INPUT "HIGH" VOLTAGE                       | V <sub>CC</sub> -2 |                     | V <sub>CC</sub> +0.3 | v     |  |
| loli                            | OUTPUT SINK CURRENT                        | 3.0                | 8 .                 |                      | mA    | V <sub>OUT</sub> = +0.45 V, T <sub>A</sub> = +25°C   |
| IOL2                            | OUTPUT SINK CURRENT                        | 2.0                |                     |                      | mA    | V <sub>OUT</sub> = +0.45 V, T <sub>A</sub> = +70 <sup>o</sup> C                              |
|                                 | OUTPUT CLAMP CURRENT                       |                    | 6                   | 13                   | mA    | V <sub>OUT</sub> = -1.0 V  |
| юн                              | OUTPUT SOURCE CURRENT                      | 3.0                | -8                  |                      | mA    | V <sub>OUT</sub> = 0.0 V, T <sub>A</sub> = +25°C   |
| I <sub>OH2</sub>                | OUTPUT SOURCE CURRENT                      | -2.0               | -7                  |                      | mA    | V <sub>OUT</sub> = 0.0 V, T <sub>A</sub> = +70 <sup>o</sup> C                                |
| VOL                             | OUTPUT "LOW" VOLTAGE                       |                    |                     | +0.45                | v     | I <sub>OL</sub> = 2.0 mA   |
| v <sub>он</sub>                 | OUTPUT "HIGH" VOLTAGE                      | +3.5               | +4.9                |                      | ° v ⊓ | I <sub>OH</sub> = -100μA   |
| C <sub>IN</sub> <sup>(4)</sup>  | INPUT CAPACITANCE<br>(ALL INPUT PINS)      |                    | 7                   | 10                   | pF    | V <sub>IN</sub> = V <sub>CC</sub>  |
| C <sub>OUT</sub> <sup>(4)</sup> | OUTPUT CAPACITANCE                         |                    | 7                   | 10                   | рF    | $V_{OUT} = V_{CC}$ $\begin{cases} f = 1 \text{ MHz} \\ T_A = 25^{\circ}\text{C} \end{cases}$ |
| C <sub>V</sub> <sup>(4)</sup>   | V <sub>D</sub> POWER SUPPLY<br>CAPACITANCE |                    | 20                  | 35                   | pF    | $V_{\rm D} = V_{\rm CC}$   |

Note 1: Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: Typical values are at nominal voltages and  $T_A = 25$  °C.

- Note 3: A TTL driving the 1101A, 1101A1 must have its output high  $\geq V_{CC}-2$  even if it is loaded by other bipolar gates.
- Note 4: This parameter is periodically sampled and is not 100% tested.

2-4

# **A.C. Characteristics** $T_A = 0^{\circ}C$ to 70°C, $V_{cc} = 5V \pm 5\%$ , $V_D = -9V \pm 5\%$ , $V_{DD} = -9V \pm 5\%$

READ CYCLE

| SYMBOL                       | TEST                     |        | MIN. | TYP. | MAX.               | UNIT |
|------------------------------|--------------------------|--------|------|------|--------------------|------|
| t                            | Read Cycle               | 1101A  | 1.5  |      |                    | µsec |
| <sup>t</sup> RC <sup>/</sup> |                          | 1101A1 | 1.0  |      |                    | µsec |
| t                            | Address to Chip          | 1101A  |      |      | 1.2 <sup>(1)</sup> | µsec |
| <sup>t</sup> AC              | Select Delay             | 1101A1 |      |      | 0.7 <sup>(1)</sup> | µsec |
| t                            | Access Time              | 1101A  |      | 0.85 | 1.5                | µsec |
| <sup>t</sup> A               |                          | 1101A1 |      | 0.65 | 1.0                | µsec |
| t <sub>он</sub>              | Previous Read Data Valid |        | 0.05 |      |                    | µsec |
| WRITE CYCLE                  |                          |        |      |      |                    |      |

| <sup>t</sup> wc            | Write Cycle                  | 0.8 | µsec   |
|----------------------------|------------------------------|-----|--------|
| t <sub>WD</sub>            | Address to Write Pulse Delay | 0.3 | µsec   |
| t <sub>WP</sub>            | Write Pulse Width            | 0.4 | µsec _ |
| <sup>t</sup> <sub>DW</sub> | Data Set up Time             | 0.3 | µsec   |
| t <sub>DH</sub>            | Data Hold Time               | 0.1 | µsec   |


### CHIP SELECT AND DESELECT

| tcw             | Chip Select Pulse Width                  | 0.4 |     | µsec |  |
|-----------------|--|-----|-----|------|--|
| t <sub>cs</sub> | Access Time Through<br>Chip Select Input | 0.2 | 0.3 | µsec |  |
| t <sub>CD</sub> | Chip Deselect Time                       | 0.1 | 0.3 | µsec |  |


### CONDITIONS OF TEST:

Input pulse amplitudes: 0 to 5V, Input pulse rise and fall time: 10 nsec. Speed measurements referenced to 1.5V levels (unless otherwise noted). Output load is 1 TTL gate and  $C_L = 20 \text{ pF}$ ; measurements made at output of TTL gate ( $t_{PD} \le 10 \text{ nsec}$ )







Note 1: Maximum value for  $\boldsymbol{t}_{AC}$  measured at minimum read cycle.








**Typical A. C. Characteristics** 



ACCESS TIME VS.

ACCESS TIME VS.

ACCESS TIME VS. TEMPERATURE



1101A/1101A1

**OPERATING REGION** 

# FULLY DECODED RANDOM ACCESS 1024 BIT DYNAMIC MEMORY

- Low Power Dissipation Dissipates Power Primarily on Selected Chips
- Access Time 300 nsec
- Cycle Time 580 nsec
- Refresh Period...2 milliseconds for 0-70°C Ambient
- OR-Tie Capability

- Simple Memory Expansion Chip Enable Input Lead
- Fully Decoded—on Chip Address Decode
- Inputs Protected All Inputs Have Protection Against Static Charge
- Ceramic and Plastic Package --18 Pin Dual In-Line Configuration.

The Intel<sup>®</sup>1103 is designed primarily for main memory applications where high performance, low cost, and large bit storage are important design objectives.


It is a 1024 word by 1 bit random access memory element using normally off *P*-channel MOS devices integrated on a monolithic array. It is fully decoded, permitting the use of an 18 pin dual in-line package. It uses dynamic circuitry and primarily dissipates power only during precharge.

Information stored in the memory is non-destructively read. Refreshing of all 1024 bits is accomplished in 32 read cycles and is required every two milliseconds.

A separate **cenable** (chip enable) lead allows easy selection of an individual package when outputs are OR-tied.

The Intel 1103 is fabricated with **silicon gate technology.** This **low threshold** technology allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.

Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost plastic packaging.



# Maximum Guaranteed Ratings\*

| Temperature Under Bias                              | 0°C to 70°C      |
|---|------------------|
| Storage Temperature                                 | –65 °C to +150°C |
| All Input or Output Voltages with                   |                  |
| Respect to the Most Positive                        |                  |
| Supply Voltage, V <sub>BB</sub>                     | -25V to 0.3V     |
| Supply Voltages V <sub>DD</sub> and V <sub>SS</sub> |                  |
| with Respect to V <sub>BB</sub>                     | -25V to 0.3V     |
| Power Dissipation                                   | 1.0 W            |
|   |                  |

\*COMMENT:

Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**D.C. and Operating Characteristics**  $T_A = 0^{\circ}C \text{ to } +70^{\circ}C, V_{SS}^{(1)} = 16V \pm 5\%, (V_{BB} - V_{SS})^{(6)} = 3V \text{ to } 4V, V_{DD} = 0V \text{ unless otherwise specified}$ 

| SYMBOL                          | TEST   | MIN.                 | TYP.     | MAX.                  | UNIT       | CONDITIONS   |
|---------------------------------|--|----------------------|----------|-----------------------|------------|--|
| ILI .                           | INPUT LOAD CURRENT (ALL INPUT PINS)                          |                      |          | 1                     | μΑ         | V <sub>IN</sub> = 0V   |
| LO                              | OUTPUT LEAKAGE CURRENT                                       |                      |          | 1                     | μA         | V <sub>OUT</sub> = 0V  |
| I <sub>BB</sub>                 | V <sub>BB</sub> SUPPLY CURRENT                               |                      |          | 100                   | μ <b>Α</b> |  |
| <sup>I</sup> DD1 <sup>(2)</sup> | SUPPLY CURRENT DURING T <sub>PC</sub>                        | -                    | 37       | 56                    | mA         | ALL ADDRESSES = 0V<br>PRECHARGE = 0V<br>CENABLE = V <sub>SS</sub> ; T <sub>A</sub> = 25% |
| I <sub>DD2</sub> <sup>(2)</sup> | SUPPLY CURRENT DURING T <sub>OV</sub>                        |                      | 38       | 59                    | mA         | ALL ADDRESSES = 0V<br>PRECHARGE = 0V<br>CENABLE = 0V; T <sub>A</sub> = 25°C              |
| IDD3 <sup>(2)</sup>             | SUPPLY CURRENT DURING TPOV                                   | •                    | 5.5      | 11                    | mA         | PRECHARGE = V <sub>SS</sub><br>CENABLE = 0V; T <sub>A</sub> = 25°C                       |
| DD4 <sup>(2)</sup>              | SUPPLY CURRENT DURING T <sub>CP</sub>                        |                      | 3        | 4                     | mA         | PRECHARGE = V <sub>SS</sub><br>CENABLE = V <sub>SS</sub> ; T <sub>A</sub> = 25°C         |
| DD AV                           | AVERAGE SUPPLY CURRENT                                       |                      | 17       | 25                    | mA         | CYCLE TIME = 580 ns; PRECHARGI<br>WIDTH = 190 ns; $T_A = 25^{\circ}C$                    |
| V <sub>IL1</sub> (7)            | INPUT LOW VOLTAGE<br>(ALL ADDRESS & DATA-IN LINES)           | V <sub>SS</sub> -17  | · .      | V <sub>SS</sub> -14.2 | v          | T <sub>A</sub> = 0 <sup>o</sup> C  |
| V <sub>1L2</sub> <sup>(7)</sup> | INPUT LOW VOLTAGE<br>(ALL ADDRESS & DATA-IN LINES)           | V <sub>SS</sub> -17  |          | V <sub>SS</sub> -14.5 | V          | T <sub>A</sub> = 70 <sup>o</sup> C   |
| VIL3 <sup>(7,8)</sup>           | INPUT LOW VOLTAGE (PRECHARGE<br>CENABLE & READ/WRITE INPUTS) | V <sub>SS</sub> -17  |          | V <sub>SS</sub> -14.7 | ν.         | $T_A = 0^{\circ}C$   |
| VIL4 <sup>(7,8)</sup>           | INPUT LOW VOLTAGE (PRECHARGE<br>CENABLE& READ/WRITE INPUTS)  | V <sub>SS</sub> -17  |          | V <sub>SS</sub> -15.0 | v          | T <sub>A</sub> = 70°C  |
| V <sub>IH1</sub> (7)            | INPUT HIGH VOLTAGE<br>(ALL INPUTS)                           | V <sub>SS</sub> -1   |          | V <sub>SS</sub> +1    | V          | $T_A = 0^{\circ}C$   |
| V <sub>IH2</sub> <sup>(7)</sup> | INPUT HIGH VOLTAGE<br>(ALL INPUTS)                           | V <sub>SS</sub> -0.7 |          | V <sub>SS</sub> +1    | V,         | T <sub>A</sub> = 70°C  |
| Юн1                             | OUTPUT HIGH CURRENT  | 600                  | 900      | 4000                  | μΑ         | $T_A = 25^{\circ}C$  |
| I <sub>OH2</sub>                | OUTPUT HIGH CURRENT  | 500                  | 800      | 4000                  | μΑ         | T <sub>A</sub> = 70 <sup>o</sup> C   |
| IOL                             | OUTPUT LOW CURRENT   | Se                   | e Note 3 | 3                     |            | $- R_{LOAD} = 100 \Omega^{(4)}$  |
| V <sub>OH1</sub>                | OUTPUT HIGH VOLTAGE  | 60                   | 90       | 400                   | mV         | $T_{A} = 25^{\circ}C,$   |
| V <sub>OH2</sub>                | OUTPUT HIGH VOLTAGE  | 50                   | 80       | 400                   | mV         | $T_{A} = 70^{\circ}C,$   |
| VOL                             | OUTPUT LOW VOLTAGE   | See                  | Note 3   |                       |            |  |

The V<sub>SS</sub> current drain is equal to  $(I_{DD} + I_{OH})$  or  $(I_{DD} + I_{OL})$ . Note 1:

Note 2: See Supply Current vs. Temperature (p. 3) for guaranteed current at the temperature extremes. These values are taken from a single pulse measurement.

Note 3: The output current when reading a low output is the leakage current of the 1103 plus external noise coupled into the output line from the clocks.  $V_{OL}$  equals  $I_{OL}$  across the load resistor.


Note 4: This value of load resistance is used for measurement purposes. In applications the resistance may range from 100  $\Omega$  to 1 k  $\Omega$ .

Note 5: This parameter is periodically sampled and is not 100% tested.

Note 6: (VBB - VSS) supply should be applied at or before VSS.


Note 7: The maximum values for VIL and the minimum values for VIH are linearly related to temperature between 0°C and 70°C. Thus any value in between 0°C and 70°C can be calculated by using a straight-line relationship.


Note 8: The maximum values for VIL (for precharge, cenable & read/write) may be increased to VSS-14.2 @ 0°C and VSS-14.5 @ 70°C (same values as those specified for the address & data-in lines) with a 40 ns degradation (worst case) in tAC, tPC, tRC, tWC, tRWC, tACC1 and tACC2-




# **Supply Current vs Temperature**


# **Typical Characteristics**











# **AC Characteristics** $T_A = 0^{\circ}C$ to 70°C, $V_{SS} = 16 \pm 5\%$ , $(V_{BB} - V_{SS}) = 3.0V$ to 4.0V, $V_{DD} = 0V$

## READ, WRITE, AND READ/WRITE CYCLE

| SYMBOL                | TEST                                       | MIN. | TYP. | MAX. | UNIT | CONDITIONS             |
|-----------------------|--|------|------|------|------|------------------------|
| trer                  | TIME BETWEEN REFRESH                       |      |      | 2    | ms   |                        |
| t <sub>45</sub> (1)   | ADDRESS TO CENABLE SET UP TIME             | 115  |      | ,    | ns   |                        |
| tc▲                   | CENABLE TO ADDRESS HOLD TIME               | 20   |      |      | ns   |                        |
| - t <sub>VC</sub> (1) | PRECHARGE TO CENABLE DELAY                 | 125  |      |      | ns   |                        |
| t <sub>CP</sub>       | CENABLE TO PRECHARGE DELAY                 | 85   |      |      | ns   | •                      |
| tov.                  | PRECHARGE & CENABLE OVERLAP, LOW           | 25   |      | .75  | ns   | t <sub>T</sub> = 20ns  |
| t <sub>ove</sub>      | PRECHARGE & CENABLE OVERLAP, HIGH          |      |      | 140  | ns   | t <sub>T</sub> = 20 ns |
| t <sub>ovm</sub>      | PRECHARGE & CENABLE OVERLAP,<br>50% POINTS | 45   |      | 95   | ns   |                        |

### READ CYCLE

| SYMBOL                           | TEST                                | MIN. | TYP. | MAX. | UNIT | COND  | ITIONS                                   |
|----------------------------------|-------------------------------------|------|------|------|------|---|--|
| t <sub>RC</sub> (1)              | READ CYCLE                          | 480  |      |      | ns   |   |  |
| tPOV                             | PRECHARGE TO END OF CENABLE         | 165  |      | 500  | ns   |   |  |
| t <sub>PO</sub>                  | END OF PRECHARGE TO<br>OUTPUT DELAY |      |      | 120  | ns   |   | · · ·                                    |
| t <sub>ACC1</sub> <sup>(1)</sup> | ADDRESS TO OUTPUT ACCESS            | 300  |      |      | ns   | t <sub>ACmin</sub> + t <sub>OVLmin</sub><br>+ t <sub>POmax</sub> + 2 t <sub>T</sub> |  |
| t <sub>ACC2</sub> <sup>(1)</sup> | PRECHARGE TO OUTPUT ACCESS          | 310  |      |      | ns   | t <sub>PCmin</sub> + tovLmin<br>+ t <sub>POmax</sub> + 2 tr                         | n an |

### WRITE OR READ/WRITE CYCLE

| SYMBOL              | TEST  | MIN. | TYP. | MAX. | UNIT | CONDITIONS  |
|---------------------|---|------|------|------|------|---|
| t <sub>wc</sub> (1) | WRITE CYCLE                                 | 580  |      |      | ns   | $f_{\rm r} = 20  \rm ns$  |
| $t_{\rm RWC}^{(1)}$ | READ/WRITE CYCLE                            | 580  |      |      | ns   |   |
| tew                 | PRECHARGE TO READ/WRITE DELAY               | 165  |      | 500  | ns   |   |
| twp                 | READ/WRITE PULSE WIDTH                      | 50   |      |      | ns   |   |
| tw                  | READ/WRITE SET UP TIME                      | 80   |      |      | ns   |   |
| tow                 | DATA SET UP TIME                            | 105  |      |      | ns   | and the second second second  |
| t <sub>DH</sub>     | DATA HOLD TIME                              | 10   |      |      | ns   |   |
| t <sub>PO</sub>     | END OF PRECHARGE TO<br>OUTPUT DELAY         |      |      | 120  | ns   | $\begin{array}{l} C_{\text{LOAD}} = 100 \text{ pF} \\ R_{\text{LOAD}} = 100 \Omega \end{array}$ |
| t <sub>CW</sub>     | RELATIONSHIP BETWEEN CENABLE AND READ/WRITE |      |      | 0    | ns   | $V_{REF} = 40 \text{ mV}$   |

Note 1: These times will degrade by 40 ns (worst case) if the maximum values for  $V_{|L}$  (for precharge, cenable and read/write inputs) go to  $V_{SS}$ -14.2V @ 0°C and  $V_{SS}$ -14.5V @ 70°C as defined on page 2.


### **\*CAPACITANCE** T<sub>A</sub> = 25 C

| SYMBOL | MBOL TEST TYP. PLASTIC PKG. CERAMIC PKG.<br>MAX. MAX. |     | UNIT | CONDITIONS |    |  |
|--------|---|-----|------|------------|----|--|
| CAD    | ADDRESS CAPACITANCE                                   | 5   | 7    | 12         | pF | $V_{IN} = V_{SS}$  |
| CPR    | PRECHARGE CAPACITANCE                                 | 15  | 18   | 19.5       | pF | $V_{1N} = V_{55}$  |
|        | CENABLE CAPACITANCE                                   | 15  | 18   | 21         | pF | $V_{IN} = V_{SS}$ $f = 1 MH$   |
| Crw    | READ/WRITE CAPACITANCE                                | 11  | 15   | 19.5       | pF | V <sub>IN</sub> = V <sub>SS</sub>  |
| CINI   | DATA INPUT CAPACITANCE                                | . 4 | 5    | 7.5        | pF | $\begin{array}{c} CENABLE = 0V \\ V_{IN} = V_{SS} \end{array} \qquad \begin{array}{c} At A.C. \\ Ground \end{array}$ |
| CINZ   | DATA INPUT CAPACITANCE                                | 2   | 4    | 6.5        | pF | $\begin{array}{l} CENABLE = V_{\text{SS}} \\ V_{\text{IN}} = V_{\text{SS}} \end{array}$                              |
| Cout   | DATA OUTPUT CAPACITANCE                               | 2   | 3    | 7          | pF |  |


\*This parameter is periodically sampled and is not 100% tested. They are measured at worst case operating conditions.

### WRITE CYCLE OR READ/WRITE CYCLE

Timing illustrated for minimum cycle.



### **READ CYCLE**



NOTE (1)  $V_{0D} + 2V \\ V_{55} - 2V \\ V_{55} - 2V \\ V_{55} - 2V \\ V_{10}$  Is defined as the transitions between these two points NOTE 3  $t_{0W}$  is referenced to point (1) of the rising edge of cenable or read/write whichever occurs first  $V_{10}$  is defined to point (2) of the rising edge of cenable or read/write whichever occurs first  $V_{10}$  is the restricted to point (2) of the rising edge of cenable or read/write whichever occurs first  $V_{10}$  is the restricted to point (2) of the rising edge of cenable or read/write whichever occurs first  $V_{10}$  is the restricted to point (2) of the rising edge of cenable or read/write whichever occurs first  $V_{10}$  is the restricted to point (2) of the rising edge of cenable of read/write whichever occurs first  $V_{10}$  is the restricted to point (2) of the rising edge of cenable of read/write whichever occurs first  $V_{10}$  is the restricted to point (2) of the rising edge of cenable of read/write whichever occurs first  $V_{10}$  is the rising edge of cenable of read/write whichever occurs first  $V_{10}$  is the rising edge of cenable of read/write whichever occurs first  $V_{10}$  is the rising edge of cenable of read/write whichever occurs first  $V_{10}$  is the rising edge of cenable of read/write whichever occurs first  $V_{10}$  is the rising edge of cenable of read/write whichever occurs first  $V_{10}$  is the rising edge of cenable of read/write whichever occurs first  $V_{10}$  is the rising edge of cenable of read/write whichever occurs first  $V_{10}$  is the rising edge of cenable of read/write  $V_{10}$  is the rising edge of cenable of read/write  $V_{10}$  is the rising edge of cenable of read/write  $V_{10}$  is the rising edge of cenable of read/write  $V_{10}$  is the rising edge of read/write  $V_{10}$  is the rising edge of cenable of read/write  $V_{10}$  is the rising edge of read/wri

NOTE 4 toH IS REFERENCED TO POINT OF THE RISING EDGE OF CENABLE OR READ/WRITE WHICHEVER OCCURS FIRST

# intel

Silicon Gate MOS 1103-1

The Intel<sup>®</sup>1103-1 is a high speed 1024 bit dynamic random access memory and is the high speed version of the standard 1103. The DC and AC Characteristics for the 1103-1 are given in the following three pages. The absolute maximum ratings for the 1103-1 are the same as for the 1103 on page 2-8.

# Access Time – 150 nsec

Cycle Time – 340 nsec

| D.C. and | Operating | Characteristics |  |
|----------|-----------|-----------------|--|
|          |           |                 |  |

 $(T_A = 0^{\circ}C \text{ to } +55^{\circ}C, V_{s_s}^{1} = 19V \pm 5\% (V_{BB} - V_{SS})^{\circ} = 3V \text{ to } 4V, V_{DD} = 0V \text{ unless otherwise specified})$ 

| SYMBOL                        | TEST                                      | MIN.                 | TYP.    | MAX.                | UNIT             | CONDITIONS   |
|-------------------------------|---|----------------------|---------|---------------------|------------------|--|
| l <sub>u</sub>                | INPUT LOAD CURRENT<br>(ALL INPUT PINS)    |                      |         | 10                  | μΑ               | $V_{iN} = 0V$  |
| I <sub>LO</sub>               | OUTPUT LEAKAGE CURRENT                    |                      |         | 10                  | $\mu \mathbf{A}$ | $V_{OUT} = 0V$   |
| I <sub>BB</sub>               |   |                      |         | 100                 | μΑ               |  |
| I <sub>DD1</sub> <sup>2</sup> | SUPPLY CURRENT<br>DURING T <sub>PC</sub>  |                      | 45      | 60                  | mA               | ALL ADDRESSES = $0V$<br>PRECHARGE = $0V$<br>CENABLE = $V_{ss}$<br>$T_A = 25^{\circ}C$        |
| 1 <sub>DD2</sub> <sup>2</sup> | SUPPLY CURRENT<br>DURING T <sub>ov</sub>  |                      | 50      | 68.5                | mA               | ALL ADDRESSES = $0V$<br>PRECHARGE = $0V$<br>CENABLE = $0V$<br>T <sub>A</sub> = $25^{\circ}C$ |
| I <sub>DD3</sub> <sup>2</sup> | SUPPLY CURRENT<br>DURING T <sub>POV</sub> |                      | 8.5     | 11                  | mA               | PRECHARGE = $V_{ss}$<br>CENABLE = 0V<br>$T_A = 25^{\circ}C$                                  |
|                               | SUPPLY CURRENT<br>DURING T <sub>CP</sub>  |                      | 3.0     | 4                   | mA               | PRECHARGE = $V_{ss}$<br>CENABLE = $V_{ss}$<br>$T_A = 25^{\circ}C$                            |
| IDD AVG                       | AVERAGE SUPPLY<br>CURRENT                 |                      | 20      | 23                  | mA               | CYCLE TIME = 340 ns<br>PRECHARGE WIDTH@50%<br>105 ns, T <sub>A</sub> = 25°C                  |
| VIL                           | INPUT LOW VOLTAGE                         | V <sub>ss</sub> - 20 | h e j   | V <sub>ss</sub> -18 | v                |  |
| VIHN                          | INPUT HIGH VOLTAGE                        | $V_{ss}-1$           |         | V <sub>ss</sub> +1  | v                |  |
| I <sub>оні</sub>              | OUTPUT HIGH CURRENT                       | 1150                 | 1300    | 7000                | μΑ               | $T_A = 25^{\circ}C$  |
| I <sub>OH2</sub>              | OUTPUT HIGH CURRENT                       | 900                  | 1150    | 7 000               | μΑ               | $T_A = 55^{\circ}C$  |
| I <sub>OL</sub> <sup>3</sup>  | OUTPUT LOW CURRENT                        | S                    | ee Note | 3                   |                  | $\begin{cases} \mathbf{R}_{\text{LOAD}} = 100 \ \Omega \end{cases}$                          |
| V <sub>OH1</sub>              | OUTPUT HIGH VOLTAGE                       | 115                  | 130     | 700                 |                  | $T_{A} = 25^{\circ}C,$   |
| $V_{\text{OH2}}$              | OUTPUT HIGH VOLTAGE                       | 90                   | 115     | 700                 | mV               | $T_{\wedge} = 55^{\circ}C,$  |
| V <sub>OL</sub> <sup>3</sup>  | OUTPUT LOW VOLTAGE                        | S                    | ee Note | 3                   |                  |  |

Note 1:

The V<sub>SS</sub> current drain is equal to  $(I_{DD} + I_{OH})$  or  $(I_{DD} + I_{OL})$ . See Supply Current vs. Temperature (p. 2-9) for guaranteed current at the temperature extremes. These values are taken from a single pulse Note 2: measurement.

Note 3: The output current when reading a low output is the leakage current of the 1103 plus external noise coupled into the output line from the clocks. VOL equals IOL across the load resistor.

Note 4: This value of load resistance is used for measurement purposes. In applications the resistance may range from 100 $\Omega$  to 1 k $\Omega$ .

Note 5: This parameter is periodically sampled and is not 100% tested.

 $(V_{BB} - V_{SS})$  supply should be applied at or before  $V_{SS}$ . Note 6:

# **AC Characteristics** ( $T_A = 0^{\circ}$ C to 55°C, $V_{SS} = 19 \pm 5\%$ , $V_{BB} - V_{SS} = 3.0$ V to 4.0V, $V_{DD} = 0$ V) READ, WRITE, AND READ/WRITE CYCLE

| SYMBOL           | TEST                                      | MIN. | TYP. | MAX. | UNIT | CONDITIONS             |
|------------------|---|------|------|------|------|------------------------|
| tREF             | TIME BETWEEN REFRESH                      |      |      | 1    | ms   |                        |
| tic              | ADDRESS TO CENABLE SET UP TIME            | 30   |      |      | ns   | •                      |
| tc               | CENABLE TO ADDRESS HOLD TIME              | 10   |      |      | ns   |                        |
| t <sub>PC</sub>  | PRECHARGE TO CENABLE DELAY                | 60   |      |      | nș   |                        |
| t <sub>CP</sub>  | CENABLE TO PRECHARGE DELAY                | 40   |      |      | ns   |                        |
| t <sub>ov1</sub> | PRECHARGE & CENABLE OVERLAP, LOW          | 5    |      | 30   | ns   | t <del></del> = 20 ns  |
| tovн             | PRECHARGE & CENABLE OVERLAP, HIGH         |      |      | 85   | ns   | t <sub>T</sub> = 20 ns |
| t <sub>ovm</sub> | PRECHARGE & CENABLE OVERLAP<br>50% POINTS | 25   |      | 50   | ns   |                        |

### READ CYCLE

| SYMBOL                           | TEST                                | MIN. | TYP. | MAX. | UNIT | CONDITIONS  |
|----------------------------------|-------------------------------------|------|------|------|------|---|
| t <sub>RC</sub> (1)              | READ CYCLE                          | 300  |      |      | ns   | t <sub>r</sub> = 20 ns  |
| tPOV                             | PRECHARGE TO END OF CENABLE         | 115  |      | 500  | ns   |   |
| t <sub>PO</sub> (1)              | END OF PRECHARGE TO<br>OUTPUT DELAY |      |      | 75   | ns   | $C_{LOAD} = 50 \text{ pF}$<br>$R_{LOAD} = 100\Omega$<br>$V_{REF} = 80 \text{ mV}$   |
| t <sub>ACCI</sub> (1)            | ADDRESS TO OUTPUT ACCESS            | 150  |      |      | ns   | $ \begin{array}{l} t_{\text{ACmin}} + t_{\text{OVLmin}} + t_{\text{FOmax}} + 2 t_{\text{CLOAD}} \\ C_{\text{LOAD}} = 50 \text{ pF} \\ R_{\text{LOAD}} = 100\Omega \\ V_{\text{REF}} = 80 \text{ mV} \end{array} $ |
| t <sub>ACC2</sub> <sup>(1)</sup> | PRECHARGE TO OUTPUT ACCESS          | 180  |      |      | ns   |   |

### WRITE OR READ/WRITE CYCLE

| SYMBOL               | TEST   | MIN. | TYP. | MAX. | UNIT | CONDITIONS   |
|----------------------|--|------|------|------|------|--|
| twc                  | WRITE CYCLE                                    | 340  |      |      | ns   | t <sub>r</sub> = 20 ns                               |
| t <sub>rwc</sub> (1) | READ/WRITE CYCLE                               | 340  |      |      | ns   |  |
| t <sub>Pw</sub>      | PRECHARGE TO READ/WRITE DELAY                  | 115  |      | 500  | ns   |  |
| twe                  | READ/WRITE PULSE WIDTH                         | 20   |      |      | ns   |  |
| tw                   | READ/WRITE SET UP TIME                         | 20   |      |      | ns   |  |
| t <sub>ow</sub>      | DATA SET UP TIME                               | 40   |      |      | ns   |  |
| t <sub>DH</sub>      | DATA HOLD TIME                                 | 10   |      |      | ns   |  |
| t <sub>PO</sub> (1)  | END OF PRECHARGE TO<br>OUTPUT DELAY            |      |      | 75   | ns · | $C_{LOAD} = 50 \text{ pF}$<br>$R_{LOAD} = 100\Omega$ |
| t <sub>cw</sub>      | RELATIONSHIP BETWEEN CENABLE<br>AND READ/WRITE |      |      | 0    | ns   | $V_{REF} = 80 \text{ mV}$                            |


NOTE 1: These times will degrade by 35 nsec if a VREF point of 40 mV is chosen instead of the 80 mV point defined in the spec.

### **\*CAPACITANCE** $T_A = 25^{\circ}C$


| SYMBOL | TEST                    | TYP. | PLASTIC PKG.<br>MAX. | CERAMIC PKG.<br>MAX. | UNIT | CONDITIONS   |
|--------|-------------------------|------|----------------------|----------------------|------|--|
| CAD    | ADDRESS CAPACITANCE     | 5    | 7                    | 12                   | pF   | $V_{IN} = V_{SS}$  |
| CPR    | PRECHARGE CAPACITANCE   | 15   | 18                   | 19.5                 | pF   | $V_{IN} = V_{SS}$  |
| CCE    | CENABLE CAPACITANCE     | 15   | 18                   | 21                   | pF   | $V_{IN} = V_{SS}$ f = 1 MHz  |
| CRW    | READ/WRITE CAPACITANCE  | 11   | 15                   | 19.5                 | pF   | $V_{IN} = V_{SS}$ All Unuse Pins Are   |
| CINI   | DATA INPUT CAPACITANCE  | 4    | 5                    | 7.5                  | pF   | $\begin{array}{ll} \text{CENABLE} = 0V \\ V_{1N} = V_{55} \end{array}  \begin{array}{l} \text{At A.C.} \\ \text{Ground} \end{array}$ |
| CINZ   | DATA INPUT CAPACITANCE  | 2    | 4                    | 6.5                  | pF   | $\begin{array}{l} \textbf{CENABLE} = V_{SS} \\ V_{IN} = V_{SS} \end{array}$  |
| Cour   | DATA OUTPUT CAPACITANCE | 2    | 3                    | 7                    | pF   |  |

\*This parameter is periodically sampled and is not 100% tested. They are measured at worst case operating conditions.

### WRITE OR READ/WRITE CYCLE



### **READ CYCLE**



NOTE 3 tow IS REFERENCED TO POINT () OF THE RISING EDGE OF CHIP ENABLE OR READ/WRITE WHICHEVER OCCURS FIRST NOTE 4 toH IS REFERENCED TO POINT @ OF THE RISING EDGE OF CHIP ENABLE OR READ/WRITE WHICHEVER OCCURS FIRST

# FULLY DECODED RANDOM ACCESS 1024 BIT DYNAMIC MEMORY

- \*No Precharge Required -- Critical Precharge Timing is Eliminated
- Electrically Equivalent to 1103 --Pin-for-Pin/Functionally Compatible
- Fast Access Time -- 205ns max.
- Low Standby Power Dissipation--2 µW/Bit typical


- Address Registers Incorporated on the Chip
- Simple Memory Expansion --Chip Enable Input Lead
- Inputs Protected -- All Inputs Have Protection Against Static Charge
- Ceramic and Plastic Package -- 18-Pin DIP

The 1103A is a 1024 word by 1 bit dynamic RAM. It is designed primarily for main memory applications where high performance, low cost, and large bit storage are important design objectives. The 1103A is electrically equivalent to the 1103.

1103A systems may be simplified due to the elimination of the precharge clock, its associated circuitry, and critical overlap timing. Only one external clock, CENABLE, is required.

Information stored in the memory is non-destructively read. Refreshing of all 1024 bits is accomplished in 32 read cycles (addressing  $A_0$  to  $A_4$ ) and is required every two milliseconds. The memory may be used in a low power standby mode by having cenable at  $V_{SS}$  potential.

The 1103A is fabricated with silicon gate technology. This low threshold technology allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.



RAMs

# **Absolute Maximum Ratings\***

| Temperature Under Bias  | ; |
|---|---|
| Storage Temperature   | ; |
| All Input or Output Voltages with Respect to the most Positive Supply Voltage, VBB  | ' |
| Supply Voltages V <sub>DD</sub> and V <sub>SS</sub> with Respect to V <sub>BB</sub> | ' |
| Power Dissipation   | 1 |

### \*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **D. C. and Operating Characteristics**

 $T_A = 0^{\circ}C$  to  $+70^{\circ}C$ ,  $V_{SS}^{[1]} = 16V \pm 5\%$ ,  $(V_{BB} - V_{SS})^{[2]} = 3V$  to 4V,  $V_{DD} = 0V$  unless otherwise specified.

| Symbol           | Test                                   | Min. Typ.           | Max.               | Unit | Conditions   |
|------------------|--|---------------------|--------------------|------|--|
| L                | Input Load Current (All Input<br>Pins) |                     | 1                  | μΑ   | V <sub>IN</sub> = 0V   |
| I <sub>LO</sub>  | Output Leakage Current                 |                     | 1                  | μA   | V <sub>OUT</sub> = 0V  |
| I <sub>BB</sub>  | V <sub>BB</sub> Supply Current         |                     | 100                | μA   |  |
| I <sub>DD1</sub> | Supply Current During Cenable<br>On    | 4                   | 11                 | mA   | Cenable = 0V; T <sub>A</sub> = 25 <sup>o</sup> C               |
| I <sub>DD2</sub> | Supply Current During Cenable<br>Off   | 0.1                 | 4                  | mA   | Cenable = V <sub>SS</sub> ; T <sub>A</sub> = 25 <sup>o</sup> C |
| DDAV             | Average Supply Current                 | 17                  | 25                 | mA   | Cycle Time = 580ns; T <sub>A</sub> = 25 <sup>o</sup> C         |
| VIL              | Input Low Voltage                      | V <sub>DD</sub> – 1 | V <sub>DD</sub> +1 | v    |  |
| VIH              | Input High Voltage                     | V <sub>SS</sub> -1  | V <sub>SS</sub> +1 | V    |  |
| Гонт             | Output High Current                    | 600 1800            | 4000               | μA   | T <sub>A</sub> = 25°C  |
| I <sub>OH2</sub> | Output High Current                    | 500 1500            | 4000               | μΑ   | $T_A = 70^{\circ}C$  |
| IOL              | Output Low Current                     | See Note 7          | Three              |      | $- R_{LOAD}^{[4]} = 100\Omega$                                 |
| V <sub>OH1</sub> | Output High Voltage                    | 60 180              | 400                | mV   | $T_A = 25^{\circ}C$  |
| V <sub>OH2</sub> | Output High Voltage                    | 50 150              | 400                | mV   | $T_A = 70^{\circ}C$  |
| V <sub>OL</sub>  | Output Low Voltage                     | See Note 1          | Three              | -    |  |


NOTES:


1. The VSS current drain is equal to (IDD + IOH) or (IDD + IOL).

2.  $(V_{BB} - V_{SS})$  supply should be applied at or before  $V_{SS}$ .

3. The output current when reading a low output is the leakage current of the 1103 plus external noise coupled into the output line from the clocks. VOL equals IOL across the load resistor.


4. This value of load resistance is used for measurement purposes. In applications the resistance may range from 100 $\Omega$  to 1 k $\Omega$ .







# **Supply Current vs Temperature**

# **Typical Characteristics**






I<sub>DD</sub> VS. CENABLE







# **A.C. Characteristics** $T_A = 0^{\circ}C$ to 70°C, $V_{SS} = 16V \pm 5\%$ , $(V_{BB} - V_{SS}) = 3.0V$ to 4.0V, $V_{DD} = 0V$

## READ, WRITE, AND READ/WRITE CYCLE

| Symbol           | Test                              | Min. | Max. | Unit | Conditions |
|------------------|-----------------------------------|------|------|------|------------|
| t <sub>REF</sub> | Time Between Refresh              |      | 2    | ms   |            |
| t <sub>AC</sub>  | Address to Cenable Set Up<br>Time | 0    |      | ns   |            |
| t <sub>AH</sub>  | Address Hold Time                 | 100  | Ň    | ns   |            |
| t <sub>CC</sub>  | Cenable Off Time                  | 230  |      | ns   |            |

### READ CYCLE

| Symbol          | Test                        | Min. | Max. | Unit | Conditions   |                            |
|-----------------|-----------------------------|------|------|------|--|----------------------------|
| t <sub>RC</sub> | Read Cycle                  | 480  |      | ns   | t <sub>T</sub> = 20ns  |                            |
| tcv             | Cenable on Time             | 210  | 500  | ns   |  | C <sub>LOAD</sub> = 100pF  |
| t <sub>CO</sub> | Cenable Output Delay        |      | 185  | ns   |  | ¯ R <sub>LOAD</sub> = 100Ω |
| tACC            | ADDRESS TO OUTPUT<br>ACCESS |      | 205  | ns   | $\frac{t_{ACC} = t_{AC MIN} + t_{CO} + t_{T}}{t_{CO} + t_{T}}$ | V <sub>REF</sub> =40mV     |
| <sup>t</sup> wн | Read/Write Hold Time        | 30   |      | ns   |  |                            |


### WRITE OR READ/WRITE CYCLE


| Symbol           | Test                        | Min. | Max. | Unit | Conditions  |
|------------------|-----------------------------|------|------|------|---|
| twcy             | Write Cycle                 | 580  |      | ns   |   |
| t <sub>RWC</sub> | Read/Write Cycle            | 580  |      | ns   | - t <sub>T</sub> = 20ns   |
| tcw              | Cenable to Read/Write Delay | 210  | 500  | ns   |   |
| t <sub>WP</sub>  | Read/Write Pulse Width      | 50   |      | ns   | -   |
| t <sub>W</sub>   | Read/Write Set Up Time      | 80   |      | ns   |   |
| t <sub>DW</sub>  | Data Set Up Time            | 105  |      | ns   |   |
| t <sub>DH</sub>  | Data Hold Time              | 10   |      | ns   |   |
| t <sub>CO</sub>  | Output Delay                |      | 185  | ns   | $\begin{bmatrix} C_{LOAD} = 100  \text{pF}; R_{LOAD} = 100 \Omega \\ V_{REF} = 40  \text{mV} \end{bmatrix}$ |
| twc              | Read/Write to Cenable       | 0    |      | ns   |   |

# **CAPACITANCE**<sup>[1]</sup> $T_A = 25^{\circ}C$

| Symbol           | Test                    | Typ.<br>Plastic | Plastic Pkg.<br>Max. | Ceramic Pkg.<br>Max. | Unit | Conditions                                      |      |
|------------------|-------------------------|-----------------|----------------------|----------------------|------|---|------|
| C <sub>AD</sub>  | Address Capacitance     | 5               | 7                    | 12                   | pF   | V <sub>IN</sub> = V <sub>SS</sub>               |      |
| C <sub>CE</sub>  | Cenable Capacitance     | 22              | 25                   | 28                   | pF   | V <sub>IN</sub> = V <sub>SS</sub>               |      |
| C <sub>RW</sub>  | Read/Write Capacitance  | 11              | 15                   | 19.5                 | рF   | V <sub>IN</sub> = V <sub>SS</sub> f = 1MHz. AI  | II · |
| C <sub>IN1</sub> | Data Input Capacitance  | 4               | 5                    | .7.5                 | pF   | Cenable = 0Vunused pins aVIN = VSSat A.C. groun |      |
| CIN2             | Data Input Capacitance  | 2               | 4                    | 6.5                  | pF   | Cenable = V <sub>SS</sub>                       |      |
| COUT             | Data Output Capacitance | 2               | 3                    | 7.0                  | pF   | $V_{IN} = V_{SS}$ $V_{OUT} = 0V$                |      |

NOTES: 1. These parameters are periodically sampled and are not 100% tested. They are measured at worst case operating conditions.





#### NOTES:

(1) V<sub>DD</sub> + 2V
 (2) V<sub>SS</sub> - 2V
 (3) t<sub>DW</sub> is referenced to point 1 of the rising edge of cenable or Read/Write, whichever occurs first.

4. tDH is referenced to point 2 of the rising edge of Read/Write.



## FULLY DECODED RANDOM ACCESS 1024 BIT DYNAMIC MEMORY

- High Speed 1103A Access Time 145ns/Cycle Time-340ns
- \*No Precharge Required -- Critical Precharge Timing is Eliminated
- Low Standby Power Dissipation--0.2 µW/Bit Typical
- Address Registers Incorporated on the Chip


- Simple Memory Expansion --Chip Enable Input Lead
- Inputs Protected -- All Inputs Have Protection Against Static Charge
- Standard 18-Pin Dual In-Line Packages

The Intel<sup>®</sup>1103A-1 is a high speed 1024 bit dynamic random access memory and is the fastest version of the standard 1103A. It is designed primarily for main memory applications where high performance, low cost, and large bit storage are important design objectives.

1103A-1 systems may be simplified due to the elimination of the precharge clock, its associated circuitry, and critical overlap timing. Only one external clock, CENABLE, is required.

Information stored in the memory is non-destructively read. Refreshing of all 1024 bits is accomplished in 32 read cycles (addressing  $A_0$  to  $A_4$ ) and is required every one millisecond. The memory may be used in a low power standby mode by having cenable at V<sub>SS</sub> potential.

The 1103A-1 is fabricated with silicon gate technology. This low threshold technology allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.



### Absolute Maximum Ratings\*

| Temperature Under Bias   | ∕0°C |
|--|------|
| Storage Temperature  | 50 ℃ |
| All Input or Output Voltages with Respect to the most Positive Supply Voltage, VBB | 0.3V |
| Supply Voltages V_{DD} and V_{SS} with Respect to V_{BB}                           | 0.3V |
| Power Dissipation  | 1.0W |

#### \*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **D. C. and Operating Characteristics**

 $T_A = 0^{\circ}C$  to + 55°C,  $V_{SS}^{[1]} = 19V \pm 5\%$ ,  $(V_{BB} - V_{SS})^{[2]} = 3V$  to 4V,  $V_{DD} = 0V$  unless otherwise specified.

| Symbol             | Test                                   | Min.               | Тур.       | Max.               | Unit | Conditions   |  |  |
|--------------------|--|--------------------|------------|--------------------|------|--|--|--|
| . 1 <sub>L1</sub>  | Input Load Current (All Input<br>Pins) |                    |            | 10                 | μA   | V <sub>IN</sub> = 0V   |  |  |
| I <sub>LO</sub>    | Output Leakage Current                 |                    |            | 10                 | μA   | V <sub>OUT</sub> = 0V  |  |  |
| 1 <sub>BB</sub>    | V <sub>BB</sub> Supply Current         |                    |            | 100                | μΑ   |  |  |  |
| · I <sub>DD1</sub> | Supply Current During Cenable<br>On    |                    | 7          | 11                 | mA   | Cenable = 0V; T <sub>A</sub> = 25 <sup>o</sup> C               |  |  |
| I <sub>DD2</sub>   | Supply Current During Cenable<br>Off   |                    | 0.01       | 0.5                | mA   | Cenable = V <sub>SS</sub> ; T <sub>A</sub> = 25 <sup>o</sup> C |  |  |
| IDDAV              | Average Supply Current                 |                    | 25         | 33                 | mA   | Cycle Time = 340 ns; T <sub>A</sub> = 25°C                     |  |  |
| VIL                | Input Low Voltage                      | V <sub>DD</sub> -1 | ·          | V <sub>DD</sub> +1 | V    |  |  |  |
| V <sub>IH</sub>    | Input High Voltage                     | V <sub>SS</sub> -1 | · · ·      | V <sub>SS</sub> +1 | v    |  |  |  |
| I <sub>ОН1</sub>   | Output High Current                    | 1150               | 1800       | 7000               | μA   | T <sub>A</sub> = 25°C  |  |  |
| I <sub>OH2</sub>   | Output High Current                    | 900                | 1600       | 7000               | μΑ   | $T_A = 55^{\circ}C$  |  |  |
| I <sub>OL</sub>    | Output Low Current                     | . 5                | See Note T | hree               |      | $- R_{LOAD}[4] = 100\Omega$                                    |  |  |
| V <sub>OH1</sub>   | Output High Voltage                    | 115                | 180        | 700                | mV   | $T_A = 25^{\circ}C$  |  |  |
| V <sub>OH2</sub>   | Output High Voltage                    | 90                 | 160        | 700                | mV   | $T_A = 55^{\circ}C$  |  |  |
| V <sub>OL</sub>    | Output Low Voltage                     | S                  | See Note T | hree               |      |  |  |  |

NOTES:

1. The V<sub>SS</sub> current drain is equal to  $(I_{DD} + I_{OH})$  or  $(I_{DD} + I_{OL})$ .

2.  $(V_{BB} - V_{SS})$  supply should be applied at or before  $V_{SS}$ .

3. The output current when reading a low output is the leakage current of the 1103 plus external noise coupled into the output line from the clocks. VOL equals IOL across the load resistor.

4. This value of load resistance is used for measurement purposes. In applications the resistance may range from 100Ω to 1 kΩ.

**A.C. Characteristics**  $T_A = 0^{\circ}C$  to 55°C,  $V_{SS} = 19V \pm 5\%$ ,  $(V_{BB} - V_{SS}) = 3.0V$  to 4.0V,  $V_{DD} = 0V$ .

#### READ, WRITE, AND READ/WRITE CYCLE

| Symbol           | Test                              | Min. | Max. | Unit | Conditions |
|------------------|-----------------------------------|------|------|------|------------|
| t <sub>REF</sub> | Time Between Refresh              |      | 1    | ms   |            |
| t <sub>AC</sub>  | Address to Cenable Set Up<br>Time | 0    |      | ns   |            |
| t <sub>AH</sub>  | Address Hold Time                 | 100  |      | ns   |            |
| <sup>t</sup> cc  | Cenable Off Time                  | 120  |      | ns   |            |

#### READ CYCLE

| Symbol          | Test                        | Min. | Max. | Unit | Conditions   |                            |
|-----------------|-----------------------------|------|------|------|--|----------------------------|
| t <sub>RC</sub> | Read Cycle                  | 300  |      | ns   | t <sub>T</sub> = 20 ns                               |                            |
| tcv             | Cenable on Time             | 140  | 500  | ns   |  | $C_{LOAD} = 50 pF$         |
| t <sub>CO</sub> | Cenable Output Delay        |      | 125  | ns   |  | ¯ R <sub>LOAD</sub> = 100Ω |
| tACC            | ADDRESS TO OUTPUT<br>ACCESS |      | 145  | ns   | $\int_{-}^{+} t_{ACC} = t_{AC MIN} + t_{CO} + t_{T}$ | V <sub>REF</sub> = 80mV    |
| <sup>t</sup> wн | Read/Write Hold Time        | 30   |      | ns   |  |                            |

#### WRITE OR READ/WRITE CYCLE


| Symbol          | Test                        | Min. | Max. | Unit | Conditions  |
|-----------------|-----------------------------|------|------|------|---|
| twcy            | Write Cycle                 | 340  |      | ns   | - t <sub>T</sub> = 20ns   |
| tRWC            | Read/Write Cycle            | 340  | '    | ns   |   |
| t <sub>CW</sub> | Cenable to Read/Write Delay | 140  | 500  | ns   | 1   |
| t <sub>WP</sub> | Read/Write Pulse Width      | 20   |      | ns   |   |
| tw              | Read/Write Set Up Time      | 20   |      | ns   |   |
| t <sub>DW</sub> | Data Set Up Time            | 40   |      | ns   |   |
| t <sub>DH</sub> | Data Hold Time              | 10   |      | ns   |   |
| t <sub>CO</sub> | Output Delay                |      | 125  | ns   | $\begin{bmatrix} C_{LOAD} = 50 pF; R_{LOAD} = 100\Omega \\ V_{REF} = 80 mV \end{bmatrix}$ |
| twc             | Read/Write to Cenable       | 0    |      | ns   |   |

## **CAPACITANCE**<sup>[1]</sup> $T_A = 25^{\circ}C$


| Symbol           | Test                    | Typ.<br>Plastic | Plastic Pkg.<br>Max. | Ceramic Pkg.<br>Max. | Unit | Conditions                                       |  |
|------------------|-------------------------|-----------------|----------------------|----------------------|------|--|--|
| C <sub>AD</sub>  | Address Capacitance     | 5               | 7                    | 12                   | pF   | V <sub>IN</sub> = V <sub>SS</sub>                |  |
| C <sub>CE</sub>  | Cenable Capacitance     | 22              | 25                   | 28                   | pF   | $V_{IN} = V_{SS}$                                |  |
| C <sub>RW</sub>  | Read/Write Capacitance  | 11              | 15                   | 19.5                 | рF   | V <sub>IN</sub> = V <sub>SS</sub> f = 1 MHz. All |  |
| C <sub>IN1</sub> | Data Input Capacitance  | 4               | 5                    | 7.5                  | pF   |  |  |
| CIN2             | Data Input Capacitance  | 2               | 4                    | 6.5                  | pF   | Cenable = V <sub>SS</sub>                        |  |
| COUT             | Data Output Capacitance | 2               | 3                    | 7.0                  | pF   | $V_{IN} = V_{SS}$ $V_{OUT} = 0V$                 |  |

NOTES: 1. These parameters are periodically sampled and are not 100% tested. They are measured at worst case operating conditions.

#### WRITE CYCLE OR READ/WRITE CYCLE



**READ CYCLE** 




#### NOTES:

V<sub>DD</sub> + 2V (2) V<sub>SS</sub> - 2V
 t<sub>T</sub> is defined as the transition between these two points.
 t<sub>DW</sub> is referenced to point 1 of the rising edge of cenable or Read/Write, whichever occurs first.


4. t<sub>DH</sub> is referenced to point 2 of the rising edge of Read/Write.


RAMs


#### **Supply Current vs Temperature**




## Typical Characteristics











2-24



## FULLY DECODED RANDOM ACCESS 1024 BIT DYNAMIC MEMORY

- High Speed 1103A Access Time 145ns/Cycle Time 400ns
- \*No Precharge Required -- Critical Precharge Timing is Eliminated
- Low Standby Power Dissipation--0.2 µW/Bit Typical
- Address Registers Incorporated on the Chip


- Simple Memory Expansion --Chip Enable Input Lead
- Inputs Protected -- All Inputs Have Protection Against Static Charge
- Standard 18-Pin Dual In-Line Packages

The Intel<sup>®</sup>1130A-2 is a high speed 1024 bit dynamic random access memory and is the 400ns cycle time version of the standard 1103A. It is designed primarily for main memory applications where high performance, low cost, and large bit storage are important design objectives.

1103A-2 systems may be simplified due to the elimination of the precharge clock, its associated circuitry, and critical overlap timing. Only one external clock, CENABLE, is required.

Information stored in the memory is non-destructively read. Refreshing of all 1024 bits is accomplished in 32 read cycles (addressing  $A_0$  to  $A_4$ ) and is required every one millisecond. The memory may be used in a low power standby mode by having cenable at  $V_{SS}$  potential.

The 1103A-2 is fabricated with silicon gate technology. This low threshold technology allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.



#### Absolute Maximum Ratings\*

| Temperature Under Bias  | to 70 <sup>o</sup> C |
|---|----------------------|
| Storage Temperature65°C to  | +150 ℃               |
| All Input or Output Voltages with Respect to the most Positive Supply Voltage, VBB      | ′ to 0.3V            |
| Supply Voltages V <sub>DD</sub> and V <sub>SS</sub> with Respect to V <sub>BB</sub> 25V | ' to 0.3V            |
| Power Dissipation   | . 1.0W               |

#### \*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **D. C. and Operating Characteristics**

 $T_{A} = 0^{\circ}C \text{ to } + 55^{\circ}C, V_{SS}^{[1]} = 19V \pm 5\%, (V_{BB} - V_{SS})^{[2]} = 3V \text{ to } 4V, V_{DD} = 0V \text{ unless otherwise specified.}$ 

|                  |  |                    |         | ·····              |      |  |  |  |
|------------------|--|--------------------|---------|--------------------|------|--|--|--|
| Symbol           | Test                                   | Min.               | Тур.    | Max.               | Unit | Conditions   |  |  |
| <sup>1</sup> LI, | Input Load Current (All Input<br>Pins) |                    | •       | 10                 | μΑ   | V <sub>IN</sub> = 0V   |  |  |
| ILO              | Output Leakage Current                 |                    |         | 10                 | μA   | V <sub>OUT</sub> = 0V  |  |  |
| I <sub>BB</sub>  | V <sub>BB</sub> Supply Current         | <i>L</i> .         |         | 100                | μA   | 1  |  |  |
| IDD1             | Supply Current During Cenable<br>On    |                    | 7       | 11                 | mA   | Cenable = 0V; T <sub>A</sub> = 25 <sup>o</sup> C               |  |  |
| I <sub>DD2</sub> | Supply Current During Cenable<br>Off   | · .                | 0.01    | 0.5                | mA   | Cenable = V <sub>SS</sub> ; T <sub>A</sub> = 25 <sup>°</sup> C |  |  |
| IDDAV            | Average Supply Current                 | r <sup>2</sup>     | 22      | 30                 | mA   | Cycle Time = 400 ns; T <sub>A</sub> = 25°C                     |  |  |
| VIL              | Input Low Voltage                      | V <sub>DD</sub> -1 |         | V <sub>DD</sub> +1 | V    |  |  |  |
| V <sub>IH</sub>  | Input High Voltage                     | V <sub>SS</sub> -1 |         | V <sub>SS</sub> +1 | v    |  |  |  |
| I <sub>OH1</sub> | Output High Current                    | 1150               | 1800    | 7000               | μA   | T <sub>A</sub> = 25°C  |  |  |
| I <sub>OH2</sub> | Output High Current                    | 900 ·              | 1600    | 7000               | μA   | $T_A = 55^{\circ}C$  |  |  |
| IOL              | Output Low Current                     | S                  | ee Note | Three              |      | $- R_{LOAD}^{[4]} = 100\Omega$                                 |  |  |
| V <sub>OH1</sub> | Output High Voltage                    | 115                | 180     | 700                | mV   | $T_A = 25^{\circ}C$  |  |  |
| V <sub>OH2</sub> | Output High Voltage                    | 90                 | 160     | 700                | mV   | $T_A = 55^{\circ}C$  |  |  |
| V <sub>OL</sub>  | Output Low Voltage                     | S                  | ee Note | Three              |      |  |  |  |

NOTES:

1. The VSS current drain is equal to  $(I_{DD} + I_{OH})$  or  $(I_{DD} + I_{OL})$ .

2. (VBB -VSS) supply should be applied at or before VSS.

 The output current when reading a low output is the leakage current of the 1103 plus external noise coupled into the output line from the clocks. VOL equals IOL across the load resistor.

4. This value of load resistance is used for measurement purposes. In applications the resistance may range from 100 $\Omega$  to 1 k $\Omega$ .

#### **A.C. Characteristics** $T_A = 0^{\circ}C$ to 55°C, $V_{SS} = 19V \pm 5\%$ , $(V_{BB} - V_{SS}) = 3.0V$ to 4.0V, $V_{DD} = 0V$ .

#### READ, WRITE, AND READ/WRITE CYCLE

Refer to page 2-23 for definitions.

| Symbol           | Test                              | Min. | Max. | Unit | Conditions |
|------------------|-----------------------------------|------|------|------|------------|
| t <sub>REF</sub> | Time Between Refresh              |      | 1    | ms   |            |
| t <sub>AC</sub>  | Address to Cenable Set Up<br>Time | 0    |      | ns   |            |
| t <sub>AH</sub>  | Address Hold Time                 | 100  |      | ns   |            |
| t <sub>cc</sub>  | Cenable Off Time                  | 180  |      | ns   |            |

#### READ CYCLE

| Symbol           | Test                        | Min. | Max. | Unit | Conditions  |
|------------------|-----------------------------|------|------|------|---|
| t <sub>RC</sub>  | Read Cycle                  | 360  |      | ns   | t <sub>T</sub> = 20ns   |
| <sup>t</sup> cv  | Cenable on Time             | 140  | 500  | ns   | C <sub>LOAD</sub> = 50pF  |
| t <sub>CO</sub>  | Cenable Output Delay        |      | 125  | ns   | R <sub>LOAD</sub> = 100Ω  |
| <sup>t</sup> ACC | ADDRESS TO OUTPUT<br>ACCESS |      | 145  | ns   | $t_{ACC} = t_{AC MIN} + V_{REF} = 80 \text{ mV}$ $t_{CO} + t_{T}$ |
| <sup>t</sup> wн  | Read/Write Hold Time        | 30   |      | ns   |   |

#### WRITE OR READ/WRITE CYCLE


| Symbol           | Test                        | Min. | Max.                                  | Unit | Conditions  |
|------------------|-----------------------------|------|---------------------------------------|------|---|
| twcy             | Write Cycle                 | 400  |                                       | ns   | - t <sub>T</sub> = 20ns   |
| t <sub>RWC</sub> | Read/Write Cycle            | 400  |                                       | ns   |   |
| t <sub>CW</sub>  | Cenable to Read/Write Delay | 140  | 500                                   | ns   |   |
| t <sub>WP</sub>  | Read/Write Pulse Width      | 20   | · · · · · · · · · · · · · · · · · · · | ns   |   |
| t <sub>W</sub>   | Read/Write Set Up Time      | 20   |                                       | ns   | -   |
| t <sub>DW</sub>  | Data Set Up Time            | 40   |                                       | ns   |   |
| t <sub>DH</sub>  | Data Hold Time              | 10   |                                       | ns   |   |
| t <sub>CO</sub>  | Output Delay                |      | 125                                   | ns   | $\begin{bmatrix} C_{LOAD} = 50 \text{ pF}, R_{LOAD} = 100\Omega \\ V_{REF} = 80 \text{ mV} \end{bmatrix}$ |
| t <sub>WC</sub>  | Read/Write to Cenable       | 0    |                                       | ns   | TL VREF COMV  |

### **CAPACITANCE**<sup>[1]</sup> $T_A = 25^{\circ}C$

| Symbol           | Test                    | Typ.<br>Plastic | Plastic Pkg.<br>Max. | Ceramic Pkg.<br>Max. | Unit | Condition  | S   |
|------------------|-------------------------|-----------------|----------------------|----------------------|------|--|---|
| C <sub>AD</sub>  | Address Capacitance     | .5              | 7                    | 12                   | pF   | V <sub>IN</sub> = V <sub>SS</sub>                          |   |
| C <sub>CE</sub>  | Cenable Capacitance     | 22              | 25                   | 28                   | pЕ   | $V_{IN} = V_{SS}$  |   |
| C <sub>RW</sub>  | Read/Write Capacitance  | 11              | 15                   | 19.5                 | pF   | $V_{IN} = V_{SS}$  | f = 1 MHz. All  |
| C <sub>IN1</sub> | Data Input Capacitance  | 4               | 5                    | 7.5                  | pF   | Cenable = 0V<br>V <sub>IN</sub> = V <sub>SS</sub>          | <ul> <li>unused pins are<br/>at A.C. ground.</li> </ul> |
| CIN2             | Data Input Capacitance  | 2               | 4                    | 6 <b>.</b> 5         | pF   | Cenable = V <sub>SS</sub>                                  |   |
| COUT             | Data Output Capacitance | 2               | 3                    | 7.0                  | pF   | V <sub>IN</sub> = V <sub>SS</sub><br>V <sub>OUT</sub> = 0V |   |


NOTES: 1. These parameters are periodically sampled and are not 100% tested. They are measured at worst case operating conditions.


#### **Supply Current vs Temperature**





**Typical Characteristics** 

50














## intel<sup>®</sup> Silicon Gate MOS 2101, 2101-1, 2101-2

## 1024 BIT (256 x 4) STATIC MOS RAM WITH SEPARATE I/O

- 256 x 4 Organization to Meet Needs for Small System Memories
- Access Time 0.5 to 1 µsec Max.
- Single + 5V Supply Voltage
- Directly TTL Compatible All Inputs and Output
- Static MOS No Clocks or Refreshing Required
- Simple Memory Expansion Chip Enable Input

- Inputs Protected All Inputs Have Protection Against Static Charge
- Low Cost Packaging 22 Pin Plastic Dual-In-Line Configuration
- Low Power Typically 150 mW
- Three-State Output OR-Tie Capability
- Output Disable Provided for Ease of Use in Common Data Bus Systems


The Intel<sup>®</sup>2101 is a 256 word by 4 bit static random access memory element using normally off N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data.

The 2101 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. Two chip-enables allow easy selection of an individual package when outputs are OR-tied. An output disable is provided so that data inputs and outputs can be tied for common I/O systems. The output disable function eliminates the need for bidirectional logic in a common I/O system.

The Intel 2101 is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.

Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost silicone packaging.



## Absolute Maximum Ratings\*

| Ambient Temperature Under Bias $\dots 0^{\circ}$ C to $70^{\circ}$ C |
|--|
| Storage Temperature  |
| Voltage On Any Pin<br>With Respect to Ground0.5V to +7V              |
| Power Dissipation 1 Watt   |

#### \*COMMENT:


Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


## D.C. and Operating Characteristics for 2101, 2101-1, 2101-2

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$  unless otherwise specified.

| Symbol           | Parameter                          | Min. | Тур. <sup>[1]</sup> | Max.            | Unit | Test Conditions  |
|------------------|------------------------------------|------|---------------------|-----------------|------|--|
| ۱ <sub>LI</sub>  | Input Current                      |      |                     | 10              | μA   | V <sub>IN</sub> = 0 to 5.25V   |
| ILOH             | I/O Leakage Current <sup>[2]</sup> |      |                     | 15              | μA   | $\overline{CE}_1 = 2.2V, V_{OUT} = 4.0V$                               |
| ILOL             | I/O Leakage Current <sup>[2]</sup> |      |                     | -50             | μA   | $\overline{CE}_1 = 2.2V, V_{OUT} = 0.45V$                              |
| I <sub>CC1</sub> | Power Supply Current               |      | 30                  | 60              | mA   | V <sub>IN</sub> = 5.25V, I <sub>O</sub> = 0mA<br>T <sub>A</sub> = 25°C |
| I <sub>CC2</sub> | Power Supply Current               |      |                     | 70              | mA   | $V_{IN} = 5.25V, I_O = 0mA$<br>$T_A = 0^{\circ}C$                      |
| VIL              | Input "Low" Voltage                | -0.5 |                     | +0.65           | V    |  |
| VIH              | Input "High" Voltage               | 2.2  |                     | V <sub>cc</sub> | V    |  |
| V <sub>OL</sub>  | Output "Low" Voltage               |      |                     | +0.45           | V    | I <sub>OL</sub> = 2.0mA  |
| V <sub>OH</sub>  | Output "High" Voltage              | 2.2  |                     |                 | V    | l <sub>OH</sub> = -150 μA  |

## **Typical D. C. Characteristics**





NOTES: 1. Typical values are for  $T_A = 25^{\circ}$  C and nominal supply voltage. 2. Input and Output tied together.

## A.C. Characteristics for 2101

**READ CYCLE**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise specified.

| Symbol              | Parameter   | Min.  | Typ. <sup>[1]</sup> | Max.  | Unit | Test Conditions                        |
|---------------------|---|-------|---------------------|-------|------|--|
| t <sub>RC</sub>     | Read Cycle  | 1,000 |                     |       | ns   |  |
| t <sub>A</sub>      | Access Time   | · ·   |                     | 1,000 | ns   | t <sub>r</sub> , t <sub>f</sub> = 20ns |
| t <sub>CO</sub>     | Chip Enable To Output                               |       |                     | 800   | ns   | V <sub>IN</sub> = +0.65V to +2.2V      |
| tod                 | Output Disable To Output                            |       |                     | 700   | ns   | Timing Reference = 1.5V                |
| t <sub>DF</sub> [3] | Data Output to High Z State                         | 0     |                     | 200   | ns   | Load = 1 TTL Gate                      |
| <sup>t</sup> он     | Previous Read Data Valid<br>after change of Address | 40    |                     |       | ns   | and $C_L = 100 pF$ .                   |

#### WRITE CYCLE

| Symbol          | Parameter            | Min.  | Тур.[1] | Max. | Unit | Test Conditions                        |
|-----------------|----------------------|-------|---------|------|------|--|
| twc             | Write Cycle          | 1,000 |         |      | ns   |  |
| t <sub>AW</sub> | Write Delay          | 150   |         |      | ns   | t <sub>r</sub> , t <sub>f</sub> = 20ns |
| t <sub>CW</sub> | Chip Enable To Write | 900   |         |      | ns   | V <sub>IN</sub> = +0.65V to +2.2V      |
| t <sub>DW</sub> | Data Setup           | 700   |         |      | ns   | Timing Reference = 1.5V                |
| t <sub>DH</sub> | Data Hold            | 100   |         |      | ns   | Load = 1 TTL Gate                      |
| twp             | Write Pulse          | 750   |         |      | ns   | and $C_L = 100 pF$ .                   |
| twr             | Write Recovery       | 50    |         |      | ns   | ]                                      |
| t <sub>DS</sub> | Output Disable Setup | 200   |         |      | ns   | ]                                      |

#### A. C. CONDITIONS OF TEST


| Input Pulse Levels:              | evels: +0.65 Volt |           |
|----------------------------------|-------------------|-----------|
| Input Pulse Rise and Fall Times: |                   | 20nsec    |
| Timing Measurement               | Reference Level:  | 1.5 Volt  |
| Output Load: 1 TTL Gate and C    |                   | _ = 100pF |

| 25°C, f = 1MHz |
|----------------|
|                |

|                 |  | Limits (pF)         |      |
|-----------------|--|---------------------|------|
| Symbol          | Test   | Typ. <sup>[1]</sup> | Max. |
| C <sub>IN</sub> | Input Capacitance<br>(All Input Pins) V <sub>IN</sub> = 0V | 4                   | 8    |
| COUT            | Output Capacitance V <sub>OUT</sub> = 0V                   | 8                   | 12   |

## **Waveforms**


READ CYCLE



NOTES: 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage. 2. This parameter is periodically sampled and is not 100% tested. 3. tDF is with respect to the trailing edge of  $\overline{CE}_1$ ,  $CE_2$ ,

or OD, whichever occurs first.

#### WRITE CYCLE



4. OD should be tied low for separate I/O operation.

## 2101-1 (500 ns Access Time) A.C. Characteristics for 2101-1

**READ CYCLE**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise specified.

|   | Symbol              | Parameter   | Min. | [1] Typ. | Max. | Unit | Test Conditions   |
|---|---------------------|---|------|----------|------|------|---|
|   | t <sub>RC</sub>     | Read Cycle  | 500  |          |      | ns   |   |
|   | t <sub>A</sub>      | Access Time   |      | ,        | 500  | ns   | t <sub>r</sub> , t <sub>f</sub> = 20ns  |
|   | t <sub>CO</sub>     | Chip Enable To Output                               |      |          | 350  | ns   | V <sub>IN</sub> = +0.65V to +2.2V<br>Timing Reference = 1.5V<br>Load = 1 TTL Gate |
| Γ | tod                 | Output Disable To Output                            |      |          | 300  | ns   |   |
| Γ | t <sub>DF</sub> [2] | Data Output to High Z State                         | 0    |          | 150  | ns   |   |
|   | <sup>t</sup> он     | Previous Read Data Valid<br>after change of Address | 40   |          |      | ns   | and C <sub>L</sub> = 100pF.   |

WRITE CYCLE

| Symbol           | Parameter            | Min. | [1] Typ. | Max. | Unit | Test Conditions                        |
|------------------|----------------------|------|----------|------|------|--|
| twc              | Write Cycle          | 500  |          |      | ns   |  |
| t <sub>AW</sub>  | Write Delay          | 100  |          |      | ns   | t <sub>r</sub> , t <sub>f</sub> = 20ns |
| tcw              | Chip Enable To Write | 400  | •        |      | ns   | V <sub>IN</sub> = +0.65V to +2.2V      |
| tow              | Data Setup           | 280  |          |      | ns   | Timing Reference = 1.5V                |
| t <sub>DH</sub>  | Data Hold            | 100  |          | ,    | ns   | Load = 1 TTL Gate                      |
| t <sub>W P</sub> | Write Pulse          | 300  |          |      | ns   | and $C_L = 100 pF$ .                   |
| twr              | Write Recovery       | 50   |          |      | ns   |  |
| t <sub>DS</sub>  | Output Disable Setup | 150  |          |      | ns   |  |

## 2101-2 (650 ns Access Time) A.C. Characteristics for 2101-2

**READ CYCLE**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise specified.

| Symbol              | Parameter   | Min. | [1] Typ. | Max. | Unit | Test Conditions                        |
|---------------------|---|------|----------|------|------|--|
| t <sub>RC</sub>     | Read Cycle  | 650  |          |      | ns   |  |
| t <sub>A</sub>      | Access Time   |      |          | 650  | ns   | t <sub>r</sub> , t <sub>f</sub> = 20ns |
| tco                 | Chip Enable To Output                               |      |          | 400  | ns   | V <sub>IN</sub> = +0.65V to +2.2V      |
| top                 | Output Disable To Output                            |      |          | 350  | ns   | Timing Reference = 1.5V                |
| t <sub>DF</sub> [2] | Data Output to High Z State                         | 0    |          | 150  | ns   | Load = 1 TTL Gate                      |
| <sup>t</sup> он     | Previous Read Data Valid<br>after change of Address | 40   |          |      | ns   | and $C_L = 100 pF$ .                   |

WRITE CYCLE

| Symbol          | Parameter            | Min. | [1] Typ. | Max. | Unit | Test Conditions                        |
|-----------------|----------------------|------|----------|------|------|--|
| twc             | Write Cycle          | 650  |          |      | ns   |  |
| t <sub>AW</sub> | Write Delay          | 150  |          |      | ns   | t <sub>r</sub> , t <sub>f</sub> = 20ns |
| tcw             | Chip Enable To Write | 550  |          |      | ns   | V <sub>IN</sub> = +0.65V to +2.2V      |
| t <sub>DW</sub> | Data Setup           | 400  |          |      | ns   | Timing Reference = 1.5V                |
| tDH             | Data Hold            | 100  |          |      | ns   | Load = 1 TTL Gate                      |
| twp             | Write Pulse          | 400  |          |      | ns   | and $C_L = 100 pF$ .                   |
| twr             | Write Recovery       | 50   |          |      | ns   |  |
| t <sub>DS</sub> | Output Disable Setup | 150  |          |      | ns   | 1                                      |

NOTES: 1. Typical values are for  $T_A = 25^\circ$  C and nominal supply voltage. 2.  $t_{DF}$  is with respect to the trailing edge of  $\overline{CE}_1$ ,  $CE_2$ , or OD, whichever occurs first.

## intel

## 1024 BIT FULLY DECODED STATIC MOS RANDOM ACCESS MEMORY

- Single +5 Volts Supply Voltage
- Directly TTL Compatible All Inputs and Output
- Static MOS No Clocks or Refreshing Required
- Low Power Typically 150 mW
- Access Time Typically 500 nsec
- Three-State Output OR-Tie Capability

- Simple Memory Expansion Chip Enable Input
- Fully Decoded On Chip Address Decode
- Inputs Protected All Inputs Have Protection Against Static Charge
- Low Cost Packaging 16 Pin Plastic Dual-In-Line Configuration


The  $Intel^{(0)}$  2102 is a 1024 word by one bit static random access memory element using normally off N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data.

The 2102 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, output, and a single +5 volt supply. A separate chip enable  $\overline{(CE)}$  lead allows easy selection of an individual package when outputs are OR-tied.

The Intel 2102 is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance easy to use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.

Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost silicone packaging.



| Ambient Temperature Under B                  | ias 0°C to 70°C |
|--|-----------------|
| Storage Temperature                          | -65°C to +150°C |
| Voltage On Any Pin<br>With Respect To Ground | -0.5V to +7V    |
| Power Dissipation                            | 1 Watt          |

#### \*COMMENT:


Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **D. C. and Operating Characteristics**


 $T_{A}$  = 0°C to +70°C,  $V_{CC}$  = 5V  $\pm 5\%$  unless otherwise specified

| 0.440.01         |  | 1    | LIMITS              |       | LIAUT | TERT CONDITIONS  |
|------------------|--|------|---------------------|-------|-------|--|
| SYMBOL           | PARAMETER                              | MIN. | TYP. <sup>(1)</sup> | MAX.  | UNIT  | TEST CONDITIONS  |
| LI               | INPUT LOAD CURRENT<br>(ALL INPUT PINS) |      |                     | 10    | μA    | V <sub>IN</sub> = 0 to 5.25V                                 |
| ILOH             | OUTPUT LEAKAGE CURRENT                 |      |                     | 10    | μA    | CE = 2.2V, V <sub>OUT</sub> = 4.0V                           |
| LOL              | OUTPUT LEAKAGE CURRENT                 |      |                     | -100  | μA    | CE = 2.2V, V <sub>OUT</sub> = 0.45V                          |
| I CC1            | POWER SUPPLY CURRENT                   |      | 30                  | 60    | mA    | ALL INPUTS = 5.25V<br>DATA OUT OPEN<br>T <sub>A</sub> = 25°C |
| <sup>1</sup> CC2 | POWER SUPPLY CURRENT                   |      | •                   | 70    | mA    | ALL INPUTS = 5.25V<br>DATA OUT OPEN<br>T <sub>A</sub> = 0°C  |
| VIL              | INPUT "LOW" VOLTAGE                    | -0.5 |                     | +0.65 | V     |  |
| VIH              | INPUT "HIGH" VOLTAGE                   | 2.2  |                     | Vcc   | V     |  |
| V <sub>OL</sub>  | OUTPUT "LOW" VOLTAGE                   |      |                     | +0.45 | V     | I <sub>OL</sub> = 1.9mA                                      |
| V <sub>OH</sub>  | OUTPUT "HIGH" VOLTAGE                  | 2.2  | ·                   |       | v     | Ι <sub>ΟΗ</sub> = —100μΑ                                     |

### **Typical D.C. Characteristics**



NOTE: 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.



|                  |   |      | LIMITS              |      |      |  |
|------------------|---|------|---------------------|------|------|--|
| SYMBOL           | PARAMETER   |      | TYP. <sup>(1)</sup> | MAX. | UNIT |  |
| READ CYCLE       |   |      |                     |      |      |  |
| t <sub>RC</sub>  | READ CYCLE  | 1000 |                     |      | ns   |  |
| t <sub>A</sub>   | ACCESS TIME   |      | 500                 | 1000 | ns   |  |
| t <sub>ĊO</sub>  | CHIP ENABLE TO OUTPUT TIME                              |      |                     | 500  | ns   |  |
| <sup>t</sup> он1 | PREVIOUS READ DATA VALID WITH RESPECT<br>TO ADDRESS     | 50   |                     |      | ns   |  |
| <sup>t</sup> он2 | PREVIOUS READ DATA VALID WITH RESPECT<br>TO CHIP ENABLE | 0    |                     |      | ns   |  |
| WRITE CYCLE      |   |      |                     |      |      |  |
| twc              | WRITE CYCLE   | 1000 |                     |      | ns   |  |
| t <sub>AW</sub>  | ADDRESS TO WRITE SETUP TIME                             | 200  |                     |      | ns   |  |
| t <sub>WP</sub>  | WRITE PULSE WIDTH                                       | 750  |                     |      | ns   |  |
| twr              | WRITE RECOVERY TIME                                     | 50   |                     |      | ns   |  |
| t <sub>DW</sub>  | DATA SETUP TIME   | 800  |                     |      | ns   |  |
| t <sub>DH.</sub> | DATA HOLD TIME  | 100  |                     |      | ns   |  |
| t <sub>CW</sub>  | CHIP ENABLE TO WRITE SETUP TIME                         | 900  |                     |      | ns   |  |

## A. C. Characteristics $T_A = 0^{\circ}C$ to $70^{\circ}C$ , $V_{cc} = 5V \pm 5\%$ unless otherwise specified

# RAMS

#### A.C. CONDITIONS OF TEST


| Input Pulse Levels:    | +0.65 Volt to       | 2.2 Volt |
|------------------------|---------------------|----------|
| Input Pulse Rise and F | Fall Times:         | 20 nsec  |
| Timing Measurement F   | Reference Level:    | 1.5 Volt |
| Output Load:           | 1 TTL Gate and CL = | = 100 pF |

### **Capacitance**<sup>[2]</sup> $T_A = 25^{\circ}C$ , f = 1 MHz


| SYMBOL           | TEST   | LIMITS (pF) |      |  |
|------------------|--|-------------|------|--|
| STMBOL           | 1231   | TYP.[1]     | MAX. |  |
| CIN              | INPUT CAPACITANCE<br>(ALL INPUT PINS) V <sub>IN</sub> = 0V | 3           | 5    |  |
| с <sub>оит</sub> | OUTPUT CAPACITANCE<br>V <sub>OUT</sub> = 0V                | 7           | 10   |  |

### Waveforms


READ CYCLE





#### WRITE CYCLE




NOTES: 1. Typical values are for  $T_{\rm A}=25^{\circ}{\rm C}$  and nominal supply voltage. 2. This parameter is periodically sampled and is not 100% tested.










RELATIONSHIP BETWEEN OUTPUT SINK CURRENT, NUMBER OF OR-TIES, AND OUTPUT VOLTAGE








**Typical A. C. Characteristics** 





## **Typical D. C. Characteristics**

RAMs

2-36

Silicon Gate MOS 2102-1


## 1024 BIT FULLY DECODED STATIC MOS RANDOM ACCESS MEMORY

- \*Fast Access Time -- 500 ns max.
- Fast Cycle Time -- 500 ns max.
- N-Channel Silicon Gate

int

#### Maximum Times Apply over Temperature Range and Supply Voltage Variation

The Intel<sup>®</sup>2102-1 is the fastest (500ns) version of the standard one microsecond 2102. It has all the same features, pin configuration, and D.C. operating characteristics as the standard 2102. The absolute maximum ratings, pin configuration, and D.C. operating characteristics are repeated below for convenience, while the A.C. characteristics appear on the opposite side.



#### **ABSOLUTE MAXIMUM RATINGS\***

| Ambient Temperature Under Bias 0°C to 70°C |
|--|
| Storage Temperature                        |
| Voltage On Any Pin                         |
| With Respect to Ground                     |
| Power Dissipation                          |

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **D. C. and Operating Characteristics**

 $T_{a} = 0^{\circ}C$  to +70°C,  $V_{cc} = 5V \pm 5\%$  unless otherwise specified

| 0.440.01         |  |      | LIMITS              |                 |      | TEAT CONDITIONS  |  |
|------------------|--|------|---------------------|-----------------|------|--|--|
| SYMBOL           | PARAMETER                              | MIN. | TYP. <sup>(1)</sup> | MAX.            | UNIT | TEST CONDITIONS  |  |
| I <sub>LI</sub>  | INPUT LOAD CURRENT<br>(ALL INPUT PINS) |      |                     | 10              | μΑ   | V <sub>IN</sub> = 0 to 5.25V                                 |  |
| I'LOH            | OUTPUT LEAKAGE CURRENT                 |      |                     | 10              | μA   | CE = 2.2V, V <sub>OUT</sub> = 4.0V                           |  |
| ILOL             | OUTPUT LEAKAGE CURRENT                 |      |                     | -100            | μA   | CE = 2.2V, V <sub>OUT</sub> = 0.45V                          |  |
| I <sub>CC1</sub> | POWER SUPPLY CURRENT                   |      | 30                  | 60              | mA   | ALL INPUTS = 5.25V<br>DATA OUT OPEN<br>T <sub>A</sub> = 25°C |  |
| I <sub>CC2</sub> | POWER SUPPLY CURRENT                   |      |                     | 70              | mA   | ALL INPUTS = 5.25V<br>DATA OUT OPEN<br>T <sub>A</sub> = 0°C  |  |
| VIL              | INPUT "LOW" VOLTAGE                    | -0.5 |                     | +0.65           | V    |  |  |
| V <sub>IH</sub>  | INPUT "HIGH" VOLTAGE                   | 2.2  |                     | V <sub>CC</sub> | V    |  |  |
| V <sub>OL</sub>  | OUTPUT "LOW" VOLTAGE                   |      |                     | +0.45           | V    | I <sub>OL</sub> = 1.9mA                                      |  |
| V <sub>OH</sub>  | OUTPUT "HIGH" VOLTAGE                  | 2.2  |                     |                 | v    | Ι <sub>ΟΗ</sub> = –100μΑ                                     |  |

NOTE: 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

### **A. C. Characteristics** $T_A = 0^{\circ}C$ to 70°C, $V_{CC} = 5V \pm 5\%$ unless otherwise specified

|                  |   |      | LIMITS              |      |      |  |
|------------------|---|------|---------------------|------|------|--|
| SYMBOL           | PARAMETER   | MIN. | TYP. <sup>[1]</sup> | MAX. | UNIT |  |
| READ CYCLE       |   |      |                     |      |      |  |
| t <sub>RC</sub>  | READ CYCLE  | 500  |                     |      | ns   |  |
| t <sub>A</sub>   | ACCESS TIME   |      |                     | 500  | ns   |  |
| t <sub>ĊO</sub>  | CHIP ENABLE TO OUTPUT TIME                              |      |                     | 350  | ns   |  |
| t <sub>OH1</sub> | PREVIOUS READ DATA VALID WITH RESPECT<br>TO ADDRESS     | 50   |                     |      | ns   |  |
| t <sub>OH2</sub> | PREVIOUS READ DATA VALID WITH RESPECT<br>TO CHIP ENABLE | 0    |                     |      | ns   |  |
| WRITE CYCLE      |   |      |                     |      |      |  |
| twc              | WRITE CYCLE   | 500, |                     |      | ns   |  |
| tAW              | ADDRESS TO WRITE SETUP TIME                             | 150  |                     |      | ns   |  |
| t <sub>WP</sub>  | WRITE PULSE WIDTH                                       | 300  |                     |      | ns   |  |
| twR              | WRITE RECOVERY TIME                                     | 50   |                     |      | ns   |  |
| t <sub>DW</sub>  | DATA SETUP TIME   | 330  |                     |      | ns   |  |
| t <sub>DH</sub>  | DATA HOLD TIME  | 100  |                     |      | ns   |  |
| tcw              | CHIP ENABLE TO WRITE SETUP TIME                         | 400  |                     |      | ns   |  |


#### A.C. CONDITIONS OF TEST

| Input Pulse Levels:    | +0.65 Vol        | t to 2.2 Volt |
|------------------------|------------------|---------------|
| Input Pulse Rise and I | Fall Times:      | 20 nsec       |
| Timing Measurement F   | Reference Level: | 1.5 Volt      |
| Output Load:           | 1 TTL Gate and C | L = 100 pF    |

## **Capacitance** $T_A = 25^{\circ}C$ , f = 1 MHz


| SYMBOL           | TEST   | LIMITS (pF) |      |  |
|------------------|--|-------------|------|--|
| STNBOL           | 1231   | TYP.[1]     | MAX. |  |
| C <sub>IN</sub>  | INPUT CAPACITANCE<br>(ALL INPUT PINS) V <sub>IN</sub> = 0V | 3           | 5    |  |
| с <sub>оит</sub> | OUTPUT CAPACITANCE<br>V <sub>OUT</sub> = 0V                | 7           | 10   |  |

### Waveforms



NOTES: 1. Typical values are for  $T_A = 25^\circ$  C and nominal supply voltage. 2. This parameter is periodically sampled and is not 100% tested.

#### WRITE CYCLE






## intel

## 1024 BIT FULLY DECODED STATIC MOS RANDOM ACCESS MEMORY

- **\*** Fast Access Time -- 650 ns max.
- Fast Cycle Time -- 650 ns max.
- N-Channel Silicon Gate

### Maximum Times Apply over Temperature Range and Supply Voltage Variation

The Intel<sup>®</sup>2102-2 is a fast (650ns) version of the standard one microsecond 2102. It has all the same features, pin configuration, and D.C. operating characteristics as the standard 2102. The absolute maximum ratings, pin configuration, and D.C. operating characteristics are repeated below for convenience, while the A.C. characteristics appear on the opposite side.



#### **ABSOLUTE MAXIMUM RATINGS\***

| Ambient Temperature Under Bias 0°C to 70°C |
|--|
| Storage Temperature                        |
| Voltage On Any Pin                         |
| With Respect to Ground0.5V to +7V          |
| Power Dissipation1 Watt                    |
| *COMMENT                                   |
|  |

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **D. C. and Operating Characteristics**

 $T_{\Delta}$  = 0°C to +70°C,  $V_{CC}$  = 5V  $\pm 5\%$  unless otherwise specified

| 0)/14501         |  | · .  | LIMITS              |                 |      | TEAT CONDITIONS  |  |
|------------------|--|------|---------------------|-----------------|------|--|--|
| SYMBOL           | PARAMETER                              | MIN. | TYP. <sup>(1)</sup> | MAX.            | UNIT | TEST CONDITIONS  |  |
| I <sub>LI</sub>  | INPUT LOAD CURRENT<br>(ALL INPUT PINS) |      |                     | 10              | μΑ   | V <sub>IN</sub> = 0 to 5.25V                                 |  |
| I <sub>LOH</sub> | OUTPUT LEAKAGE CURRENT                 |      |                     | 10              | μΑ   | CE = 2.2V, V <sub>OUT</sub> = 4.0V                           |  |
| ILOL             | OUTPUT LEAKAGE CURRENT                 |      |                     | -100            | μΑ   | CE = 2.2V, V <sub>OUT</sub> = 0.45V                          |  |
| I <sub>CC1</sub> | POWER SUPPLY CURRENT                   |      | 30                  | 60              | mA 🦕 | ALL INPUTS = 5.25V<br>DATA OUT OPEN<br>T <sub>A</sub> = 25°C |  |
| I <sub>CC2</sub> | POWER SUPPLY CURRENT                   |      |                     | 70              | mA   | ALL INPUTS = 5.25V<br>DATA OUT OPEN<br>T <sub>A</sub> = 0°C  |  |
| V <sub>IL</sub>  | INPUT "LOW" VOLTAGE                    | -0.5 |                     | +0.65           | V    |  |  |
| VIH              | INPUT "HIGH" VOLTAGE                   | 2.2  |                     | V <sub>CC</sub> | V    |  |  |
| VOL              | OUTPUT "LOW" VOLTAGE                   |      |                     | +0.45           | v    | l <sub>OL</sub> = 1.9mA                                      |  |
| v <sub>он</sub>  | OUTPUT "HIGH" VOLTAGE                  | 2.2  |                     | i               | V    | Ι <sub>ΟΗ</sub> = –100μΑ                                     |  |

NOTE: 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

## A. C. Characteristics $T_A = 0^{\circ}C$ to 70°C, $V_{CC} = 5V \pm 5\%$ unless otherwise specified

|                  |   |      | LIMITS  |      | UNIT |
|------------------|---|------|---------|------|------|
| SYMBOL           | PARAMETER   | MIN. | TYP.[1] | MAX. |      |
| READ CYCLE       |   |      |         |      |      |
| t <sub>RC</sub>  | READ CYCLE  | 650  |         |      | ns   |
| t <sub>A</sub>   | ACCESS TIME   | 1    |         | 650  | ns   |
| tco              | CHIP ENABLE TO OUTPUT TIME                              |      |         | 400  | ns   |
| t <sub>OH1</sub> | PREVIOUS READ DATA VALID WITH RESPECT<br>TO ADDRESS     | 50   | :       |      | ns   |
| t <sub>OH2</sub> | PREVIOUS READ DATA VALID WITH RESPECT<br>TO CHIP ENABLE | 0    |         |      | ns   |
| WRITE CYCLE      |   |      |         |      |      |
| twc              | WRITE CYCLE   | 650  |         |      | ns   |
| t <sub>AW</sub>  | ADDRESS TO WRITE SETUP TIME                             | 200  |         |      | ns   |
| t <sub>WP</sub>  | WRITE PULSE WIDTH                                       | 400  |         |      | ns   |
| twn              | WRITE RECOVERY TIME                                     | 50   |         |      | ns   |
| t <sub>DW</sub>  | DATA SETUP TIME   | 450  |         |      | ns   |
| t <sub>DH</sub>  | DATA HOLD TIME  | 100  |         |      | ns   |
| tcw              | CHIP ENABLE TO WRITE SETUP TIME                         | 550  |         |      | ns   |


#### A.C. CONDITIONS OF TEST

| Input Pulse Levels:  | +0.65 Volt t         | o 2.2 Volt |
|----------------------|----------------------|------------|
| Input Pulse Rise and | Fall Times:          | 20 nsec    |
| Timing Measurement   | Reference Level:     | 1.5 Volt   |
| Output Load:         | 1 TTL Gate and $C_L$ | = 100 pF   |

## **Capacitance**<sup>[2]</sup> $T_A = 25^{\circ}C$ , f = 1 MHz


| SYMBOL           | TEST   | LIMITS (pF) |      |  |
|------------------|--|-------------|------|--|
| STIMBOL TEST     |  | TYP.[1]     | MAX. |  |
| C <sub>IN</sub>  | INPUT CAPACITANCE<br>(ALL INPUT PINS) V <sub>IN</sub> = 0V | 3           | 5    |  |
| С <sub>ОИТ</sub> | OUTPUT CAPACITANCE<br>V <sub>OUT</sub> = 0V                | 7           | 10   |  |

## Waveforms



NOTES: 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage. 2. This parameter is periodically sampled and is not 100% tested.

#### WRITE CYCLE



2-40


Silicon Gate MOS 2102-8

## 1024 BIT FULLY DECODED STATIC MOS RANDOM ACCESS MEMORY

- Access Time -- 1.5 µs max.
- Cycle Time -- 2.0 µs max.
- N-Channel Silicon Gate

## Maximum Times Apply over Temperature Range and Supply Voltage Variation

The Intel<sup>®</sup>2102-8 is a  $1.5\mu$ s version of the standard 2102. It has all the same features, and pin configuration as the standard 2102. The absolute maximum ratings, and pin configuration are repeated below for convenience, while the D.C. operating characteristics and A.C. characteristics appear as follows.



#### ABSOLUTE MAXIMUM RATINGS\*

.. . . ..

\*COMMENT

. . . . .

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **D. C. and Operating Characteristics**

 $T_A = 15^{\circ}C$  to  $+55^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise specified.

|                  | DADAMETED                              |      | LIMITS              |                 | UNIT | TEST CONDITIONS   |
|------------------|--|------|---------------------|-----------------|------|---|
| SYMBOL           | PARAMETER                              | MIN. | TYP. <sup>(1)</sup> | MAX.            | UNIT | TEST CONDITIONS   |
| ۱ <sub>u</sub>   | INPUT LOAD CURRENT<br>(ALL INPUT PINS) |      |                     | 10              | μΑ   | V <sub>IN</sub> = 0 to 5.25V  |
| LOH              | OUTPUT LEAKAGE CURRENT                 |      |                     | 10              | μA   | <u>CE</u> = 3.0V, V <sub>OUT</sub> = 4.0V                               |
| LOL              | OUTPUT LEAKAGE CURRENT                 |      |                     | 100             | μA   | <u>CE</u> = 3.0V, V <sub>OUT</sub> = 0.5V                               |
| <sup>1</sup> CC1 | POWER SUPPLY CURRENT                   |      | 30                  | 60              | mA   | ALL INPUTS = 5.25V<br>DATA OUT OPEN<br>$T_A = 25^{\circ}C$              |
| I CC2            | POWER SUPPLY CURRENT                   |      |                     | 70              | mA   | ALL INPUTS = $5.25V$<br>DATA OUT OPEN<br>T <sub>A</sub> = $15^{\circ}C$ |
| VIL              | INPUT "LOW" VOLTAGE                    | -0.5 |                     | +0.65           | V    |   |
| V <sub>IH</sub>  | INPUT "HIGH" VOLTAGE                   | 3.0  |                     | V <sub>CC</sub> | V    |   |
| V <sub>OL</sub>  | OUTPUT "LOW" VOLTAGE                   |      |                     | 0.5             | · V  | I <sub>OL</sub> = 1.5mA   |
| V <sub>OH</sub>  | OUTPUT "HIGH" VOLTAGE                  | 2.2  |                     |                 | v    | I <sub>OH</sub> = -50µА   |

(1) Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

## A. C. Characteristics $T_A = 15^{\circ}C$ to $55^{\circ}C$ , $V_{CC} = 5V \pm 5\%$ , unless otherwise specified.

|                  |   |        | LIMITS                |      |      |
|------------------|---|--------|-----------------------|------|------|
| SYMBOL           | PARAMETER   | MIN.   | · түр. <sup>[1]</sup> | MAX. | UNIT |
| READ CYCLE       |   |        |                       |      |      |
| tRC              | READ CYCLE  | · 2000 |                       |      | ns   |
| t <sub>A</sub>   | ACCESS TIME   |        |                       | 1500 | ns   |
| t <sub>CO</sub>  | CHIP ENABLE TO OUTPUT TIME                              |        |                       | 1500 | ns   |
| t <sub>OH1</sub> | PREVIOUS READ DATA VALID WITH RESPECT<br>TO ADDRESS     | 0      |                       |      | ns   |
| t <sub>OH2</sub> | PREVIOUS READ DATA VALID WITH RESPECT<br>TO CHIP ENABLE | 0      |                       |      | ns   |
| WRITE CYCLE      |   |        |                       |      |      |
| twc              | WRITE CYCLE   | 2000   |                       |      | ns   |
| t <sub>AW</sub>  | ADDRESS TO WRITE SETUP TIME                             | 900    |                       |      | ns   |
| t <sub>WP</sub>  | WRITE PULSE WIDTH                                       | 1000   |                       |      | ns   |
| t <sub>WR</sub>  | WRITE RECOVERY TIME                                     | 100    |                       |      | ns   |
| t <sub>DW</sub>  | DATA SETUP TIME   | 1600   |                       |      | ns   |
| t <sub>DH</sub>  | DATA HOLD TIME  | 300    |                       |      | 'ns  |
| tcw              | CHIP ENABLE TO WRITE SETUP TIME                         | 1800   |                       |      | ns   |

#### A.C. CONDITIONS OF TEST


| Input Pulse Levels:           | +0.65 Volt to 3.0 Volt          |
|-------------------------------|---------------------------------|
| Input Pulse Rise and Fall Tin | nes: 20nsec                     |
| Timing Measurement Referen    | ce Level: 1.5 Volt              |
| Output Load: 1 TTL            | Gate and $C_L = 100 \text{ pF}$ |

| rong | noiton  | - 2500  | £ 1 NALL_ |
|------|---------|---------|-----------|
| vau  | acitari | = 25°U. | f = 1MHz  |
| I    |         | <br>,   |           |


[2]

| SYMBOL           | TEST   | LIMITS (pF) |      |  |
|------------------|--|-------------|------|--|
| STINBOL          |  |             | MAX. |  |
| C <sub>IN</sub>  | INPUT CAPACITANCE<br>(ALL INPUT PINS) V <sub>IN</sub> = 0V | 3           | 5    |  |
| C <sub>OUT</sub> | OUTPUT CAPACITANCE<br>V <sub>OUT</sub> = 0V                | . 7         | 10   |  |

### Waveforms







NOTES: 1. Typical values are for  $T_A = 25^\circ$ C and nominal supply voltage. 2. This parameter is periodically sampled and is not 100% tested. Silicon Gate MOS 2102A, 2102AL

## 1024 BIT FULLY DECODED STATIC MOS RANDOM ACCESS MEMORY

\*Fast Access Time -- 350 ns max.

Single +5 Volts Supply Voltage

Int

- Directly TTL Compatible All Inputs and Output
- Static MOS No Clocks or Refreshing Required
- Low Power Typically 150 mW
- Three-State Output OR-Tie Capability

- Simple Memory Expansion Chip Enable Input
- Fully Decoded On Chip Address Decode
- Inputs Protected All Inputs Have Protection Against Static Charge
- Low Cost Packaging 16 Pin Plastic Dual-In-Line Configuration


The Intel<sup>®</sup>2102A is a high speed 1024 word by one bit static random access memory element using N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data.

The 2102A is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives. A low standby power version (order as a 2102AL) is also available. It has all the same operating characteristics of the 2102A with the added feature of 42 mW maximum power dissipation in standby.

It is directly TTL compatible in all respects: inputs, output, and a single +5 volt supply. A separate chip enable  $(\overline{CE})$  lead allows easy selection of an individual package when outputs are OR-tied.

The Intel 2102A is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance easy to use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.

Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost silicone packaging.



.

#### **Absolute Maximum Ratings\***

| Ambient Temperature Under E | Bias 0°C to 70°C |
|-----------------------------|------------------|
| Storage Temperature         | -65°C to +150°C  |
| Voltage On Any Pin          | •                |
| With Respect To Ground      | -0.5V to +7V     |
| Power Dissipation           | 1 Watt           |

\*COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **D. C. and Operating Characteristics**

 $T_A = 0^{\circ}C$  to + 70°C,  $V_{CC} = 5V \pm 5\%$  unless otherwise specified.


| Symbol           | Parameter                              |      | Limits  |                 |      | Test Conditions  |
|------------------|--|------|---------|-----------------|------|--|
| Symbol           | Farameter                              | Min. | Typ.[1] | Max.            | Unit | Test conditions  |
| I <sub>LI</sub>  | Input Load Current<br>(All Input Pins) |      |         | 10              | μA   | V <sub>IN</sub> = 0 to 5.25V   |
| ILOH             | Output Leakage Current                 |      |         | 5               | μA   | $\overline{CE}$ = 2.0V, V <sub>OUT</sub> = 2.4 to V <sub>CC</sub>        |
| ILOL             | Output Leakage Current                 |      |         | -10             | μA   | CE = 2.0V, V <sub>OUT</sub> = 0.4V                                       |
| I <sub>CC1</sub> | Power Supply Current                   |      | .30     | 60              | mA   | All Inputs = $5.25V$ ,<br>Data Out Open, T <sub>A</sub> = $25^{\circ}$ C |
| I <sub>CC2</sub> | Power Supply Current                   |      |         | 70              | mA   | All Inputs = 5.25V,<br>Data Out Open, T <sub>A</sub> = 0°C               |
| V <sub>IL</sub>  | Input "Low" Voltage                    | -0.5 |         | 0.8             | V    |  |
| VIH              | Input "High" Voltage                   | 2.0  | ÷.,     | V <sub>CC</sub> | V    |  |
| V <sub>OL</sub>  | Output "Low" Voltage                   |      |         | 0.4             | V    | I <sub>OL</sub> = 2.1mA  |
| V <sub>OH</sub>  | Output "High" Voltage                  | 2.4  |         |                 | V    | Ι <sub>ΟΗ</sub> = -100μΑ   |

## Standby Characteristics – See Ordering Information on Previous Page

 $T_{\Delta} = 0^{\circ}C$  to  $70^{\circ}C$ 


| Cumhal               | P                             | Limits          |         |      | Unit | Test Canditians                      |  |
|----------------------|-------------------------------|-----------------|---------|------|------|--------------------------------------|--|
| Symbol               | Parameter                     | Min.            | Typ.[1] | Max. | Unit | Test Conditions                      |  |
| V <sub>PD</sub>      | V <sub>CC</sub> in Standby    | 1.5             |         |      | V    |                                      |  |
| V <sub>CES</sub> [2] | CE Bias in Standby            | 2.0             |         |      | V    | $2.0V \leq V_{PD} \leq V_{CC}$ Max.  |  |
| * CES (~)            |                               | V <sub>PD</sub> |         |      | V    | 1.5V ≤ V <sub>PD</sub> < 2.0V        |  |
| I <sub>PD1</sub>     | Standby Current Drain         |                 | 15      | 28   | mA   | All Inputs = V <sub>PD1</sub> = 1.5V |  |
| I <sub>PD2</sub>     | Standby Current Drain         |                 | 20      | 38   | mA   | All Inputs = V <sub>PD2</sub> = 2.0V |  |
| t <sub>CP</sub>      | Chip Deselect to Standby Time | 0               | · .     |      | ns   |                                      |  |
| t <sub>R</sub> [3]   | Standby Recovery Time         | t <sub>RC</sub> |         |      | ns   |                                      |  |

#### STANDBY WAVEFORMS



#### NOTES:

- 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.
- 2. Consider the test conditions as shown: If the standby voltage (VPD) is between 5.25V (VCC Max.) and 2.0V, then CE must be held at 2.0V Min. (VIH). If the standby voltage is less than 2.0V but greater than 1.5V (VPD Min.), then CE and standby voltage must be at least the same value or, if they are different, CE must be the more positive of the two.



| Course have t    | D  |      | Limits                                 |      | 11   |
|------------------|--|------|--|------|------|
| Symbol           | Parameter  | Min. | Typ.[1]                                | Max. | Unit |
| READ CYCLE       |  |      | ······································ |      |      |
| t <sub>RC</sub>  | Read Cycle   | 350  |  |      | ns   |
| t <sub>A</sub>   | Access Time  |      |  | 350  | ns   |
| tco              | Chip Enable to Output Time                           |      |  | 180  | ns   |
| t <sub>OH1</sub> | Previous Read Data Valid with Respect to Address     | 40   |  |      | ns   |
| t <sub>OH2</sub> | Previous Read Data Valid with Respect to Chip Enable |      |  |      | ns   |
| WRITE CYCL       | E  | J    | ·                                      |      |      |
| twc              | Write Cycle  | 350  |  |      | ns   |
| t <sub>AW</sub>  | Address to Write Setup Time                          | 20   |  |      | ns   |
| twp              | Write Pulse Width                                    | 250  |  |      | ns   |
| twr              | Write Recovery Time                                  | 0    |  |      | ns   |
| t <sub>DW</sub>  | Data Setup Time                                      | 250  |  |      | ns   |
| t <sub>DH</sub>  | Data Hold Time                                       | 0    |  |      | ns   |
| tcw              | Chip Enable to Write Setup Time                      | 250  |  |      | ns   |

## A. C. Characteristics $T_A = 0^{\circ}C$ to 70°C, $V_{CC} = 5V \pm 5\%$ unless otherwise specified

| Α. | С. | CO | NDI | TIO | NS | OF | TEST |  |
|----|----|----|-----|-----|----|----|------|--|
|    |    |    |     |     |    |    |      |  |

| Input Pulse Levels:                    | 0.8 Volt to 2.0 Volt |                                  |   |  |  |
|--|----------------------|----------------------------------|---|--|--|
| Input Rise and Fall Tin                | 10nsec               |                                  |   |  |  |
| Timing Measurement<br>Reference Levels | Inputs:<br>Output:   | 1.5 Volts<br>0.8 and 2.0 Volts   |   |  |  |
| Output Load:                           | 1 TTL                | Gate and C <sub>L</sub> = 100 pF | ۲ |  |  |

| <u> </u>         |  |             |      |  |  |  |
|------------------|--|-------------|------|--|--|--|
| SYMBOL           | TEST   | LIMITS (pF) |      |  |  |  |
| STRIBUL          | 1231   | TYP.[1]     | MAX. |  |  |  |
| C <sub>IN</sub>  | INPUT CAPACITANCE<br>(ALL INPUT PINS) V <sub>IN</sub> = 0V | 3           | 5    |  |  |  |
| С <sub>ОЛТ</sub> | OUTPUT CAPACITANCE   | 7           | 10   |  |  |  |

7


10

**Capacitance**<sup>[2]</sup>  $T_{A} = 25^{\circ}C$ , f = 1 MHz


 $V_{OUT} = 0V$ 

## Waveforms

#### READ CYCLE





#### WRITE CYCLE




NOTES: 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage. 2. This parameter is periodically sampled and is not 100% tested. RAMs

## Typical D. C. and A. C. Characteristics








OUTPUT SINK CURRENT VS. OUTPUT VOLTAGE




**VIN LIMITS VS. TEMPERATURE** 







ACCESS TIME VS. LOAD CAPACITANCE



Silicon Gate MOS 2102A-2, 2102AL-2


## 1024 BIT FULLY DECODED STATIC MOS RANDOM ACCESS MEMORY

#### \*Fast Access Time -- 250 ns max.

Fast Cycle Time -- 250 ns max.

#### N-Channel Silicon Gate

The Intel<sup>®</sup>2102A-2 is a faster (250ns) version of the standard 2102A. It has all the same features, pin configuration, and D.C. operating characteristics as the standard 2102A. The absolute maximum ratings, pin configuration, and D.C. operating characteristics are repeated below for convenience, while the A.C. characteristics appear on the opposite side. A low standby power version (order as a 2102AL-2) is also available. It has all the same operating characteristics of the 2102A-2 with the added feature of 42 mW maximum power dissipation in standby. (See 2102A data sheet for parametric definition.)



#### **ABSOLUTE MAXIMUM RATINGS\***

| Ambient Temperature Under Bias 0°C to 70°C |
|--|
| Storage Temperature                        |
| Voltage On Any Pin                         |
| With Respect to Ground0.5V to +7V          |
| Power Dissipation1 Watt                    |
|  |

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **D. C. and Operating Characteristics**

 $T_{a} = 0^{\circ}C$  to +70°C,  $V_{cc} = 5V \pm 5\%$  unless otherwise specified

| Symbol               | Parameter                           |      | Limits  |          |      | Test Conditions   |  |
|----------------------|-------------------------------------|------|---------|----------|------|---|--|
| Symbol               |                                     |      | Typ.[1] | Max.     | Unit |   |  |
| I <sub>LI</sub>      | Input Load Current (All Input Pins) |      |         | 10       | μA   | V <sub>IN</sub> = 0 to 5.25V                                      |  |
| ILOH                 | Output Leakage Current              |      |         | 5        | μA   | $\overline{CE}$ = 2.0V, V <sub>OUT</sub> = 2.4 to V <sub>CC</sub> |  |
| ILOL .               | Output Leakage Current              |      |         | -10      | μA   | CE = 2.0V, V <sub>OUT</sub> = 0.4V                                |  |
| l'cc1 <sup>[2]</sup> | Power Supply Current                |      | 30      | 60       | mA   | All Inputs = 5.25V,Data Out Open,<br>T <sub>A</sub> = 25°C        |  |
| I <sub>CC2</sub> [2] | Power Supply Current                |      |         | 70       | mA   | All Inputs = 5.25V,Data Out Open,<br>T <sub>A</sub> = 0°C         |  |
| V <sub>IL</sub>      | Input "Low" Voltage                 | -0.5 |         | 0.8      | V    |   |  |
| V <sub>IH</sub>      | Input "High" Voltage                | 2.0  |         | $v_{cc}$ | V    |   |  |
| V <sub>OL</sub>      | Output "Low" Voltage                |      |         | 0.4      | v    | I <sub>OL</sub> = 2.1mA   |  |
| V <sub>OH</sub>      | Output "High" Voltage               | 2.4  |         |          | V    | Ι <sub>ΟΗ</sub> = -100μΑ  |  |

NOTE: 1. Typical values are for  $T_A = 25^\circ C$  and nominal supply voltage.

2. A low standby power version (order as a 2102AL-2) is also available. It has all the same operating characteristics of the 2102A-2 with the added feature of 42 mW maximum power dissipation in standby. (See 2102A data sheet for parametric definition.)

 Maximum Times Apply over Temperature Range and Supply Voltage Variation

| Cumb al          | Deserved as  |      | Limits  |      |      |  |
|------------------|--|------|---------|------|------|--|
| Symbol           | Parameter  | Min. | Typ.[1] | Max. | Unit |  |
| READ CYCL        | E  |      |         |      |      |  |
| t <sub>RC</sub>  | Read Cycle   | 250  |         |      | ns   |  |
| t <sub>A</sub>   | Access Time  |      |         | 250  | ns   |  |
| t <sub>CO</sub>  | Chip Enable to Output Time                           |      |         | 130  | . ns |  |
| tOH1             | Previous Read Data Valid with Respect to Address     | 40   |         |      | ns   |  |
| t <sub>OH2</sub> | Previous Read Data Valid with Respect to Chip Enable | 0    |         |      | ns   |  |
| WRITE CYCI       | LE   |      |         |      |      |  |
| twc              | Write Cycle  | 250  |         |      | ns   |  |
| t <sub>AW</sub>  | Address to Write Setup Time                          | . 20 |         |      | ns   |  |
| twp              | Write Pulse Width                                    | 180  |         |      | ns   |  |
| twr              | Write Recovery Time                                  | 0    |         |      | ns   |  |
| t <sub>DW</sub>  | Data Setup Time                                      | 180  |         |      | ns   |  |
| <sup>t</sup> DH  | Data Hold Time                                       | 0    |         |      | ns   |  |
| tcw              | Chip Enable to Write Setup Time                      | 180  |         |      | ns   |  |

#### A.C. CONDITIONS OF TEST


| Input Pulse Levels:     |                                | 0.8 Volt to 2.0 Volt |  |  |  |
|-------------------------|--------------------------------|----------------------|--|--|--|
| Input Rise and Fall Tim | 10nsec                         |                      |  |  |  |
| Timing Measurement      | Inputs:                        | 1.5 Volts            |  |  |  |
| Reference Levels        | Output:                        | 0.8 and 2.0 Volts    |  |  |  |
| Output Load:            | 1 TTL Gate and $C_L = 100  pF$ |                      |  |  |  |

| <b>Capacitance</b> <sup>[2]</sup> $T_A = 25^{\circ}C$ , f = 1 MHz |
|---|
|---|


| SYMBOL           | TEST   | LIMITS (pF) |      |  |
|------------------|--|-------------|------|--|
| STNBOL           | 1231   | TYP.[1]     | MAX. |  |
| C <sub>IN</sub>  | INPUT CAPACITANCE<br>(ALL INPUT PINS) V <sub>IN</sub> = 0V | 3           | 5    |  |
| C <sub>OUT</sub> | OUTPUT CAPACITANCE<br>V <sub>OUT</sub> = 0V                | 7           | 10   |  |

## Waveforms

READ CYCLE



#### WRITE CYCLE



NOTES: 1. Typical values are for  $T_A = 25^\circ$ C and nominal supply voltage. 2. This parameter is periodically sampled and is not 100% tested.


## intel Silicon Gate MOS 2102A-4, 2102AL-4

## 1024 BIT FULLY DECODED STATIC MOS RANDOM ACCESS MEMORY

- \* Fast Access Time -- 450 ns max.
- Fast Cycle Time -- 450 ns max.

#### N-Channel Silicon Gate

The Intel<sup>®</sup>2102A-4 is a 450ns version of the standard 2102A. It has all the same features, pin configuration, and D.C. operating characteristics as the standard 2102A. The absolute maximum ratings, pin configuration, and D.C. operating characteristics are repeated below for convenience, while the A.C. characteristics appear on the opposite side. A low standby power version (order as a 2102AL-4) is also available. It has all the same operating characteristics of the 2101A-4 with the added feature of 42 mW maximum power dissipation in standby. (See 2102A data sheet for parametric definition.)



#### **ABSOLUTE MAXIMUM RATINGS\***

| Ambient Temperature Under Bias 0°C to 70°C<br>Storage Temperature |
|---|
| Voltage On Any Pin  |
| With Respect to Ground  |
| Power Dissipation   |
| *COMMENT  |

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **D. C. and Operating Characteristics**

 $T_{A} = 0^{\circ}C$  to +70°C,  $V_{CC} = 5V \pm 5\%$  unless otherwise specified

|                      | Parameter                           |      | Limits  |                 |      |   |  |
|----------------------|-------------------------------------|------|---------|-----------------|------|---|--|
| Symbol               |                                     |      | Typ.[1] | Max.            | Unit | Test Conditions   |  |
| I <sub>L1</sub>      | Input Load Current (All Input Pins) |      |         | 10              | μA   | V <sub>IN</sub> = 0 to 5.25V                                      |  |
| ILOH                 | Output Leakage Current              |      |         | 5               | μA   | $\overline{CE}$ = 2.0V, V <sub>OUT</sub> = 2.4 to V <sub>CC</sub> |  |
| LOL                  | Output Leakage Current              |      |         | -10             | μA   | <u>CE</u> = 2.0V, V <sub>OUT</sub> = 0.4V                         |  |
| I <sub>CC1</sub> [2] | Power Supply Current                |      | 30      | 60              | mA   | All Inputs = 5.25V,<br>Data Out Open, T <sub>A</sub> = 25°C       |  |
| I <sub>CC2</sub> [2] | Power Supply Current                | ·    |         | . 70            | mA   | All Inputs = 5.25V,<br>Data Out Open, T <sub>A</sub> = 0°C        |  |
| VIL                  | Input "Low" Voltage                 | -0.5 |         | 0.8             | v    |   |  |
| VIH                  | Input "High" Voltage                | 2.0  |         | V <sub>cc</sub> | V    |   |  |
| V <sub>OL</sub>      | Output "Low" Voltage                |      |         | 0.4             | V    | I <sub>OL</sub> = 2.1mA   |  |
| V <sub>OH</sub>      | Output "High" Voltage               | 2.4  |         |                 | V    | Ι <sub>ΟΗ</sub> = -100μΑ  |  |

NOTE: 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

2. A low standby power version (order as a 2102AL-4) is also available. It has all the same operating characteristics of the 2101A-4 with the added feature of 42 mW maximum power dissipation in standby. (See 2102A data sheet for parametric definition.)

 Maximum Times Apply over Temperature Range and Supply Voltage Variation

|                  |  |      |         |      | - 11 C |
|------------------|--|------|---------|------|--------|
| O                |  |      | Limits  |      |        |
| Symbol           | Parameter  | Min. | Typ.[1] | Max. | Unit   |
| READ CYCLE       |  |      |         |      |        |
| t <sub>RC</sub>  | Read Cycle   | 450  |         |      | ns     |
| t <sub>A</sub>   | Access Time  |      |         | 450  | ns     |
| tco              | Chip Enable to Output Time                           |      |         | 230  | ns     |
| t <sub>OH1</sub> | Previous Read Data Valid with Respect to Address     | 40   |         |      | ns     |
| toh2             | Previous Read Data Valid with Respect to Chip Enable | 0    |         |      | ns     |
| WRITE CYCL       | E  |      |         |      |        |
| twc              | Write Cycle  | 450  |         |      | ns     |
| t <sub>AW</sub>  | Address to Write Setup Time                          | 20   |         |      | ns     |
| t <sub>WP</sub>  | Write Pulse Width                                    | 300  |         |      | ns     |
| twr              | Write Recovery Time                                  | 0    |         |      | ns     |
| t <sub>DW</sub>  | Data Setup Time                                      | 300  |         |      | ns     |
| t <sub>DH</sub>  | Data Hold Time                                       | 0    |         | ,    | ns     |
| t <sub>CW</sub>  | Chip Enable to Write Setup Time                      | 300  |         |      | ns     |

## A. C. Characteristics $T_A = 0^{\circ}C$ to 70°C, $V_{CC} = 5V \pm 5\%$ unless otherwise specified

| A.C.    | CONDI  | TIONS  | OF         | TEST |
|---------|--------|--------|------------|------|
| <b></b> | 001101 | 110110 | <b>.</b> . |      |


| Input Pulse Levels:     |         | 0.8 Volt to 2.0 Volt             |
|-------------------------|---------|----------------------------------|
| Input Rise and Fall Tim | nes:    | 10nsec                           |
| Timing Measurement      | Inputs: | 1.5 Volts                        |
| Reference Levels        | Output: | 0.8 and 2.0 Volts                |
| Output Load:            | 1 TTL   | Gate and C <sub>L</sub> = 100 pF |

## **Capacitance**<sup>[2]</sup> $T_A = 25^{\circ}C$ , f = 1 MHz


| SYMBOL           | TEST   | LIMITS (pF) |    |  |
|------------------|--|-------------|----|--|
| STINDUL          | 1231   |             |    |  |
| C <sub>IN</sub>  | INPUT CAPACITANCE<br>(ALL INPUT PINS) V <sub>IN</sub> = 0V | 3           | 5  |  |
| с <sub>оит</sub> | OUTPUT CAPACITANCE<br>V <sub>OUT</sub> = 0V                | 7           | 10 |  |

#### Waveforms

READ CYCLE



#### WRITE CYCLE



NOTES: 1. Typical values are for  $T_A = 25^\circ$  C and nominal supply voltage. 2. This parameter is periodically sampled and is not 100% tested.

RAMs

Silicon Gate MOS M2102A-4

## 1024 BIT FULLY DECODED STATIC MOS RANDOM ACCESS MEMORY


## \*Expanded Temperature Range-- $T_A = -55^{\circ}C$ to +125°C

- \*Fast Access Time -- 450 ns max.
- Fast Cycle Time -- 450 ns max.
- N-Channel Silicon Gate

inte

 Maximum Times Apply over Temperature Range and Supply Voltage Variation

The Intel<sup>®</sup>M2102A-4 is an expanded temperature range 1024 bit static N-channel MOS RAM. It is capable of operating over the full temperature range from  $-55^{\circ}$ C to  $+125^{\circ}$ C, and in addition the single 5 volt power supply can have a tolerance of  $\pm$  10%. The access time of the M2102A-4 is 450 nsec.



٦ċē

٦ver

] DATA OUT


M2102A-4

A6 □

^1 [ ∧2 [

A<sub>1</sub>[

#### LOGIC SYMBOL



#### ABSOLUTE MAXIMUM RATINGS\*

| Ambient Temperature Under Bias55°C to +125°C   |
|--|
| Storage Temperature65° C to +150°C   |
| Voltage On Any Pin   |
| With Respect to Ground0.5V to +7V  |
| Power Dissipation1 Watt  |
| *COMMENT   |
|  |
| Stresses above those listed under "Absolute Maximum Rating"<br>may cause permanent damage to the device. This is a stress rat-<br>ing only and functional operation of the device at these or at any |

may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **D. C. and Operating Characteristics**

 $T_{\Delta} = -55^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{CC} = 5V \pm 10\%$  unless otherwise specified

|                  | Persentar                           |      | Limits  |                 |      | Test October  |
|------------------|-------------------------------------|------|---------|-----------------|------|---|
| Symbol           | Parameter                           | Min. | Typ.[1] | Max.            | Unit | Test Conditions   |
| ILI              | Input Load Current (All Input Pins) |      |         | 10              | μA   | V <sub>IN</sub> = 0 to 5.5V                                       |
| ILOH             | Output Leakage Current              |      |         | 10              | μA   | $\overline{CE}$ = 2.0V, V <sub>OUT</sub> = 2.2 to V <sub>CC</sub> |
| ILOL             | Output Leakage Current              |      |         | -50             | μA   | CE = 2.0V, V <sub>OUT</sub> = 0.45V                               |
| I <sub>CC1</sub> | Power Supply Current                |      | 30      | 60              | mA   | All Inputs = 5.5V,<br>Data Out Open, T <sub>A</sub> = 25°C        |
| Icc2             | Power Supply Current                |      |         | 70              | mA   | All Inputs = 5.5V,<br>Data Out Open, T <sub>A</sub> = -55°C       |
| VIL              | Input "Low" Voltage                 | -0.5 |         | 0.8             | V    |   |
| VIH              | Input "High" Voltage                | 2.0  |         | V <sub>CC</sub> | V    |   |
| VOL              | Output "Low" Voltage                |      |         | 0.45            | v    | I <sub>OL</sub> = 2.1mA   |
| V <sub>OH</sub>  | Output "High" Voltage               | 2.2  |         |                 | V    | Ι <sub>ΟΗ</sub> = -100μΑ  |

NOTE: 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

RAMs

|                  |  |      | Limits  |      | 11   |
|------------------|--|------|---------|------|--|
| Symbol           | Parameter  | Min. | Typ.[1] | Max. | Unit<br>ns<br>ns<br>ns<br>ns<br>ns<br>ns<br>ns<br>ns |
| READ CYCLE       |  |      |         |      |  |
| tRC              | Read Cycle   | 450  |         |      | ns   |
| t <sub>A</sub>   | Access Time  |      |         | 450  | ns   |
| tco              | Chip Enable to Output Time                           |      |         | 230  | ns   |
| t <sub>OH1</sub> | Previous Read Data Valid with Respect to Address     | 40   |         | 7    | ns   |
| t <sub>OH2</sub> | Previous Read Data Valid with Respect to Chip Enable | 0    |         |      | ns   |
| WRITE CYCL       | E  |      |         |      |  |
| twc              | Write Cycle  | 450  | ·       |      | ns   |
| t <sub>AW</sub>  | Address to Write Setup Time                          | 20   |         |      | ns   |
| twp              | Write Pulse Width                                    | 300  |         |      | ns   |
| twr              | Write Recovery Time                                  | 0    | •       |      | ns   |
| t <sub>DW</sub>  | Data Setup Time                                      | 300  | 4       |      | ns   |
| t <sub>DH</sub>  | Data Hold Time                                       | 0    |         |      | ns   |
| tcw              | Chip Enable to Write Setup Time                      | 300  |         |      | ns   |

## **A. C. Characteristics** $T_A = -55^{\circ}C$ to +125°C, $V_{CC} = 5V \pm 10\%$ unless otherwise specified


| A.C. CONDITION          | S OF TES | r                    |  |
|-------------------------|----------|----------------------|--|
| Input Pulse Levels:     |          | 0.8 Volt to 2.0 Volt |  |
| Input Rise and Fall Tin | nes:     | 10nsec               |  |
| Timing Measurement      | Inputs:  | 1.5 Volts            |  |
| Reference Levels        | Output:  | 0.8 and 2.0 Volts    |  |
| Output Load:            | 1 TTL    | Gate and CL = 100 pF |  |

## **Capacitance**<sup>[2]</sup> T<sub>A</sub> = 25°C, f = 1 MHz


| SYMBOL           | TEST   | LIMITS (pF) |    |  |  |  |
|------------------|--|-------------|----|--|--|--|
| STINBOL          | 1231   | TYP.[1]     |    |  |  |  |
| CIN              | INPUT CAPACITANCE<br>(ALL INPUT PINS) V <sub>IN</sub> = 0V | 3           | 5  |  |  |  |
| С <sub>олт</sub> | OUTPUT CAPACITANCE<br>V <sub>OUT</sub> = 0V                | 7           | 10 |  |  |  |

#### Waveforms

READ. CYCLE



#### WRITE CYCLE



NOTES: 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage. 2. This parameter is periodically sampled and is not 100% tested. Silicon Gate MOS M2102A-6

## 1024 BIT FULLY DECODED STATIC MOS RANDOM ACCESS MEMORY


\* Expanded Temperature Range: -55°C to +125°C

- **\*** Fast Access Time -- 650 ns max.
- Fast Cycle Time -- 650 ns max.
- N-Channel Silicon Gate

intal

 Maximum Times Apply over Temperature Range and Supply Voltage Variation

The Intel<sup>®</sup>M2102A-6 is an expanded temperature range 1024 bit static N-channel MOS RAM. It is capable of operating over the full temperature range from  $-55^{\circ}$ C to  $+125^{\circ}$ C, and in addition the single 5 volt power supply can have a tolerance of  $\pm$  10%. The access time of the M2102A-6 is 650 nsec.



#### ABSOLUTE MAXIMUM RATINGS\*

| Ambient Temperature Under Bias55°C to +125°C |
|--|
| Storage Temperature                          |
| Voltage On Any Pin                           |
| With Respect to Ground                       |
| Power Dissipation                            |
| *COMMENT                                     |

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **D. C. and Operating Characteristics**

 $T_A = -55^{\circ}C$  to  $+125^{\circ}C$ ,  $V_{CC} = 5V \pm 10\%$ , unless otherwise specified.

| 0/1000           | DA DAMETED                             |      | LIMITS              |       |      | TEAT CONDITIONS  |  |
|------------------|--|------|---------------------|-------|------|--|--|
| SYMBOL           | PARAMETER                              | MIN. | TYP. <sup>(1)</sup> | MAX.  | UNIT | TEST CONDITIONS  |  |
| I <sub>LI</sub>  | INPUT LOAD CURRENT<br>(ALL INPUT PINS) |      |                     | 10    | μΑ   | V <sub>IN</sub> = 0 to 5.5V                                  |  |
| I LOH            | OUTPUT LEAKAGE CURRENT                 |      |                     | 10    | μA   | CE = 2.2V, V <sub>OUT</sub> = 4.0V                           |  |
| ILOL             | OUTPUT LEAKAGE CURRENT                 |      |                     | -100  | μA   | CE = 2.2V, V <sub>OUT</sub> = 0.45V                          |  |
| I <sub>CC1</sub> | POWER SUPPLY CURRENT                   |      | 30                  | 60    | mA   | ALL INPUTS = 5.5V<br>DATA OUT OPEN<br>T <sub>A</sub> = 25°C  |  |
| I <sub>CC2</sub> | POWER SUPPLY CURRENT                   |      |                     | 70    | mA   | ALL INPUTS = 5.5V<br>DATA OUT OPEN<br>T <sub>A</sub> = -55°C |  |
| V <sub>IL</sub>  | INPUT "LOW" VOLTAGE                    | -0.5 |                     | +0.65 | V    |  |  |
| V <sub>IH</sub>  | INPUT "HIGH" VOLTAGE                   | 2.2  |                     | Vcc   | · V  |  |  |
| VOL              | OUTPUT "LOW" VOLTAGE                   |      |                     | +0.45 | V    | I <sub>OL</sub> = 1.9mA                                      |  |
| V <sub>OH</sub>  | OUTPUT "HIGH" VOLTAGE                  | 2.2  |                     |       | v    | Ι <sub>ΟΗ</sub> = -100μΑ                                     |  |

(1) Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

RAMs

# **A. C. Characteristics** $T_A = -55^{\circ}C$ to $+125^{\circ}C$ , $V_{CC} = 5V \pm 10\%$ , unless otherwise specified.

|                  |   |      | LIMITS  |      |      |  |
|------------------|---|------|---------|------|------|--|
| SYMBOL           | PARAMETER   | MIN. | TYP.[1] | MAX. | UNIT |  |
| READ CYCLE       |   |      |         |      |      |  |
| t <sub>RC</sub>  | READ CYCLE  | 650  |         | ,    | ns   |  |
| t <sub>A</sub>   | ACCESS TIME   |      |         | 650  | ns   |  |
| t <sub>CO</sub>  | CHIP ENABLE TO OUTPUT TIME                              |      |         | 400  | ns   |  |
| t <sub>OH1</sub> | PREVIOUS READ DATA VALID WITH RESPECT<br>TO ADDRESS     | 50   |         |      | ns   |  |
| t <sub>OH2</sub> | PREVIOUS READ DATA VALID WITH RESPECT<br>TO CHIP ENABLE | 0    |         |      | ns   |  |
| WRITE CYCLE      |   |      |         |      |      |  |
| twc              | WRITE CYCLE   | 650  |         |      | ns   |  |
| t <sub>AW</sub>  | ADDRESS TO WRITE SETUP TIME                             | 200  |         |      | ns   |  |
| t <sub>WP</sub>  | WRITE PULSE WIDTH                                       | 400  |         |      | ns   |  |
| twR              | WRITE RECOVERY TIME                                     | 50   |         |      | ns   |  |
| t <sub>DW</sub>  | DATA SETUP TIME   | 450  |         |      | ns   |  |
| t <sub>DH</sub>  | DATA HOLD TIME  | 100  |         |      | ns   |  |
| tcw              | CHIP ENABLE TO WRITE SETUP TIME                         | 550  |         |      | ns   |  |


#### A.C. CONDITIONS OF TEST

| Input Pulse Levels:  | +0.65 Volt to 2.2 Volt |          |
|----------------------|------------------------|----------|
| Input Pulse Rise and | Fall Times:            | 20nsec   |
| Timing Measurement   | Reference Level:       | 1.5 Volt |
| Output Load:         | 1 TTL Gate and $C_L$   | = 100 pF |


## Capacitance<sup>[2]</sup> T<sub>A</sub> = 25°C, f = 1 MHz

| SYMBOL           | TEST   | LIMITS (pF) |      |
|------------------|--|-------------|------|
| STIVIBUL         | 1281   | TYP[1]      | MAX. |
| C <sub>IN</sub>  | INPUT CAPACITANCE<br>(ALL INPUT PINS) V <sub>IN</sub> = 0V | 3           | 5    |
| с <sub>оит</sub> | OUTPUT CAPACITANCE<br>V <sub>OUT</sub> = 0V                | 7           | 10   |

#### Waveforms



## 



NOTES: 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage. 2. This parameter is periodically sampled and is not 100% tested.

## Silicon Gate MOS 2105, 2105-1

## 1024 BIT HIGH SPEED DYNAMIC MOS RANDOM ACCESS MEMORIES

High Speed N-Channel—
 80 ns Maximum Access Time
 2105-1

95 ns Maximum Access Time 2105


- Cycle Times : 260 ns Maximum for 2105-1 270 ns Maximum for 2105
- Planar Refresh
- Standby Power-100 µW/Bit

- Fully Decoded—On Chip Address Decode
- Low Level Address, Data, Write Enable Inputs
- Current Sinking Output
- OR-Tie Capability
- All Inputs Have Protection Against Static Charge
- Standard 18-Pin Dual In-Line Packages

The Intel<sup>2</sup>2105 and 2105-1 are very high speed 1024 word by one bit dynamic random access memories using normally off N-Channel MOS devices integrated on a monolithic array.

The 2105 and 2105-1 are designed for memory applications where very high speed, low cost, and low power dissipation are important design objectives. The planar refresh mode of operation simplifies system design and allows all 1024 memory cells to be refreshed at once.

The Intel 2105 and 2105-1 are fabricated with N-Channel silicon gate technology. This technology allows the design and production of high performance, easy to use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-Channel silicon gate technology.



.

RAMs

## **Absolute Maximum Ratings\***

| Temperature Under Bias  |
|---|
| Storage Temperature   |
| All Input or Output Voltages with Respect to the most Negative Supply Voltage, VBB  |
| Supply Voltages V <sub>DD</sub> and V <sub>SS</sub> with Respect to V <sub>BB</sub>   |
| Power Dissipation   |
| TOOMMENT. Structure should there listed under "Absolute Maximum Patings" may going permanent demons to the davies. This is a structure string |

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **D.C. and Operating Characteristics**

 $T_A = 0^{\circ}C$  to 70°C,  $V_{DD} = +12V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%^{[3]}$ ,  $V_{SS} = 0V^{[4]}$ , unless otherwise specified.<sup>[2]</sup>

|                  |   |                    | Limits              |                    |      | Test Conditions  |
|------------------|---|--------------------|---------------------|--------------------|------|--|
| Symbol           | Parameter   | Min.               | Typ. <sup>[1]</sup> | Max.               | Unit | Test Conditions  |
| L                | Input Load Current<br>(Address, D <sub>IN</sub> , WE)         |                    |                     | 10                 | μA   | V <sub>IN</sub> = 0V to 6.5V   |
| LIC              | Input Load Current (CE, Ref)                                  |                    |                     | 10                 | μA   | $V_{IN} = 0V$ to $V_{DD} + 0.5V$   |
| I <sub>LO</sub>  | Output Leakage Current  |                    |                     | 1                  | μA   | V <sub>O</sub> = 0V  |
| DD1              | V <sub>DD</sub> Current During<br>Cenable ON                  |                    | 25                  | 40                 | mA   | $V_{CE} = 13.6V, V_{IN} = 0V \text{ to } 4V,$<br>$T_A = 25^{\circ}C$                               |
| I <sub>DD2</sub> | V <sub>DD</sub> Current During<br>Cenable OFF, Address High   |                    | 13                  | 20                 | mA   | $V_{CE} = 0V, V_{IN} = 4V, T_A = 25^{\circ}C$  |
| IDDS             | Average Standby V <sub>DD</sub> Current<br>During Cenable OFF |                    | 3.0                 | 6.0                | mA   | $V_{CE} = 0V, V_{IN} = 0V, T_A = 25^{\circ}C$<br>$t_{REF} = 10\mu s$                               |
| BB1              | V <sub>BB</sub> Current During<br>Cenable ON                  |                    | 5.5                 | 10.5               | mA   | $V_{CE} = 13.6V, V_{IN} = 0V \text{ to } 4V,$<br>$D_{OUT} = 0V, T_A = 25^{\circ}C$                 |
| I <sub>BBS</sub> | Standby V <sub>BB</sub> Current<br>During Cenable OFF         |                    | 2.5                 | 5.0                | mA   | $V_{CE} = 0V, V_{IN} = 0V \text{ to } 4V,$<br>$D_{OUT} = 0V, t_{REF} = 10\mu s, T_A = 25^{\circ}C$ |
|                  | Average V Supply Current                                      |                    | 23                  | 35                 | mA   | $t_{cyc}$ = 270 ns, $t_{REF}$ = 10 $\mu$ s, $T_A$ = 25 °C  |
| DD AV            | Average V <sub>DD</sub> Supply Current                        |                    | 25*                 | 39*                | mA   | $t_{cyc}$ = 260 ns, $t_{REF}$ = 10 $\mu$ s, $T_A$ = 25°C   |
|                  | Average V Supply Current                                      |                    | 4.0                 | 8.0                | mA   | $t_{cyc} = 270 \text{ ns}, t_{REF} = 10 \mu \text{s}, T_A = 25^{\circ} \text{C}$                   |
| BB AV            | Average V <sub>BB</sub> Supply Current                        |                    | 4.5*                | 9.0*               | mA   | $t_{cyc} = 260 \text{ ns}, t_{REF} = 10 \mu \text{s}, T_A = 25^{\circ} \text{C}$                   |
| VIL              | Input Low Level Voltage<br>(All Inputs)                       | V <sub>SS</sub> -1 |                     | V <sub>SS</sub> +1 | V    |  |
| VIH              | Input High Level Voltage<br>(Address, D <sub>IN</sub> , WE)   | 4.0                |                     | 6.5                | v    |  |
| VIHC             | Input High Level Voltage (CE, Ref)                            | V <sub>DD</sub> –1 |                     | V <sub>DD</sub> +1 | V    |  |
| V <sub>OL</sub>  | Output Low Voltage  |                    |                     | -150               | mV   | $R_L = 100\Omega$ at t <sub>CO</sub>   |
| v <sub>он</sub>  | Output High Voltage   | -80                |                     |                    | mV   | R <sub>L</sub> = 100Ω at t <sub>CO</sub>   |

NOTES:

1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltages.


3. The V<sub>BB</sub> supply also may be equal to  $-5.2V \pm 5\%$ .


2. The only requirement for the sequence of applying voltage to the device is that V\_DD and V\_SS should never be 0.3V more negative than V\_BB.

4. The current I<sub>SS</sub> is I<sub>DD</sub> - I<sub>BB</sub>.
\* These parameters refer to the 2105-1.

## SILICON GATE MOS 2105,2105-1

## **D.C. Characteristics**








GUARANTEED

TYPICAL











IDD AV VS. TEMPERATURE 50 40 2105-1 2105 (PD AV (mA) 30 2105-1 2105 20 10 0 25 70 n T<sub>A</sub> (°C)



I<sub>BB AV</sub> VS. TEMPERATURE



**A.C. Characteristics**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{DD} = 12V \pm 5\%$ ,  $V_{BB} = -5.2V \pm 5\%$ ,  $V_{SS} = 0V$ , unless otherwise specified.<sup>[1]</sup> READ, WRITE, and READ MODIFY WRITE CYCLE

| Symbol                  | Parameter                          | Min.   | Max. | Unit | Conditions |
|-------------------------|------------------------------------|--------|------|------|------------|
| tREF                    | Time Between Planar Refresh Pulses | 1      | 10   | μs   |            |
| t <sub>AR</sub>         | Address Reset Time                 | Note 2 |      | ns   |            |
| t <sub>AS+</sub> [3][5] | High Address Setup Time            | 5      |      | ns   |            |
| t <sub>AS-</sub> [4][5] | Low Address Setup Time             | 35     |      | ns   |            |
| t <sub>AH</sub>         | Address Hold Time                  | 50     |      | ns   |            |
| <br>tce                 | Cenable On Time                    | 90     | 500  | ns   |            |
| 'CE                     |                                    | 80*    | 500* | ns   |            |
| tcc                     | Cenable Off Time                   | 150    |      | ns   |            |

#### **READ CYCLE**

| Symbol               | Parameter                          | Min.        | Max.         | Unit     | Conditions                                 |
|----------------------|------------------------------------|-------------|--------------|----------|--|
| <sup>t</sup> RCY [6] | Read Cycle                         | 270<br>260* |              | ns<br>ns | t <sub>T</sub> = 15 ns                     |
| tws                  | Write Enable to Cenable Setup Time | 0           |              | ns       |  |
| tco                  | Cenable Output Delay               |             | 75<br>60 ns* | ns<br>ns | $C_{LOAD} = 50 \text{ pF}$ $R_{L} = C_{L}$ |
| tACC[7]              | Address to Output Access           |             | 95<br>80*    | ns<br>ns | Refer to Note 8                            |

### WRITE CYCLE

| Symbol               | Parameter                   | Min. | Max. | Unit | Conditions            |
|----------------------|-----------------------------|------|------|------|-----------------------|
| + (6)                | Write Cycle                 | 270  | 1    | ns   | t <sub>T</sub> = 15ns |
| twcy [6]             |                             | 260  |      | ns   |                       |
| twp                  | Write Enable Pulse Width    | 70   |      | ns   |                       |
| twc                  | Write Enable to Cenable End | 70   | 120  | ns   |                       |
| t <sub>DS</sub> [10] | Data Setup Time             | 0    |      | ns   |                       |
| t <sub>DH</sub> [11] | Data Hold Time              | 20   |      | ns   |                       |
|                      |                             |      |      |      |                       |

### **READ MODIFY WRITE CYCLE**

| Symbol                | Parameter               | Min.        | Max.        | Unit     | Conditions            |
|-----------------------|-------------------------|-------------|-------------|----------|-----------------------|
| t <sub>RWC</sub> [12] | Read Modify Write Cycle | 340<br>330* |             | ns<br>ns | t <sub>T</sub> = 15ns |
| t <sub>CEM</sub> [13] | Cenable On Time         | 160<br>150* | 500<br>500* | ns<br>ns |                       |


#### PLANAR REFRESH TIMING


| Symbol           | Parameter                   | Min. | Max. | Unit | Conditions |
|------------------|-----------------------------|------|------|------|------------|
| tCR              | Cenable to Refresh Start    | 50   |      | ns   | · ·        |
| tRCF             | Refresh to Cenable End      | 0    |      | ns   |            |
| t <sub>RP</sub>  | Refresh Pulse Width         | 50   | 500  | ns   |            |
| t <sub>RC</sub>  | Refresh to Cenable Start    | 90   |      | ns   |            |
| t <sub>REF</sub> | Time Between Planar Refresh | 1    | 10   | μs   | 1          |

**NOTES:** 1. The only requirement for the sequence of applying voltage to the device is that Voga and Vgs should never be 0.3V more negative than Vgs. 2.  $t_{AR}$  is defined as  $t_{CE} + t_T - t_{AH}$ . During  $t_{AR}$  addresses must be stable by the start of  $t_{AS}$ . In the start of  $t_{AS}$ . It is ecommended that all addresses must be stable by the start of  $t_{AS}$ . It is ecommended that all addresses must be stable by the start of  $t_{AS}$ . It is ecommended that all addresses the stable by the start of  $t_{AS}$ . It is ecommended that all addresses be reset low after  $t_{CO}$  time and remain reset until  $t_{AS}$ . It is easy and  $t_{AS}$  time. 4. Low addresses must be stable by the start of  $t_{AS}$ . It is ecommended that all addresses be reset low after  $t_{CO}$  time and remain reset until  $t_{AS}$ . It is easy and  $t_{AS}$  to addresses and  $t_{AS}$  the start of  $t_{AS}$ . It is ecommended that all addresses be reset low after  $t_{CO}$  time and remain reset until  $t_{AS}$ . It is easy and the start of  $t_{AS}$  time. 5. To conserve power and reduce sensing onisis, it is recommended that all addresses be reset low after  $t_{CO}$  time and remain reset until  $t_{AS}$ . It is estable by the start of  $t_{AS}$ . It is estable by the start of  $t_{AS}$ . It is estable by the start of  $t_{AS}$ . It is estable the start of  $t_{AS}$  time. 6. The parameter  $t_{CO}$  is defined as  $t_{CS} + t_T + t_{CC}$ . 7. The parameter  $t_{CO}$  is defined as  $t_{AS} + t_T + t_{CC}$ . The parameter  $t_{CO}$  is defined as  $t_{AS} + t_T + t_{CC}$ . The parameter  $t_{CO}$  is defined as  $t_{AS} + t_T + t_{CC} + t_{AS} + t_{TC} + t_{CS} + t_{TC} + t_{TC} + t_{CS} + t_{TC} + t_{TC}$ 

\*These parameters refer to the 2105-1.

## SILICON GATE MOS 2105,2105-1






RAMs

| Sumbal           | Parameter  | Plastic Pkg. |      | Plastic Pkg. | Unit                              | 6   | anditions |
|------------------|--|--------------|------|--------------|-----------------------------------|---|-----------|
| Symbol           | Farameter  | Тур.         | Max. | Unit         | Conditions                        |   |           |
| C <sub>IN</sub>  | Input Capacitance (Address, D <sub>IN</sub> , WE, Ref) | 4            | 6    | pF           | $V_{IN} = V_{SS}$                 | f = 1MHz. All                               |           |
| C <sub>OUT</sub> | Data Out Capacitance                                   | 4            | 6    | pF           | V <sub>IN</sub> = V <sub>SS</sub> | ─ - Unused Pins Are<br>at V <sub>SS</sub> . |           |
| C <sub>CE</sub>  | Effective Cenable Capacitance                          | 65           | 85   | pF           | Note 1                            | at v <sub>SS</sub> .                        |           |


**Capacitance**  $T_A = 25^{\circ}C$ ,  $V_{DD} = 12V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,  $V_{SS} = 0V$ , unless otherwise specified.

## Typical Data Output Characteristics

The actual oscilloscope photo below shows the Cenable input and the resulting data outputs of two address locations during read of a typical device. One location with a one (high) stored and the other with a zero (low) stored. The output would normally be strobed at  $t_{CO}$  time. For a high output the condition of  $V_{OH}$  between OV and -80mV must be met. For a low output the condition of  $V_{OH}$  more negative than -150mV must be met.



**Typical Current Transients vs. Time** 



### **Application Information**


### **Basic Cell Operation**

#### Read or Write Cycle

The basic 2105 storage element, as shown in the Figure, is comprised of the distributed gate to substrate capacitance of  $Q_6$  and  $Q_7$ . A one or a zero is stored by charging one capacitor and discharging the other.  $\Omega_6$  and  $\Omega_7$  are cross coupled and provide a stable flip-flop when  $Q_1$ ,  $Q_2$ ,  $Q_4$ , and  $Q_5$  are turned on.  $Q_4$  and  $Q_5$  are enabled by one of the 32 row select decoders. Enabling  $Q_4$  and  $Q_5$  connects the storage elements to the column I/O bus. A few nanoseconds later  $Q_1$ ,  $Q_2$ ,  $Q_3$  are disabled when Cenable becomes true. When  $Q_1$  and  $Q_2$  are disabled, they form a high resistance load to each of the differential column I/O lines. This allows a differential voltage to be developed across the lines. The differential voltage will either originate from  $Q_6$  and  $Q_7$  (in a read mode) or from the data in line if Write, Enable, Cenable and column decode are all true. In the case of a read cycle, the information in the cell is retained. Enabling the write bus will override the  $\Omega_6$  and  $\Omega_7$  levels and charge their distributed capacities to the new data value. If the write bus is not enabled, the data from  $\Omega_6$  and  $\Omega_7$  is gated to the read bus by way of  $\Omega_8$  and  $\Omega_9$  which are also gated by the column select decode signal. The data on the read bus is amplified by the data out sense amplifier and becomes the data out signal from the device. When chip enable goes false, (logic 0), Q1, Q2 and Q3 will conduct. The low resistance of these elements insures a zero volt difference across the I/O lines. Incidentally, this provides a refresh condition on the row which is selected and a data hold condition on the other 31 rows.

#### **Refreshing the Cell**

During refresh,  $Q_1 - Q_3$  are on, connecting both sides of the column I/O bus to V<sub>DD</sub> through a low resistance path. If  $Q_4$  and  $Q_5$  are turned off (rows not selected), the data on the distributed capacitance of  $Q_4$  and  $Q_5$  will eventually leak off. However, applying a refresh signal to all rows will enable  $Q_4$  and  $Q_5$  on all 1024 cells.  $Q_4$  and  $Q_6$  become a voltage divider to the gate of  $Q_7$  as  $Q_5$  and  $Q_7$  form a voltage divider for the gate of  $Q_6$ . Both dividers form a regenerative feed back network to re-enforce the initial charges on the distributed capacity of the storage element. Isolation between cells on the same column is provided by the low resistance of  $Q_1$ ,  $Q_2$  and  $Q_3$ . Removing the refresh signal restores the circuits to a data hold condition.



Simplified memory cell and associated circuitry.

#### **Power Supply Requirements**

The 2105 N-channel device requires only two voltages for operation.  $V_{DD},$  the most positive voltage, is +12 volts,  $V_{BB}$  is either -5 volts or -5.2 volts, and  $V_{SS}$  is 0 volts (ground).

 $V_{BB}$  is the substrate voltage and is normally equal to the standard ECL –5.2 volt level.  $V_{BB}$  is the most negative voltage present and serves to maintain a back bias between the substrate and active elements. Back biasing the substrate increases the MOS threshold levels, and maintains isolation between independent adjacent elements. The current associated with  $V_{BB}$ ,  $I_{BB}$  has three states that are of concern to the designer.  $I_{BB1}$  is the  $V_{BB}$  current with cenable on, but does not include the leading and trailing edge transition currents.  $I_{BBS}$  is the standby current and includes the refresh transient currents.  $I_{BBAV}$  is the average  $V_{BB}$  current over a memory cycle. All three currents vary inversely with temperature as shown in the figure on the data sheet. Typical  $I_{BR}$  transients are presented in the figure below.

A positive voltage on the N-channel substrate could occur if the  $V_{BB}$  line becomes accidentally connected to a positive voltage line and if the  $V_{BB}$  power supply current limit is set lower than the current limit of the positive supply. A positive N-channel substrate to ground ( $V_{SS}$ ) bias will result in a substrate current through each 2105 device. By use of current limiting power supplies and connecting a diode from  $V_{BB}$  to  $V_{SS}$ , (anode to  $V_{BB}$  and cathode to  $V_{SS}$ ) the forward substrate currents will be reduced, thus preventing possible catastrophic results from occurring.

 $V_{DD}$  is the most positive voltage associated with an N-channel device, and for the 2105 is equal to 12 volts. The  $V_{DD}$  current,  $I_{DD}$ , varies depending on the mode of operation of the memory.  $I_{DD1}$  is the  $V_{DD}$  current with cenable on, but

Typical I<sub>BB</sub> transients.


does not include the leading and trailing edge transition currents.  $I_{DD2}$  is the current for cenable off and the addresses high which is the maximum current related to addresses cycling on devices that are not selected.  $I_{DDS}$  is the standby current with cenable off, and is also related to the refresh frequency.  $I_{DDAV}$  is the average  $V_{DD}$  current over a memory cycle. Typical  $I_{DD}$  transient currents are presented in the last figure.


The I<sub>DDS</sub> standby current includes the average of the planar refresh current. During each refresh pulse, a typical current surge in the order of 100mA and 20 ns duration is drawn from the V<sub>DD</sub> supply. The amount of standby current represented by refresh is calculated by averaging this I<sub>DD</sub> refresh pulse over the 10 $\mu$ s refresh cycle time. Stated in equation form:

OR, numerically

$$I_{\text{REF AV}} \pm \frac{20 \times 10^{-9} \text{ SEC}}{10 \times 10^{-6} \text{ SEC}} \times 100 \text{mA} = .2 \text{mA}$$

The above equation indicates that the average refresh current is proportional to the refresh frequency. Thus, doubling the refresh rate from 100kHz to 200kHz would double  $I_{REF AV}$ , or, for the  $I_{DDS}$  value in Table VII,





## Silicon Gate MOS 2105-2

# PRESURINALA (DV **1024 BIT HIGH SPEED DYNAMIC** MOS RANDOM ACCESS MEMORY Invisible Refresh


- High Speed N-Channel— 85 ns Maximum Access Time
- Cycle Time -- 190 ns Maximum
- Planar Refresh
- Standby Power-100 µW/Bit
- Fully Decoded—On Chip Address Decode

- Low Level Address, Data, Write Enable Inputs
- Current Sinking Output
- OR-Tie Capability
- All Inputs Have Protection **Against Static Charge**
- Standard 18-Pin Dual **In-Line Packages**

The Intel 2105-2 is a very high speed 1024 word by one bit dynamic random access memory element using normally off N-Channel MOS devices integrated on a monolithic array.

The 2105-2 is designed for memory applications where very high speed, low cost, and low power dissipation are important design objectives. The planar refresh mode of operation simplifies system design and allows all 1024 memory cells to be refreshed at once. The refresh timing is completely asynchronous to all other 2105-2 timing.

The Intel 2105-2 is fabricated with N-Channel silicon gate technology. This technology allows the design and production of high performance, easy to use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-Channel silicon gate technology.



## **Absolute Maximum Ratings\***

| Temperature Under Bias  | $\dots \dots 0^{o}C$ to $70^{o}C$ |
|---|---|
| Storage Temperature   |   |
| All Input or Output Voltages with Respect to the most Negative Supply Voltage, $V_{BB}$ | +25V to -0.3V   |
| Supply Voltages V_DD and V_SS with Respect to V_BB                                      | +20V to -0.3V   |
| Power Dissipation   | 1.0W  |

#### \*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **D.C. and Operating Characteristics**

 $T_A = 0^{\circ}C$  to 55°C,  $V_{DD} = +12V \pm 5\%$ ,  $V_{BB} = -5.2V \pm 5\%$ ,  $V_{SS} = 0V$ , unless otherwise specified.<sup>[2]</sup>

| Symbol             | Parameter   |                     | Limits   |                    | Unit | Test Conditions  |
|--------------------|---|---------------------|----------|--------------------|------|--|
| Symbol             | Farameter   | Min.                | Typ. [1] | Max.               | Unit |  |
| ۱ <sub>LI</sub>    | Input Load Current<br>(Address, D <sub>IN</sub> , WE)         | -                   |          | 10                 | μA   | Ψ <sub>N</sub> = 0V to 6.5V  |
| LIC                | Input Load Current (CE, Ref)                                  |                     |          | 10                 | μA   | $V_{IN} = 0V$ to $V_{DD} + 0.5V$   |
| I <sub>LO</sub>    | Output Leakage Current  |                     |          | 1                  | μA   | V <sub>O</sub> = 0V  |
| I <sub>DD1</sub>   | V <sub>DD</sub> Current During<br>Cenable ON                  |                     | 30       | 44                 | mA   | $V_{CE} = 13.6V, V_{IN} = 0V \text{ to } 4V,$<br>$T_A = 25^{\circ}C$                               |
| IDD2               | V <sub>DD</sub> Current During<br>Cenable OFF, Address High   |                     | 15       | 21                 | mA   | V <sub>CE</sub> = 0V, V <sub>IN</sub> = 4V, T <sub>A</sub> = 25°C                                  |
| I <sub>DDS</sub>   | Average Standby V <sub>DD</sub> Current<br>During Cenable OFF |                     | 3.0      | 6.0                | mA   | $V_{CE} = 0V, V_{IN} = 0V, T_A = 25^{\circ}C$<br>$t_{REF} = 10\mu s$                               |
| Ивв1               | V <sub>BB</sub> Current During<br>Cenable ON                  |                     | 5.5      | 10.5               | mA   | $V_{CE} = 13.6V, V_{IN} = 0V \text{ to } 4V,$<br>$D_{OUT} = 0V, T_A = 25 ^{\circ}C$                |
| I <sub>BBS</sub>   | Standby V <sub>BB</sub> Current<br>During Cenable OFF         |                     | 2.5      | 5.0                | mA   | $V_{CE} = 0V, V_{IN} = 0V \text{ to } 4V,$<br>$D_{OUT} = 0V, t_{REF} = 10\mu s, T_A = 25^{\circ}C$ |
| I <sub>DD AV</sub> | Average V <sub>DD</sub> Supply Current                        |                     | 28       | 41                 | mA   | t <sub>cyc</sub> = 190ns, t <sub>REF</sub> = 10µs, T <sub>A</sub> = 25°C                           |
| BBAV               | Average V <sub>BB</sub> Supply Current                        |                     | 4.5      | 9.0                | mA   | $t_{cyc} = 190 \text{ ns}, t_{REF} = 10 \mu \text{s}, T_A = 25^{\circ} \text{C}$                   |
| V <sub>IL</sub>    | Input Low Level Voltage<br>(All Inputs)                       | V <sub>SS</sub> – 1 |          | V <sub>SS</sub> +1 | V    |  |
| VIH                | Input High Level Voltage<br>(Address, D <sub>IN</sub> , WE)   | 4.0                 |          | 6.5                | V    |  |
| VIHC               | Input High Level Voltage (CE, Ref)                            | V <sub>DD</sub> –1  |          | V <sub>DD</sub> +1 | v    |  |
| V <sub>OL</sub>    | Output Low Voltage <sup>[4]</sup>                             |                     |          | -150               | mV   | $R_L$ = 100 $\Omega$ at t <sub>CO</sub> = 65 ns  |
| V <sub>он</sub>    | Output High Voltage <sup>[4]</sup>                            | -80                 |          |                    | mV   | $R_L$ = 100 $\Omega$ at t <sub>CO</sub> = 65.ns  |

#### NOTES:

1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltages.

4. Output voltages are measured w.r.t. Vtermination-

2. The only requirement for the sequence of applying voltage to the device is that  $V_{DD}$  and  $V_{SS}$  should never be more negative than  $V_{BB}.$ 

3. The current I<sub>SS</sub> is I<sub>DD</sub> -I<sub>BB</sub>.

5. The load resistor RL is connected to V<sub>termination</sub> where V<sub>termination</sub> = -1.175V  $\pm$  60 mV at 25°C, T<sub>C</sub> = 1.3mV/°C, VBB/V<sub>termination</sub> = 4.43.

CON GATE MOS 2105-2 A. C. Characteristics  $T_A = 0^{\circ}C$  to 55°C,  $V_{DD} = 12V \pm 5\%$ ,  $V_{BB} = -5.2V \pm 5\%$ ,  $V_{SS} = 0V$ , unless otherwise specified. [1] READ, WRITE, and READ MODIFY WRITE CYCLE

| Symbol                   | Parameter                          | Min.   | Max. | Unit | Conditions |
|--------------------------|------------------------------------|--------|------|------|------------|
| tREF                     | Time Between Planar Refresh Pulses | 1      | 10   | μs.  |            |
| t <sub>AR</sub>          | Address Reset Time                 | Note 2 |      | ns   |            |
| t <sub>AS+</sub> [3][5]  | High Address Setup Time            | 5'     |      | ns   |            |
| t <sub>AS-</sub> [4] [5] | Low Address Setup Time             | 35     |      | ns   |            |
| t <sub>AH</sub>          | Address Hold Time                  | 50     |      | ns   |            |
| t <sub>CE</sub>          | Cenable On Time                    | 80     | 360  | ns   |            |
| tcc                      | Cenable Off Time                   | 80     |      | ns   | · ·        |

#### READ CYCLE

| Symbol                          | Parameter                           | Min. | Max. | Unit | Conditions                                |
|---------------------------------|-------------------------------------|------|------|------|---|
| t <sub>RCY</sub> <sup>[6]</sup> | Read Cycle                          | 190  |      | ns   | t <sub>T</sub> = 15 ns                    |
| t <sub>WS</sub>                 | Write Enable to Cenable Set Up Time | 0    |      | ns   | C = 50 = 50 = 50                          |
| t <sub>CO</sub>                 | Cenable Output Delay                |      | 65   | ns   | $C_{LOAD} = 50 pF$ $R_{L} = 100\Omega$    |
| t <sub>ACC</sub> <sup>[7]</sup> | Address to Output Access            |      | 85   | ns   | $- R_{LOAD} = 100\Omega$ $- V_{TERM} [9]$ |

#### WRITE CYCLE

| Symbol                          | Parameter                   | Min. | Max. | Unit | Conditions            |
|---------------------------------|-----------------------------|------|------|------|-----------------------|
| t <sub>WCY</sub> <sup>[6]</sup> | Write Cycle                 | 190  |      | ns   | t <sub>T</sub> = 15ns |
| t <sub>WP</sub>                 | Write Enable Pulse Width    | 70   |      | ns   |                       |
| twc                             | Write Enable to Cenable End | 70   | 120  | ns   |                       |
| t <sub>DS</sub> [10]            | Data Set Up Time            | 0    |      | ns   |                       |
| <sup>t</sup> DH <sup>[11]</sup> | Data Hold Time              | 20   |      | ns   |                       |

#### READ MODIFY WRITE CYCLE

| Symbol                           | Parameter               | Min. | Max. | Unit | Conditions            |
|----------------------------------|-------------------------|------|------|------|-----------------------|
| <sup>t</sup> RWC <sup>[12]</sup> | Read Modify Write Cycle | 270  |      | ns   | t <sub>T</sub> = 15ns |
| t <sub>CEM</sub> <sup>[13]</sup> | Cenable On Time         | 160  | 360  | ns   |                       |

### PLANAR REFRESH TIMING

| Symbol          | Parameter                   | Min.                  | Max. | Unit | Conditions                      |
|-----------------|-----------------------------|-----------------------|------|------|---------------------------------|
| t <sub>RP</sub> | Asynchronous Refresh P.W.   | t <sub>CE</sub> + 140 |      | ns   | The refresh pulse timing is not |
| tREF            | Time Between Planar Refresh | 1                     | 10   | μs   | related to any other signal.    |

NOTES: 1. The only requirement for the sequence of applying voltage to the device is that VDD and VSS should never be 0.3V more negative than VBB.

2. tAR is defined as tCE + tT - tAH. During tAR addresses may only be reset low or remain stable. Addresses may change after the start of tCC and before the start of tAS-.

3. High addresses must be stable by the start of  $\tau_{AS^\pm}$  time.

4. Low addresses must be stable by the start of tAS- time.

5. To conserve power and reduce sensing noise, it is recommended that all addresses be reset low after t<sub>CO</sub> time and remain reset until tAS+ time.

6. The parameter tRCY and tWCY are defined as  $t_T + t_{CE} + t_T + t_{CC}$ .

7. The parameter  $t_{ACC}$  is defined as  $t_{AS+} + t_T + t_{CO}$ .

8. The parameter t<sub>CO</sub> is defined at V<sub>OL</sub> or V<sub>OH</sub>, whichever occurs last.

9. The load resistor R<sub>L</sub> is connected to V<sub>termination</sub> where V<sub>termination</sub> = -1.175V  $\pm$  60mV at 25°C, T<sub>C</sub> = 1.3mV/°C, V<sub>BB</sub>/V<sub>termination</sub> = 4.43.


10. The parameter  $t_{DS}$  is referenced to the rising edge of Write Enable and the transition of data.

11. The parameter tDH is referenced to the falling edge of Cenable ( ③ ) or Write Enable ( ① ), whichever occurs first.

12. The parameter  $t_{BWC}$  is defined as  $t_{CO} + t_{WC} + 3t_T + t_{CC} + modify$  time or  $t_T + t_{CEM} + t_T + t_{CC} + modify$  time.

13. TCEM applies for Read Modify Write Cycle.

## SILICON GATE MOS 2105-2



2-66

## Silicon Gate MOS 2107A

## FULLY DECODED RANDOM ACCESS 4096 BIT DYNAMIC MEMORY

- \* Access Time -- 300 ns max.
  \* Refresh Period -- 2 ms
- Low Cost Per Bit

inta


- Low Standby Power
- Easy System Interface
- Only One High Voltage Input Signal – Chip Enable
- Low Level Address, Data, Write Enable, Chip Select Inputs

- Address Registers Incorporated on the Chip
- Simple Memory Expansion Chip Select Input Lead
- Fully Decoded On Chip Address Decode
- Output is Three State and TTL Compatible
- Ceramic and Plastic 22-Pin DIPs

The Intel 2107A is a 4096 word by 1 bit dynamic n-channel MOS RAM. It was designed for memory applications where very low cost and large bit storage are important design objectives. The 2107A uses dynamic circuitry which reduces the operation and standby power dissipation.

Reading information from the memory is non-destructive. Refreshing is accomplished by performing one read cycle on each of the 64 row addresses. Each row address must be refreshed every two milliseconds. The memory is refreshed whether Chip Select is a logic one or a logic zero.

The 2107A is fabricated with n-channel silicon gate technology. This technology allows the design and production of high performance, easy to use MOS circuits and provides a higher functional density on a monolithic chip than other MOS technologies.



## Musolute Maximum Ratings\*

| Willigurature Under Bias   |               |
|--|---------------|
| Mille Temperature  |               |
| $\ell^{[l]}_{\rm B}$ Input or Output Voltages with Respect to the most Negative Supply Voltage, V_{\rm BB} . | +25V to -0.3V |
| all phy Voltages V_DD, V_CC, and V_SS with Respect to V_BB   | +20V to -0.3V |
| Under Dissipation  |               |
|  |               |

#### "UUMMENT:

(1) Wases above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating (1) and functional operation of the device at these or any other conditions above those indicated in the operational sections of the the section of the device to absolute maximum rating conditions for extended periods may affect device reliability.

## **D.C. and Operating Characteristics**

 $t_A = 0^{\circ}$ C to 70°C, V<sub>DD</sub> = +12V ± 5%, V<sub>CC</sub> = +5V ± 5%, V<sub>BB</sub> [1] = -5V ± 5%, V<sub>SS</sub> = 0V, unless otherwise notes.

| Symbol           | Parameter  |                    | Limits              |                    | Unit | Conditions   |
|------------------|--|--------------------|---------------------|--------------------|------|--|
| аушрог           | Parameter  | Min.               | Typ. <sup>[2]</sup> | Max.               | Unit | Conditions   |
| lu -             | Input Load Current<br>(all inputs except CE)                   |                    | .01                 | 10                 | μA   | $V_{IN} = V_{IL MIN}$ to $V_{IH MAX}$  |
| LC               | Input Load Current   |                    | .01                 | 10                 | μA   | VIN = VIL MIN to VIH MAX   |
| 1 <sub>L0</sub>  | Output Leakage Current for high impedance state                |                    | .01                 | 10                 | μA   | CE = $-1V$ to +.8V or $\overline{CS}$ = 3.5V,<br>V <sub>O</sub> = 0V to 5.25V    |
| I <sub>DD1</sub> | V <sub>DD</sub> Supply Current<br>during CE off <sup>[3]</sup> |                    | .1                  | 100                | μA   | CE = -1V  to  +.8V   |
| IDD2             | V <sub>DD</sub> Supply Current<br>during CE on                 |                    | 14                  | 22                 | mA   | CE = V <sub>IHC</sub> , T <sub>A</sub> = 25°C                                    |
| DD AV            | Average V <sub>DD</sub> Supply<br>Current                      |                    | 23                  | 34                 | mA   | Cycle time = 700ns, t <sub>CEW</sub> = 480ns,<br>T <sub>A</sub> = 25°C, Fig. 1,3 |
| Icc1             | V <sub>CC</sub> Supply Current<br>during CE off                |                    | .01                 | 10                 | μA   | CE = -1V  to  +.8V   |
| I <sub>CC2</sub> | V <sub>CC</sub> Supply Current<br>during CE on                 |                    | 5                   | 10                 | mA   | CE = V <sub>IHC</sub> , T <sub>A</sub> = 25°C                                    |
| ICC AV           | Average V <sub>CC</sub> Supply<br>Current                      |                    | 6                   | 10                 | mA   | Cycle time = 700ns, t <sub>CEW</sub> = 480ns<br>T <sub>A</sub> = 25°C, Fig. 2,4  |
| IBB              | V <sub>BB</sub> Supply Current                                 |                    | 1                   | 100                | μA   |  |
| VIL              | Input Low Voltage[4]   | -1.0               |                     | 0.8                | V    |  |
| Ин               | Input High Voltage <sup>[4]</sup>                              | 3.5                |                     | V <sub>cc</sub> +1 | v    |  |
| VILC             | CE Input Low Voltage <sup>[4]</sup>                            | -1.0               |                     | +1.0               | v    |  |
| Инс              | CE Input High Voltage  | V <sub>DD</sub> -1 |                     | V <sub>DD</sub> +1 | Ŷ    |  |
| VOL              | Output Low Voltage <sup>[4]</sup>                              | 0.0                |                     | 0.45               | v    | I <sub>OL</sub> = 1.7mA, Fig. 6  |
| V <sub>OH</sub>  | Output High Voltage <sup>[4]</sup>                             | 2.4                |                     | Vcc                | v    | I <sub>OH</sub> = -100μA, Fig. 5   |

NOTES:

 The only requirement for the sequence of applying voltage to the device is that V<sub>DD</sub>, V<sub>CC</sub>, and V<sub>SS</sub> should never be .3V or more negative than V<sub>BB</sub>.

2. Typical values are for  $T_A = 25^{\circ}$  C and nominal power supply voltages.

3. The IDD and ICC currents flow to VSS. The IBB current is the sum of all leakage currents.

4. Referenced to VSS unless otherwise noted.

## **D.C. Characteristics**

Fig. 1. I<sub>DD</sub> AVERAGE VS. TEMPERATURE





Fig. 3. TYPICAL IDD AVERAGE VS. CYCLE TIME







Fig. 7. TYPICAL REFRESH VS. TEMPERATURE








Fig. 4. TYPICAL ICC AVERAGE VS. CYCLE TIME




Fig. 6. TYPICAL IOL VS. VOL





Fig. 8. TYPICAL ACCESS TIME VS. TEMPERATURE



## SILICON GATE MOS 2107A

## **A.C. Characteristics** $T_A = 0^{\circ}C$ to 70 °C, $V_{DD} = 12V \pm 5\%$ , $V_{CC} = 5V \pm 5\%$ , $V_{BB} = -5V \pm 5\%$ ,

READ, WRITE, AND READ MODIFY/WRITE CYCLE V<sub>SS</sub> = 0V, unless otherwise noted.

| Symbol          | Parameter                                | Min. | Max. | Unit | Conditions |
|-----------------|--|------|------|------|------------|
| tREF            | Time Between Refresh                     |      | 2    | ms   |            |
| t <sub>AC</sub> | Address to CE Set Up Time                | 0    |      | ns   |            |
| t <sub>AH</sub> | Address Hold Time                        | 100  |      | ns   |            |
| tcc             | CE Off Time                              | 180  |      | ns   |            |
| tT              | CE Transition Time                       |      | 50   | ns   |            |
| <sup>t</sup> CF | CE Off to Output<br>High Impedance State | 0    |      | ns   |            |

### **READ CYCLE**

| Symbol | Parameter                | Min. | Max. | Unit | Conditions                                     |
|--------|--------------------------|------|------|------|--|
| tRCY   | Read Cycle Time          | 500  |      | ns   | t <sub>T</sub> = 20ns                          |
| tCER   | CE On Time During Read   | 280  | 3000 | ns   |  |
| tco    | CE Output Delay          |      | 280  | ns   | C <sub>load</sub> = 50pF, Load = One TTL Gate, |
| tACC   | Address to Output Access |      | 300  | ns   | Ref = 2.0V for High, 0.8V for Low.             |
| tw∟    | CE to WE Low             | 0    |      | ns   | $t_{ACC} = t_{AC} + t_{CO} + 1t_{T}$           |
| twc    | WE to CE on              | 0    |      | ns   |  |

### WRITE CYCLE

| Symbol              | Parameter                    | Min. | Max. | Unit | Conditions            |
|---------------------|------------------------------|------|------|------|-----------------------|
| twcy                | Write Cycle Time             | 700  |      | ns   | t <sub>T</sub> = 20ns |
| <sup>t</sup> CEW    | CE Width During Write        | 480  | 3000 | ns   |                       |
| tw                  | WE to CE Off                 | 340  | `    | ns   |                       |
| tcw                 | CE to WE High                | 300  |      | ns   |                       |
| tow                 | D <sub>IN</sub> to WE Set Up | 0    |      | ns   |                       |
| t <sub>CD</sub> [1] | CE to D <sub>IN</sub> Set Up |      | 50   | ns   |                       |
| tDH                 | D <sub>IN</sub> Hold Time    | 0    |      | ns   |                       |
| twp                 | WE Pulse Width               | 150  |      | ns   |                       |
| tww                 | WE Wait                      | 0    |      | ns   |                       |
| twc                 | WE to CE On                  | 0    |      | ns   |                       |

## **Capacitance**<sup>[2]</sup> T<sub>A</sub> = 25°C

| Symbol           | Test   |    | c And<br>iic Pkg.<br>Max. | Unit | Conditions                        |
|------------------|--|----|---------------------------|------|-----------------------------------|
| C <sub>AD</sub>  | Address Capacitance, CS, WE, D <sub>IN</sub> | 3  | 6                         | pF   | V <sub>IN</sub> = V <sub>SS</sub> |
| C <sub>CE</sub>  | CE Capacitance                               | 17 | 25                        | pF   | V <sub>IN</sub> = V <sub>SS</sub> |
| С <sub>ОИТ</sub> | Data Output Capacitance                      | 3  | 6                         | pF   | V <sub>OUT</sub> = 0V             |

Notes: 1. t<sub>CD</sub> applies only when t<sub>W</sub>>t<sub>CEW</sub> -50 ns.


2. Capacitance measured with Boonton Meter or effective capacitance calculated from the equation

 $C = \frac{I \Delta t}{\Delta V}$  with the current equal to a constant 20mA.

## **Read Modify Write Cycle**

| Symbol                          | Parameter                            | Min. | Max. | Unit | Conditions                                     |
|---------------------------------|--------------------------------------|------|------|------|--|
| t <sub>RWC</sub> <sup>[1]</sup> | Read Modify Write(RMW)<br>Cycle Time | 840  |      | ns   | t <sub>T</sub> = 20ns                          |
| tCRW                            | CE Width During RMW                  | 620  | 3000 | ns   |  |
| <sup>t</sup> wc                 | WE to CE on                          | 0    |      | ns   |  |
| tw                              | WE to CE off                         | 340  |      | ns   | C <sub>load</sub> = 50pF, Load = One TTL Gate, |
| twp                             | WE Pulse Width                       | 150  |      | ns   | Ref = 2.0V for High, 0.8V for Low.             |
| <sup>t</sup> DW                 | D <sub>IN</sub> to WE Set Up         | 0    |      | ns   |  |
| t <sub>DH</sub>                 | D <sub>IN</sub> Hold Time            | 0    |      | ns   |  |
| t <sub>co</sub>                 | CE to Output Delay                   |      | 280  | ns   |  |
| tACC                            | Access Time                          |      | 300  | ns   |  |
| two '                           | D <sub>OUT</sub> Valid After WE      | 0    |      | ns   | $t_{ACC} = t_{AC} + t_{CO} + 1t_{T}$           |

Note 1.  $t_{CRW} - t_W = t_{CO}$ 




#### NOTES:


NOTES: 1. Vgs + 1.5V is the reference level for measuring timing of the address CS, WE, and  $D_{1N}$ . 2. Vgs + 3.0V is the reference level for measuring timing of the address, CS, WE, and  $D_{1N}$ . 3. Vgs + 2.0V is the reference level for measuring timing of CE. 4. Vgp - 2V is the reference level for measuring the timing of CE. 5. Vgs + 2.0V is the reference level for measuring the timing of D<sub>DUT</sub>.

### **SILICON GATE MOS 2107A**

### Read and Refresh Cycle<sup>[1]</sup>



### Write Cycle



NOTES: 1. For Refresh cycle row and column addresses must be stable before tAC and remain stable for entire tAH period. 2. V<sub>SS</sub> + 1.5V is the reference level for measuring timing of the addresses,  $\overline{CS}$ ,  $\overline{WE}$ , and D<sub>IN</sub>.

3.  $V_{SS}$  + 3.0V is the reference level for measuring timing of the addresses,  $\overline{CS}$ ,  $\overline{WE}$ , and  $D_{IN}$ .

4.  $V_{SS}$  + 2.0V is the reference level for measuring timing of CE. 5.  $V_{DD}$  -2V is the reference level for measuring timing of CE.

6.  $V_{SS}$  + 2.0V is the reference level for measuring the timing of  $\overline{D_{OUT}}$ .

Silicon Gate MOS 2107A-1

## FULLY DECODED RANDOM ACCESS 4096 BIT DYNAMIC MEMORY

\*Access Time--280 ns max. \*Write Cycle Time--550 ns \*Read Cycle Time--420 ns

The 2107A-1 is a high speed version of the 2107A. Please refer to page 2-67 for functional description, pin configuration, logic symbol, and block diagram. See page 2-68 for absolute maximum ratings and page 2-70 for capacitance specification. Refer to page 2-72 for read and write cycle timing definitions, and page 2-71 for read-modify-write cycle timing definitions.

### **D.C. and Operating Characteristics**

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{DD} = +12V \pm 5\%$ ,  $V_{CC} = +5V \pm 5\%$ ,  $V_{BB}$ <sup>[1]</sup> = -5V ± 5%,  $V_{SS} = 0V$ , unless otherwise notes.

| Complexit        | Parameter  |                   | Limits              |                    | Unit | Que l'éleme   |
|------------------|--|-------------------|---------------------|--------------------|------|---|
| Symbol           |  | Min.              | Typ. <sup>[2]</sup> | Max.               | Onit | Conditions  |
| ILI              | Input Load Current<br>(all inputs except CE)                   |                   | .01                 | 10                 | μA   | V <sub>IN</sub> = V <sub>IL MIN</sub> to V <sub>IH MAX</sub>                  |
| ILC              | Input Load Current   |                   | .01                 | 10                 | μA   | $V_{IN} = V_{IL MIN}$ to $V_{IH MAX}$   |
| ILO              | Output Leakage Current for high impedance state                |                   | .01                 | 10                 | μA   | CE = $-1V$ to +.8V or $\overline{CS}$ = 3.5V,<br>V <sub>O</sub> = 0V to 5.25V |
| I <sub>DD1</sub> | V <sub>DD</sub> Supply Current<br>during CE off <sup>[3]</sup> |                   | .1                  | 100                | μA   | CE = -1V to +.8V  |
| I <sub>DD2</sub> | V <sub>DD</sub> Supply Current<br>during CE on                 |                   | 14                  | 22                 | mA   | $CE = V_{IHC}^{\bullet}, T_{A} = 25^{\circ}C$                                 |
| IDD AV           | Average V <sub>DD</sub> Supply<br>Current                      |                   | 28                  | 38                 | mA   | Cycle time = 550ns, $t_{CEW}$ = 410ns<br>T <sub>A</sub> = 25°C, Fig. 1,3      |
| I <sub>CC1</sub> | V <sub>CC</sub> Supply Current<br>during CE off                |                   | .01                 | 10                 | μA   | CE = -1V to +.8V  |
| I <sub>CC2</sub> | V <sub>CC</sub> Supply Current<br>during CE on                 |                   | 5                   | 10                 | mA   | CE = V <sub>IHC</sub> , T <sub>A</sub> = 25°C                                 |
| ICC AV           | Average V <sub>CC</sub> Supply<br>Current                      |                   | 8                   | 12                 | mA   | Cycle time = 550ns, $t_{CEW}$ = 410ns<br>T <sub>A</sub> = 25°C, Fig. 2,4      |
| IBB              | V <sub>BB</sub> Supply Current                                 |                   | 1                   | 100                | μA   |   |
| VIL              | Input Low Voltage <sup>[4]</sup>                               | -1.0              |                     | 0.8                | v    |   |
| VIH              | Input High Voltage <sup>[4]</sup>                              | 3.5               |                     | V <sub>CC</sub> +1 | V    |   |
| VILC             | CE Input Low Voltage <sup>[4]</sup>                            | -1.0              |                     | +1.0               | v    |   |
| Чнс              | CE Input High Voltage  | V <sub>DD</sub> 1 |                     | V <sub>DD</sub> +1 | v    |   |
| VOL              | Output Low Voltage <sup>[4]</sup>                              | 0.0               |                     | 0.45               | V    | I <sub>OL</sub> = 1.7mA, Fig. 6   |
| V <sub>OH</sub>  | Output High Voltage <sup>[4]</sup>                             | 2.4               |                     | Vcc                | v    | l <sub>OH</sub> = -100μA, Fig. 5  |

NOTES:

Īn

1. The only requirement for the sequence of applying voltage to the device is that V<sub>DD</sub>, V<sub>CC</sub>, and V<sub>SS</sub> should never be .3V more

negative than  $V_{BB}$ .

3. The IDD and ICC currents flow to VSS. The IBB current is the sum of all leakage currents.

4. Referenced to VSS unless otherwise noted.

<sup>2.</sup> Typical values are for TA = 25°C and nominal power supply voltages.

## **A.C. Characteristics** $T_A = 0^{\circ}C$ to 70 °C, $V_{DD} = 12V \pm 5\%$ , $V_{CC} = 5V \pm 5\%$ , $V_{BB} = -5V \pm 5\%$ ,

READ, WRITE, AND READ MODIFY/WRITE CYCLE V<sub>SS</sub> = 0V, unless otherwise noted.

| Symbol          | Parameter                                | Min. | Max. | Unit | Conditions   |
|-----------------|--|------|------|------|--|
| tREF'           | Time Between Refresh                     |      | 1    | ms   |  |
| t <sub>AC</sub> | Address to CE Set Up Time                | 0    |      | ns   | t <sub>AC</sub> is measured from end of address transition |
| t <sub>AH</sub> | Address Hold Time                        | 100  |      | ns   |  |
| tcc             | CE Off Time                              | 100  |      | ns   |  |
| tT              | CE Transition Time                       |      | 50   | ns   |  |
| tCF             | CE Off to Output<br>High Impedance State | 0    |      | ns   |  |

### READ CYCLE

| Symbol | Parameter                | Min. | Max. | Unit | Conditions                                     |
|--------|--------------------------|------|------|------|--|
| tRCY   | Read Cycle Time          | 420  |      | ns   | t <sub>T</sub> = 20ns                          |
| tCER   | CE On Time During Read   | 280  | 3000 | ns   |  |
| tco    | CE Output Delay          |      | 260  | ns   | C <sub>load</sub> = 50pF, Load = One TTL Gate, |
| tACC   | Address to Output Access |      | 280  | ns   | Ref = 2.0V for High, 0.8V for Low.             |
| twL    | CE to WE                 | 0    |      | ns   | $t_{ACC} = t_{AC} + t_{CO} + 1t_{T}$           |
| twc    | WE to CE on              | 0    |      | ns   |  |

### WRITE CYCLE

| Symbol              | Parameter                    | Min. | Max. | Unit | Conditions            |
|---------------------|------------------------------|------|------|------|-----------------------|
| twcy                | Write Cycle Time             | 550  |      | ns   | t <sub>T</sub> = 20ns |
| tCEW                | CE Width During Write        | 410  | 3000 | ns   |                       |
| tw                  | WE to CE Off                 | 250  |      | ns   |                       |
| t <sub>CW</sub>     | CE to WE                     | 250  |      | ns   | 1                     |
| t <sub>DW</sub>     | D <sub>IN</sub> to WE Set Up | 0    |      | ns   |                       |
| t <sub>CD</sub> [1] | CE to D <sub>IN</sub> Set Up |      | 50   | ns   |                       |
| t <sub>DH</sub>     | D <sub>IN</sub> Hold Time    | 0    |      | ns   | 1                     |
| twp                 | WE Pulse Width               | 150  |      | ns   |                       |
| tww                 | WE Wait                      | .0   | , i  | ns   | 1                     |
| twc                 | WE to CE On                  | 0    |      | ns   | 1                     |

## **Read Modify Write Cycle**

| Symbol               | Parameter                            | Min. | Max. | Unit | Conditions                                     |
|----------------------|--------------------------------------|------|------|------|--|
| t <sub>RWe</sub> [1] | Read Modify Write(RMW)<br>Cycle Time | 670  |      | ns   | t <sub>T</sub> = 20ns                          |
| tCRW                 | CE Width During RMW                  | 530  | 3000 | ns   |  |
| <sup>t</sup> wc      | WE to GE on                          | 0    |      | ns   |  |
| tw                   | WE to CE off                         | 250  |      | ns   | C <sub>load</sub> = 50pF, Load = One TTL Gate, |
| twp                  | WE Pulse Width                       | 150  |      | ns   | Ref = 2.0V for High, 0.8V for Low.             |
| t <sub>DW</sub>      | D <sub>IN</sub> to WE Set Up         | 0    |      | ns   |  |
| t <sub>DH</sub>      | D <sub>IN</sub> Hold Time            | 0    |      | ns   |  |
| t <sub>co</sub>      | CE to Output Delay                   |      | 260  | ns   |  |
| tACC                 | Access Time                          |      | 280  | ns   |  |
| twd                  | D <sub>OUT</sub> Valid After WE      | 0    |      | ns   | $t_{ACC} = t_{AC} + t_{CO} + 1t_{T}$           |

Note 1.  $t_{CRW} - t_W = t_{CO}$ 

## Silicon Gate MOS 2107A-4

## FULLY DECODED RANDOM ACCESS 4096 BIT DYNAMIC MEMORY

\* Access Time -- 350 ns max.

\* Refresh Period -- 2 ms

The 2107A-4 is a version of the 2107A with 570ns read cycle time and 840ns write cycle time. Please refer to page 2-67 for functional description, pin configuration, logic symbol, and block diagram. See page 2-68 for absolute maximum ratings and page 2-70 for capacitance specification. Refer to page 2-72 for read and write cycle timing definitions, and page 2-71 for read-modify-write cycle timing definitions.

### **D.C. and Operating Characteristics**

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{DD} = +12V \pm 5\%$ ,  $V_{CC} = +5V \pm 5\%$ ,  $V_{BB}$ <sup>[1]</sup> = -5V ± 5%,  $V_{SS} = 0V$ , unless otherwise notes.

| Symbol           | Parameter  |                   | Limits              |                    | Unit | Conditions  |
|------------------|--|-------------------|---------------------|--------------------|------|---|
| Symbol           | Parameter  | Min.              | Typ. <sup>[2]</sup> | Max.               | Unit | Conditions  |
| ۱ <sub>LI</sub>  | Input Load Current<br>(all inputs except CE)       |                   | .01                 | 10                 | μA   | $V_{IN} = V_{IL MIN}$ to $V_{IH MAX}$   |
| LC               | Input Load Current                                 |                   | .01                 | 10                 | μA   | VIN = VIL MIN to VIH MAX  |
| ILO              | Output Leakage Current for high impedance state    |                   | 01                  | 10                 | μA   | CE = $-1V$ to +.8V or $\overline{CS}$ = 3.5V,<br>V <sub>O</sub> = 0V to 5.25V     |
| I <sub>DD1</sub> | V <sub>DD</sub> Supply Current<br>during CE off[3] |                   | .1                  | 100                | μA   | CE = -1V to +.8V  |
| I <sub>DD2</sub> | V <sub>DD</sub> Supply Current<br>during CE on     |                   | 14                  | 22                 | mA   | CE = V <sub>IHC</sub> , T <sub>A</sub> = 25°C                                     |
| IDD AV           | Average V <sub>DD</sub> Supply<br>Current          |                   | 20                  | 30                 | mA   | Cycle time = 840ns, t <sub>CEW</sub> = 600ns,<br>T <sub>A</sub> = 25°C, Fig. 1, 3 |
| I <sub>CC1</sub> | V <sub>CC</sub> Supply Current<br>during CE off    |                   | .01                 | 10                 | μA   | CE = -1V to +.8V  |
| I <sub>CC2</sub> | V <sub>CC</sub> Supply Current<br>during CE on     |                   | - 5                 | 10                 | mA   | CE = V <sub>IHC</sub> , T <sub>A</sub> = 25°C                                     |
| ICC AV           | Average V <sub>CC</sub> Supply<br>Current          |                   | 5                   | 9                  | mA   | Cycle time = 840ns, $t_{CEW}$ = 600ns,<br>T <sub>A</sub> = 25°C, Fig. 2, 4        |
| 1 <sub>BB</sub>  | V <sub>BB</sub> Supply Current                     |                   | 1                   | 100                | μA   |   |
| VIL              | Input Low Voltage <sup>[4]</sup>                   | -1.0              |                     | 0.8                | v    |   |
| ViH              | Input High Voltage <sup>[4]</sup>                  | 3.5               |                     | V <sub>cc</sub> +1 | v    |   |
| VILC             | CE Input Low Voltage <sup>[4]</sup>                | -1.0              |                     | +1.0               | V    |   |
| Чнс              | CE Input High Voltage                              | V <sub>DD</sub> 1 |                     | V <sub>DD</sub> +1 | v    |   |
| VOL              | Output Low Voltage <sup>[4]</sup>                  | 0.0               |                     | 0.45               | v    | I <sub>OL</sub> = 1.7mA, Fig. 6   |
| V <sub>OH</sub>  | Output High Voltage <sup>[4]</sup>                 | 2.4               |                     | Vcc                | v    | I <sub>OH</sub> = -100μA, Fig. 5  |

NOTES:

1. The only requirement for the sequence of applying voltage to the device is that VDD, VCC, and VSS should never be .3V more

negative than  $V_{BB}$ .

2. Typical values are for  $T_A = 25^{\circ}C$  and nominal power supply voltages.

3. The IDD and ICC currents flow to VSS. The IBB current is the sum of all leakage currents.

4. Referenced to V<sub>SS</sub> unless otherwise noted.

**A.C. Characteristics**  $T_A = 0^{\circ}C$  to 70 °C,  $V_{DD} = 12V \pm 5\%$ ,  $V_{CC} = 5V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,

READ, WRITE, AND READ MODIFY/WRITE CYCLE V<sub>SS</sub> = 0V, unless otherwise noted.

| Symbol          | Parameter                                | Min. | Max. | Unit | Conditions  |
|-----------------|--|------|------|------|---|
| tREF            | Time Between Refresh                     |      | 2    | ms   | Ceramic package                                     |
|                 |  |      | 1    | ms   | Plastic package*                                    |
| t <sub>AC</sub> | Address to CE Set Up Time                | 0    |      | ns   | $t_{AC}$ is measured from end of address transition |
| t <sub>AH</sub> | Address Hold Time                        | 100  |      | ns   |   |
| tcc             | CE Off Time                              | 200  |      | ns   |   |
| tT              | CE Transition Time                       |      | 50   | ns   |   |
| tCF             | CE Off to Output<br>High Impedance State | 0    |      | ns   |   |

\*tREF of 2ms available by special request in plastic. Specify P2107AS1226.

### READ CYCLE

| Symbol           | Parameter                | Min. | Max. | Unit | Conditions                                     |
|------------------|--------------------------|------|------|------|--|
| <sup>t</sup> RCY | Read Cycle Time          | 570  |      | ns   | t <sub>T</sub> = 20ns                          |
| <sup>t</sup> CER | CE On Time During Read   | 330  | 3000 | 'ns  |  |
| t <sub>CO</sub>  | CE Output Delay          |      | 330  | ns   | C <sub>load</sub> = 50pF, Load = One TTL Gate, |
| tACC             | Address to Output Access |      | 350  | ns   | Ref = 2.0V for High, 0.8V for Low.             |
| twL              | CE to WE                 | 0    |      | ns   | $t_{ACC} = t_{AC} + t_{CO} + 1t_{T}$           |
| twc              | WE to CE on              | 0    |      | ns   |  |

### WRITE CYCLE

| Symbol              | Parameter                    | Min. | Max. | Unit | Conditions            |
|---------------------|------------------------------|------|------|------|-----------------------|
| twcy                | Write Cycle Time             | 840  |      | ns   | t <sub>T</sub> = 20ns |
| tCEW                | CE Width During Write        | 600  | 3000 | ns   |                       |
| tw                  | WE to CE Off                 | 400  |      | ns   |                       |
| t <sub>WP</sub>     | WE Pulse Width               | 200  |      | ns   |                       |
| t <sub>DW</sub>     | D <sub>IN</sub> to WE Set Up | 0    |      | ns   |                       |
| t <sub>CD</sub> [1] | CE to D <sub>IN</sub> Set Up |      | 50   | ns   |                       |
| t <sub>DH</sub>     | D <sub>IN</sub> Hold Time    | 0    |      | ns   |                       |
| tww                 | WE Wait                      | 170  |      | ns   |                       |
| twc                 | WE to CE On                  | 0    |      | ns   |                       |

## **Read Modify Write Cycle**

| Symbol                          | Parameter                            | Min. | Max. | Unit | Conditions                                     |
|---------------------------------|--------------------------------------|------|------|------|--|
| t <sub>RWC</sub> <sup>[1]</sup> | Read Modify Write(RMW)<br>Cycle Time | 970  |      | ns   | t <sub>T</sub> = 20ns                          |
| <sup>t</sup> CRW                | CE Width During RMW                  | 730  | 3000 | ns   |  |
| <sup>t</sup> wc                 | WE to CE on                          | 0    |      | ns   |  |
| tw                              | WE to CE off                         | 400  |      | ns   | C <sub>load</sub> = 50pF, Load = One TTL Gate, |
| t <sub>WP</sub>                 | WE Pulse Width                       | 200  |      | ns   | Ref = 2.0V for High, 0.8V for Low.             |
| t <sub>DW</sub>                 | D <sub>IN</sub> to WE Set Up         | 0    |      | ns   |  |
| <sup>t</sup> DH                 | D <sub>IN</sub> Hold Time            | 0    |      | ns   |  |
| <sup>t</sup> co                 | CE to Output Delay                   |      | 330  | ns   |  |
| tACC                            | Access Time                          |      | 350  | ns   |  |
| twd                             | D <sub>OUT</sub> Valid After WE      | 0    |      | ns   | $t_{ACC} = t_{AC} + t_{CO} + 1t_{T}$           |

Note 1.  $t_{CRW} - t_W = t_{CO}$ 



## FULLY DECODED RANDOM ACCESS 4096 BIT DYNAMIC MEMORY

\*Access Time -- 420 ns max.

intel

\* Refresh Period -- 2 ms

The 2107A-5 is a version of the 2107A with 690ns read cycle time and 970ns write cycle time. Please refer to  $p_{000}$  9-67 for functional description, pin configuration, logic symbol, and block diagram. See page 2-68 for absolute  $m_{00} r_{10} p_{00}$  ratings and page 2-70 for capacitance specification. Refer to page 2-72 for read and write cycle timing definitions,  $q_{00}$  page 2-71 for read-modify-write cycle timing definitions.

### **D.C. and Operating Characteristics**

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{DD} = +12V \pm 5\%$ ,  $V_{CC} = +5V \pm 5\%$ ,  $V_{BB}[1] = -5V \pm 5\%$ ,  $V_{SS} = 0V$ , unless otherwise notes.

| Cumbal           | Demoster   |                    | Limits              |                    | Unit | Conditions   |
|------------------|--|--------------------|---------------------|--------------------|------|--|
| Symbol           | Parameter  | Min.               | Typ. <sup>[2]</sup> | Max.               | Unit | Conditions   |
| Iц               | Input Load Current<br>(all inputs except CE)       |                    | .01                 | 10                 | μA   | $V_{IN} = V_{IL MIN}$ to $V_{IH MAX}$  |
| ILC              | Input Load Current                                 |                    | .01                 | 10                 | μÁ   | VIN = VIL MIN to VIH MAX   |
| I <sub>LO</sub>  | Output Leakage Current for high impedance state    |                    | .01                 | 10                 | μA   | $CE = -1V \text{ to } +.8V \text{ or } \overline{CS} = 3.5V,$ $V_O = 0V \text{ to } 5.25V$ |
| I <sub>DD1</sub> | V <sub>DD</sub> Supply Current<br>during CE off[3] |                    | .1                  | 100                | μA   | CE = -1V to +.8V   |
| I <sub>DD2</sub> | V <sub>DD</sub> Supply Current<br>during CE on     |                    | 14                  | 22                 | mA   | CE = V <sub>IHC</sub> , T <sub>A</sub> = 25°C  |
| IDD AV           | Average V <sub>DD</sub> Supply<br>Current          |                    | 18                  | 28                 | mΑ   | Cycle time = 970ns, t <sub>CEW</sub> = 680ns<br>T <sub>A</sub> = 25°C, Fig. 1, 3           |
| I <sub>CC1</sub> | V <sub>CC</sub> Supply Current<br>during CE off    |                    | .01                 | 10                 | μA   | CE = -1V to +.8V   |
| I <sub>CC2</sub> | V <sub>CC</sub> Supply Current<br>during CE on     |                    | 5                   | 10                 | mA   | CE = V <sub>IHC</sub> , T <sub>A</sub> = 25°C  |
| ICC AV           | Average V <sub>CC</sub> Supply<br>Current          |                    | 4                   | 8                  | mA   | Cycle time = 970ns, t <sub>CEW</sub> = 680ns<br>T <sub>A</sub> = 25°C, Fig. 2, 4           |
| I <sub>BB</sub>  | V <sub>BB</sub> Supply Current                     |                    | 1                   | .100               | μA   |  |
| VIL              | Input Low Voltage <sup>[4]</sup>                   | -1.0               |                     | 0.8                | v    | · · · · · · · · · · · · · · · · · · ·  |
| VIH              | Input High Voltage <sup>[4]</sup>                  | 3.5                | 2                   | V <sub>CC</sub> +1 | v    |  |
| VILC             | CE Input Low Voltage <sup>[4]</sup>                | -1.0               |                     | +1.0               | v    |  |
| Чнс              | CE Input High Voltage                              | V <sub>DD</sub> -1 |                     | V <sub>DD</sub> +1 | v    |  |
| Vol              | Output Low Voltage[4]                              | 0.0                | ·                   | 0.45               | v    | I <sub>OL</sub> = 1.7mA, Fig. 6  |
| V <sub>OH</sub>  | Output High Voltage <sup>[4]</sup>                 | 2.4                |                     | Vcc                | v    | I <sub>OH</sub> = -100μA, Fig. 5   |

NOTES:

1. The only requirement for the sequence of applying voltage to the device is that VDD, VCC, and VSS should never be .3V more

negative than VBB.

3. The IDD and ICC currents flow to VSS. The IBB current is the sum of all leakage currents.

4. Referenced to V<sub>SS</sub> unless otherwise noted.

<sup>2.</sup> Typical values are for  $T_A = 25^{\circ}C$  and nominal power supply voltages.

**A.C. Characteristics**  $T_A = 0^{\circ}C$  to 70 °C,  $V_{DD} = 12V \pm 5\%$ ,  $V_{CC} = 5V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,

READ, WRITE, AND READ MODIFY/WRITE CYCLE V<sub>SS</sub> = 0V, unless otherwise noted.

| Symbol          | Parameter                                | Min. | Max. | Unit | Conditions  |
|-----------------|--|------|------|------|---|
| tREF            | Time Between Refresh                     |      | 2    | ms   | Ceramic package                                     |
|                 |  |      | 1    | ms   | Plastic package*                                    |
| t <sub>AC</sub> | Address to CE Set Up Time                | 0    |      | ns   | $t_{AC}$ is measured from end of address transition |
| t <sub>AH</sub> | Address Hold Time                        | 100  |      | ns   |   |
| tcc             | CE Off Time                              | 250  |      | ns   |   |
| t <sub>T</sub>  | CE Transition Time                       |      | 50   | ns   |   |
| tCF             | CE Off to Output<br>High Impedance State | 0    |      | ns   |   |

\*tREF of 2ms available by special request in plastic. Specify P2107AS1245.

### READ CYCLE

| Symbol | Parameter                | Min. | Max. | Unit | Conditions                                     |
|--------|--------------------------|------|------|------|--|
| tRCY   | Read Cycle Time          | 690  |      | ns   | t <sub>T</sub> = 20ns                          |
| tCER   | CE On Time During Read   | 400  | 3000 | ns   | · · · · ·                                      |
| tco    | CE Output Delay          |      | 400  | ns   | C <sub>load</sub> = 50pF, Load = One TTL Gate, |
| tACC   | Address to Output Access |      | 420  | ns   | Ref = 2.0V for High, 0.8V for Low.             |
| twl    | CE to WE                 | 0    |      | ns   | $t_{ACC} = t_{AC} + t_{CO} + 1t_{T}$           |
| twc    | WE to CE on              | 0    |      | ns   |  |

### WRITE CYCLE

| Symbol              | Parameter                    | Min. | Max. | Unit | Conditions            |
|---------------------|------------------------------|------|------|------|-----------------------|
| twcy                | Write Cycle Time             | 970  |      | ns   | t <sub>T</sub> = 20ns |
| tCEW                | CE Width During Write        | 680  | 3000 | ns   |                       |
| tw                  | WE to CE Off                 | 450  |      | ns   |                       |
| t <sub>WP</sub>     | WE Pulse Width               | 200  |      | ns   | · · · · ·             |
| t <sub>DW</sub>     | DIN to WE Set Up             | 0    |      | ns   |                       |
| t <sub>CD</sub> [1] | CE to D <sub>IN</sub> Set Up |      | 50   | ns   |                       |
| t <sub>DH</sub>     | D <sub>IN</sub> Hold Time    | 0    |      | ns   |                       |
| tww                 | WE Wait                      | 200  |      | ns   |                       |
| twc                 | WE to CE On                  | 0    |      | ns   |                       |

## **Read Modify Write Cycle**

| Symbol                          | Parameter                            | Min. | Max. | Unit | Conditions                                     |
|---------------------------------|--------------------------------------|------|------|------|--|
| t <sub>RWC</sub> <sup>[1]</sup> | Read Modify Write(RMW)<br>Cycle Time | 1140 |      | ns   | t <sub>T</sub> = 20ns                          |
| <sup>t</sup> CRW                | CE Width During RMW                  | 850  | 3000 | ns   |  |
| twc                             | WE to CE on                          | 0    |      | ns   |  |
| ťw                              | WE to CE off                         | 450  |      | ns   | C <sub>load</sub> = 50pF, Load = One TTL Gate, |
| twp                             | WE Pulse Width                       | 200  |      | ns   | Ref = 2.0V for High, 0.8V for Low.             |
| t <sub>DW</sub>                 | D <sub>IN</sub> to WE Set Up         | 0    | -    | ns   |  |
| t <sub>DH</sub>                 | D <sub>IN</sub> Hold Time            | 0    |      | ns   |  |
| tco                             | CE to Output Delay                   | · ·  | 400  | ns   |  |
| tACC                            | Access Time                          |      | 420  | ns   |  |
| two                             | D <sub>OUT</sub> Valid After WE      | 0    |      | ns   | $t_{ACC} = t_{AC} + t_{CO} + 1t_{T}$           |

Note 1.  $t_{CRW} - t_W = t_{CO}$ 

Silicon Gate MOS 2107A-8

## FULLY DECODED RANDOM ACCESS 4096 BIT DYNAMIC MEMORY

### \*Access Time -- 420 ns max.

In

\* Refresh Period -- 2 ms

The 2107A-8 is the lowest cost version of the 2107A. Please refer to page 2-67 for functional description, pin configuration, logic symbol, and block diagrams. See page 2-68 for absolute maximum ratings and page 2-70 for capacitance specification. Refer to page 2-72 for read and write cycle timing definitions, and page 2-71 for read-modify-write cycle timing definitions.

### **D.C. and Operating Characteristics**

 $T_{A} = 0^{\circ}C \text{ to } 55^{\circ}C, V_{DD} = +12V + 5\% - 2.5\%, V_{CC} = +5V \pm 5\%, V_{BB} \text{ [1]} = -5V \pm 5\%, V_{SS} = 0V, \text{ unless otherwise notes.}$ 

| Symbol           | Parameter  |                      | Limits              |                    | Unit | Conditions   |  |
|------------------|--|----------------------|---------------------|--------------------|------|--|--|
| Symbol           | Parameter  | Min.                 | Typ. <sup>[2]</sup> | Max.               | Unit | Conditions   |  |
| I <sub>LI</sub>  | Input Load Current<br>(all inputs except CE)       |                      | .01                 | 10                 | μA   | $V_{IN} = V_{IL MIN}$ to $V_{IH MAX}$  |  |
| ILC              | Input Load Current                                 |                      | .01                 | 10                 | μA   | VIN = VIL MIN to VIH MAX   |  |
| 100              | Output Leakage Current for high impedance state    |                      | .01                 | 10                 | μA   | CE = $-1V$ to +.8V or $\overline{CS}$ = 3.5V,<br>V <sub>O</sub> = 0V to 5.25V    |  |
| I <sub>DD1</sub> | V <sub>DD</sub> Supply Current<br>during CE off[3] |                      | .1                  | 100                | μA   | CE = -1V to +.8V   |  |
| I <sub>DD2</sub> | V <sub>DD</sub> Supply Current<br>during CE on     |                      | 14                  | 22                 | mA   | CE = V <sub>IHC</sub> , T <sub>A</sub> = 25°C                                    |  |
| IDD AV           | Average V <sub>DD</sub> Supply<br>Current          |                      | 18                  | 28                 | mA   | Cycle time = 970ns, t <sub>CEW</sub> = 680ns<br>T <sub>A</sub> = 25°C, Fig. 1, 3 |  |
| I <sub>CC1</sub> | V <sub>CC</sub> Supply Current<br>during CE off    |                      | .01                 | 10                 | μA   | CE = -1V to +.8V   |  |
| I <sub>CC2</sub> | V <sub>CC</sub> Supply Current<br>during CE on     |                      | 5                   | 10                 | mA   | CE = V <sub>IHC</sub> , T <sub>A</sub> = 25°C                                    |  |
| ICC AV           | Average V <sub>CC</sub> Supply<br>Current          |                      | 4                   | 8                  | mA   | Cycle time = 970ns, $t_{CEW}$ = 680ns<br>T <sub>A</sub> = 25°C, Fig. 2, 4        |  |
| I <sub>BB</sub>  | V <sub>BB</sub> Supply Current                     |                      | 1                   | 100                | μA   |  |  |
| VIL              | Input Low Voltage <sup>[4]</sup>                   | -1.0                 |                     | 0.8                | v    |  |  |
| Viн              | Input High Voltage <sup>[4]</sup>                  | 3.5                  |                     | V <sub>CC</sub> +1 | v    |  |  |
| VILC             | CE Input Low Voltage <sup>[4]</sup>                | -1.0                 |                     | +1.0               | v    |  |  |
| Чнс              | CE Input High Voltage                              | V <sub>DD</sub> -0.8 |                     | V <sub>DD</sub> +1 | v    |  |  |
| Vol              | Output Low Voltage <sup>[4]</sup>                  | 0.0                  |                     | 0.45               | v    | I <sub>OL</sub> = 1.7mA, Fig. 6  |  |
| Voн              | Output High Voltage <sup>[4]</sup>                 | 2.4                  |                     | V <sub>CC</sub>    | v    | I <sub>OH</sub> = -100μA, Fig. 5   |  |

NOTES:

2. Typical values are for  $T_A = 25^{\circ}C$  and nominal power supply voltages.

4. Referenced to V<sub>SS</sub> unless otherwise noted.

The only requirement for the sequence of applying voltage to the device is that V<sub>DD</sub>, V<sub>CC</sub>, and V<sub>SS</sub> should never be .3V more negative than V<sub>BB</sub>.

<sup>3.</sup> The IDD and ICC currents flow to VSS. The IBB current is the sum of all leakage currents.

**A.C. Characteristics**  $T_A = 0^{\circ}C$  to 55°C,  $V_{DD} = 12V +5\% -2.5\%$ ,  $V_{CC} = 5V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,

READ, WRITE, AND READ MODIFY/WRITE CYCLE V<sub>SS</sub> = 0V, unless otherwise noted.

| Symbol          | Parameter                                | Min. | Max. | Unit | Conditions  |
|-----------------|--|------|------|------|---|
| tREF            | Time Between Refresh                     |      | 2    | ms   | Ceramic package                                     |
|                 |  |      | 1    | ms   | Plastic package*                                    |
| t <sub>AC</sub> | Address to CE Set Up Time                | 0    |      | ns   | $t_{AC}$ is measured from end of address transition |
| t <sub>AH</sub> | Address Hold Time                        | 100  |      | ns   |   |
| tcc             | CE Off Time                              | 250  |      | ns   |   |
| t <sub>T</sub>  | CE Transition Time                       |      | 50   | ns   |   |
| t <sub>CF</sub> | CE Off to Output<br>High Impedance State | 0    |      | ns   |   |

\*tREF of 2ms is available by special request in plastic. Specify P2107AS987.

### **READ CYCLE**

| Symbol           | Parameter                | Min. | Max. | Unit | Conditions                                     |
|------------------|--------------------------|------|------|------|--|
| tRCY             | Read Cycle Time          | 690  |      | ns   | t <sub>T</sub> = 20ns                          |
| <sup>t</sup> CER | CE On Time During Read   | 400  | 3000 | ns   |  |
| t <sub>CO</sub>  | CE Output Delay          |      | 400  | ns   | C <sub>load</sub> = 50pF, Load = One TTL Gate, |
| tACC             | Address to Output Access |      | 420  | ns   | Ref = 2.0V for High, 0.8V for Low.             |
| twL              | CE to WE                 | 0    |      | ns   | $t_{ACC} = t_{AC} + t_{CO} + 1t_{T}$           |
| twc              | WE to CE on              | 0    |      | ns   |  |

### WRITE CYCLE

| Symbol              | Parameter                    | Min. | Max. | Unit | Conditions                            |
|---------------------|------------------------------|------|------|------|---------------------------------------|
| twcy                | Write Cycle Time             | 970  |      | ns   | t <sub>T</sub> = 20ns                 |
| tCEW                | CE Width During Write        | 680  | 3000 | ns   |                                       |
| tw                  | WE to CE Off                 | 450  |      | ns   |                                       |
| t <sub>WP</sub>     | WE Pulse Width               | 200  |      | ns   | · · · · · · · · · · · · · · · · · · · |
| t <sub>DW</sub>     | D <sub>IN</sub> to WE Set Up | 0    |      | ns   |                                       |
| t <sub>CD</sub> [1] | CE to D <sub>IN</sub> Set Up |      | 50   | ns   |                                       |
| t <sub>DH</sub>     | D <sub>IN</sub> Hold Time    | 0    |      | ns   |                                       |
| tww                 | WE Wait                      | 200  |      | ns   |                                       |
| twc                 | WE to CE On                  | 0    |      | ns   |                                       |

## Read Modify Write Cycle

| Symbol                          | Parameter                            | Min. | Max. | Unit | Conditions                                     |
|---------------------------------|--------------------------------------|------|------|------|--|
| <sup>t</sup> RWC <sup>[1]</sup> | Read Modify Write(RMW)<br>Cycle Time | 1140 |      | ns   | t <sub>T</sub> = 20ns                          |
| <sup>t</sup> CRW                | CE Width During RMW                  | 850  | 3000 | ns   |  |
| twc                             | WE to CE on                          | 0    |      | , ns |  |
| tw                              | WE to CE off                         | 450  |      | ns   | C <sub>load</sub> = 50pF, Load = One TTL Gate, |
| twp                             | WE Pulse Width                       | 200  |      | ns   | Ref = 2.0V for High, 0.8V for Low.             |
| <sup>t</sup> ow                 | D <sub>IN</sub> to WE Set Up         | 0    |      | ns   |  |
| <sup>t</sup> DH                 | D <sub>IN</sub> Hold Time            | 0    |      | ns   |  |
| <sup>t</sup> co                 | CE to Output Delay                   |      | 400  | ns   |  |
| tACC                            | Access Time                          |      | 420  | ns   | $t_{ACC} = t_{AC} + t_{CO} + 1t_{T}$           |
| twd                             | D <sub>OUT</sub> Valid After WE      | 0    |      | ns   |  |

Note 1. t<sub>CRW</sub> - t<sub>W</sub> = t<sub>CO</sub>

Silicon Gate MOS 2107B

## FULLY DECODED RANDOM ACCESS 4096 BIT DYNAMIC MEMORY

\* Access Time -- 200 ns max.
 Read, Write Cycle Times -- 400 ns max.
 \* Refresh Period -- 2 ms


- Low Cost Per Bit
- Low Standby Power
- Easy System Interface
- Only One High Voltage Input Signal – Chip Enable
- TTL Compatible -- All Address, Data, Write Enable, Chip Select Inputs
- Read-Modify-Write Cycle Time-- 520 ns

- Address Registers Incorporated on the Chip
- Simple Memory Expansion Chip Select Input Lead
- Fully Decoded On Chip Address Decode
- Output is Three State and TTL Compatible
- Industry Standard 22-Pin Configuration

The Intel<sup>®</sup>2107B is a 4096 word by 1 bit dynamic n-channel MOS RAM. It was designed for memory applications where very low cost and large bit storage are important design objectives. The 2107B uses dynamic circuitry which reduces the standby power dissipation.

Reading information from the memory is non-destructive. Refreshing is most easily accomplished by performing one read cycle on each of the 64 row addresses. Each row address must be refreshed every two milliseconds. The memory is refreshed whether Chip Select is a logic one or a logic zero.

The 2107B is fabricated with n-channel silicon gate technology. This technology allows the design and production of high performance, easy to use MOS circuits and provides a higher functional density on a monolithic chip than other MOS technologies. The 2107B uses a single transistor cell to achieve high speed and low cost. It is a replacement for the 2107A.



2-81

### **Absolute Maximum Ratings\***

| Temperature Under Bias  | ′0°C |
|---|------|
| Storage Temperature   | i0°C |
| All Input or Output Voltages with Respect to the most Negative Supply Voltage, VBB                      | ).3V |
| Supply Voltages V <sub>DD</sub> , V <sub>CC</sub> , and V <sub>SS</sub> with Respect to V <sub>BB</sub> | ).3V |
| Power Dissipation   | 25W  |

#### \*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **D.C. and Operating Characteristics**


 $T_{A} = 0^{\circ}C \text{ to } 70^{\circ}C, V_{DD} = +12V \pm 5\%, V_{CC} = +5V \pm 5\%, V_{BB} [1] = -5V \pm 5\%, V_{SS} = 0V, \text{ unless otherwise noted.}$ 


| Council of           | D  |                    | Limits              |                    |      |   |  |
|----------------------|--|--------------------|---------------------|--------------------|------|---|--|
| Symbol               | Parameter  | Min.               | Typ. <sup>[2]</sup> | Max.               | Unit | Conditions  |  |
| ILI                  | Input Load Current<br>(all inputs except CE)                   |                    | .01                 | 10                 | μA   | V <sub>IN</sub> = V <sub>IL MIN</sub> to V <sub>IH MAX</sub>  |  |
| ILC                  | Input Load Current   |                    | .01                 | 10                 | μA   | V <sub>IN</sub> = V <sub>IL MIN</sub> to V <sub>IH MAX</sub>  |  |
| lI <sub>LO</sub>     | Output Leakage Current for high impedance state                |                    | .01                 | 10                 | μA   | $CE = V_{ILC} \text{ or } \overline{CS} = V_{IH}$ $V_0 = 0V \text{ to } 5.25V$                        |  |
| I <sub>DD1</sub>     | V <sub>DD</sub> Supply Current<br>during CE off <sup>[3]</sup> |                    | 110                 | 200                | μA   | CE = -1V to +.6V  |  |
| I <sub>DD2</sub>     | V <sub>DD</sub> Supply Current<br>during CE on                 |                    | 80                  | 100                | mA   | CE = V <sub>IHC</sub> , T <sub>A</sub> = 25°C   |  |
| DD AV1               | Average V <sub>DD</sub> Current                                |                    | 55                  | 80                 | mA   | Cycle time=400ns, $T_{CE} = 230$ ns $T_{CE} = 25^{\circ}$ C   |  |
| IDD AV2              | Average V <sub>DD</sub> Current                                |                    | 27                  | 40                 | mA   | $t_{CE} = 230 \text{ ns}$<br>Cycle time = 1000 ns,<br>$t_{CE} = 230 \text{ ns}$ T <sub>A</sub> = 25°C |  |
| I <sub>CC1</sub> [4] | V <sub>CC</sub> Supply Current<br>during CE off                |                    | .01                 | 10                 | μA   | $CE = V_{ILC} \text{ or } \overline{CS} = V_{IH}$   |  |
| IBB-                 | V <sub>BB</sub> Supply Current                                 |                    | 5                   | 100                | μΑ   |   |  |
| VIL                  | Input Low Voltage  | -1.0               |                     | 0.6                | V    | t <sub>T</sub> = 20ns – See Figure 4  |  |
| V <sub>IH</sub>      | Input High Voltage   | 2.4                |                     | V <sub>CC</sub> +1 | V    |   |  |
| VILC                 | CE Input Low Voltage   | -1.0               |                     | +1.0               | V    |   |  |
| VIHC                 | CE Input High Voltage  | V <sub>DD</sub> -1 |                     | V <sub>DD</sub> +1 | V    |   |  |
| VOL                  | Output Low Voltage   | 0.0                |                     | 0.45               | V    | I <sub>OL</sub> = 2.0mA   |  |
| V <sub>OH</sub>      | Output High Voltage  | 2.4                |                     | V <sub>cc</sub>    | V    | I <sub>OH</sub> = -2.0mA  |  |


NOTES:

- The only requirement for the sequence of applying voltage to the device is that V<sub>DD</sub>, V<sub>CC</sub>, and V<sub>SS</sub> should never be .3V more negative than V<sub>BB</sub>.
- 2. Typical values are for  $T_A = 25^{\circ}$  C and nominal power supply voltages.
- 3. The IDD and ICC currents flow to VSS. The IBB current is the sum of all leakage currents.
- 4. During CE on  $V_{CC}$  supply current is dependent on output loading,  $V_{CC}$  is connected to output buffer only.

## **Typical Characteristics**












Fig. 7. TYPICAL REFRESH VS. TEMPERATURE




Fig. 2. TYPICAL IDD AVERAGE VS. CYCLE TIME







Fig. 4. TYPICAL VIL MAX VS. CE RISE TIME











## **A.C. Characteristics** $T_A = 0^{\circ}C$ to 70 °C, $V_{DD} = 12V \pm 5\%$ , $V_{CC} = 5V \pm 5\%$ , $V_{BB} = -5V \pm 5\%$ ,

READ, WRITE, AND READ MODIFY/WRITE CYCLE V<sub>SS</sub> = 0V, unless otherwise noted.

| Symbol          | Parameter                                | Min. | Max. | Unit | Conditions  |
|-----------------|--|------|------|------|---|
| tREF            | Time Between Refresh                     |      | 2    | ms   | · · · · · ·   |
| t <sub>AC</sub> | Address to CE Set Up Time                | 0    |      | ns   | $t_{AC}$ is measured from end of address transition |
| t <sub>AH</sub> | Address Hold Time                        | 50   |      | ns   |   |
| tcc             | CE Off Time                              | 130  |      | ns   |   |
| t <sub>T</sub>  | CE Transition Time                       | 10   | 40   | ns   |   |
| t <sub>CF</sub> | CE Off to Output<br>High Impedance State | 0    |      | ns   |   |

### **READ CYCLE**

| Symbol          | Parameter                | Min. | Max. | Unit | Conditions                                     |
|-----------------|--------------------------|------|------|------|--|
| t <sub>CY</sub> | Cycle Time               | 400  |      | ns   | t <sub>T</sub> = 20ns                          |
| tCE             | CE On Time               | 230  | 3000 | ns   |  |
| t <sub>CO</sub> | CE Output Delay          |      | 180  | ns   | C <sub>load</sub> = 50pF, Load = One TTL Gate, |
| tACC            | Address to Output Access |      | 200  | ns   | Ref = 2.0V.                                    |
| twL             | CE to WE                 | 0    |      | ns   | $t_{ACC} = t_{AC} + t_{CO} + 1t_{T}$           |
| twc             | WE to CE on              | 0    |      | ns   |  |

### WRITE CYCLE

| Symbol              | Parameter                    | Min. | Max. | Unit | Conditions            |
|---------------------|------------------------------|------|------|------|-----------------------|
| tcy                 | Cycle Time                   | 400  |      | ns   | t <sub>T</sub> = 20ns |
| t <sub>CE</sub>     | CE On Time                   | 230  | 3000 | ns   |                       |
| t <sub>W</sub>      | WE to CE Off                 | 150  |      | ns   |                       |
| tcw                 | CE to WE                     | 100  |      | ns   |                       |
| t <sub>DW</sub> [2] | D <sub>IN</sub> to WE Set Up | 0    |      | ns   |                       |
| t <sub>DH</sub>     | D <sub>IN</sub> Hold Time    | 0    |      | ns   |                       |
| t <sub>WP</sub>     | WE Pulse Width               | 50   |      | ns   | · · · ·               |

### Capacitance<sup>[3]</sup> T<sub>A</sub> = 25°C


| Symbol          | Test                               |    | c And<br>iic Pkg.<br>Max. | Unit | Conditions                        |
|-----------------|------------------------------------|----|---------------------------|------|-----------------------------------|
| C <sub>AD</sub> | Address Capacitance, CS            | 4  | 6                         | , pF | V <sub>IN</sub> = V <sub>SS</sub> |
| C <sub>CE</sub> | CE Capacitance                     | 17 | 25                        | pF   | V <sub>IN</sub> = V <sub>SS</sub> |
| COUT            | Data Output Capacitance            | 5  | 7                         | pF   | V <sub>OUT</sub> = 0V             |
| CIN             | D <sub>IN</sub> and WE Capacitance | 8  | 10                        | pF   | V <sub>IN</sub> = V <sub>SS</sub> |

Notes: 1. A.C. characteristics are guaranteed only if cumulative CE on time during tREF is ≤60% of tREF.

2. If WE is low before CE goes high then DIN must be valid when CE goes high.

3. Capacitance measured with Boonton Meter or effective capacitance calculated from the equation

 $C = \frac{I\Delta t}{\Delta V}$  with the current equal to a constant 20mA.



Read and Refresh Cycle <sup>[1]</sup> (Numbers in parentheses are for minimum cycle timing in ns)

NOTES: 1. For Refresh cycle row and column addresses must be stable before t<sub>AC</sub> and remain stable for entire t<sub>AH</sub> period. 2. V<sub>IL</sub> MAX is the reference level for measuring timing of the addresses, CS, WE, and D<sub>IN</sub>.

VIH MIN is the reference level for measuring timing of the addresses, CS, WE, and DIN
 VIH MIN is the reference level for measuring timing of the addresses, CS, WE, and DIN

VIA initial state reference level for measuring timing of the addresse
 V<sub>SS</sub> +2.0V is the reference level for measuring timing of CE.

5.  $V_{DD}$  -2V is the reference level for measuring timing of CE.


6.  $V_{SS}$  +2.0V is the reference level for measuring the timing of  $\overline{D_{OUT}}$ .

7. During CE high typically 0.5mA will be drawn from any address pin which is switched from low to high.

### Read Modify Write Cycle<sup>[1]</sup>

| Symbol           | Parameter                            | Min. | Max. | Unit | Conditions                                     |
|------------------|--------------------------------------|------|------|------|--|
| <sup>t</sup> RWC | Read Modify Write(RMW)<br>Cycle Time | 520  |      | ns   | t <sub>T</sub> = 20ns                          |
| tCRW             | CE Width During RMW                  | 350  | 3000 | ns   |  |
| twc              | WE to CE on                          | 0    |      | ns   | · · · · · ·                                    |
| tw               | WE to CE off                         | 150  |      | ns   | C <sub>load</sub> = 50pF, Load = One TTL Gate, |
| t <sub>WP</sub>  | WE Pulse Width                       | 50   |      | ns   | Ref = 2.0V                                     |
| t <sub>DW</sub>  | D <sub>IN</sub> to WE Set Up         | 0    |      | ns   |  |
| t <sub>DH</sub>  | D <sub>IN</sub> Hold Time            | 0    |      | ns   |  |
| tco              | CE to Output Delay                   | · •  | 180  | ns   |  |
| tACC             | Access Time                          |      | 200  | ns   | $t_{ACC} = t_{AC} + t_{CO} + 1t_{T}$           |


#### (Numbers in parentheses are for minimum cycle timing in ns.)



#### NOTES:

- 1. A.C. characteristics are guaranteed only if cumulative CE on time during tREF is <60% of tREF. For continuous Read-Modify-Write operation t<sub>CC</sub> and t<sub>RWC</sub> should be increased to at least 195ns and 585 ns, respectively. 2. V<sub>IL</sub> MAX is the reference level for measuring timing of the addresses, CS, WE, and D<sub>IN</sub>.
- 3. VIH MIN is the reference level for measuring timing of the addresses, CS, WE, and DIN.
- 4. V<sub>SS</sub> +2.0V is the reference level for measuring timing of CE.
- 5. VDD -2V is the reference level for measuring timing of CE.
- 6.  $V_{SS}$  +2.0V is the reference level for measuring the timing of  $\overline{D_{OUT}}$ .
- 7. WE must be at VIH until end of tCO.
- 8. During CE high typically 0.5mA will be drawn from any address pin which is switched from low to high.

### **Typical Current Transients vs. Time**



### **Applications**

#### Refresh

The 2107B is refreshed by either a read cycle, write cycle, or read-modify write cycle. Only the selected row of memory array is refreshed. The row address is selected by the input signals A<sub>0</sub> thru A<sub>5</sub>. Each individual row address must receive at least one refresh cycle within any two milliseconds time period.

If a read cycle is used for refreshing, then the chip select input,  $\overline{CS}$ , can be a logic high or a logic low. If a write cycle or read-modify write cycle is used to refresh the device, then  $\overline{CS}$  must be a logic high. This will prevent writing into the memory during refresh.

#### Power Dissipation

The operating power dissipation of a selected device is the sum of  $V_{DD} \times I_{DDAV}$  and  $V_{BB} \times I_{BB}$ . For a cycle of 400ns and  $t_{CE}$  of 230ns typical power dissipation is 660mW.

### Standby Power


The 2107B is a dynamic RAM therefore when  $V_{CE} = V_{ILC}$  very little power is dissipated. In a typical system most devices are in standby with  $V_{CE}$  at  $V_{ILC}$ . During this time only leakage currents flow (i.e.,  $I_{DD1}$ ,  $I_{CC1}$ ,  $I_{BB}$ ,  $I_{LO}$ ,  $I_{L1}$ ). The power dissipated during this inactive period is typically 1.4mW. The typical power dissipation required to perform refresh during standby is the refresh duty cycle, 1.3%, multiplied by the operating power dissipation, or 8.6mW. The total power dissipation during standby is then 10.0mW typical.

### System Interfaces and Filtering

On the following page is an example of a 16K x 9 bit memory system. Device decoding is done with the CE input. All devices are unselected during refresh with  $\overline{CS}$ . The 3210, 3230, 3235, and 3404 are standard Intel products. Decoupling is indicated by "1" for V<sub>DD</sub> to V<sub>SS</sub> and "2" for V<sub>BB</sub> to V<sub>SS</sub>. I<sub>DD</sub> and I<sub>BB</sub> current surges at the CE transitions make adequate decoupling of these supplies important. It is recommended that 1µF high frequency, low inductance capacitors be used on double sided boards. V<sub>CC</sub> to V<sub>SS</sub> decoupling is required only on the devices located around the periphery of the array. For each 36 devices a 100µF tantalum or equivalent capacitor should be placed from V<sub>DD</sub> to V<sub>SS</sub> close to the array.

### **Typical System**

16K X 9 BIT MEMORY CIRCUIT



RAMs

Silicon Gate MOS 2107B-4

## FULLY DECODED RANDOM ACCESS 4096 BIT DYNAMIC MEMORY

# \* Access Time -- 270 ns max. \* Read, Write Cycle Times -- 470 ns max.

The 2107B-4 is a medium speed version of the 2107B. Please refer to page 2-81 for pin configuration, logic symbol, and block diagram. See page 2-82 for absolute maximum ratings and page 2-83 for typical characteristics. Refer to pages 2-85 and 2-86 for timing definitions, page 2-84 for capacitance, and pages 2-87 and 2-88 for applications information.

### **D.C. and Operating Characteristics**

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{DD} = +12V \pm 5\%$ ,  $V_{CC} = +5V \pm 5\%$ ,  $V_{BB}$ <sup>[1]</sup> = -5V ± 5%;  $V_{SS} = 0V$ , unless otherwise noted.

| Symbol               | Parameter  |                    | Limits  |                    |      | Conditions  |
|----------------------|--|--------------------|---------|--------------------|------|---|
|                      |  | Min.               | Typ.[2] | Max.               | Unit |   |
| I <sub>LI</sub>      | Input Load Current<br>(all inputs except CE)                   |                    | .01     | 10                 | μA   | V <sub>IN</sub> = V <sub>IL MIN</sub> to V <sub>IH MAX</sub>                            |
| ILC                  | Input Load Current   |                    | .01     | 10                 | μΑ   | V <sub>IN</sub> = V <sub>IL MIN</sub> to V <sub>IH MAX</sub>                            |
| li <sub>LO</sub>     | Output Leakage Current for high impedance state                |                    | .01     | 10                 | μΑ   | $CE = V_{ILC} \text{ or } \overline{CS} = V_{IH}$ $V_0 = 0V \text{ to } 5.25V$          |
| I <sub>DD1</sub>     | V <sub>DD</sub> Supply Current<br>during CE off <sup>[3]</sup> |                    | 110     | 200                | μA   | CE = -1V to +.6V  |
| I <sub>DD2</sub>     | V <sub>DD</sub> Supply Current<br>during CE on                 |                    | 80      | 100                | mA   | CE = V <sub>IHC</sub> , T <sub>A</sub> = 25°C   |
| IDD AV1              | Average V <sub>DD</sub> Current                                |                    | 55      | 80                 | mA   | Cycle time=470ns,<br>t <sub>CE</sub> = 300ns<br>Cycle time=1000ns, $-T_A = 25^{\circ}C$ |
| IDD AV2              | Average V <sub>DD</sub> Current                                |                    | 27      | 40                 | mA   | Cycle time = 1000ns,<br>t <sub>CE</sub> = 300ns   |
| I <sub>CC1</sub> [4] | V <sub>CC</sub> Supply Current<br>during CE off                |                    | .01     | 10                 | μA   | $CE = V_{ILC} \text{ or } \overline{CS} = V_{IH}$                                       |
| IBB                  | V <sub>BB</sub> Supply Current                                 |                    | 5       | 100                | μΑ   |   |
| VIL                  | Input Low Voltage  | -1.0               |         | 0.6                | V    | t <sub>T</sub> = 20ns – See Figure 4  |
| VIH                  | Input High Voltage   | 2.4                |         | V <sub>CC</sub> +1 | V    |   |
| VILC                 | CE Input Low Voltage   | -1.0               |         | +1.0               | V    |   |
| VIHC                 | CE Input High Voltage  | V <sub>DD</sub> -1 |         | V <sub>DD</sub> +1 | V    |   |
| Vol                  | Output Low Voltage   | 0.0                |         | 0.45               | V    | I <sub>OL</sub> = 2.0mA   |
| V <sub>OH</sub>      | Output High Voltage  | 2.4                |         | V <sub>CC</sub>    | V    | I <sub>OH</sub> = -2.0mA  |

NOTES:

negative than VBB.

- 3. The IDD and ICC currents flow to VSS. The IBB current is the sum of all leakage currents.
- 4. During CE on V<sub>CC</sub> supply current is dependent on output loading, V<sub>CC</sub> is connected to output buffer only.

<sup>1.</sup> The only requirement for the sequence of applying voltage to the device is that VDD, VCC, and VSS should never be .3V more

<sup>2.</sup> Typical values are for  $T_A = 25^{\circ}$  C and nominal power supply voltages.

**A.C. Characteristics**  $T_{A} = 0^{\circ}C$  to 70 °C,  $V_{DD} = 12V \pm 5\%$ ,  $V_{CC} = 5V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,

READ, WRITE, AND READ MODIFY/WRITE CYCLE V<sub>SS</sub> = 0V, unless otherwise noted.

| Symbol          | Parameter                                | Min. | Max. | Unit  | Conditions  |
|-----------------|--|------|------|-------|---|
| tREF            | Time Between Refresh                     |      | 2    | ms    |   |
| tAC             | Address to CE Set Up Time                | 0    |      | ns    | $t_{AC}$ is measured from end of address transition |
| t <sub>AH</sub> | Address Hold Time                        | 50   |      | ns    |   |
| tcc             | CE Off Time                              | 130  |      | ns    |   |
| tT              | CE Transition Time                       | 10   | 40   | ns ns |   |
| <sup>t</sup> CF | CE Off to Output<br>High Impedance State | 0    |      | ns    |   |

### **READ CYCLE**

| Symbol          | Parameter                | Min. | Max. | Unit | Conditions                                     |
|-----------------|--------------------------|------|------|------|--|
| t <sub>CY</sub> | Cycle Time               | 470  |      | ns   | t <sub>T</sub> = 20ns                          |
| tCE             | CE On Time               | 300  | 3000 | ns   |  |
| tco             | CE Output Delay          |      | 250  | ns   | C <sub>load</sub> = 50pF, Load = One TTL Gate, |
| tACC            | Address to Output Access |      | 270  | ns   | Ref = 2.0V.                                    |
| tw∟             | CE to WE                 | 0    |      | ns   | $t_{ACC} = t_{AC} + t_{CO} + 1t_{T}$           |
| twc             | WE to CE on              | 0    |      | ns   |  |

### WRITE CYCLE

| Symbol              | Parameter                    | Min. | Max. | Unit | Conditions            |
|---------------------|------------------------------|------|------|------|-----------------------|
| t <sub>CY</sub>     | Cycle Time                   | 470  |      | ns   | t <sub>T</sub> = 20ns |
| tCE                 | CE On Time                   | 300  | 3000 | ns   |                       |
| tw                  | WE to CE Off                 | 150  |      | ns   |                       |
| tcw                 | CE to WE                     | 100  |      | ns   |                       |
| t <sub>DW</sub> [2] | D <sub>IN</sub> to WE Set Up | 0    |      | ns   |                       |
| t <sub>DH</sub>     | D <sub>IN</sub> Hold Time    | 0    |      | ns   |                       |
| twp                 | WE Pulse Width               | 50   |      | ns   |                       |

### **Read Modify Write Cycle**<sup>[1]</sup>

| Symbol           | Parameter                            | Min. | Max. | Unit | Conditions                                     |
|------------------|--------------------------------------|------|------|------|--|
| <sup>t</sup> RWC | Read Modify Write(RMW)<br>Cycle Time | 590  |      | ns   | t <sub>T</sub> = 20ns                          |
| tCRW             | CE Width During RMW                  | 420  | 3000 | ns   |  |
| <sup>t</sup> wc  | WE to CE on                          | 0    |      | ns   |  |
| tw               | WE to CE off                         | 150  |      | ns   | C <sub>load</sub> = 50pF, Load = One TTL Gate, |
| t <sub>WP</sub>  | WE Pulse Width                       | 50   |      | ns   | Ref = 2.0V                                     |
| t <sub>DW</sub>  | D <sub>IN</sub> to WE Set Up         | 0    |      | ns   |  |
| t <sub>DH</sub>  | D <sub>IN</sub> Hold Time            | 0    |      | ns   |  |
| t <sub>co</sub>  | CE to Output Delay                   |      | 250  | ns   |  |
| tACC             | Access Time                          |      | 270  | ns   | $t_{ACC} = t_{AC} + t_{CO} + 1t_{T}$           |

NOTE:

 A.C. characteristics are guaranteed only if cumulative CE on time during tREF is ≤65% of tREF. For continuous Read-Modify-Write operation, t<sub>CC</sub> and t<sub>RWC</sub> should be increased to at least 185ns and 645ns, respectively.

# Silicon Gate MOS 2107B-6

# FULLY DECODED RANDOM ACCESS 4096 BIT DYNAMIC MEMORY

### \* Access Time -- 350 ns max. \* Read, Write Cycle Times – 800 ns max.

The 2107B-6 is a version of the 2107B which is useful in microcomputer and terminal applications. Please refer to page 2-81 for pin configuration, logic symbol, and block diagram. See page 2-82 for absolute maximum ratings and page 2-83 for typical characteristics. Refer to pages 2-85 and 2-86 for timing definitions, page 2-84 for capacitance and pages 2-87 and 2-88 for applications information.

### **D.C. and Operating Characteristics**

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{DD} = +12V \pm 5\%$ ,  $V_{CC} = +5V \pm 5\%$ ,  $V_{BB}$ <sup>[1]</sup> = -5V ± 5%,  $V_{SS} = 0V$ , unless otherwise noted.

| 0                    |  |                    | Limits  |                    |      |  |  |
|----------------------|--|--------------------|---------|--------------------|------|--|--|
| Symbol               | Parameter  | Min.               | Typ.[2] | Max.               | Unit | Conditions   |  |
| LI                   | Input Load Current<br>(all inputs except CE)                   |                    | .01     | 10                 | μA   | $V_{IN} = V_{IL MIN}$ to $V_{IH MAX}$  |  |
| ILC                  | Input Load Current   |                    | .01     | 10.                | μA   | VIN = VIL MIN to VIH MAX   |  |
| IILO I               | Output Leakage Current<br>for high impedance state             |                    | .01     | 10                 | μA   | $CE = V_{ILC} \text{ or } \overline{CS} = V_{IH}$ $V_0 = 0V \text{ to } 5.25V$ |  |
| I <sub>DD1</sub>     | V <sub>DD</sub> Supply Current<br>during CE off <sup>[3]</sup> |                    | 110     | 200                | μA   | CE = -1V to +.6V   |  |
| I <sub>DD2</sub>     | V <sub>DD</sub> Supply Current<br>during CE on                 |                    | 80      | 100                | mA   | CE = V <sub>IHC</sub> , T <sub>A</sub> = 25°C                                  |  |
| IDD AV1              | Average V <sub>DD</sub> Current                                |                    | 45      | 70                 | mA   | Cycle time = 800ns.<br>t <sub>CE</sub> = 380ns<br>T <sub>A</sub> = 25°C        |  |
| I <sub>CC1</sub> [4] | V <sub>CC</sub> Supply Current<br>during CE off                |                    | .01     | 10                 | μA   | $CE = V_{ILC} \text{ or } \overline{CS} = V_{IH}$                              |  |
| IBB                  | V <sub>BB</sub> Supply Current                                 |                    | 5       | 100                | μΑ   | •  |  |
| VIL                  | Input Low Voltage  | -1.0               |         | 0.6                | V    | t <sub>T</sub> = 20ns – See Figure 4   |  |
| VIH                  | Input High Voltage   | 3.5                |         | V <sub>CC</sub> +1 | V    |  |  |
| VILC                 | CE Input Low Voltage   | -1.0               |         | +1.0               | V    |  |  |
| VIHC                 | CE Input High Voltage  | V <sub>DD</sub> -1 |         | V <sub>DD</sub> +1 | V    |  |  |
| VOL                  | Output Low Voltage   | 0.0                |         | 0.45               | V    | I <sub>OL</sub> = 2.0mA  |  |
| V <sub>OH</sub>      | Output High Voltage  | 2.4                |         | V <sub>CC</sub>    | V    | I <sub>OH</sub> = -2.0mA   |  |

NOTES:

1. The only requirement for the sequence of applying voltage to the device is that V<sub>DD</sub>, V<sub>CC</sub>, and V<sub>SS</sub> should never be .3V more negative than V<sub>BB</sub>.

2. Typical values are for  $T_A = 25^{\circ}C$  and nominal power supply voltages.

4. During CE on V<sub>CC</sub> supply current is dependent on output loading, V<sub>CC</sub> is connected to output buffer only.

RAMs

<sup>3.</sup> The IDD and ICC currents flow to VSS. The IBB current is the sum of all leakage currents.

# SILICON GATE MOS 2107B-6

# **A.C. Characteristics** $T_A = 0^{\circ}C$ to 70°C, $V_{DD} = 12V \pm 5\%$ , $V_{CC} = 5V \pm 5\%$ , $V_{BB} = -5V \pm 5\%$ ,

READ, WRITE, AND READ MODIFY/WRITE CYCLE V<sub>SS</sub> = 0V, unless otherwise noted.

| Symbol          | Parameter                                | Min. | Max. | Unit | Conditions  |
|-----------------|--|------|------|------|---|
| tREF            | Time Between Refresh                     |      | 1    | ms   |   |
| tAC             | Address to CE Set Up Time                | 10   |      | ns   | $t_{AC}$ is measured from end of address transition |
| t <sub>AH</sub> | Address Hold Time                        | 100  |      | ns . |   |
| tcc             | CE Off Time                              | 380  |      | ns   |   |
| t <sub>T</sub>  | CE Transition Time                       | 10   | 40   | ns - |   |
| <sup>t</sup> CF | CE Off to Output<br>High Impedance State | 0    |      | ns   |   |

#### **READ CYCLE**

| Symbol          | Parameter                | Min. | Max. | Unit | Conditions                                     |
|-----------------|--------------------------|------|------|------|--|
| t <sub>CY</sub> | Cycle Time               | 800  |      | ns   | t <sub>T</sub> = 20ns                          |
| <sup>t</sup> CE | CE On Time               | 380  | 3000 | ns   |  |
| tco             | CE Output Delay          |      | 320  | ns   | C <sub>load</sub> = 50pF, Load = One TTL Gate, |
| tACC            | Address to Output Access |      | 350  | ns   | Ref = 2.0V.                                    |
| twL             | CE to WE                 | 0    |      | ns   | $t_{ACC} = t_{AC} + t_{CO} + 1t_{T}$           |
| twc             | WE to CE on              | 0    |      | ns   |  |

#### WRITE CYCLE

| Symbol              | Parameter                    | Min. | Max. | Unit | Conditions            |
|---------------------|------------------------------|------|------|------|-----------------------|
| tcy                 | Cycle Time                   | 800  |      | ns   | t <sub>T</sub> = 20ns |
| t <sub>CE</sub>     | CE On Time                   | 380  | 3000 | ns   |                       |
| tw                  | WE to CE Off                 | 200  |      | ns   |                       |
| tcw                 | CE to WE                     | 150  |      | ns   |                       |
| t <sub>DW</sub> [2] | D <sub>IN</sub> to WE Set Up | 0    |      | ns . |                       |
| t <sub>DH</sub>     | D <sub>IN</sub> Hold Time    | 0    |      | ns   |                       |
| twp                 | WE Pulse Width               | 100  |      | ns   |                       |

# Read Modify Write Cycle<sup>[1]</sup>

| Symbol             | Parameter                            | Min. | Max. | Unit | Conditions                                     |
|--------------------|--------------------------------------|------|------|------|--|
| tRWC               | Read Modify Write(RMW)<br>Cycle Time | 960  |      | ns   | t <sub>T</sub> = 20ns                          |
| <sup>t</sup> CRW   | CE Width During RMW                  | 540  | 3000 | ns   |  |
| twc                | WE to CE on                          | 0    |      | ns   |  |
| tw                 | WE to CE off                         | 200  |      | ns   | C <sub>load</sub> = 50pF, Load = One TTL Gate, |
| t <sub>WP</sub>    | WE Pulse Width                       | 100  |      | ns   | Ref = 2.0V                                     |
| t <sub>DW</sub>    | D <sub>IN</sub> to WE Set Up         | 0    |      | ns   |  |
| t <sub>DH</sub>    | D <sub>IN</sub> Hold Time            | 0    |      | ns   |  |
| <sup>t</sup> co    | CE to Output Delay                   |      | 320  | ns   |  |
| t <sub>ACC</sub> · | Access Time                          | 1    | 350  | ns   | $t_{ACC} = t_{AC} + t_{CO} + 1t_{T}$           |

NOTES:
 A.C. characteristics are guaranteed only if cumulative CE on time during tREF is ≤50% of tREF. For continuous Read-Modify-Write operation t<sub>CC</sub> and t<sub>RWC</sub> should be increased to at least 500ns and 1080ns, respectively.

# intel<sup>®</sup> Silicon Gate MOS 2111, 2111-1, 2111-2

# 1024 BIT (256 x 4) STATIC MOS RAM WITH COMMON I/O AND OUTPUT DISABLE

- Organization 256 Words by 4 Bits
- Common Data Input and Output
- Single + 5V Supply Voltage
- Directly TTL Compatible All Inputs and Output
- Static MOS No Clocks or Refreshing Required
- Access Time 0.5 to 1 µsec Max.
- Simple Memory Expansion Chip Enable Input

- Fully Decoded On Chip Address Decode
- Inputs Protected All Inputs Have Protection Against Static Charge
- Low Cost Packaging 18 Pin Plastic Dual-In-Line Configuration
- Low Power Typically 150 mW
- Three-State Output OR-Tie Capability


The Intel<sup>®</sup>2111 is a 256 word by 4 bit static random access memory element using normally off N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

The 2111 is designed for memory applications in small systems where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. Separate chip enable ( $\overline{CE}$ ) leads allow easy selection of an individual package when outputs are OR-tied.

The Intel 2111 is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.

Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost silicone packaging.



2-93

### **Absolute Maximum Ratings\***

| Ambient Temperature Under Bias 0°C to 70°C   |
|--|
| Storage Temperature                          |
| Voltage On Any Pin<br>With Respect to Ground |
| Power Dissipation 1 Watt                     |


#### \*COMMENT:


Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# D.C. and Operating Characteristics for 2111, 2111-1, 2111-2

 $T_A$  = 0°C to 70°C,  $V_{CC}$  = 5V  $\pm 5\%$  , unless otherwise specified.

| Symbol           | Parameter            | Min. | Typ.[1] | Max.            | Unit | Test Conditions   |
|------------------|----------------------|------|---------|-----------------|------|---|
| ILI              | Input Load Current   |      |         | 10              | μA   | V <sub>IN</sub> = 0 to 5.25V  |
| LOH              | I/O Leakage Current  |      |         | 15              | μA   | $\overline{CE}_1 = \overline{CE}_2 = 2.2V, V_{I/O} = 4.0V$                                |
| LOL              | I/O Leakage Current  |      |         | -50             | μA   | $\overline{CE}_1 = \overline{CE}_2 = 2.2 \text{V}, \text{V}_{\text{I/O}} = 0.45 \text{V}$ |
| I <sub>CC1</sub> | Power Supply Current |      | 30      | 60              | mA   | V <sub>IN</sub> = 5.25V   |
|                  |                      |      |         |                 |      | $I_{I/O} = 0mA, T_A = 25^{\circ}C$  |
| I <sub>CC2</sub> | Power Supply Current |      |         | 70              | mA   | V <sub>IN</sub> = 5.25V   |
|                  |                      |      |         |                 |      | $I_{I/O} = 0mA, T_A = 0^{\circ}C$   |
| VIL              | Input Low Voltage    | -0.5 | - r     | +0.65           | V    |   |
| VIH              | Input High Voltage   | 2.2  |         | V <sub>CC</sub> | V    |   |
| VOL              | Output Low Voltage   |      |         | 0.45            | V    | I <sub>OL</sub> = 2.0mA   |
| VOH              | Output High Voltage  | 2.2  |         |                 | V    | l <sub>OH</sub> = -150 μA   |





NOTE: 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

# A.C. Characteristics for 2111

**READ CYCLE**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise specified.

| Symbol              | Parameter   | Min.  | [1] <b>Typ.</b> | Max.  | Unit | Test Conditions                        |  |
|---------------------|---|-------|-----------------|-------|------|--|--|
| tRC                 | Read Cycle  | 1,000 |                 |       | ns   |  |  |
| t <sub>A</sub>      | Access Time   |       |                 | 1,000 | ns   | t <sub>r</sub> , t <sub>f</sub> = 20ns |  |
| tco                 | Chip Enable To Output                               | ·     |                 | 800   | ns   | V <sub>IN</sub> = +0.65V to +2.2V      |  |
| top                 | Output Disable To Output                            |       |                 | 700   | ns   | Timing Reference = 1.5V                |  |
| t <sub>DF</sub> [3] | Data Output to High Z State                         | 0     |                 | 200   | ns   | Load = 1 TTL Gate                      |  |
| t <sub>OH</sub>     | Previous Read Data Valid<br>after change of Address | 40    |                 |       | ns   | and $C_L = 100 pF$ .                   |  |

### WRITE CYCLE

| Symbol          | Parameter            | ų | Min.  | [1] Typ. | Max. | Unit | Test Conditions                        |
|-----------------|----------------------|---|-------|----------|------|------|--|
| twc             | Write Cycle          |   | 1,000 |          |      | ns   |  |
| t <sub>AW</sub> | Write Delay          |   | 150   |          |      | ns   | t <sub>r</sub> , t <sub>f</sub> = 20ns |
| tcw             | Chip Enable To Write |   | 900   |          |      | ns   | V <sub>IN</sub> = +0.65V to +2.2V      |
| tow             | Data Setup           |   | 700   |          |      | ns   | Timing Reference = 1.5V                |
| tон             | Data Hold            |   | 100   |          |      | ns   | Load = 1 TTL Gate                      |
| twp             | Write Pulse          |   | 750   |          |      | ns   | and $C_L = 100 pF$ .                   |
| twr             | Write Recovery       |   | 50    |          |      | ns   | •                                      |
| t <sub>DS</sub> | Output Disable Setup |   | 200   |          |      | ns   |  |

### A. C. CONDITIONS OF TEST


| Input Pulse Levels:    | put Pulse Levels: +0.65 Volt  |          |  |  |
|------------------------|-------------------------------|----------|--|--|
| Input Pulse Rise and I | all Times:                    | 20nsec   |  |  |
| Timing Measurement     | Reference Level:              | 1.5 Volt |  |  |
| Output Load:           | 1 TTL Gate and C <sub>L</sub> | = 100pF  |  |  |

# **Capacitance**<sup>[2]</sup>T<sub>A</sub> = 25°C, f = 1 MHz


| Course and      | Tart   | Limits (pF) |      |  |
|-----------------|--|-------------|------|--|
| Symbol Test     |  | Typ.[1]     | Max. |  |
| C <sub>IN</sub> | Input Capacitance<br>(All Input Pins) V <sub>IN</sub> = 0V | 4           | 8    |  |
| COUT            | Output Capacitance V <sub>OUT</sub> = 0V                   | 10          | 15   |  |

# Waveforms

### READ CYCLE



#### WRITE CYCLE



NOTES: 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

2. This parameter is periodically sampled and is not 100% tested.

3. tDF is with respect to the trailing edge of  $\overline{CE_1}$ ,  $\overline{CE_2}$ , or OD, whichever occurs first.

# 2111-1 (500 ns Access Time) A.C. Characteristics for 2111-1

**READ CYCLE**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise specified.

| Symbol              | Parameter   | Min. | [1] Typ. | Max. | Unit | Test Conditions                        |
|---------------------|---|------|----------|------|------|--|
| t <sub>RC</sub>     | Read Cycle  | 500  |          |      | ns   |  |
| t <sub>A</sub>      | Access Time   |      |          | 500  | ns   | t <sub>r</sub> , t <sub>f</sub> = 20ns |
| tco                 | Chip Enable To Output                               |      |          | 350  | ns   | V <sub>IN</sub> = +0.65V to +2.2V      |
| top                 | Output Disable To Output                            |      |          | 300  | ns   | Timing Reference = 1.5V                |
| t <sub>DF</sub> [2] | Data Output to High Z State                         | 0    |          | 150  | ns   | Load = 1 TTL Gate                      |
| tон                 | Previous Read Data Valid<br>after change of Address | 40   |          |      | ns   | and C <sub>L</sub> = 100pF.            |

#### WRITE CYCLE

| Symbol          | Parameter            | Min. | [1] Typ. | Max. | Unit | Test Conditions                        |
|-----------------|----------------------|------|----------|------|------|--|
| twc             | Write Cycle          | 500  |          |      | ns   |  |
| t <sub>AW</sub> | Write Delay          | 100  |          |      | ns   | t <sub>r</sub> , t <sub>f</sub> = 20ns |
| tcw             | Chip Enable To Write | 400  |          |      | ns   | $V_{IN} = +0.65V$ to $+2.2V$           |
| tDW             | Data Setup           | 280  |          |      | ns   | Timing Reference = 1.5V                |
| t <sub>DH</sub> | Data Hold            | 100  |          |      | ns   | Load = 1 TTL Gate                      |
| twp             | Write Pulse          | 300  |          |      | ns   | and $C_L = 100 pF$ .                   |
| twR             | Write Recovery       | 50   |          |      | ns   |  |
| t <sub>DS</sub> | Output Disable Setup | 150  |          |      | ns   | 1                                      |

# 2111-2 (650 ns Access Time) A.C. Characteristics for 2111-2

**READ CYCLE**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise specified.

| Symbol              | Parameter   | Min. | [1] Typ. | Max. | Unit | Test Conditions                        |
|---------------------|---|------|----------|------|------|--|
| t <sub>RC</sub>     | Read Cycle  | 650  |          |      | ns   |  |
| t <sub>A</sub>      | Access Time   |      |          | 650  | ns   | t <sub>r</sub> , t <sub>f</sub> = 20ns |
| tco                 | Chip Enable To Output                               |      |          | 400  | ns   | $V_{IN} = +0.65V$ to $+2.2V$           |
| tod                 | Output Disable To Output                            |      |          | 350  | ns   | Timing Reference = 1.5V                |
| t <sub>DF</sub> [2] | Data Output to High Z State                         | 0    |          | 150  | ns   | Load = 1 TTL Gate                      |
| tон                 | Previous Read Data Valid<br>after change of Address | 40   |          |      | ns   | and C <sub>L</sub> = 100pF.            |

#### WRITE CYCLE

| Symbol          | Parameter            | Min. | [1] Typ. | Max. | Unit | Test Conditions              |
|-----------------|----------------------|------|----------|------|------|------------------------------|
| twc             | Write Cycle          | 650  |          |      | ns   |                              |
| t <sub>AW</sub> | Write Delay          | 150  |          |      | ns   | $t_r, t_f = 20$ ns           |
| tcw             | Chip Enable To Write | 550  |          |      | ns   | $V_{IN} = +0.65V$ to $+2.2V$ |
| tDW             | Data Setup           | 400  |          |      | ns   | Timing Reference = 1.5V      |
| <sup>t</sup> DH | Data Hold            | 100  |          |      | ns   | Load = 1 TTL Gate            |
| tw p            | Write Pulse          | 400  |          |      | ns   | and $C_L = 100 pF$ .         |
| twr             | Write Recovery       | 50   |          |      | ns   |                              |
| t <sub>DS</sub> | Output Disable Setup | 150  |          |      | ns   |                              |

NOTES: 1. Typical values are for  $T_A = 25^\circ$  C and nominal supply voltage. 2. t<sub>DF</sub> is with respect to the trailing edge of  $\overline{CE}_1$ ,  $\overline{CE}_2$ , or OD, whichever occurs first.

# Silicon Gate MOS 2112, 2112-2

# 1024 BIT (256 x 4) STATIC MOS RAM WITH COMMON DATA I/O

- Organization 256 Words by 4 bits
- Common Data Input and Output
- Single + 5V Supply Voltage
- Directly TTL Compatible All Inputs and Output
- Static MOS No Clocks or Refreshing Required
- Access Time 0.65 to 1 µsec Max.
- Simple Memory Expansion Chip Enable Input

- Fully Decoded On Chip Address Decode
- Inputs Protected All Inputs Have Protection Against Static Charge
- Low Cost Packaging 16 Pin Plastic Dual-In-Line Configuration
- Low Power Typically 150 mW
- Three-State Output OR-Tie Capability


The Intel<sup>®</sup>2112 is a 256 word by 4 bit static random access memory element using normally off N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

The 2112 is designed for memory applications in small systems where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. A separate chip enable ( $\overline{CE}$ ) lead allows easy selection of an individual package when outputs are OR-tied.

The Intel 2112 is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance, easy-to-use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.

Intel's silicon gate technology also provides excellent protection against contamination. This permits the use of low cost silicone packaging.



# Absolute Maximum Ratings\*

| Ambient Temperature Under Bias 0°C to 70°C   |
|--|
| Storage Temperature                          |
| Voltage On Any Pin<br>With Respect to Ground |
| Power Dissipation 1 Watt                     |

\*COMMENT:

e in arei 4

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

24 X ( );

# D.C. and Operating Characteristics for 2112, 2112-2

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$  unless otherwise specified.


| Symbol           | Parameter             | Min. | Тур. <sup>[1]</sup> | Max.            | Unit | Test Conditions   |
|------------------|-----------------------|------|---------------------|-----------------|------|---|
| I <sub>LI</sub>  | Input Current         |      | ·                   | 10              | μA   | V <sub>IN</sub> = 0 to 5.25V  |
| ILOH             | I/O Leakage Current   |      |                     | 15              | μA   | CE = 2.2V, V <sub>I/O</sub> = 4.0V                                      |
| ILOL             | I/O Leakage Current   |      |                     | -50             | μA   | <u>CE</u> = 2.2V, V <sub>I/O</sub> = 0.45V                              |
| I <sub>CC1</sub> | Power Supply Current  |      | 30                  | 60              | mA   | $V_{IN} = 5.25V, I_{I/O} = 0mA$<br>$T_A = 25^{\circ}C$                  |
| I <sub>CC2</sub> | Power Supply Current  |      |                     | 70              | mA   | V <sub>IN</sub> = 5.25V, I <sub>I/O</sub> = 0mA<br>T <sub>A</sub> = 0°C |
| VIL              | Input "Low" Voltage   | -0.5 |                     | +0.65           | V    |   |
| VIH              | Input "High" Voltage  | 2.2  |                     | V <sub>cc</sub> | v    |   |
| VOL              | Output "Low" Voltage  |      |                     | +0.45           | V A  | I <sub>OL</sub> = 2mA   |
| VOH              | Output "High" Voltage | 2.2  |                     |                 | V    | l <sub>OH</sub> = -150μA  |

# A.C. Characteristics for 2112

**READ CYCLE**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$  unless otherwise specified.

| Symbol          | Parameter   | Min.  | Typ. <sup>[1]</sup> | Max.  | Ünit | Test Conditions                        |
|-----------------|---|-------|---------------------|-------|------|--|
| t <sub>RC</sub> | Read Cycle  | 1,000 |                     |       | ns   | t <sub>r</sub> , t <sub>f</sub> = 20ns |
| t <sub>A</sub>  | Access Time   |       |                     | 1,000 | ns   | V <sub>IN</sub> = +0.65V to +2.2V      |
| tco             | Chip Enable To Output Time                          |       |                     | 800   | ns   | Timing Reference = 1.5V                |
| t <sub>CD</sub> | Chip Enable To Output Disable Time                  | 0     |                     | 200   | ns   | Load = 1 TTL Gate                      |
| <sup>t</sup> он | Previous Read Data Valid After<br>Change of Address | 40    |                     |       | ns   | and $C_L = 100 pF$ .                   |

### **READ CYCLE WAVEFORMS**



# **Capacitance** $T_A = 25^{\circ}C$ , f = 1 MHz

| Symbol           | Test   | Limits (pF) |      |  |  |
|------------------|--|-------------|------|--|--|
| Symbol           | Symbol Test  |             | Max. |  |  |
| CIN              | Input Capacitance<br>(All Input Pins) V <sub>IN</sub> = 0V | 4           | 8    |  |  |
| C <sub>I/O</sub> | I/O Capacitance V <sub>I/O</sub> = 0V                      | 10          | 15   |  |  |

NOTES:

1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

2. This parameter is periodically sampled and is not 100% tested.

## A.C. Characteristics for 2112 (Continued)

WRITE CYCLE #1  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ 


| Symbol           | Parameter                       | Min. | Typ. <sup>[1]</sup> | Max. | Unit . | Test Conditions                        |
|------------------|---------------------------------|------|---------------------|------|--------|--|
| <sup>t</sup> WC1 | Write Cycle                     | 850  |                     |      | ns     | t <sub>r</sub> , t <sub>f</sub> = 20ns |
| t <sub>AW1</sub> | Address To Write Setup Time     | 150  |                     |      | ns     | V <sub>IN</sub> = +0.65V to +2.2V      |
| <sup>t</sup> DW1 | Write Setup Time                | 650  |                     |      | ns     | Timing Reference = 1.5V                |
| t <sub>WP1</sub> | Write Pulse Width               | 650  |                     |      | ns ·   | Load = 1 TTL Gate                      |
| t <sub>CS1</sub> | Chip Enable Setup Time          | 0    |                     |      | ns     | and $C_L = 100 pF$ .                   |
| t <sub>CH1</sub> | Chip Enable Hold Time           | 0    |                     |      | ns     |  |
| twR1             | Write Recovery Time             | 50   |                     |      | ns     |  |
| t <sub>DH1</sub> | Data Hold Time                  | 100  |                     |      | ns     |  |
| t <sub>CW1</sub> | Chip Enable To Write Setup Time | 650  |                     |      | ns     |  |

WRITE CYCLE #2  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ 


| Symbol           | Parameter                    | Min. | Typ. <sup>[1]</sup> | Max. | Unit | Test Conditions                        |
|------------------|------------------------------|------|---------------------|------|------|--|
| <sup>t</sup> WC2 | Write Cycle                  | 1050 |                     |      | ns   | t <sub>r</sub> , t <sub>f</sub> = 20ns |
| t <sub>AW2</sub> | Address To Write Setup Time  | 150  |                     |      | ns   | V <sub>IN</sub> = +0.65V to +2.2V      |
| t <sub>DW2</sub> | Write Setup Time             | 650  |                     |      | ns   | Timing Reference = 1.5V                |
| twd2             | Write To Output Disable Time | 200  |                     |      | ns   | Load = 1 TTL Gate                      |
| t <sub>CS2</sub> | Chip Enable Setup Time       | 0    |                     |      | ns   | and C <sub>L</sub> = 100pF.            |
| t <sub>CH2</sub> | Chip Enable Hold Time        | 0    |                     |      | ns   |  |
| twr2             | Write Recovery Time          | 50   |                     |      | ns   |  |
| t <sub>DH2</sub> | . Data Hold Time             | 100  |                     |      | ns   |  |

# Write Cycle Waveforms

WRITE CYCLE #1



WRITE CYCLE #2



.

NOTE: 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

# 2112-2 (650 ns Access Time)

# A.C. Characteristics for 2112-2

**READ CYCLE**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$  unless otherwise specified.

| Symbol          | Parameter   | Min. | Typ. <sup>[1]</sup> | Max. | Unit | Test Conditions                        |
|-----------------|---|------|---------------------|------|------|--|
| t <sub>RC</sub> | Read Cycle  | 650  |                     |      | ns   | t <sub>r</sub> , t <sub>f</sub> = 20ns |
| t <sub>A</sub>  | Access Time   |      |                     | 650  | ns   | V <sub>IN</sub> = +0.65V to +2.2V      |
| t <sub>CO</sub> | Chip Enable To Output Time                          |      |                     | 500  | ns   | Timing Reference = 1.5V                |
| tCD             | Chip Enable To Output Disable Time                  | 0    |                     | 150  | ns   | Load = 1 TTL Gate                      |
| <sup>t</sup> он | Previous Read Data Valid After<br>Change of Address | 40   |                     |      | ns   | and C <sub>L</sub> = 100pF.            |

### WRITE CYCLE #1 $T_A = 0^{\circ}C$ to $70^{\circ}C$ , $V_{CC} = 5V \pm 5\%$

| Symbol           | Parameter                       | Min. | Typ. <sup>[1]</sup> | Max. | Unit | Test Conditions                        |
|------------------|---------------------------------|------|---------------------|------|------|--|
| twc1             | Write Cycle                     | 500  |                     |      | ns   | t <sub>r</sub> , t <sub>f</sub> = 20ns |
| t <sub>AW1</sub> | Address To Write Setup Time     | 100  |                     |      | ns   | V <sub>IN</sub> = +0.65V to +2.2V      |
| t <sub>DW1</sub> | Write Setup Time                | 280  |                     |      | ns   | Timing Reference = 1.5V                |
| twp1             | Write Pulse Width               | 350  |                     |      | ns   | Load = 1 TTL Gate                      |
| t <sub>CS1</sub> | Chip Enable Setup Time          | 0    |                     |      | ns   | and $C_1 = 100 \text{pF}$ .            |
| t <sub>CH1</sub> | Chip Enable Hold Time           | 0    |                     |      | 'ns  |  |
| twR1             | Write Recovery Time             | 50   |                     |      | ns   |  |
| t <sub>DH1</sub> | Data Hold Time                  | 50   |                     |      | ns   |  |
| t CW1            | Chip Enable to Write Setup Time | 350  |                     |      | ns   |  |

### WRITE CYCLE #2 $T_A = 0^{\circ}C$ to $70^{\circ}C$ , $V_{CC} = 5V \pm 5\%$

| Symbol           | Parameter                    | Min. | Typ. <sup>[1]</sup> | Max. | Unit | Test Conditions                        |
|------------------|------------------------------|------|---------------------|------|------|--|
| twc2             | Write Cycle                  | 650  |                     |      | ns   | t <sub>r</sub> , t <sub>f</sub> = 20ns |
| t <sub>AW2</sub> | Address To Write Setup Time  | 100  |                     |      | ns   | V <sub>IN</sub> = +0.65V to +2.2V      |
| t <sub>DW2</sub> | Write Setup Time             | 280  |                     |      | ns   | Timing Reference = 1.5V                |
| twd2             | Write To Output Disable Time | 200  |                     |      | ns   | Load = 1 TTL Gate                      |
| t <sub>CS2</sub> | Chip Enable Setup Time       | 0    |                     |      | ns   | and $C_1 = 100 \text{pF}$ .            |
| t <sub>CH2</sub> | Chip Enable Hold Time        | 0    |                     |      | ns   |  |
| t <sub>WR2</sub> | Write Recovery Time          | 50   |                     |      | ns   | 1                                      |
| t <sub>DH2</sub> | Data Hold Time               | 50   |                     |      | ns   | 1                                      |

NOTE: 1. Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage.

# Schottky Bipolar 3101, 3101A

# HIGH SPEED FULLY DECODED **64 BIT MEMORY**

- Fast Access Time -- 35 nsec. max. over 0-75° C Temperature Range. (3101A)
- Simple Memory Expansion through Chip Select Input -- 17 nsec. max. over 0-75°C Temperature Range. (3101A)
- DTL and TTL Compatible -- Low Input Load Current: 0.25mA. max.

- OR-Tie Capability --**Open Collector Outputs.**
- Fully Decoded -- on Chip Address Decode and Buffer.
- Minimum Line Reflection -- Low Voltage Diode Input Clamp.
- Ceramic and Plastic Package --16 Pin Dual In-Line Configuration.

The Intel 3101 and 3101A are high speed fully decoded 64 bit random access memories, organized 16 words by 4 bits. Their high speed makes them ideal in scratch pad applications. An unselected chip will not generate noise at its output during writing of a selected chip. The output is held high on an unselected chip regardless of the state of the read/write signal.


The use of Schottky barrier diode clamped transistors to obtain fast switching speeds results in higher performance than equivalent devices with gold diffusion processes.


The Intel 3101 and 3101A are packaged in either hermetically sealed 16 pin ceramic packages, or in low cost silicone packages, and their performance is specified over a temperature range from 0°C to 75°C.

The storage cells are addressed through an on chip 1 of 16 binary decoder using four input address leads. A separate Chip Select lead allows easy selection of an individual package when outputs are OR-tied.

In addition to the address leads and the Chip Select lead, there is a write input which allows data presented at the data leads to be entered at the addressed storage cells.

PIN CONFIGURATION






#### PIN NAMES

| D <sub>1</sub> -D <sub>4</sub> DATA INPUTS | ĈŜ                             | CHIP SELECT INPUT |
|--|--------------------------------|-------------------|
| A0-A3 ADDRESS INPUTS                       | 0 <sub>1</sub> -0 <sub>4</sub> | DATA OUTPUTS      |
| WE WRITE ENABLE                            | V <sub>cc</sub>                | POWER (+5V)       |

#### A<sub>0</sub> 0 A1 0<sup>(15)</sup> A2 0 DDRESS /161 <u>ت</u>م <sub>4</sub>3 we <u>3</u> 16 V<sub>CC</sub> B GND cs 2 O = Pin Nu



BLOCK DIAGRAM

| INUIN IABLE    |                 |           |                               |  |  |  |  |
|----------------|-----------------|-----------|-------------------------------|--|--|--|--|
| CHIP<br>SELECT | WRITE<br>ENABLE | OPERATION | OUTPUT                        |  |  |  |  |
| LOW            | LOW ·           | WRITE     | HIGH                          |  |  |  |  |
| LOW            | HIGH            | READ      | COMPLEMENT OF<br>WRITTEN DATA |  |  |  |  |
| HIGH           | LOW             | -         | HIGH                          |  |  |  |  |
| HIGH           | HIGH            | -         | HIGH                          |  |  |  |  |

# Absolute Maximum Ratings\*

| Temperature Under Bias:  | Ceramic<br>Plastic | -65°C to +125°C<br>-65°C to +75°C |
|--------------------------|--------------------|-----------------------------------|
| Storage Temperature      |                    | -65°C to +160°C                   |
| All Output or Supply Vol | tages              | -0.5 to +7 Volts                  |
| All Input Voltages       |                    | -1.0 to +5.5 Volts                |
| Output Currents          |                    | 100 mA                            |


### \*COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


# **D.C. Characteristics** $T_A = 0^{\circ}C$ to +75°C, $V_{CC} = 5.0V \pm 5\%$

| SYMBOL          | PARAMETER                         | MIN. | MAX.  | UNIT | TEST CONDITIONS  |
|-----------------|-----------------------------------|------|-------|------|--|
| I <sub>FA</sub> | ADDRESS INPUT LOAD CURRENT        |      | -0.25 | mA   | V <sub>CC</sub> =5.25V, V <sub>A</sub> =0.45V                              |
| FD              | DATA INPUT LOAD CURRENT           |      | -0.25 | mA   | V <sub>CC</sub> =5.25V, V <sub>D</sub> =0.45V                              |
| I <sub>FW</sub> | WRITE INPUT LOAD CURRENT          |      | -0.25 | mA   | V <sub>CC</sub> =5.25V, V <sub>W</sub> =0.45V                              |
| IFS             | CHIP SELECT INPUT LOAD CURRENT    |      | -0.25 | mA   | V <sub>CC</sub> =5.25V, V <sub>S</sub> =0.45V                              |
| I <sub>RA</sub> | ADDRESS INPUT LEAKAGE CURRENT     |      | 10    | μA   | V <sub>CC</sub> =5.25V, V <sub>A</sub> =5.25V                              |
| I <sub>RD</sub> | DATA INPUT LEAKAGE CURRENT        |      | 10    | μA   | V <sub>CC</sub> =5.25V, V <sub>D</sub> =5.25V                              |
| I <sub>RW</sub> | WRITE INPUT LEAKAGE CURRENT       |      | 10    | μA   | V <sub>CC</sub> =5.25V, V <sub>W</sub> =5.25V                              |
| IRS             | CHIP SELECT INPUT LEAKAGE CURRENT |      | 10    | μA   | V <sub>CC</sub> =5.25V, V <sub>S</sub> =5.25V                              |
| V <sub>CA</sub> | ADDRESS INPUT CLAMP VOLTAGE       |      | -1.0  | V    | V <sub>CC</sub> =4.75V, I <sub>A</sub> =5.0 mA                             |
| V <sub>CD</sub> | DATA INPUT CLAMP VOLTAGE          |      | -1.0  | V    | V <sub>CC</sub> =4.75V, I <sub>D</sub> =-5.0 mA                            |
| V <sub>CW</sub> | WRITE INPUT CLAMP VOLTAGE         |      | -1.0  | V    | V <sub>CC</sub> =4.75V, I <sub>W</sub> =-5.0 mA                            |
| V <sub>cs</sub> | CHIP SELECT INPUT CLAMP VOLTAGE   |      | -1.0  | V    | V <sub>CC</sub> =4.75V, I <sub>S</sub> =-5.0 mA                            |
| V <sub>OL</sub> | OUTPUT "LOW" VOLTAGE              | ·    | 0.45  | V    | V <sub>CC</sub> =4.75V, I <sub>OL</sub> = 15 mA                            |
|                 |                                   |      |       |      | Memory Stores "Low"  |
| ICEX            | OUTPUT LEAKAGE CURRENT            |      | 100   | μA   | V <sub>CC</sub> =5.25V, V <sub>CEX</sub> =5.25V                            |
|                 |                                   |      |       |      | V <sub>S</sub> =2.5V   |
| I <sub>cc</sub> | POWER SUPPLY CURRENT              |      | 105   | mA   | V <sub>CC</sub> =5.25V, V <sub>A</sub> =V <sub>S</sub> =V <sub>D</sub> =0V |
| V <sub>IL</sub> | INPUT "LOW" VOLTAGE               |      | 0.85  | V    | V <sub>CC</sub> =5.0V  |
| VIH             | INPUT "HIGH" VOLTAGE              | 2.0  |       | V    | V <sub>CC</sub> =5.0V  |

# **Typical Characteristics**



### **Switching Characteristics**




Input Pulse amplitudes: 2.5V

Input Pulse rise and fall times of 5 nanoseconds between 1 volt and 2 volts

Speed measurements are made at 1.5 volt levels

Output loading is 15mA and 30 pF



NOTE 1: t<sub>SR</sub> is associated with a read cycle following a write cycle and does not affect the access time.

### A.C. Characteristics $T_A = 0^{\circ}C$ to +75°C, $V_{CC} = 5.0V \pm 5\%$

|                                   | READ CYC                       | LE   |         |      |         |        |
|-----------------------------------|--------------------------------|------|---------|------|---------|--------|
|                                   |                                | 31   | 01A     | 31   | 01      |        |
| SYMBOL                            | PARAMETER                      | LIMI | TS (ns) | LIMI | TS (ns) | SYMBOI |
|                                   |                                | MIN. | MAX.    | MIN. | MAX.    |        |
| <sup>t</sup> S+' <sup>t</sup> S-  | Chip Select to Output<br>Delay | 5    | 17      | 5    | 42      | tSR    |
| t <sub>A-</sub> , t <sub>A+</sub> | Address to Output              | 10   | 35      | 10   | 60      | twp    |
|                                   | Delay                          |      |         |      |         | tow    |

| WRITE CYCLE     |                                  |             |      |             |      |  |  |
|-----------------|----------------------------------|-------------|------|-------------|------|--|--|
|                 |                                  | 31          | 01A  | 3101        |      |  |  |
| SYMBOL          | TEST                             | LIMITS (ns) |      | LIMITS (ns) |      |  |  |
|                 |                                  | MIN.        | MAX. | MIN.        | MAX. |  |  |
| tSR             | Sense Amplifier<br>Recovery Time |             | 35   |             | 50   |  |  |
| t <sub>WP</sub> | Write Pulse Width                | 25          |      | 40          |      |  |  |
| tow             | Data-Write Overlap<br>Time       | 25          |      | 40          |      |  |  |
| twn             | Write Recovery Time              | 0           |      | 5           |      |  |  |

Vcc

300 N

**600**Ω


15 mA Test Load

30pF

### CAPACITANCE<sup>(2)</sup> $T_{\Delta} = 25^{\circ} C$

| CIN              | INPUT CAPACITANCE<br>(All Pins) | 10 pF<br>maximum |  |
|------------------|---------------------------------|------------------|--|
| с <sub>оит</sub> | OUTPUT CAPACITANCE              | 12 pF<br>maximum |  |

NOTE 2: This parameter is periodically sampled and is not 100% tested. Condition of measurement is f = 1 MHz,  $V_{bias}$  = 2V,  $V_{CC}$  = 0V, and  $T_A$  = 25°C.



0

25

AMBIENT TEMPERATURE ( °C)

75

RAMs

50

LOAD CAPACITANCE (pF)


# MILITARY TEMP. intal Schottky Bipolar M3101, M3101A

# HIGH SPEED FULLY DECODED 64 BIT MEMORY

- Military Temperature Range  $-55^{\circ}$ C to  $+125^{\circ}$ C
- Fast Access Time 45ns Maximum (M3101A)

- OR-Tie Capability **Open Collector Outputs**
- Standard Packaging 16 **Pin Dual In-Line** Lead Configuration

The M3101 and M3101A are military temperature range RAMs, organized as 16 words by 4-bits. Their high speed makes them ideal in scratch pad and small buffer memory applications. The M3101 and M3101A are fabricated with using Schottky barrier diode clamped transistors which results in higher speed performance than equivalent devices made with a gold diffusion process.



| LOW  | LOW  | WRITE | HIGH                       |
|------|------|-------|----------------------------|
| LOW  | HIGH | READ  | COMPLEMENT OF WRITTEN DATA |
| HIGH | LOW  | -     | HIGH                       |
| HIGH | HIGH | _     | HIGH                       |
|      |      |       |                            |

### ABSOLUTE MAXIMUM RATINGS\*

| Ambient Temperature Under Bias . | 15°C to +55°C      |
|----------------------------------|--------------------|
| Storage Temperature              | . –65° C to +150°C |
| Voltage On Any Pin               |                    |
| With Respect to Ground           | 0.5V to +7V        |
| Power Dissipation                | 1 Watt             |

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

# **D. C. and Operating Characteristics** $T_{A} = -55^{\circ}C$ to $+125^{\circ}C$ , $V_{CC} = 5.0V \pm 5\%$

|                 |                                   |      | A .   |      |   |
|-----------------|-----------------------------------|------|-------|------|---|
| Symbol          | Parameter                         | Min. | Max.  | Unit | Test Conditions   |
| IFA             | Address Input Load Current        | 1    | -0.25 | mA   | V <sub>CC</sub> =5.25V, V <sub>A</sub> =0.45V                         |
| IFD             | Data Input Load Current           |      | -0.25 | mA   | V <sub>CC</sub> =5.25V, V <sub>D</sub> =0.45V                         |
| IFW             | Write Input Load Current          |      | -0.25 | mA   | V <sub>CC</sub> =5.25V, V <sub>W</sub> =0.45V                         |
| IFS             | Chip Select Input Load Current    |      | -0.25 | mA   | V <sub>CC</sub> =5.25V, V <sub>S</sub> =0.45V                         |
| IRA             | Address Input Leakage Current     |      | 10    | μA   | V <sub>CC</sub> =5.25V, V <sub>A</sub> =5.25V                         |
| IRD             | Data Input Leakage Current        |      | 10    | μA   | V <sub>CC</sub> =5.25V, V <sub>D</sub> =5.25V                         |
| IRW             | Write Input Leakage Current       |      | 10    | μA   | V <sub>CC</sub> =5.25V, V <sub>W</sub> =5.25V                         |
| IRS             | Chip Select Input Leakage Current |      | 10    | μΑ   | V <sub>CC</sub> =5.25V, V <sub>S</sub> =5.25V                         |
| V <sub>CA</sub> | Address Input Clamp Voltage       | × 1  | -1.0  | V    | V <sub>CC</sub> =4.75V, I <sub>A</sub> =-5.0mA                        |
| V <sub>CD</sub> | Data Input Clamp Voltage          | 1    | -1.0  | V V  | V <sub>CC</sub> =4.75V, I <sub>D</sub> =-5.0mA                        |
| V <sub>CW</sub> | Write Input Clamp Voltage         |      | -1.0  | V    | V <sub>CC</sub> =4.75V, I <sub>W</sub> =-5.0mA                        |
| V <sub>CS</sub> | Chip Select Input Clamp Voltage   |      | -1.0  | V    | V <sub>CC</sub> =4.75V, I <sub>S</sub> =-5.0mA                        |
| V <sub>OL</sub> | Output "Low" Voltage              |      | 0.45  | v    | V <sub>CC</sub> =4.75V, I <sub>OL</sub> =10mA<br>Memory Stores "Low"  |
| ICEX            | Output Leakage Current            |      | 100   | μA   | V <sub>CC</sub> =5.25V, V <sub>CEX</sub> =5.25V, V <sub>S</sub> =2.5V |
| Icc             | Power Supply Current              |      | 105   | mA   | $V_{CC} = 5.25V, V_A = V_S = V_D = 0V$                                |
| VIL             | Input "Low" Voltage               | · .  | 0.80  | V    | V <sub>CC</sub> =5.0V   |
| VIH             | Input "High" Voltage              | 2.1  |       | V    | V <sub>CC</sub> =5.0V   |

# SCHOTTKY BIPOLAR M3101, M3101A




# **A.C. Characteristics** $T_A = -55^{\circ}C + 125^{\circ}C$ , $V_{cc} = 5.0V \pm 5\%$

|   | READ CYC                                      | LE        |             |           |         |  |  |  |  |
|---|---|-----------|-------------|-----------|---------|--|--|--|--|
| 3101A 3101                                      |   |           |             |           |         |  |  |  |  |
| SYMBOL  | PARAMETER                                     | LIMI      | LIMITS (ns) |           | TS (ns) |  |  |  |  |
|   | 1   | MIN. MAX, |             | MIN. MAX. |         |  |  |  |  |
| t <sub>S+</sub> , t <sub>S-</sub>               | Chip Select to Output<br>Delay                | 5         | 25          | 5         | 55      |  |  |  |  |
| t <sub>A-</sub> , t <sub>A+</sub>               | Address to Output<br>Delay                    | 10        | 45          | 10        | 75      |  |  |  |  |
| CAPACITANCE <sup>(1)</sup> $T_A = 25^{\circ} C$ |   |           |             |           |         |  |  |  |  |
| CIN   | INPUT CAPACITANCE 10 pF<br>(All Pins) maximum |           |             |           |         |  |  |  |  |

OUTPUT CAPACITANCE


| WRITE CYCLE     |                                  |             |      |             |      |  |  |
|-----------------|----------------------------------|-------------|------|-------------|------|--|--|
|                 |                                  | 31          | 01A  | 31          | 01   |  |  |
| SYMBOL          | TEST                             | LIMITS (ns) |      | LIMITS (ns) |      |  |  |
|                 |                                  | MIN.        | MAX. | MIN.        | MAX. |  |  |
| t <sub>SR</sub> | Sense Amplifier<br>Recovery Time |             | 40   |             | 50   |  |  |
| twp             | Write Pulse Width                | 35          |      | 40          |      |  |  |
| tow             | Data-Write Overlap<br>Time       | 35          |      | 40          |      |  |  |
| twn             | Write Recovery Time              | 0           |      | 0           |      |  |  |

This parameter is periodically sampled and is not 100% NOTE 1: tested. Condition of measurement is f = 1 MHz, Vbias = 2V,  $V_{CC}$  = 0V, and  $T_A$  = 25<sup>o</sup>C.



12 pF

maximum



NOTE 2: tSR is associated with a read cycle following a write cycle and does not affect the access time.

RAMs

COUT

# Schottky Bipolar 3104

# ințel


# HIGH SPEED 16 BIT CONTENT ADDRESSABLE MEMORY

- Organization 4 Words x 4 Bits
- Max. Delay of 30 nsec Over 0° C to 75° C Temperature
- Open Collector Outputs OR Tie Capability
- High Current Sinking Capability 15 mA max.
- The Intel<sup>®</sup>3104 is a high speed 16 bit Content Addressable Memory (CAM). It is a linear select 4 word by 4 bit array which is designed to compare data on its inputs with data already stored in its memory and


- Low Input Load Current 0.25 mA max.
- DTL & TTL Compatible
- Bit Enable Input Bit Masking
- Standard 24 Pin Dual In-Line


to indicate a match when these data are identical. This equality search is performed on all bits in parallel. The 3104 can also be used as a read/write RAM with linear selection addressing.

### **PIN CONFIGURATION**



\*DATA IN and DATA OUT are of the same logic levels. For a chip that is not selected, the data output is





RAMs

### **Absolute Maximum Ratings\***

| Temperature Under Bias        | -65°C to +125°C  |
|-------------------------------|--|
| Storage Temperature           | -65°C to +160°C  |
| All Output or Supply Voltages | -0.5 to +7 Volts   |
| All Input Voltages            | -1.0 to +5.5 Volts   |
| Output Currents               | 100 mA   |
|                               | and the second |

\*COMMENT:


Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


# **D.C. Characteristics** $T_A = 0^{\circ}C$ to +75°C, $V_{CC} = 5.0V \pm 5\%$ ; unless otherwise specified.

| '                  |   |      | LIMIT |       |      | TEST  |
|--------------------|---|------|-------|-------|------|---|
| SYMBOL             | PARAMETER                               | MIN. | TYP.  | MAX.  | UNIT | CONDITIONS  |
| FA                 | ADDRESS INPUT LOAD CURRENT              |      |       | -0.25 | mA   | V <sub>CC</sub> = 5.25V V <sub>A</sub> = .45V                 |
| FE                 | BIT ENABLE INPUT LOAD CURRENT           |      |       | 0.25  | mA   | V <sub>CC</sub> = 5.25V V <sub>E</sub> = .45V                 |
| I FW               | WRITE ENABLE INPUT LOAD CURRENT         |      |       | -0.25 | mA   | V <sub>CC</sub> = 5.25V V <sub>W</sub> = .45V                 |
| I <sub>FD</sub>    | DATA INPUT LOAD CURRENT                 |      |       | -0.25 | mA   | V <sub>CC</sub> = 5.25V V <sub>D</sub> = .45V                 |
| I <sub>RA</sub>    | ADDRESS INPUT LEAKAGE CURRENT           |      |       | 10    | μΑ   | V <sub>CC</sub> = 5.25V V <sub>A</sub> = 5.25V                |
| RE                 | BIT ENABLE INPUT LEAKAGE CURRENT        |      |       | 10    | μΑ   | V <sub>CC</sub> = 5.25V V <sub>E</sub> = 5.25V                |
| <sup>I</sup> RW    | WRITE ENABLE INPUT LEAKAGE CURRENT      |      |       | 10    | μΑ   | V <sub>CC</sub> = 5.25V V <sub>W</sub> = 5.25V                |
| RD                 | DATA INPUT LEAKAGE CURRENT              |      |       | 10    | μΑ   | V <sub>CC</sub> = 5.25V V <sub>D</sub> = 5.25V                |
| ICEX               | OUTPUT LEAKAGE CURRENT<br>(ALL OUTPUTS) |      |       | 50    | μΑ   | V <sub>CC</sub> = 5.25V V <sub>CEX</sub> = 5.25V              |
| VOL                | OUTPUT "LOW" VOLTAGE<br>(ALL OUTPUTS)   |      |       | 0.45  | v    | V <sub>CC</sub> = 4.75V I <sub>OL</sub> = 15mA                |
| VIL                | INPUT "LOW" VOLTAGE (ALL INPUTS)        |      |       | 0.85  | V    | V <sub>CC</sub> = 5V  |
| V <sub>IH</sub>    | INPUT "HIGH" VOLTAGE (ALL INPUTS)       | 2.0  |       |       | v    | V <sub>CC</sub> = 5V  |
| 'cc                | POWER SUPPLY CURRENT                    |      |       | 125   | mA   | V <sub>CC</sub> = 5.25V OUTPUTS HIGH                          |
| C <sub>IN</sub> ** |   |      | 5     |       | pF   | V <sub>IN</sub> = +2.0V, V <sub>CC</sub> = 0.0V<br>f = 1 MHz  |
| COUT**             | OUTPUT CAPACITANCE                      |      | 8     |       | pF   | V <sub>OUT</sub> = +2.0V, V <sub>CC</sub> = 0.0V<br>f = 1 MHz |


\*\*This parameter is periodically sampled and is not 100% tested.

# **Typical D.C. Characteristics**





### OUTPUT CURRENT VS. OUTPUT "LOW" VOLTAGE





# **Switching Characteristics**

### **Conditions of Test:**

Input Pulse amplitudes · · 2.5V

- Input pulse rise and fall times of 5 nanoseconds between 1 volt and 2 volts
- Speed measurements are made at 1.5 volt levels Output loading is 15 mA and 30 pF






# A.C. Characteristics $T_A = 0^{\circ}C$ to +75°C, $V_{CC} = 5.0V \pm 5\%$ ; unless otherwise specified.

| 0.0000          | DADAMETED                              |      |                     |      |      |
|-----------------|--|------|---------------------|------|------|
| SYMBOL          | PARAMETER                              | MIN. | TYP. <sup>(1)</sup> | MAX. | UNIT |
| t <sub>EM</sub> | BIT ENABLE INPUT TO MATCH OUTPUT DELAY |      | 15                  | 30   | ns   |
| t <sub>DM</sub> | DATA INPUT TO MATCH OUTPUT DELAY       |      | 16                  | 30   | ns   |
| t <sub>AO</sub> | ADDRESS INPUT TO OUTPUT DELAY          |      | 14                  | 30   | ns   |
| t <sub>WP</sub> | WRITE ENABLE PULSE WIDTH               | 40 ΄ | 25                  |      | ns   |
| t <sub>wo</sub> | WRITE ENABLE TO OUTPUT DELAY           |      | -                   | 40   | ns   |
| t <sub>s</sub>  | SET-UP TIME ON DATA INPUT              |      | -                   | 40   | ns   |
| t <sub>R</sub>  | RELEASE TIME ON DATA INPUT             | 0    | -                   |      | ns   |


Note 1. Typical values are at nominal voltages and  $T_A = 25^{\circ}C$ .

# **Typical A.C. Characteristics**




BIT ENABLE INPUT TO MATCH OUTPUT DELAY VS. TEMPERATURE


DATA INPUT TO MATCH OUTPUT DELAY VS. TEMPERATURE



ADDRESS INPUT TO DATA OUTPUT DELAY VS. TEMPERATURE



WRITE ENABLE PULSE WIDTH VS. TEMPERATURE





# Schottky Bipolar **3106A**, **3106**, **3106-8**, **3107A**, **3107**, **3107-8**

# HIGH SPEED FULLY DECODED 256 BIT RAM

- Fast Access Time-60 nsec max. over 0° to 75° C Temperature Range and ±5% Supply Voltage Tolerance – - 3106A and 3107A
- Fully Decoded—On Chip Address Decode and Buffer
- DTL and TTL Compatible—Low Input Load Current: 0.25mA max.


- Open Collector (3107A, 3107, 3107-8) or Three State (3106A, 3106, 3106-8) Output
- Simple Memory Expansion through 3 Chip Select Inputs
- Minimum Line Reflection—Low Voltage Diode Input Clamp
- Standard Packaging -- 16 Pin DIP

The Intel<sup>®</sup>3106A and 3107A family are high speed, fully decoded, 256 bit read/write random access memories. Their organization is 256 words by 1-bit. These devices are designed for high speed scratch pad, buffer, and distributed main memory applications. The 3106A and 3107A are higher speed versions of the 3106 and 3107. The 3106-8 and 3107-8 are ideal for slower performance systems where low system cost is a prime factor.

All devices feature three chip-select inputs. The 3106A, 3106, and 3106-8 have a three-state output and the 3107A, 3107, and 3107-8 provide the user with the popular open collector output. On-chip address decoding and the high speed chip-select facilitate easy memory expansion.

The use of Schottky barrier diode clamped transistors to obtain fast switching speeds results in higher performance than equivalent devices made with a gold diffusion process. The performance of these devices is specified over a temperature range from  $0^{\circ}$ C to +75°C.

The 3106 and 3107 families are compatible with TTL and DTL logic circuits.



- 632.335 -

## **Absolute Maximum Ratings\***

| Temperature Under Bias        | –55°C to +125°C   |
|-------------------------------|---|
| Storage Temperature           | $-65^{\mathrm{o}}\mathrm{C}$ to $+160^{\mathrm{o}}\mathrm{C}$ |
| All Output or Supply Voltages | -0.5 to +7 Volts  |
| All Input Voltages            | -1.0 to +5.5 Volts  |
| Output Currents               | 100 mA  |

### \*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **D. C. Characteristics**

 $T_{A}$  = 0°C to 75°C,  $V_{CC}$  = 5.0V  $\pm 5\%$ 

|                  | · · · · · · · · · · · · · · · · · · ·      |         | LIMITS              |       |      | TEST   |
|------------------|--|---------|---------------------|-------|------|--|
| SYMBOL           | PARAMETER                                  | MIN.    | TYP. <sup>(1)</sup> | MAX.  | UNIT | CONDITIONS   |
| l <sub>F</sub>   | INPUT LOAD CURRENT<br>ALL INPUTS           |         |                     | -0.25 | mA   | $V_{CC} = 5.25V$<br>$V_{IN} = 0.45V$                 |
| I <sub>R</sub>   | INPUT LEAKAGE<br>CURRENT, ALL INPUTS       |         |                     | 10    | μA   | V <sub>CC</sub> = 4.75V<br>V <sub>R</sub> = 5.25V    |
| V <sub>c</sub>   | INPUT CLAMP<br>VOLTAGE, ALL INPUTS         | -       |                     | -1.0  | V    | V <sub>CC</sub> = 4.75V<br>I <sub>IN</sub> = -5.0 mA |
| V <sub>OL</sub>  | OUTPUT LOW<br>VOLTAGE                      |         |                     | 0.45  | V    | V <sub>CC</sub> = 4.75V<br>I <sub>OL</sub> = 15 mA   |
| I <sub>CEX</sub> | OUTPUT LEAKAGE<br>CURRENT                  |         |                     | 100   | μA   | V <sub>CC</sub> = V <sub>CEX</sub> = 5.25V           |
| I <sub>cc</sub>  | POWER SUPPLY<br>CURRENT                    |         | 90                  | 130   | mA   | V <sub>CC</sub> = 5.25V<br>ALL INPUTS OPEN           |
| V <sub>IL</sub>  | INPUT LOW VOLTAGE                          |         |                     | 0.85  | v    |  |
| V <sub>IH</sub>  | INPUT HIGH VOLTAGE                         | 2.0     |                     |       | V    | $V_{\rm cc} = 5.0V$                                  |
|                  | 3106A,                                     | 3106, 3 | 106-8 O             | NLY   |      | · · · · · · · · · · · · · · · · · · ·                |
| 10               | OUTPUT LEAKAGE FOR<br>HIGH IMPEDANCE STATE |         |                     | 100   | μA   | $V_{cc} = 5.25V$<br>$V_{0} = 0.45V/5.25V$            |
| I <sub>sc</sub>  | OUTPUT SHORT<br>CIRCUIT CURRENT            | -15     |                     | -65   | mA   | $V_{o} = 0V$<br>$V_{cc} = 5V$                        |
| V <sub>OH</sub>  | OUTPUT HIGH VOLTAGE                        | 2.4     |                     |       | V    | I <sub>0</sub> = 3.2 mA<br>V <sub>CC</sub> = 4.75V   |

<sup>(1)</sup> Typical values are for  $T_A = 25^{\circ}$  C and nominal supply voltages.

# **A.C. Characteristics** $T_A = 0^{\circ}C$ to +75°C, $V_{CC} = 5.0V \pm 5\%$ unless otherwise specified.

| READ CYCLE                           |   |                              |      |      |      |  |  |  |  |
|--------------------------------------|---|------------------------------|------|------|------|--|--|--|--|
|                                      |   | LIMITS (ns)                  |      |      |      |  |  |  |  |
| SYMBOL                               | TEST  |                              | MIN. | TYP. | MAX. |  |  |  |  |
| tд_,                                 | ADDRESS TO  | 3106A/3107A                  | 15   | 40   | 60   |  |  |  |  |
| <sup>t</sup> A+                      | OUTPUT DELAY<br>(ALL CHIP<br>SELECTS LOW)                           | 3106, 3107,<br>3106-8,3107-8 | 15   | 50   | 80   |  |  |  |  |
| t <sub>S-</sub> ,<br>t <sub>S+</sub> | CHIP SELECT<br>TO OUTPUT<br>DELAY (ALL<br>ADDRESS<br>INPUTS STABLE) |                              | 5    | 25   | 40   |  |  |  |  |

#### 3106A, 3106, 3106-8 ONLY

| SYMBOL  | TEST   | MIN. | MAX. |
|---|--|------|------|
| <sup>t</sup> ON   | tON TIME OUTPUT REACHES<br>LOW IMPEDANCE STATE<br>AFTER CHIP ENABLED |      |      |
| tOFF TIME OUTPUT REACHES<br>HIGH IMPEDANCE STATE<br>AFTER CHIP DISABLED |  |      | 20   |


\*This parameter is periodically sampled and is not 100% tested. Condition of measurement is f = 1 MHz,  $V_{bias}$  = 2V,  $V_{CC}$  = 0V, and  $T_A$  = 25°C.

#### **Conditions of Test:**

Input Pulse amplitudes: 2.5V

- Input Pulse rise and fall times: 5 nanoseconds between 1 volt and 2 volts
- Measurements made at 1.5 volt level


### Waveforms




|                 | WR  | ITE CYCLE     |             |      |      |  |
|-----------------|---|---------------|-------------|------|------|--|
|                 |   |               | LIMITS (ns) |      |      |  |
| SYMBOL          | TEST  |               | MIN.        | TYP. | MAX. |  |
| tWP             | WRITE ENABLE  | 3106A,3107A   | 50          | 35   |      |  |
|                 | PULSE WIDTH   | 3106,3107     | 60          | 45   |      |  |
|                 |   | 3106-8,3107-8 | 80          | 70   |      |  |
| <sup>t</sup> SR | TIME INPUT DAT<br>THE OUTPUT FO<br>WRITE COMMAN<br>tWP>MIN. LIMIT | LLOWING A     |             | 10   | 25   |  |
|                 |   |               |             |      | 1    |  |


#### CAPACITANCE, $T_A = 25^{\circ}C$

|                    |                                       |         | LIMIT | S(pF) |
|--------------------|---------------------------------------|---------|-------|-------|
| SYMBOL             | TEST                                  | PACKAGE | TYP.  | MAX.  |
| C <sub>IN</sub> *  | INPUT CAPACITANCE<br>(ALL INPUT PINS) | PLASTIC | 6     | 8     |
| _                  | ALL DEVICES                           | CERDIP  | 7     | 10    |
| с <sub>оит</sub> * | OUTPUT<br>CAPACITANCE                 | PLASTIC | 8     | 11    |
|                    | ALL DEVICES                           | CERDIP  | 9     | 13    |





## **Typical A. C. Characteristics**



2-114

1.0

2.0

OUTPUT VOLTAGE (V)

3,0

4.0

100

200

OUTPUT "LOW" VOLTAGE (mV)

300

400

25

AMBIENT TEMPERATURE (%)

50

75

# intel<sup>®</sup> Silicon Gate CMOS 5101, 5101-3, 5101L, 5101L-3

# 1024 BIT (256 x 4) STATIC CMOS RAM

# \*Ultra Low Standby Current: 15 nA/Bit for the 5101

- Fast Access Time 650 ns
- Single +5 V Power Supply
- Directly TTL Compatible All Inputs and Outputs
- Three-State Output


The Intel<sup>®</sup>5101 and 5101-3 are ultra-low power 1024 bit (256 words x 4-bits) static RAMs fabricated with an advanced ionimplanted silicon gate CMOS technology. The devices have two chip enable inputs. Minimum standby current is drawn by these devices when  $CE_2$  is at a low level. When deselected the 5101 and 5101-3 draw from the single 5 volt supply only 15 microamps and 200 microamps, respectively. These devices are ideally suited for low power applications where battery operation or battery backup for non-volatility are required.

The 5101 and 5101-3 use fully DC stable (static) circuitry; it is not necessary to pulse chip select for each address transition. The data is read out non-destructively and has the same polarity as the input data. All inputs and outputs are directly TTL compatible. The 5101 and 5101-3 have separate data input and data output terminals. An output disable function is provided so that the data inputs and outputs may be wire OR-ed for use in common data I/O systems.

The 5101L and 5101L-3 are identical to the 5101 and 5101-3, respectively, with the additional feature of guaranteed data retention at a power supply voltage as low as 2.0 volts.

A pin compatible N-channel static RAM, the Intel 2101, is also available for low cost applications where a 256 x 4 organization is needed.

The Intel ion-implanted, silicon gate, complementary MOS (CMOS) allows the design and production of ultra-low power, high performance memories.



RAMs

### Absolute Maximum Ratings \*

| Ambient Temperature Under Bias 0°C to 70°C                     |
|--|
| Storage Temperature  |
| Voltage On Any Pin   |
| With Respect to Ground $\ldots$ -0.3V to V <sub>CC</sub> +0.3V |
| Maximum Power Supply Voltage +7.0V                             |
| Power Dissipation 1 Watt                                       |

#### \*COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# D. C. and Operating Characteristics for 5101, 5101-3, 5101L, 5101L-3

 $T_{A}$  = 0°C to 70°C,  $V_{CC}$  = 5V ±5% unless otherwise specified.

| Symbol                                    | Parameter             | Min. | Typ.[1] | Max.            | Unit | Test Conditions   |
|---|-----------------------|------|---------|-----------------|------|---|
| ۱ <sub>LI</sub> [2]                       | Input Current         |      | 5       |                 | nA   | V <sub>IN</sub> = 0 to 5.25V  |
| ILOH <sup>[2]</sup>                       | Output High Leakage   |      |         | 1               | μA   | CE1=2.2V, V <sub>OUT</sub> =V <sub>CC</sub>                         |
| ILOL <sup>[2]</sup>                       | Output Low Leakage    |      |         | 1               | μA   | CE1=2.2V, V <sub>OUT</sub> =0.0V                                    |
| I <sub>CC1</sub>                          | Operating Current     |      | 9       | 22              | mA   | V <sub>IN</sub> = V <sub>CC</sub> Except CE1 ≤ 0.01<br>Outputs Open |
| I <sub>CC2</sub>                          | Operating Current     |      | 13      | 27              | imA. | V <sub>IN</sub> = 2.2V Except CE1 ≤ 0.01<br>Outputs Open            |
| 5101<br>I <sub>CCL</sub> <sup>[2]</sup>   | Standby Current       |      | 0.2     | 15              | μA   | $V_{IN} = 0$ to $V_{CC}$ , Except<br>CE2 $\leq 0.2V$                |
| 5101-3<br>I <sub>CCL</sub> <sup>[2]</sup> | Standby Current       |      | 1       | 200             | μΑ   | $V_{IN} = 0$ to $V_{CC}$ , Except CE2 $\leq 0.2V$                   |
| VIL                                       | Input "Low" Voltage   | -0.3 |         | 0.65            | V    |   |
| V <sub>IH</sub>                           | Input "High" Voltage  | 2.2  |         | V <sub>CC</sub> | V    |   |
| VOL                                       | Output "Low" Voltage  |      |         | 0.4             | V    | I <sub>OL</sub> = 2.0mA   |
| V <sub>OH</sub>                           | Output "High" Voltage | 2.4  |         |                 | V    | I <sub>OH</sub> = 1.0mA   |

Low V<sub>CC</sub> Data Retention Characteristics (For 5101L and 5101L-3)  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ 

| Symbol                       | Parameter                               | Min.                           | Typ. <sup>[1]</sup> | Max. | Unit | Test Conditions |                        |
|------------------------------|---|--------------------------------|---------------------|------|------|-----------------|------------------------|
| V <sub>DR</sub>              | $V_{CC}$ for Data Retention             | 2.0                            |                     |      | V    |                 |                        |
| 5101L<br>I <sub>CCDR</sub>   | Data Retention Current                  |                                | 0.14                |      | μΑ   | CE2 ≤ 0.2V      | V <sub>DR</sub> = 2.0V |
| 5101L-3<br>I <sub>CCDR</sub> | Data Retention Current                  |                                | 0.70                |      | μA   |                 | V <sub>DR</sub> = 2.0V |
| tCDR                         | Chip Deselect to Data Retention<br>Time | 0                              |                     |      | ns   |                 | •                      |
| t <sub>R</sub>               | Operation Recovery Time                 | t <sub>RC</sub> <sup>[3]</sup> |                     |      | ns   |                 |                        |

NOTES: 1. Typical values are  $T_A = 25^{\circ}$ C and nominal supply voltage. measurement. 3.  $t_{RC}$  = Read Cycle Time. 2. Current through all inputs and outputs included in ICCL

# A.C. Characteristics for 5101, 5101-3, 5101L, 5101L-3

**READ CYCLE**  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ , unless otherwise specified.

| Symbol           | Parameter  | Min. | Typ. | Max.    | Unit | Test Conditions |
|------------------|--|------|------|---------|------|-----------------|
| t <sub>RC</sub>  | Read Cycle   | 650  |      |         | ns   |                 |
| t <sub>A</sub>   | Access Time  |      |      | 650     | ns   | 1               |
| tcO1             | Chip Enable (CE1) to Output                                |      |      | 600     | ns   |                 |
| t <sub>CO2</sub> | Chip Enable (CE2) to Output                                |      |      | 700     | ns   | (See below)     |
| tod              | Output Disable To Output                                   |      |      | 350     | ns   |                 |
| t <sub>DF</sub>  | Data Output to High Z State                                | 0    |      | 150     | ns   |                 |
| <sup>t</sup> OH1 | Previous Read Data Valid with<br>Respect to Address Change | 0    |      | · · · · | ns   |                 |
| <sup>t</sup> он2 | Previous Read Data Valid with<br>Respect to Chip Enable    | 0    |      |         | ns   |                 |

#### WRITE CYCLE

| Symbol           | Parameter                  | Min. | Typ. | Max. | Unit | <b>Test Conditions</b> |
|------------------|----------------------------|------|------|------|------|------------------------|
| twc              | Write Cycle                | 650  |      |      | ns   |                        |
| t <sub>AW</sub>  | Write Delay                | 150  |      |      | ns   |                        |
| t <sub>CW1</sub> | Chip Enable (CE1) To Write | 550  |      |      | ns   | (See below)            |
| t <sub>CW2</sub> | Chip Enable (CE2) To Write | 550  |      |      | ns   | (See below)            |
| t <sub>DW</sub>  | Data Setup                 | 400  |      |      | ns   | 1                      |
| t <sub>DH</sub>  | Data Hold                  | 100  |      |      | ns   |                        |
| t <sub>WP</sub>  | Write Pulse                | 400  |      |      | ns   |                        |
| twr              | Write Recovery             | 50   |      |      | ns   |                        |
| t <sub>DS</sub>  | Output Disable Setup       | 150  |      |      | ns   |                        |

### A. C. CONDITIONS OF TEST


| Input Pulse Levels:  | +0.65 Volt t     | o 2.2 Volt |
|----------------------|------------------|------------|
| Input Pulse Rise and | Fall Times:      | 20 nsec    |
| Timing Measurement   | Reference Level: | 1.5 Volt   |
| Output Load:         | 1 TTL Gate and C | _ = 100pF  |

# **Capacitance**<sup>[2]</sup> $T_{A} = 25^{\circ}C, f = 1 MHz$

| Course la l     | <b>T</b>   | Limits (pF) |      |  |
|-----------------|--|-------------|------|--|
| Symbol Test     |  | Тур.        | Max. |  |
| C <sub>IN</sub> | Input Capacitance<br>(All Input Pins) V <sub>IN</sub> = 0V | 4           | 8    |  |
| COUT            | Output Capacitance V <sub>OUT</sub> = 0V                   | 8           | 12   |  |

- NOTES: 1. Typical values are for  $T_A = 25^{\circ} C$  and nominal supply voltage. This parameter is periodically sampled and is not 100% tested.
   OD may be tied low for separate 1/O operation.
   During the write cycle, OD is "high" for common 1/O and


  - "don't care" for separate I/O operation.





NOTES: 1. Typical values are for T<sub>A</sub> = 25°C and nominal supply voltage. 2. This parameter is periodically sampled and is not 100% tested.

- OD may be tied low for separate I/O operation.
   During the write cycle, OD is "high" for common I/O and
  - "don't care" for separate I/O operation.

### Low V<sub>CC</sub> Data Retention







# READ ONLY MEMORIES

|                  |         |                |   |              | Electrical Characteristics over Temperat |                           |              |          |  |  |
|------------------|---------|----------------|---|--------------|--|---------------------------|--------------|----------|--|--|
|                  | Туре    | No. of<br>Bits | Description                                 | Organization | Access Time                              | Power<br>Dissipation Max. | Supplies [V] | Page No. |  |  |
|                  | 1302    | 2048           | Mask Programmable (Static)                  | 256 x 8      | 1.0 μs 700 mW                            |                           | +5, -9       | 3-3      |  |  |
| s                | 1602A   | 2048           | Electrically Programmable (Static)          | 256 x 8      | 1.0 µs                                   | 700 mW                    | +5, -9       | 3-7      |  |  |
| MO               | 1702A   | 2048           | Erasable Electrically Programmable (Static) | 256 x 8      | 1.0 μs                                   | 700 mW                    | +5, -9       | 3-7      |  |  |
| SILICON GATE MOS | 1602A-6 | 2048           | Electrically Programmable (Static)          | 256 x 8      | 1.5 <i>µ</i> s                           | 700 mW                    | +5, -9       | 3-14     |  |  |
| G ₽              | 1702A-6 | 2048           | Erasable Electrically Programmable (Static) | 256 x 8      | 1.5µs                                    | 700 mW                    | +5, -9       | 3-14     |  |  |
| CON              | 2308    | 8192           | Mask Programmable                           | 1024 x 8     | .5μs                                     | 700 mW                    | +12, ±5      | 3-17     |  |  |
| E                | 2316A   | 16,384         | Mask Programmable                           | 2048 x 8     | .85µs                                    | 500 mW                    | +5           | 3-18     |  |  |
| S                | 2704    | 4096           | Erasable and Electrically Programmable      | 512 x 8      | .5µs                                     | 750 mW                    | +12, ±5      | 3-19     |  |  |
|                  | 2708    | 8192           | Erasable and Electrically Programmable      | 1024 x 8     | .5µs                                     | 750 mW                    | +12, ±5      | 3-19     |  |  |
|                  | 3301A   | 1024           | High Speed, Mask Programmable               | 256 x 4      | 45 ns                                    | 625 mW                    | +5           | 3-21     |  |  |
|                  | M3301A  | 1024           | -55°C to 125°C ROM                          | 256 x 4      | 60 ns                                    | 625 mW                    | +5           | 3-25     |  |  |
|                  | 3302    | 2048           | High Speed, Open Collector ROM              | 512 x 4      | 70 ns                                    | 650 mW                    | +5           | 3-33     |  |  |
|                  | 3302-4  | 2048           | Open Collector ROM                          | 512 x 4      | 90 ns                                    | 650 mW                    | +5           | 3-33     |  |  |
|                  | 3302-6  | 2048           | Low Standby Power ROM                       | 512 x 4      | 90 ns                                    | 575 mW/240 mW             | +5           | 3-33     |  |  |
|                  | 3322    | 2048           | High Speed, Three State ROM                 | 512 x 4      | 70 ns                                    | 650 mW                    | +5           | 3-33     |  |  |
|                  | 3322-4  | 2048           | Three State ROM                             | 512 x 4      | 90 ns                                    | 650 mW                    | +5           | 3-33     |  |  |
|                  | 3322-6  | 2048           | Low Standby Power ROM                       | 512 x 4      | 90 ns                                    | 575 mW/240 mW             | +5           | 3-33     |  |  |
|                  | 3304A   | 4096           | High Speed, Open Collector                  | 512 x 8      | 70 ns                                    | 950 mW                    | +5           | 3-35     |  |  |
|                  | 3304A-4 | 4096           | Open Collector ROM                          | 512 x 8      | 90 ns                                    | 950 mW                    | +5           | 3-35     |  |  |
|                  | 3304A-6 | 4096           | Low Standby Power ROM                       | 512 x 8      | 90 ns                                    | 700 mW/225 mW             | +5           | 3-35     |  |  |
| LAF              | 3324A   | 4096           | High Speed, Three State ROM                 | 512 x 8      | 70 ns                                    | 950 mW                    | +5           | 3-35     |  |  |
| PO               | 3324A-4 | 4096           | Three State ROM                             | 512 x 8      | 90 ns                                    | 950 mW                    | +5           | 3-35     |  |  |
| ΥB               | 3601    | 1024           | High Density PROM                           | 256 x 4      | 70 ns                                    | 650 mW                    | +5           | 3-27     |  |  |
| ¥                | 3601-1  | 1024           | High Speed PROM                             | 256 x 4      | 50 ns                                    | 650 mW                    | +5           | 3-27     |  |  |
| SCHOTTKY BIPOLAR | M3601   | 1024           | -55°C to 125°C PROM                         | 256 x 4      | 90 ns                                    | 650 mW                    | +5           | 3-31     |  |  |
| SC               | 3602    | 2048           | High Speed, Open Collector PROM             | 512 x 4      | 70 ns                                    | 650 mW                    | +5           | 3-34     |  |  |
|                  | 3602-4  | 2048           | High Density, Open Collector PROM           | 512 x 4      | 90 ns                                    | 650 mW                    | +5           | 3-34     |  |  |
|                  | 3602-6  | 2048           | Low Standby Power PROM                      | 512 x 4      | 90 ns                                    | 650 mW/240 mW             | +5           | 3-34     |  |  |
|                  | 3622    | 2048           | High Speed, Three State PROM                | 512 x 4      | 70 ns                                    | 650 mW                    | +5           | 3-34     |  |  |
|                  | 3622-4  | 2048           | High Density, Three State PROM              | 512 x 4      | 90 ns                                    | 650 mW                    | +5           | 3-34     |  |  |
|                  | 3622-6  | 2048           | Low Standby Power PROM                      | 512 x 4      | 90 ns                                    | 650 mW/240 mW             | +5           | 3-34     |  |  |
|                  | 3604    | 4096           | High Speed, Open Collector PROM             | 512 x 8      | 70 ns                                    | 950 mW                    | +5           | 3-36     |  |  |
|                  | 3604-4  | 4096           | High Density, Open Collector PROM           | 512 x 8      | 90 ns                                    | 950 mW                    | +5           | 3-36     |  |  |
|                  | 3604-6  | 4096           | Low Standby Power PROM                      | 512 x 8      | 90 ns                                    | 700 mW/225 mW             | +5           | 3-36     |  |  |
|                  | 3624    | 4096           | High Speed, Three State PROM                | 512 x 8      | 70 ns                                    | 950 mW                    | +5           | 3-40     |  |  |
|                  | 3624-4  | 4096           | High Density, Three State PROM              | 512 x 8      | 90 ns                                    | 950 mW                    | +5           | 3-40     |  |  |

3-2

ROMs

# 2048 BIT MASK PROGRAMMABLE READ ONLY MEMORY

- Fully Decoded, 256x8
   Organization
- Inputs and Outputs DTL and TTL Compatible
- Three-state Output --OR-tie Capability


- Static MOS -- No Clocks Required
- Simple Memory Expansion --Chip Select Input Lead
- 24-pin Dual-In-Line Hermetically Sealed Ceramic Package

The Intel<sup>®</sup>1302 is a fully decoded 256 word by 8-bit metal mask ROM. It is ideal for large volume production runs of systems initially using the 1702A erasable and electrically programmable ROM. The 1302 has the same pinning as the 1602A/1702A.

The 1302 is entirely static – no clocks are required. Inputs and outputs of the 1302 are DTL and TTL compatible. The output is three-state for OR-tie capability. A separate chip select input allows easy memory expansion. The 1302 is packaged in a 24 pin dual-in-line hermetically sealed ceramic package.

The 1302 is fabricated with p-channel silicon gate technology. This low threshold allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.


### **PIN CONFIGURATION**



#### **PIN NAMES**

| A0-A7                                | Address Inputs    |
|--------------------------------------|-------------------|
| CS                                   | Chip Select Input |
| D <sub>OUT1</sub> -D <sub>OUT8</sub> | Data Outputs      |





NOTE: LOGIC 1 AT INPUT AND OUTPUT IS A HIGH AND LOGIC 0 IS LOW.

### Absolute Maximum Ratings\*

| Ambient Temperature Under Bias                         |
|--|
| Storage Temperature                                    |
| Soldering Temperature of Leads (10 sec) +300 °C        |
| Power Dissipation                                      |
| Input Voltages and Supply                              |
| Voltages with respect to V <sub>CC</sub> +0.5V to -20V |

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied." Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

## READ OPERATION D.C. and Operating Characteristics

 $T_A = 0^{\circ}C$  to 70°C,  $V_{CC} = +5V \pm 5\%$ ,  $V_{DD} = -9V \pm 5\%$ ,  $V_{GG}^{(1)} = -9V \pm 5\%$ , unless otherwise noted.

| SYMBOL             | TEST  | MIN.               | TYP <sup>(2)</sup> | MAX.                 | UNIT | CONDITIONS   | ······································  |
|--------------------|---|--------------------|--------------------|----------------------|------|--|---|
|                    | Address and Chip Select<br>Input Load Current |                    |                    | 1                    | μA   | V <sub>IN</sub> = 0.0V   |   |
| I <sub>LO</sub>    | Output Leakage Current                        |                    |                    | 1                    | μA   | $V_{OUT} = 0.0V, \overline{CS} = V_{CC} - 2$   |   |
| IDDO               | Power Supply Current                          |                    | 5                  | 10                   | mA   | $V_{GG} = V_{CC}, \overline{CS} = V_{CC} - 2$ $I_{OL} = 0.0 \text{mA}, T_A = 25^{\circ}\text{C}$ |   |
| I <sub>DD1</sub>   | Power Supply Current                          |                    | 35                 | 50                   | mA   | CS=V <sub>CC</sub> −2<br>I <sub>OL</sub> =0.0mA, T <sub>A</sub> = 25°C                           |   |
| I <sub>DD2</sub>   | Power Supply Current                          |                    | 32                 | 46                   | mA   | CS=0.0<br>I <sub>OL</sub> =0.0mA , T <sub>A</sub> = 25°C   | Continuous  |
| , I <sub>DD3</sub> | Power Supply Current                          |                    | 38.5               | 60                   | mA   | CS=V <sub>CC</sub> −2<br>I <sub>OL</sub> =0.0mA , T <sub>A</sub> = 0°C                           | Operation   |
| I <sub>CF1</sub>   | Output Clamp Current                          |                    | 8                  | 14                   | mA   | $V_{OUT} = -1.0V, T_{A} = 0^{\circ}C$  | 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - |
| I <sub>CF2</sub>   | Output Clamp Current                          |                    |                    | 13                   | mA   | $V_{OUT} = -1.0V, T_A = 25^{\circ}C$   | J   |
| I <sub>GG</sub>    | Gate Supply Current                           |                    | ,                  | 1                    | μA   |  |   |
| V <sub>IL1</sub>   | Input Low Voltage for<br>TTL Interface        | -1.0               |                    | 0.65                 | V    |  |   |
| V <sub>IL2</sub>   | Input Low Voltage for<br>MOS Interface        | V <sub>DD</sub>    |                    | V <sub>CC</sub> 6    | V    |  |   |
| V <sub>IH</sub>    | Address and Chip Select<br>Input High Voltage | V <sub>CC</sub> -2 |                    | V <sub>CC</sub> +0.3 | V    |  |   |
| I <sub>OL</sub>    | Output Sink Current                           | 1.6                | 4                  |                      | mA   | V <sub>OUT</sub> = 0.45V   | -   |
| I <sub>ОН</sub>    | Output Source Current                         | -2.0               |                    |                      | mA   | V <sub>OUT</sub> = 0.0V  |   |
| V <sub>OL</sub>    | Output Low Voltage                            |                    | 7                  | 0.45                 | V    | I <sub>OL</sub> = 1.6mA  |   |
| V <sub>он</sub>    | Output High Voltage                           | 3.5                | 4.5                |                      | V    | I <sub>OH</sub> = -100 μA  |   |

Note 1.  $V_{GG}$  may be clocked to reduce power dissipation. In this mode average  $I_{DD}$  increases in proportion to  $V_{GG}$  duty cycle. Note 2. Typical values are at nominal voltages and  $T_A = 25^{\circ}C$ .

### **A.C.** Characteristics

 $T_A = 0^{\circ}$  C to +70° C,  $V_{CC} = +5V \pm 5\%$ ,  $V_{DD} = -9V \pm 5\%$ ,  $V_{GG} = -9V \pm 5\%$  unless otherwise noted

| SYMBOL           | TEST   | MINIMUM | TYPICAL | MAXIMUM | UNIT |
|------------------|--|---------|---------|---------|------|
| Freq.            | Repetition Rate  |         | · · · · | 1       | MHz  |
| t <sub>OH</sub>  | Previous read data valid                               |         | 1       | 100     | ns   |
| tACC             | Address to output delay                                |         | .700    | 1       | μs   |
|                  | Clocked V <sub>GG</sub> set up                         | 1       |         |         | μs   |
| t <sub>CS</sub>  | Chip select delay                                      |         |         | 200     | ns   |
| t <sub>co</sub>  | Output delay from CS                                   |         |         | 500     | ns   |
| t <sub>OD</sub>  | Output deselect  | 1       |         | 300     | ns   |
| t <sub>OHC</sub> | Data out hold in clocked V <sub>GG</sub> mode (Note 1) |         | 1       | 5       | μs   |

Note 1. The output will remain valid for t<sub>OHC</sub> as long as clocked V<sub>GG</sub> is at V<sub>CC</sub>. An address change may occur as soon as the output is sensed (clocked V<sub>GG</sub> may still be at V<sub>CC</sub>). Data becomes invalid for the old address when clocked V<sub>GG</sub> is returned to V<sub>GG</sub>.

### Capacitance\* T<sub>a</sub> = 25°C


| SYMBOL           | TEST  | MINIMUM | TYPICAL | MAXIMUM | UNIT | CONDITIONS   |
|------------------|---|---------|---------|---------|------|--|
| CIN              | Input Capacitance   |         | 5       | 10      | pF   | $\begin{array}{c c} V_{IN} = V_{CC} \\ \hline CS = V_{CC} \end{array} \qquad All \\ unused pins \end{array}$ |
| С <sub>ОUT</sub> | Output Capacitance  |         | . 5     | 10      | pF   |  |
| C <sub>VGG</sub> | V <sub>GG</sub> Capacitance<br>(Clocked V <sub>GG</sub> Mode) |         |         | 30      | pF   | $V_{OUT} = V_{CC}$ are at A.C.<br>$V_{GG} = V_{CC}$ ground   |


\*This parameter is periodically sampled and is not 100% tested.


### **Switching Characteristics**

Conditions of Test:

Input pulse amplitudes: 0 to 4V;  $t_{\rm R}$ ,  $t_{\rm F} \leq 50$  ns Output load is 1 TTL gate; measurements made at output of TTL gate ( $t_{\rm PD} \leq 15$  ns)









NOTE 1: The output will remain valid for  $\tau_{OHC}$  as long as clocked  $V_{GG}$  is at  $V_{CC}$ . An address change may occur as soon as the output is sensed (clocked  $V_{GG}$  may still be at  $V_{CC}$ ). Data becomes invalid for the old address when clocked  $V_{GG}$  is returned to  $V_{GG}$ .

NOTE 2: If CS makes a transition from V<sub>IL</sub> to V<sub>IH</sub> while clocked V<sub>GG</sub> is at V<sub>GG</sub>, then deselection of output occurs at t<sub>OD</sub> as shown in static operation with constant V<sub>GG</sub>.

### **Typical Characteristics**





ROMs



# 2048 BIT ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY

# 1602A-ELECTRICALLY PROGRAMMABLE 1702A-ERASABLE & ELECTRICALLY REPROGRAMMABLE

- Fast Programming -- 2 minutes for all 2048 bits
- All 2048 bits guaranteed \* programmable -- 100% factory tested
- Fully Decoded, 256x8 organization
- Static MOS -- No Clocks Required

- Inputs and Outputs DTL and TTL compatible
- Three-state Output --OR-tie Capability
- Simple Memory Expansion --Chip select input lead


The 1602A and 1702A are 256 word by 8-bit electrically programmable ROMs ideally suited for uses where fast turn-around and pattern experimentation are important. The 1602A and 1702A undergo complete programming and functional testing on each bit position prior to shipment, thus insuring 100% programmability.

The 1602A and 1702A use identical chips. The 1702A is packaged in a 24 pin dual in-line package with a transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device. The 1602A is packaged in a 24 pin dual in-line package with a metal lid and is not erasable.

The circuitry of the 1602A/1702A is entirely static; no clocks are required.

A pin-for-pin metal mask programmed ROM, the Intel 1302, is ideal for large volume production runs of systems initially using the 1602A or 1702A.

The 1602A/1702A is fabricated with silicon gate technology. This low threshold technology allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.



#### **PIN CONNECTIONS**

The external lead connections to the 1602A/1702A differ, depending on whether the device is being programmed or used in read mode. (See following table.) In the programming mode, the data inputs 1-8 are pins 4-11 respectively.

| PIN         | 12<br>(V <sub>CC</sub> ) | 13<br>(Program) | 14 ·<br>(CS) | 15<br>(V <sub>BB</sub> ) | 16<br>(V <sub>GG</sub> )                    | 22<br>(V <sub>CC</sub> ) | 23<br>(V <sub>CC</sub> ) |
|-------------|--------------------------|-----------------|--------------|--------------------------|---|--------------------------|--------------------------|
| Read        | V <sub>CC</sub> .        | V <sub>cc</sub> | GND          | V <sub>cc</sub>          | V <sub>GG</sub>                             | V <sub>cc</sub>          | V <sub>cc</sub>          |
| Programming | GND                      | Program Pulse   | GND          | V <sub>BB</sub>          | Pulsed V <sub>GG</sub> (V <sub>IL4P</sub> ) | GND                      | GND                      |

### **Absolute Maximum Ratings\***

| Ambient Temperature Under Bias 0°C to +70°C            |
|--|
| Storage Temperature                                    |
| Soldering Temperature of Leads (10 sec) +300 °C        |
| Power Dissipation                                      |
| Read Operation: Input Voltages and Supply              |
| Voltages with respect to V <sub>CC</sub> +0.5V to -20V |
| Program Operation: Input Voltages and Supply           |
| Voltages with respect to V <sub>CC</sub>               |

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

# **READ OPERATION D.C. and Operating Characteristics** $T_A = 0^{\circ}C$ to $70^{\circ}C$ , $V_{CC} = +5V\pm5\%$ , $V_{DD} = -9V\pm5\%$ ,

 $V_{GG}$ [1] = -9V±5%, unless otherwise noted. Typical values are at nominal voltages and T<sub>A</sub> = 25°C.

| SYMBOL           | TEST  | MIN.               | TYP. | MAX.                 | UNIT | CONDITIONS  |
|------------------|---|--------------------|------|----------------------|------|---|
| I <sub>LI</sub>  | Address and Chip Select<br>Input Load Current |                    |      | 1                    | μA   | V <sub>IN</sub> = 0.0V  |
| LO               | Output Leakage Current                        |                    |      | 1                    | μA   | $V_{OUT} = 0.0V, \overline{CS} = V_{CC} - 2$  |
| IDDO             | Power Supply Current                          |                    | 5    | 10                   | mA   | $ \begin{array}{c} V_{GG} = V_{CC}, \overline{CS} = V_{CC} - 2 \\ I_{OL} = 0.0 \text{mA}, T_A = 25^{\circ} \text{C} \end{array} \right] - \text{Note 1} $ |
| I <sub>DD1</sub> | Power Supply Current                          |                    | 35   | 50                   | mA   | CS=V <sub>CC</sub> −2<br>I <sub>OL</sub> =0.0mA , T <sub>A</sub> = 25°C   |
| I <sub>DD2</sub> | Power Supply Current                          |                    | 32   | 46                   | mA   | CS=0.0<br>I <sub>OL</sub> =0.0mA, T <sub>A</sub> =25°C  |
| I <sub>DD3</sub> | Power Supply Current                          | 5. T               | 38.5 | 60                   | mA   | $\overline{CS} = V_{CC} - 2$<br>$I_{OL} = 0.0 \text{mA}$ , $T_A = 0^{\circ}\text{C}$  |
| ICF1             | Output Clamp Current                          |                    | 8    | 14                   | mA   | $V_{OUT} = -1.0V, T_{A} = 0^{\circ}C$   |
| I <sub>CF2</sub> | Output Clamp Current                          |                    |      | 13                   | mA   | V <sub>OUT</sub> = -1.0V, T <sub>A</sub> = 25 <sup>o</sup> C  |
| I <sub>GG</sub>  | Gate Supply Current                           |                    |      | 1                    | μA   |   |
| VIL1             | Input Low Voltage for<br>TTL Interface        | -1.0               |      | 0.65                 | V    |   |
| V <sub>IL2</sub> | Input Low Voltage for<br>MOS Interface        | V <sub>DD</sub>    |      | V <sub>CC</sub> 6    | V    |   |
| V <sub>IH</sub>  | Address and Chip Select<br>Input High Voltage | V <sub>CC</sub> -2 |      | V <sub>CC</sub> +0.3 | V    |   |
| IOL              | Output Sink Current                           | 1.6                | 4    |                      | mA   | V <sub>OUT</sub> = 0.45V  |
| Юн               | Output Source Current                         | -2.0               |      |                      | mA   | V <sub>OUT</sub> = 0.0V   |
| V <sub>OL</sub>  | Output Low Voltage                            | •                  | 7    | 0.45                 | V    | I <sub>OL</sub> = 1.6mA   |
| V <sub>он</sub>  | Output High Voltage                           | 3.5                | 4.5  |                      | V    | I <sub>OH</sub> = -100 μA   |

NOTE 1: POWER-DOWN OPTION: VGG may be clocked to reduce power dissipation. The average IDD will vary between IDD0 and IDD1 depending on the VGG duty cycle (see typical characteristics). For this option please specify 1702AL or 1602AL.

#### A.C. Characteristics

 $T_A = 0^{\circ}$  C to +70° C,  $V_{CC} = +5V \pm 5\%$ ,  $V_{DD} = -9V \pm 5\%$ ,  $V_{GG} = -9V \pm 5\%$  unless otherwise noted

| SYMBOL            | TEST   | MINIMUM | TYPICAL | MAXIMUM | UNIT |
|-------------------|--|---------|---------|---------|------|
| Freq.             | Repetition Rate  |         |         | 1       | MHz  |
| t <sub>OH</sub>   | Previous read data valid                               |         |         | 100     | ns   |
| tACC              | Address to output delay                                |         | 0.7     | 1       | μs   |
| t <sub>DVGG</sub> | Clocked V <sub>GG</sub> set up (Note 1)                | 1       |         |         | μs   |
| t <sub>CS</sub>   | Chip select delay                                      |         |         | 100     | ns   |
| t <sub>CO</sub>   | Output delay from CS                                   |         |         | 900     | ns   |
| t <sub>OD</sub>   | Output deselect  |         |         | 300     | ns   |
| t <sub>онс</sub>  | Data out hold in clocked V <sub>GG</sub> mode (Note 1) |         | 1       | 5       | μs   |

## Capacitance\* T<sub>A</sub> = 25°C


| SYMBOL           | TEST                                    | MINIMUM | TYPICAL | MAXIMUM | UNIT | CONDITIONS  |
|------------------|---|---------|---------|---------|------|---|
| CIN              | Input Capacitance                       |         | 8       | 15      | pF   | $V_{IN} = V_{CC}$ All   |
| COUT             | Output Capacitance                      |         | 10      | 15      | pF   | $\overline{CS} = V_{CC}$ unused pins<br>VOUT = V_{CC} are at A,C, |
| C <sub>VĠG</sub> | V <sub>GG</sub> Capacitance<br>(Note 1) |         |         | 30      | pF   | $V_{OUT} = V_{CC}$ are at A.C.<br>$V_{GG} = V_{CC}$ ground        |

\*This parameter is periodically sampled and is not 100% tested.


#### **Switching Characteristics**

Conditions of Test:

Input pulse amplitudes: 0 to 4V;  $t_R$ ,  $t_F \leq 50$  ns Output load is 1 TTL gate; measurements made at output of TTL gate ( $t_{PD} \leq 15$  ns),  $C_L = 15pF$ 









NOTE 2: The output will remain valid for  $t_{OHC}$  as long as clocked  $V_{GG}$  is at  $V_{GC}$ . An address change may occur as soon as the output is sensed (clocked  $V_{GG}$  may still be at  $V_{CC}$ ). Data becomes invalid for the old address when clocked  $V_{GG}$  is returned to  $V_{GG}$ .


NOTE 3: If CS makes a transition from V<sub>IL</sub> to V<sub>IH</sub> while clocked V<sub>GG</sub> is at V<sub>GG</sub>, then deselection of output occurs at t<sub>OD</sub> as shown in static operation with constant V<sub>GG</sub>.


#### **Typical Characteristics**




#### OUTPUT SINK CURRENT VS. OUTPUT VOLTAGE









## **PROGRAMMING OPERATION**

#### **D.C. and Operating Characteristics for Programming Operation**

 $T_A = 25^{\circ}C$ ,  $V_{CC} = 0V$ ,  $V_{BB} = +12V \pm 10\%$   $\overline{CS} = 0V$  unless otherwise noted

| SYMBOL            | TEST  | MIN. | TYP. | MAX. | UNIT | CONDITIONS   |
|-------------------|---|------|------|------|------|--|
| I <sub>LI1P</sub> | Address and Data Input<br>Load Current                  |      |      | 10   | mA   | V <sub>IN</sub> = -48V                                 |
| I <sub>L12P</sub> | Program and V <sub>GG</sub><br>Load Current             |      |      | 10   | mA   | V <sub>IN</sub> = -48V                                 |
| I <sub>BB</sub>   | V <sub>BB</sub> Supply Load Current                     |      | 10   |      | mA   | (Note 5)   |
| IDDP              | Peak I <sub>DD</sub> Supply<br>Load Current             |      | 200  |      | mA   | $V_{DD} = V_{prog} = -48V$<br>$V_{GG} = -35V$ (Note 4) |
| V <sub>IHP</sub>  | Input High Voltage                                      |      |      | 0.3  | V    |  |
| V <sub>IL1P</sub> | Pulsed Data Input<br>Low Voltage                        | -46  |      | -48  | V    |  |
| V <sub>IL2P</sub> | Address Input Low<br>Voltage                            | 40   |      | -48  | V    |  |
| V <sub>IL3P</sub> | Pulsed Input Low V <sub>DD</sub><br>and Program Voltage | -46  |      | -48  | V    |  |
| V <sub>IL4P</sub> | Pulsed Input Low<br>V <sub>GG</sub> Voltage             | -35  |      | -40  | V    |  |

Note 4: IDDP flows only during VDD, VGG on time. IDDP should not be allowed to exceed 300 mA for greater than 100 µsec. Average power supply current IDDP is typically 40mA at 20% duty cycle.

Note 5: The VBB supply must be limited to 100mA max. current to prevent damage to the device.

# A.C. Characteristics for Programming Operation $T_{AMBIENT} = 25^{\circ}C$ , $V_{CC} = 0V$ , $V_{BB} = + 12V \pm 10\%$ , $\overline{CS} = 0V$ unless otherwise noted

| SYMBOL                          | TEST                                     | MIN. | TYP. | MAX.   | UNIT | CONDITIONS                                |
|---------------------------------|--|------|------|--------|------|---|
|                                 | Duty Cycle ( $V_{DD}$ , $V_{GG}$ )       |      |      | 20     | %    |   |
| t <sub>øPW</sub>                | Program Pulse Width                      |      | -    | 3      | ms   | $V_{GG} = -35V, V_{DD} = V_{prog} = -48V$ |
| t <sub>DW</sub>                 | Data Set Up Time                         | 25   |      | -<br>- | μs   |   |
| t <sub>DH</sub>                 | Data Hold Time                           | 10   |      |        | μs   |   |
| t <sub>VW</sub>                 | V <sub>DD</sub> , V <sub>GG</sub> Set Up | 100  |      |        | μs   |   |
| t <sub>VD</sub>                 | V <sub>DD</sub> , V <sub>GG</sub> Hold   | 10   |      | 100    | μs   |   |
| <sup>t</sup> ACW <sup>(6)</sup> | Address Complement<br>Set Up             | 25   |      |        | μs   |   |
| t <sub>ACH</sub> <sup>(6)</sup> | Address Complement<br>Hold               | 25   |      |        | μs   |   |
| tATW                            | Address True Set Up                      | 10   | ,    |        | μs   |   |
| t <sub>ATH</sub>                | Address True Hold                        | 10   |      |        | μs   |   |


Note 6: All 8 address bits must be in the complement state when pulsed V<sub>DD</sub> and V<sub>GG</sub> move to their negative levels. The addresses (0 through 255) must be programmed as shown in the timing diagram for a minimum of 32 times,

## Switching Characteristics for Programming Operation

Conditions of Test:

Input pulse rise and fall times  $\leq 1 \mu \text{sec}$  $\overline{\text{CS}} = 0 \text{V}$ 

PROGRAM WAVEFORMS



#### **OPERATION OF THE 1602A/1702A IN PROGRAM MODE**

Initially, all 2048 bits of the ROM are in the "0" state (output low). Information is introduced by selectively programming "1"s (output high) in the proper bit locations.

Word address selection is done by the same decoding circuitry used in the READ mode (see table on page 3-11 for logic levels). All 8 address bits must be in the binary complement state when pulsed  $V_{DD}$  and  $V_{GG}$  move to their negative levels. The addresses must be held in their binary complement state for a minimum of  $25\mu$ sec after  $V_{DD}$  and  $V_{GG}$  have moved to their negative levels. The addresses must then make the transition to their true state a minimum of  $10\mu$ sec before the program pulse is applied. The addresses should be programmed in the sequence 0 through 255 for a minimum of 32 times. The eight output terminals are used as data inputs to determine the information pattern in the eight bits of each word. A low data input level (-48V) will program a "1" and a high data input level (ground) will leave a "0" (see table on page 3-11). All eight bits of one word are programmed simultaneously by setting the desired bit information patterns on the data input terminals.

During the programming, V<sub>GG</sub>, V<sub>DD</sub> and the Program Pulse are pulsed signals.

#### **1702A ERASING PROCEDURE**

The 1702A may be erased by exposure to high intensity short-wave ultraviolet light at a wavelength of 2537Å. The recommended integrated dose (i.e., UV intensity x exposure time) is 6W-sec/cm<sup>2</sup>. Examples of ultraviolet sources which can erase the 1702A in 10 to 20 minutes are the Model UVS-54 and Model S-52 short-wave ultraviolet lamps manufactured by Ultra-Violet Products, Inc. (5114 Walnut Grove Avenue, San Gabriel, California). The lamps should be used without short-wave filters, and the 1702A to be erased should be placed about one inch away from the lamp tubes.

Silicon Gate MOS 1602A-6/1702A-6

# 2048 BIT ELECTRICALLY PROGRAMMABLE READ ONLY MEMORY

1602A-6 ELECTRICALLY PROGRAMMABLE 1702A-6 ERASABLE & ELECTRICALLY REPROGRAMMABLE

- Fast Programming -- 2 minutes for all 2048 bits
- All 2048 bits guaranteed \* programmable -- 100% factory tested
- Fully Decoded, 256x8 organization
- Static MOS -- No Clocks Required

- Inputs and Outputs DTL and TTL compatible
- Three-state Output --OR-tie Capability
- Simple Memory Expansion --Chip select input lead
- 1.5 µs Access Time


The 1602A-6 and 1702A-6 are 256 word by 8-bit electrically programmable ROMs ideally suited for uses where fast turn-around and pattern experimentation are important. The 1602A-6 and 1702A-6 undergo complete programming and functional testing on each bit position prior to shipment thus insuring 100% programmability.

The 1602A-6 and 1702A-6 use identical chips. The 1702A-6 is packaged in a 24 pin dual in-line package with a transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device. The 1602A-6 is packaged in a 24 pin dual in-line package with a metal lid and is not erasable.

The circuitry of the 1602A-6 and 1702A-6 is entirely static; no clocks are required.

A pin-for-pin metal mask programmed ROM, the Intel 1302, is ideal for large volume production runs of systems initially using the -6 devices.

The 1602A-6 and 1702A-6 are fabricated with silicon gate technology. This low threshold technology allows the design and production of higher performance MOS circuits and provides a higher functional density on a monolithic chip than conventional MOS technologies.



#### **PIN CONNECTIONS**

The external lead connections to the 1602A-6/1702A-6 differ, depending on whether the device is being programmed or used in the read mode. (See following table.) In the programming mode, the data inputs 1-8 are pins 4-11 respectively.

| PIN         | 12                 | 13              | 14   | 15                 | 16                             | 22                 | 23                 |
|-------------|--------------------|-----------------|------|--------------------|--------------------------------|--------------------|--------------------|
| MODE        | (V <sub>CC</sub> ) | (Program)       | (CS) | (V <sub>BB</sub> ) | (V <sub>GG</sub> )             | (V <sub>cc</sub> ) | (V <sub>cc</sub> ) |
| Read        | V <sub>cc</sub>    | V <sub>cc</sub> | GND  | V <sub>cc</sub>    | V <sub>GG</sub>                | V <sub>cc</sub>    | V <sub>cc</sub>    |
| Programming | GND                | Program Pulse   | GND  | V <sub>BB</sub>    | Pulsed $V_{GG}$ ( $V_{IL4P}$ ) | GND                | GND                |

#### **Absolute Maximum Ratings\***

| Ambient Temperature Under Bias 0°C to +70°C            |
|--|
| Storage Temperature                                    |
| Soldering Temperature of Leads (10 sec) +300 °C        |
| Power Dissipation                                      |
| Read Operation: Input Voltages and Supply              |
| Voltages with respect to V <sub>CC</sub> +0.5V to -20V |
| Program Operation: Input Voltages and Supply           |
| Voltages with respect to V <sub>CC</sub>               |

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

#### **READ OPERATION D.C. and Operating Characteristics** $T_A = 0^{\circ}C$ to $70^{\circ}C$ , $V_{CC} = +5V\pm5\%$ , $V_{DD} = -9V\pm5\%$ ,

 $V_{GG}$  [1] = -9V±5%, unless otherwise noted. Typical values are at nominal voltages and  $T_A$  = 25°C.

| SYMBOL           | TEST  | MIN.               | TYP. | MAX.                 | UNIT | CONDITIONS  |
|------------------|---|--------------------|------|----------------------|------|---|
| I <sub>LI</sub>  | Address and Chip Select<br>Input Load Current | -                  |      | 1                    | μΑ   | V <sub>IN</sub> = 0.0V  |
| I <sub>LO</sub>  | Output Leakage Current                        |                    |      | 1                    | μA   | $V_{OUT} = 0.0V, \overline{CS} = V_{CC} - 2$  |
| IDDO             | Power Supply Current                          |                    | 5    | 10                   | mA   | $V_{GG} = V_{CC}, \overline{CS} = V_{CC} - 2$ $I_{OL} = 0.0 \text{mA}, T_A = 25^{\circ} \text{C}$ |
| IDD1             | Power Supply Current                          |                    | 35   | 50                   | mA   | $\overline{CS} = V_{CC} - 2$<br>I <sub>OL</sub> = 0.0mA, T <sub>A</sub> = 25 °C                   |
| I <sub>DD2</sub> | Power Supply Current                          |                    | 32   | 46                   | mA   | <del>CS</del> =0.0<br>I <sub>OL</sub> =0.0mA, T <sub>A</sub> = 25°C                               |
| I <sub>DD3</sub> | Power Supply Current                          |                    | 38.5 | 60                   | mA   | $\overline{CS} = V_{CC} - 2$<br>$I_{OL} = 0.0 \text{mA}$ , $T_A = 0^{\circ}\text{C}$              |
| I <sub>CF1</sub> | Output Clamp Current                          |                    | 8    | 14                   | mA   | $V_{OUT} = -1.0V, T_{A} = 0^{\circ}C$   |
| I <sub>CF2</sub> | Output Clamp Current                          |                    |      | 13                   | mA   | $V_{OUT} = -1.0V, T_A = 25^{\circ}C$  |
| I <sub>GG</sub>  | Gate Supply Current                           |                    |      | 1                    | μA   |   |
| VIL1             | Input Low Voltage for<br>TTL Interface        | -1.0               |      | 0.65                 | V    |   |
| VIL2             | Input Low Voltage for<br>MOS Interface        | V <sub>DD</sub>    |      | V <sub>CC</sub> –6   | V    |   |
| V <sub>IH</sub>  | Address and Chip Select<br>Input High Voltage | V <sub>CC</sub> -2 |      | V <sub>CC</sub> +0.3 | V    |   |
| Ι <sub>ΟĻ</sub>  | Output Sink Current                           | 1.6                | 4    |                      | mA   | V <sub>OUT</sub> = 0.45V  |
| юн               | Output Source Current                         | -2.0               |      |                      | mA   | V <sub>OUT</sub> = 0.0V   |
| V <sub>OL</sub>  | Output Low Voltage                            |                    | 7    | 0.45                 | V    | I <sub>OL</sub> = 1.6mA   |
| V <sub>он</sub>  | Output High Voltage                           | 3.5                | 4.5  |                      | V    | I <sub>OH</sub> = -100 μA   |

NOTE 1: POWER DOWN OPTION: V<sub>GG</sub> may be clocked to reduce power dissipation. The average I<sub>DD</sub> will vary between I<sub>DD0</sub> and I<sub>DD1</sub> depending on the V<sub>GG</sub> duty cycle (see typical characteristics). For this option please specify 1602AL-6 or 1702AL-6.

#### **A.C. Characteristics**

 $T_{A} = 0^{\circ}$  C to +70°C,  $V_{CC} = +5V \pm 5\%$ ,  $V_{DD} = -9V \pm 5\%$ ,  $V_{GG} = -9V \pm 5\%$  unless otherwise noted

| SYMBOL            | TEST                                       | MINIMUM | TYPICAL | MAXIMUM | UNIT |
|-------------------|--|---------|---------|---------|------|
| Freq.             | Repetition Rate                            |         |         | 0.66    | MHz  |
| t <sub>OH</sub>   | Previous read data valid                   |         |         | 100     | ns   |
| tACC              | Address to output delay                    |         | 0.7     | 1.5     | μs   |
| t <sub>DVGG</sub> | Clocked V <sub>GG</sub> set up (Note 1)    | 1       |         | - i     | μs   |
| t <sub>CS</sub>   | Chip select delay                          |         |         | 600     | ns   |
| t <sub>co</sub>   | Output delay from CS                       |         |         | 900     | ns   |
| t <sub>OD</sub>   | Output deselect                            |         |         | 300     | ns   |
| t <sub>OHC</sub>  | Data out hold in clocked VGG mode (Note 1) |         |         | 5       | μs   |

#### Capacitance\* T<sub>A</sub> = 25°C


| SYMBOL           | TEST                                    | MINIMUM | TYPICAL | MAXIMUM | UNIT | CONDITIONS   |
|------------------|---|---------|---------|---------|------|--|
| CIN              | Input Capacitance                       |         | 8       | 15      | pF   | $\begin{array}{c} V_{IN} = V_{CC} \\ \overline{CS} = V_{CC} \end{array} \qquad All \\ unused pins \end{array}$ |
| COUT             | Output Capacitance                      |         | 10      | 15      | pF   |  |
| C <sub>VGG</sub> | V <sub>GG</sub> Capacitance<br>(Note 1) |         |         | 30      | pF   | $V_{OUT} = V_{CC}$ are at A.C.<br>$V_{GG} = V_{CC}$ ground   |

\*This parameter is periodically sampled and is not 100% tested.


#### **Switching Characteristics**

Conditions of Test:

Input pulse amplitudes: 0 to 4V;  $t_R$ ,  $t_F \le 50$  ns Output load is 1 TTL gate; measurements made at output of TTL gate ( $t_{PD} \le 15$  ns), CL=15pF







NOTE 2: The output will remain valid for  $t_{OHC}$  as long as clocked  $V_{GG}$  is at  $V_{CC}$ . An address change may occur as soon as the output is sensed (clocked  $V_{GG}$  may still be at  $V_{CC}$ ). Data becomes invalid for the old address when clocked  $V_{GG}$  is returned to  $V_{GG}$ .

NOTE 3: If CS makes a transition from  $\dot{V}_{IL}$  to  $V_{IH}$  while clocked  $V_{GG}$  is at  $V_{GG}$ , then deselection of output occurs at  $t_{OD}$  as shown in static operation with constant  $V_{GG}$ .

All programming operation and erasing characteristics as described on pages 3-11 through 3-13 apply for the 1602A-6/1702A-6.

# Silicon Gate MOS ROM 2308

# SWI PRODUCT 8192 BIT STATIC MOS READ ONLY MEMORY

- Fast Access Time 500 ns
- Standard Power Supplies—  $+12V, \pm 5V$
- TTL Compatible All **Inputs and Outputs**
- Programmable Chip Select Input for Easy Memory Expansion
- Three-State Output OR-Tie Capability
- Fully Decoded On Chip Address Decode
- Inputs Protected All Inputs **Have Protection Against Static** Charge

The Intel 2308 is a 8192 bit static MOS read only memory organized as 1024 words by 8-bits. This ROM is designed for memory applications where high performance, large bit storage, and simple interfacing are important design objectives.

The inputs and outputs are TTL compatible. The chip select input (CS2/CS2) is programmable. Any combination of active high or low level chip select input can be defined and the desired chip select code is fixed during the masking process. The programmable chip select input, as well as OR-tie compatibility on the outputs, facilitates easy memory expansion.

The 2308 read only memory is fabricated with N-channel silicon gate technology. This technology provides the designer with high performance, easy-to-use MOS circuits. The Intel 2708/2704 are 8K and 4K pin compatible, erasable and electrically reprogrammable read only memories.

PIN CONFIGURATION BLOCK DIAGRAM DATA OUTPUT 01 - 08 A7 🗖 24 🗖 Vcc A6 🗖 23 🗖 A8 12 A5 Г 22 🗖 A9 A4 C 21 VBB CS1 20 CS1 A3 L CHIP SELECT 2308 LOGIC OUTPUT BUFFERS 19 VDD A<sub>2</sub> CS2/CS2 18 CS2/CS2 A1 A0 C 17 08 Y Y GATING : 16 07 01 0₂ [ 15 06 A0-A9 10 ADDRESS 03 14 05 11 Vss 🗖 13 04 12 64 X 128 ROM ARRAY X DECODER . .

#### **PIN NAMES**

| A0-A 9  | ADDRESS INPUTS                 |
|---------|--------------------------------|
| 01-08   | DATA OUTPUTS                   |
| CS1     | CHIP SELECT INPUT              |
| CS2/CS2 | PROGRAMMABLE CHIP SELECT INPUT |

# Silicon Gate MOS ROM 2316A

## **16,384 BIT STATIC MOS READ ONLY MEMORY**

- Single +5 Volts Power Supply Voltage
- Less than 1 µs Access Time
- Directly TTL Compatible—All Inputs and Outputs
- Three Programmable Chip Select Inputs for Easy Memory Expansion
- Three-State Output OR-Tie Capability
- Fully Decoded On Chip Address Decode
- Inputs Protected All Inputs Have Protection Against Static Charge

The Intel 2316A is a 16,384 bit static MOS read only memory organized as 2048 words by 8 bits. This ROM is designed for memory applications where high performance, large bit storage, and simple interfacing are important design objectives.


The inputs and outputs are fully TTL compatible. This device operates with a single +5V power supply. The three chip select inputs are programmable. Any combination of active high or low level chip select inputs can be defined and the desired chip select code is fixed during the masking process. These three programmable chip select inputs, as well as OR-tie compatibility on the outputs, facilitates easy memory expansion.

The 2316A read only memory is fabricated with N-channel silicon gate technology. This technology provides the designer with high performance, easy-to-use MOS circuits. Only a single +5V power supply is needed and all devices are directly TTL compatible.

**PIN CONFIGURATION** 

#### **BLOCK DIAGRAM**





#### **PIN NAMES**

| A0- A10                        | ADDRESS INPUTS                  |
|--------------------------------|---------------------------------|
| 0 <sub>1</sub> .0 <sub>8</sub> | DATA OUTPUTS                    |
| CS1-CS3                        | PROGRAMMABLE CHIP SELECT INPUTS |

NEW PI

# Silicon Gate MOS 2708, 2704 int


## 8192/4096 BIT ERASABLE AND ELECTRICALLY REPROGRAMMABLE READ ONLY MEMORY

- 2708 1024x8 Organization 2704 512x8 Organization
- Fast Programming Tvp. 100 sec. For All 8K Bits
- Low Power During Programming
- Access Time 500 ns
- Standard Power Supplies— +12V. ±5V
- Static No Clocks Required
- Inputs and Outputs TTL **Compatible During Both Read** and Program Modes
- Three-State Output OR-Tie Capability

The Intel 2708/2704 are high speed 8192/4096 bit erasable and electrically programmable ROMs.

The 2708/2704 are packaged in a 24 pin dual-in-line package with transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device.


A mask programmable ROM, the Intel 2308, is available for volume production runs of systems initially using the 2708/2704.



#### In bipolar PROMs, only polysilicon fuses can stand the test of time.

Today, the industry's highest density, highest performance PROMs have polysilicon fuse reliability. Intel's new 3604 is the first 4K design in real production. It dissipates only 60  $\mu$ W/bit with the 3604-6 low stand-by power option. Yet 70 ns is guaranteed from 0-75°C, not just at 25°C. The new 2K and 4K designs offer three-state output options - 3622 and 3624. And the 3601-1, at 50 ns worst case access, is the world's fastest PROM. The ultimate in military PROMs is the M3601, with maximum access time of 90 ns from -55 to +125°C.


These PROMs all program easily, in less than a second, with high programming yields, using any of several standard programmers.




Most important, when polysilicon fuse is blown, it oxidizes completely. There is no conductive residue to short other parts of the circuit.

The very structure of an Intel PROM is inherently more reliable. You'll find no dissimilar metals, as you do in nichrome-aluminum interfaces, in our bipolar PROMs. The fuses are semiconductor material. And polysilicon is classically simple compared to blown junctions. Blown junctions miss the target, being complex, difficult to fab-

ricate and requiring tight programming control. They also require high current programming pulses that may blow the wrong junction.



CELL SCHEMATIC



# Schottky Bipolar 3301A

HIGH SPEED FULLY DECODED **1024 BIT READ ONLY MEMORY** 

- Fast Access Time -- 45 nsec Maximum over Temperature and Supply Voltage Variation.
- Low Power Dissipation --0.5 mW/bit typical.
- DTL and TTL Compatible -- Input Loading is .25 mA max. --Outputs sink 15 mA.
- OR-Tie Capability--Open Collector Outputs


- Simple Memory Expansion --2 Chip Select Input Leads.
- Fully Decoded -- on Chip Address Decode and Buffer.
- Minimum Line Reflection -- Low Voltage Diode Input Clamp.
- Standard Packaging -- 16 Pin Dual In-Line Lead Configuration.

The 3301A is a fully decoded 1024 bit read only memory organized as 256 words by 4 bits. It is a higher speed version of the 3301 and is a direct pin for pin replacement of the 3301. Its performance is specified over the complete ambient temperature range of 0°C to 75°C and a  $V_{CC}$  supply voltage range of 5V ± 5%. The 3301A is programmed at the final step of processing which allows fast turnaround.

The OR tie capability and the 2 chip select inputs of the 3301A allow easy memory expansion into larger word and bit lengths.

The 3301A is mask programmed to customized patterns. It is also available in standard "off the shelf" configurations. Ideal applications are in microprogramming and table look up.

The 3301A is manufactured using Schottky barrier diode clamped transistors which allows higher switching speeds than those devices made with conventional gold diffusion process.



#### **Absolute Maximum Ratings\***

| Temperature Under Bias               | –65°to +125°C          |
|--------------------------------------|------------------------|
| Storage Temperature                  | -65°to +160°C          |
| All Input, Output or Supply Voltages | -0.5V to 7 Volts       |
| All Input Voltages                   | -1.0 to 5.5V           |
| Output Currents                      | -1.0 to 5.5V<br>100 mA |
|                                      |                        |

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

#### **D. C. Characteristics:** All Limits Apply for $V_{cc}$ = +5.0V ±5%, $T_A$ = 0°C to +75°C

|                  |                                      | LIMITS                   |       |      | TEST  |
|------------------|--------------------------------------|--------------------------|-------|------|---|
| SYMBOL           | PARAMETER                            | MIN. TYP. <sup>(1)</sup> | MAX.  | UNIT | CONDITIONS  |
| I <sub>FA</sub>  | ADDRESS INPUT<br>LOAD CURRENT        | \$                       | -0.25 | mA   | V <sub>CC</sub> = 5.25V,<br>V <sub>A</sub> = 0.45V                              |
| I <sub>FS</sub>  | CHIP SELECT INPUT<br>LOAD CURRENT    |                          | -0.25 | mA   | V <sub>cc</sub> = 5.25V,<br>V <sub>s</sub> = 0.45V                              |
| I <sub>RA</sub>  | ADDRESS INPUT<br>LEAKAGE CURRENT     |                          | 40    | μA   | V <sub>CC</sub> = 5.25V,<br>V <sub>A</sub> = 5.25V                              |
| I <sub>RS</sub>  | CHIP SELECT INPUT<br>LEAKAGE CURRENT |                          | 40    | μA   | V <sub>CC</sub> = 5.25V,<br>V <sub>S</sub> = 5.25V                              |
| V <sub>CA</sub>  | ADDRESS INPUT<br>CLAMP VOLTAGE       |                          | -1.0  | V    | V <sub>CC</sub> = 4.75V,<br>I <sub>A</sub> = -5.0mA                             |
| V <sub>CS</sub>  | CHIP SELECT INPUT<br>CLAMP VOLTAGE   |                          | -1.0  | V    | $V_{cc} = 4.75V,$<br>$I_{s} = -5.0mA$   |
| V <sub>OL</sub>  | OUTPUT LOW<br>VOLTAGE                |                          | 0.45  | V    | V <sub>CC</sub> = 4.75V,<br>I <sub>OL</sub> = 15mA                              |
| I <sub>CEX</sub> | OUTPUT LEAKAGE<br>CURRENT            | 4.                       | 100   | μA   | V <sub>CC</sub> = 5.25V,<br>V <sub>CE</sub> = 5.25V                             |
| lcc              | POWER SUPPLY<br>CURRENT              | 90                       | 125   | mĄ   | $V_{CC} = 5.25V,$<br>$V_{A0} \rightarrow V_{A7} = 0V$<br>$V_{S0} = V_{S1} = 0V$ |
| V <sub>IL</sub>  | INPUT "LOW"<br>VOLTAGE               |                          | 0.85  | V.   | V <sub>CC</sub> = 5.0V  |
| V <sub>IH</sub>  | INPUT "HIGH"<br>VOLTAGE              | 2.0                      | , k   | T V  | V <sub>cc</sub> = 5.0V  |

Note 1: Typical values are at 25°C and at nominal voltage.

## Switching Characteristics

**A. C. Characteristics**  $V_{CC} = +5V \pm 5\%$ ,  $T_A = 0^{\circ}C$  to  $+75^{\circ}C$ 


| SYMBOL   | PARAMETER                      |    | МІТ<br>) МАХ. | UNIT | CONDITIONS   |
|--|--------------------------------|----|---------------|------|--|
| $\begin{bmatrix} t_{A++}, t_{A} \\ t_{A+-}, t_{A-+} \end{bmatrix}$ | Address to<br>Output Delay     | 25 | 45            | ns   | Both C.S. lines must be at ground potential to activate the ROM. |
| t <sub>S++</sub> ,t <sub>S</sub>                                   | Chip Select<br>to Output Delay | 13 | 20            | ns   |  |


NOTE 1: Typical values are at 25°C and at nominal voltage.


**Capacitance**<sup>(2)</sup>  $T_A = 25^{\circ}C$ 

|                  |                                  |             | LIN           | 11T                  |    |      |   |  |
|------------------|----------------------------------|-------------|---------------|----------------------|----|------|---|--|
| SYMBOL           | PARAMETER                        | PLA<br>TYP. | ASTIC<br>MAX. | CERAMIC<br>TYP. MAX. |    | UNIT | TEST CONDITIONS                                 |  |
| C <sub>INA</sub> | Address Input<br>Capacitance     | 5           | 8             | 6                    | 10 | pF   | V <sub>CC</sub> = 5V<br>V <sub>INA</sub> = 2.5V |  |
| C <sub>INS</sub> | Chip Select<br>Input Capacitance | 5           | 8             | 5                    | 10 | pF   | V <sub>CC</sub> = 5V<br>V <sub>INS</sub> = 2.5V |  |
| C <sub>OUT</sub> | Output Capacitance               | 7           | 10            | 8                    | 12 | pF   | V <sub>CC</sub> = 5V<br>V <sub>OUT</sub> = 2.5V |  |


NOTE 2: This parameter is only periodically sampled and is not 100% tested.








CHIP SELECT TO OUTPUT DELAY




#### **Typical A.C. Characteristics**



AMBIENT TEMPERATURE (°C) **Typical D.C. Characteristics** 


0 L -80


-40



+40 +80 +120 +160

0





INPUT CLAMP CURRENT

CHIP SELECT TO

LOAD CAPACITANCE (pF)

200 250 300


0

CLAMP (mA)


-10

0

50 100 150



VIN (VOLTS) INPUT THRESHOLD





# Schottky Bipolar M3301A


# ENTRAISSY TOSTIG HIGH SPEED 1024 BIT READ ONLY MEMORY


- Military Temperature Range  $-55^{\circ}$ C to  $+125^{\circ}$ C
- Fast Access Time 60 nsec Maximum
- OR-Tie Capability **Open Collector Outputs**
- Standard Packaging 16 Pin **Dual In-Line Lead Configuration**

The M3301A is a military temperature range ROM, organized as 256 words by 4-bits. It is mask programmed to customized patterns. Initial circuit prototyping can be performed before going into volume production by using the pin compatible M3601 PROM.



# LOGIC SYMBOL





#### **ABSOLUTE MAXIMUM RATINGS\***

| Temperature Under Bias65°C to +150°C |
|--------------------------------------|
| Storage Temperature                  |
| Output or Supply Voltages            |
| All Input Voltages1.2V to 5.5V       |
| Output Currents                      |

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

#### **D.C. and Operating Characteristics**

All limits apply for  $V_{CC}$  = +5.0V ±5%,  $T_A$  = -55°C to +125°C, unless otherwise specified.

|                 |                                      |      | Limits  |        |      |  |  |
|-----------------|--------------------------------------|------|---------|--------|------|--|--|
| Symbol          | Parameter                            | Min. | Typ.[1] | ' Max. | Unit | Test Conditions  |  |
| IFA             | Address Input Load<br>Current        |      | -0.05   | -0.25  | mA   | V <sub>CC</sub> = 5.25V, V <sub>A</sub> = 0.45V                            |  |
| IFS             | Chip Select Input Load<br>Current    |      | -0.05   | -0.25  | mA   | V <sub>CC</sub> = 5.25V, V <sub>S</sub> = 0.45V                            |  |
| IRA             | Address Input Leakage<br>Current     |      |         | 40     | μA   | V <sub>CC</sub> = 5.25V, V <sub>A</sub> = 5.25V                            |  |
| IRS             | Chip Select Input<br>Leakage Current |      |         | 40     | μA   | V <sub>CC</sub> = 5.25V, V <sub>S</sub> = 5.25V                            |  |
| VCA             | Address Input Clamp<br>Voltage       |      | -0.7    | -1.2   | v    | V <sub>CC</sub> = 4.75V, I <sub>A</sub> = -5.0mA                           |  |
| V <sub>CS</sub> | Chip Select Input<br>Clamp Voltage   |      | -0.7    | -1.2   | v    | V <sub>CC</sub> = 4.75V, I <sub>S</sub> = -5.0mA                           |  |
| V <sub>CS</sub> | Output Low Voltage                   |      | 0.3     | 0.45   | v    | V <sub>CC</sub> =4.75V, I <sub>OL</sub> = 10mA                             |  |
| ICEX            | Output Leakage Current               |      |         | 100    | μA   | V <sub>CC</sub> = 5.25V, V <sub>CE</sub> = 5.25V                           |  |
|                 |                                      |      |         |        |      | V <sub>CC</sub> = 5.25V,   |  |
| ICC             | Power Supply Current                 |      | 90      | 125    | mA   | $V_{A0} \rightarrow V_{A7} = 0V, V_{CC} = 5.25V$<br>$V_{S0} = V_{S1} = 0V$ |  |
| VIL             | Input "Low" Voltage                  |      |         | 0.80   | v    | V <sub>CC</sub> = 5.0V   |  |
| VIH             | Input "High" Voltage                 | 2.1  |         | 1      | v    | V <sub>CC</sub> = 5.0V   |  |

NOTE 1: Typical values are at 25°C and at nominal voltage.

# SCHOTTKY BIPOLAR M3301A


|           | A. C. Char   | acteristics v <sub>cc</sub> = +5v ± | 5%, T <sub>A</sub> = - | 55°C to + | 125°C                                       |
|-----------|--|-------------------------------------|------------------------|-----------|---|
| The state | SYMBOL   | PARAMETER                           | MAX.<br>LIMIT          | UNIT      | CONDITIONS                                  |
|           | t <sub>A++</sub> , t <sub>A</sub><br>t <sub>A+-</sub> , t <sub>A-+</sub> | • Address to Output Delay           | 60                     | ns        | Both C.S. lines must be at ground potential |
|           | t <sub>S++</sub> . t <sub>S</sub>  | Chip Select to Output Delay         | 30                     | ns        | to activate the ROM.                        |

### Capacitance<sup>(1)</sup> T<sub>A</sub>= 25°C

| SYMPOL           | PARAMETER                     | LIMITS |      | UNIT | TEAT COMPLETIONS     |                         |
|------------------|-------------------------------|--------|------|------|----------------------|-------------------------|
| SYMBOL           |                               | TYP.   | MAX. | UNIT | TEST CONDITIONS      |                         |
| CINA             | Address Input Capacitance     | 4      | 10   | pF   | V <sub>CC</sub> = 5V | V <sub>IN</sub> = 2.5V  |
| CINS             | Chip-Select Input Capacitance | 6      | 10   | pF   | V <sub>CC</sub> = 5V | V <sub>IN</sub> = 2.5V  |
| C <sub>OUT</sub> | Output Capacitance            | 7      | 12   | pF   | V <sub>CC</sub> = 5V | V <sub>OUT</sub> = 2.5V |


NOTE 1: This parameter is only periodically sampled and is not 100% tested.

## **Switching Characteristics**




## **Waveforms**

ADDRESS TO OUTPUT DELAY



CHIP SELECT TO OUTPUT DELAY



Schottky Bipolar 3601, 3601-1

# HIGH SPEED ELECTRICALLY PROGRAMMABLE 1024 BIT READ ONLY MEMORY

\*50 nsec Max. Access Time

- Fast Access Time -- 50 nsec (3601-1) and 70 nsec (3601)
   Maximum over Temperature and Supply Voltage Variation
- Fast Programming --1 ms/Bit Typically

In

- Polycrystalline Silicon Fuse
- Fully Decoded -- on Chip Address Decode and Buffer.
- Low Power Dissipation --0.5 mW/Bit Typical.


- DTL and TTL Compatible -- Input Loading is .25 mA max. --Outputs sink 15 mA.
- OR-Tie Capability -- Open Collector Outputs
- Simple Memory Expansion --2 Chip Select Input Leads.
- Minimum Line Reflection -- Low Voltage Diode Input Clamp.
- Standard Packaging -- 16 Pin Dual In-Line Lead Configuration.

The Intel 3601, 3601-1 is a 1024 bit (256 word by 4-bit) electrically programmable ROM ideally suited for uses where fast turnaround and pattern experimentation are important such as in prototypes or in small production volume systems. The PROM is manufactured with all outputs low and logic high output levels can be electrically programmed in selected bit locations. The same address inputs are used for both programming and reading.

A higher system performance is achieved by using the 3601-1. The 3601-1 gives a 25% system speed improvement over the 3601.

The 3601, 3601-1 is pin compatible with the Intel metal mask 3301A ROM. The 3301A is ideal for large volume and lower cost production runs of systems initially using the PROM.

The 3601, 3601-1 is manufactured with the highly reliable polycrystalline silicon fuse and the fast switching Schottky barrier diode technology.



#### **Absolute Maximum Ratings\***

| Temperature Under Bias             | -65°C to +125°C  |
|------------------------------------|------------------|
| Storage Temperature                | -65°C to +160°C  |
| Output or Supply Voltages          | -0.5V to 7 Volts |
| All Input Voltages                 | -1V to 5.5V      |
| Output Currents                    | 100 mA           |
| Programming Only:                  |                  |
| Output or V <sub>CC</sub> Voltages | 10.25V           |
| CS <sub>2</sub> Voltage            | 15.5V            |
| CS <sub>2</sub> Current            | 100mA            |
|                                    |                  |

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

#### **D. C. Characteristics:** All Limits Apply for $V_{CC}$ = +5.0V ±5%, $T_A$ = 0°C to +75°C

|                 |                                      |      | LIMITS              |       |              | TEST  |
|-----------------|--------------------------------------|------|---------------------|-------|--------------|---|
| SYMBOL          | PARAMETER                            | MIN. | TYP. <sup>(1)</sup> | MAX.  | UNIT         | CONDITIONS  |
| I <sub>FA</sub> | ADDRESS INPUT<br>LOAD CURRENT        |      | -0.05               | -0.25 | mA           | V <sub>CC</sub> = 5.25V,<br>V <sub>A</sub> = 0.45V                              |
| I <sub>FS</sub> | CHIP SELECT INPUT<br>LOAD CURRENT    |      | -0.05               | -0.25 | mA           | $V_{cc}^{=} 5.25V, V_{s}^{=} 0.45V$   |
| I <sub>RA</sub> | ADDRESS INPUT<br>LEAKAGE CURRENT     |      |                     | 40    | μA           | V <sub>CC</sub> = 5.25V,<br>V <sub>A</sub> = 5.25V                              |
| I <sub>RS</sub> | CHIP SELECT INPUT<br>LEAKAGE CURRENT |      |                     | 40    | μ <b>Α</b> . | V <sub>CC</sub> = 5.25V,<br>V <sub>S</sub> = 5.25V                              |
| V <sub>CA</sub> | ADDRESS INPUT<br>CLAMP VOLTAGE       |      | -0.7                | -1.0  | V            | V <sub>CC</sub> = 4.75V,<br>I <sub>A</sub> =5.0mA                               |
| V <sub>cs</sub> | CHIP SELECT INPUT<br>CLAMP VOLTAGE   |      | -0.7                | -1.0  | V            | $V_{CC} = 4.75V,$<br>$I_{S} = -5.0mA$   |
| V <sub>OL</sub> | OUTPUT LOW<br>VOLTAGE                |      | 0.3                 | 0.45  | V            | V <sub>CC</sub> = 4.75V,<br>I <sub>OL</sub> = 15mA                              |
| ICEX            | OUTPUT LEAKAGE<br>CURRENT            |      |                     | 100   | μA           | $V_{CC} = 5.25V, V_{CE} = 5.25V$  |
| I <sub>CC</sub> | POWER SUPPLY<br>CURRENT              |      | 90                  | 130   | mA           | $V_{CC} = 5.25V,$<br>$V_{A0} \rightarrow V_{A7} = 0V$<br>$V_{S0} = V_{S1} = 0V$ |
| V <sub>IL</sub> | INPUT "LOW"<br>VOLTAGE               |      | •                   | 0.85  | V            | V <sub>CC</sub> = 5.0V  |
| V <sub>IH</sub> | INPUT "HIGH"<br>VOLTAGE              | 2.0  |                     |       | V            | V <sub>cc</sub> = 5.0V  |

Note 1: Typical values are at 25°C and at nominal voltage.

| SYMBOL   | PARAMETER                        | MAX | MAXIMUM LIMITS |      |      | CONDITIONS  |
|--|----------------------------------|-----|----------------|------|------|---|
| STIVIBUL   |                                  | 0°C | 25°C           | 75°C | UNIT | CONDITIONS  |
| t <sub>A++</sub> , t <sub>A</sub><br>t <sub>A+-</sub> , t <sub>A-+</sub> | Address to Output Delay (3601)   | 70  | 60             | 70   | ns   |   |
| t <sub>A++</sub> , t <sub>A</sub><br>t <sub>A+-</sub> , t <sub>A-+</sub> | Address to Output Delay (3601-1) | 50  | 50             | 50   | ns   | Both C.S. lines must be at ground potential to activate |
| t <sub>S++</sub> , t <sub>S</sub>  | Chip Select to Output Delay      | 25  | 25             | 25   | ns   | the PROM.   |

#### **A. C. Characteristics** $V_{CC} = +5V \pm 5\%$ , $T_A = 0^{\circ}C$ to $+ 75^{\circ}C$


#### **Capacitance** <sup>(1)</sup> T<sub>A</sub> = 25°C

| SYMBOL           | PARAMETER                     | LIMITS |      | UNIT | TEST CONDITIONS        |                         |
|------------------|-------------------------------|--------|------|------|------------------------|-------------------------|
| STIVIBUL         |                               | TYP.   | MAX. | UNIT | TEST CONDITIONS        |                         |
| C <sub>INA</sub> | Address Input Capacitance     | 4      | 10   | pF   | V <sub>CC</sub> = 5V   | V <sub>IN</sub> = 2.5V  |
| C <sub>INS</sub> | Chip-Select Input Capacitance | 6      | 10   | pF   | • V <sub>CC</sub> = 5V | V <sub>IN</sub> = 2.5V  |
| C <sub>OUT</sub> | Output Capacitance            | 7      | 12   | pF   | V <sub>CC</sub> = 5V   | V <sub>OUT</sub> = 2.5V |


NOTE 1: This parameter is only periodically sampled and is not 100% tested.


## **Switching Characteristics**

Conditions of Test: Input pulse amplitudes - 2.5V Input pulse rise and fall times of 5 nanoseconds between 1 volt and 2 volts Speed measurements are made at 1.5 volt levels Output loading is 15 mA and 30 pF Frequency of test - 2.5 MHz




#### Waveforms





#### CHIP SELECT TO OUTPUT DELAY







#### SCHOTTKY BIPOLAR 3601, 3601-1









3-30




# Schottky Bipolar M3601

# MUTTARY TISDAR HIGH SPEED ELECTRICALLY PROGRAMMABLE **1024 BIT READ ONLY MEMORY**

- Military Temperature Range -55°C to +125°C
- Fast Access Time 90 nsec Maximum
- Fast Programming 1 ms/bit **Typically**
- Standard Packaging 16 Pin **Dual In-Line Lead Configuration**

The M3601 is a military temperature range PROM, organized as 256 words by 4-bits. The PROM is manufactured with all outputs low and logic output high levels can be electrically programmed in selected bit locations. The M3601 is pin compatible with the Intel metal mask ROM M3301A.



#### **D.C. and Operating Characteristics**

All limits apply for  $V_{CC}$  = +5.0V ±5%,  $T_A$  = -55°C to +125°C, unless otherwise specified.

|                  |                                      |      | Limits  |       |      |  |  |
|------------------|--------------------------------------|------|---------|-------|------|--|--|
| Symbol Parameter |                                      | Min. | Typ.[1] | Max.  | Unit | Test Conditions  |  |
| IFA              | Address Input Load<br>Current        |      | -0.05   | -0.25 | mA   | V <sub>CC</sub> = 5.25V, V <sub>A</sub> = 0.45V                              |  |
| 1 <sub>FS</sub>  | Chip Select Input Load<br>Current    |      | -0.05   | -0.25 | mA   | V <sub>CC</sub> = 5.25V, V <sub>S</sub> = 0.45V                              |  |
| IRA              | Address Input Leakage<br>Current     |      |         | 40    | μA   | V <sub>CC</sub> = 5.25V, V <sub>A</sub> = 5.25V                              |  |
| IRS              | Chip Select Input<br>Leakage Current |      |         | 40    | μΑ   | V <sub>CC</sub> = 5.25V, V <sub>S</sub> = 5.25V                              |  |
| VCA              | Address Input Clamp<br>Voltage       |      | -0.7    | -1.2  | v    | V <sub>CC</sub> = 4.75V, I <sub>A</sub> = -5.0mA                             |  |
| V <sub>CS</sub>  | Chip Select Input<br>Clamp Voltage   |      | -0.7    | -1.2  | v    | V <sub>CC</sub> = 4.75V, I <sub>S</sub> = -5.0mA                             |  |
| Vcs              | Output Low Voltage                   |      | 0.3     | 0.45  | V    | V <sub>CC</sub> = 4.75V, I <sub>OL</sub> = 10mA                              |  |
| ICEX             | Output Leakage Current               |      |         | 100   | μΑ   | V <sub>CC</sub> = 5.25V, V <sub>CE</sub> = 5.25V<br>V <sub>CC</sub> = 5.25V, |  |
| ICC              | Power Supply Current                 |      | 90      | 130   | mA   | $V_{A0} \rightarrow V_{A7} = 0V,$<br>$V_{S0} = V_{S1} = 0V$                  |  |
| VIL              | Input "Low" Voltage                  |      |         | 0.80  | v    | V <sub>CC</sub> = 5.0V   |  |
| VIH              | Input "High" Voltage                 | 2.1  |         |       | . v  | V <sub>CC</sub> = 5.0V   |  |

ROMs

NOTE 1: Typical values are at 25° C and at nominal voltage.

| SYMBOL   | PARAMETER                   | MAX.<br>LIMIT | UNIT | CONDITIONS                                  |
|--|-----------------------------|---------------|------|---|
| t <sub>A++</sub> , t <sub>A</sub><br>t <sub>A+-</sub> , t <sub>A-+</sub> | Address to Output Delay     | 90            | ns   | Both C.S. lines must be at ground potential |
| t <sub>S++</sub> . t <sub>S</sub>  | Chip Select to Output Delay | 35            | ns   | to activate the PROM.                       |


# A. C. Characteristics $v_{CC} = +5V \pm 5\%$ , $T_A = -55^{\circ}C$ to $+125^{\circ}C$

# Capacitance<sup>(1)</sup> T<sub>A</sub>= 25°C


| SYMBOL           | PARAMETER                     | LIMITS |      | UNIT | TEST CONDITIONS      |                         |  |
|------------------|-------------------------------|--------|------|------|----------------------|-------------------------|--|
| STINBUL          | FARAMETER                     | TYP.   | MAX. | UNIT | TEST CC              |                         |  |
| CINA             | Address Input Capacitance     | 4.     | 10   | pF   | V <sub>CC</sub> = 5V | V <sub>IN</sub> = 2.5V  |  |
| C <sub>INS</sub> | Chip-Select Input Capacitance | 6      | 10   | pF   | V <sub>CC</sub> = 5V | V <sub>IN</sub> = 2.5V  |  |
| C <sub>OUT</sub> | Output Capacitance            | 7      | 12   | pF   | V <sub>CC</sub> = 5V | V <sub>OUT</sub> = 2.5V |  |


NOTE 1: This parameter is only periodically sampled and is not 100% tested.

## **Switching Characteristics**




#### Waveforms





CHIP SELECT TO OUTPUT DELAY



# Schottky Bipolar **3302**, **3302-4**, **3302-6**, **3322**, **3322-4**, **3322-6**


## HIGH SPEED 2048 BIT READ ONLY MEMORY

- Fast Access Time 70 ns (3302, 3322) over Temperature and Supply Voltage Variation
- Low Standby Power Dissipation (3302-6, 3322-6) — 100 µW/bit
- Fully Decoded On Chip Address Decode and Buffer
- DTL and TTL Compatible Input Loading is 0.25 mA Max — Outputs Sink 15 mA
- Open Collector (3302, 3302-4, 3302-6) and Three State (3322, 3322-4, 3322-6) Outputs
- Standard Packaging 16 Pin Dual In-Line Lead Configuration

The 3302 and 3322 device families are high density 2048 bit (512 words by 4-bit) ROMs. Electrical performance is specified over the complete ambient temperature range of  $0^{\circ}$ C to  $75^{\circ}$ C and V<sub>CC</sub> supply voltage range of 5V ±5%. The 3302 and 3322 ROM families are pin compatible with the Intel 3602 and 3622 PROM families. Consequently initial circuit prototyping can be performed using the pin compatible PROMs.

The 3302-4 and 3322-4 are ideal for slower performance systems (>90 ns) where low system cost is a prime factor. For those systems requiring low power dissipation, one should consider the 3302-6 and 3322-6. Not only does the 3302-6 and 3322-6 dissipate 20% less active power than the 3302 and 3322 respectively, but it also has an added low standby power dissipation feature. Whenever the 3302-6 and 3322-6 is deselected, power dissipation is reduced by 70%.

The 3302 and 3322 devices are manufactured using Schottky barrier diode clamped transistors which results in higher speed performance than equivalent devices made with gold diffusion process.



# Schottky Bipolar 3602, 3602-4, 3602-6, NEWP 3622, 3622-4, 3622-6

# HIGH SPEED ELECTRICALLY PROGRAMMABLE 2048 BIT READ ONLY MEMORY


- Fast Access Time 70ns (3602, 3622)
- Low Standby Power Dissipation (3602-6, 3622-6) — 100 µW/bit
- Open Collector (3602, 3602-4, 3602-6) or Three-State (3622, 3622-4, 3622-6) Outputs
- Fast Programming 1 ms/bit Typically
- Polvcrvstalline Silicon Fuse
- Standard Packaging 16 Pin **Dual In-Line Configuration**

The 3602 and 3622 device families are high density 2048 bit (512 words by 4-bits) PROMs suitable for uses where fast turnaround and pattern experimentation are important such as in prototypes or in small production volume systems. For those systems requiring low power dissipation, one should consider the 3602-6 or 3622-6. Both the 3602-6 and 3622-6 have a low standby power dissipation feature. Whenever these two devices are deselected, power dissipation is reduced substantially over the active power dissipation. The 3602-4 and 3622-4 are ideal for slower performance systems (>90ns) where low system cost is a prime factor.

The PROMs are pin compatible with the Intel metal mask ROMs 3302, 3302-4, 3302-6, 3322, 3322-4 and 3322-6. The ROMs offer system cost savings over the PROMs when in large volume production.

The PROMs are manufactured with all outputs high and logic low levels can be electrically programmed in selected bit locations.

The 3602 and 3622 device families are monolithic, high speed. Schottky clamped TTL arrays with polycrystalline silicon fuses. The Schottky barrier diode clamped transistors allow faster switching speeds than those devices made with the conventional gold diffusion processes.



LOGIC SYMBOL



# Schottky Bipolar 3304A, 3304A-4, 3304A-6, 3324A, 3324A-4 WCT

## HIGH SPEED 4096 BIT READ ONLY MEMORY


- Fast Access Time 70ns (3304A, 3324A) Over Temperature and Supply Voltage Variation
- Low Standby Power Dissipation (3304A-6) - 60 µW/bit
- Fully Decoded on Chip Address Decode and Buffer
- DTL and TTL Compatible Input Loading is 0.25 mA max ----Output Sink is 15 mA
- Open Collector (3304A, 3304A-4, 3304A-6) and Three State (3324A, 3324A-4) Outputs
- Simple Memory Expansion 4 **Chip Select Input Leads**
- Standard Packaging 24 Pin Dual In-Line Lead Configuration


The 3304A and 3324A device families are high density 4096 bit (512 words by 8-bit) ROMs. Electrical performance is specified over the complete ambient temperature range of 0°C to 75°C and  $V_{CC}$  supply voltage range of 5V ±5%. The 3304A and 3324A ROM families are pin compatible with the Intel 3604 and 3624 PROM families. Consequently initial circuit prototyping can be performed using the pin compatible PROMs.

The 3304A-4 and 3324A-4 are ideal for slower performance systems (>90 ns) where low system cost is a prime factor. For those systems requiring low power dissipation, one should consider the 3304A-6. Not only does the 3304A-6 dissipate 20% less active power than the 3304A, but it also has an added low standby power dissipation feature. Whenever the 3304A-6 is deselected, power dissipation is reduced by 70%.

The 3304A and 3324A device families are manufactured using Schottky barrier diode clamped transistors which results in higher speed performance than equivalent devices mode with gold diffusion process.

| Mode/             | Pin Connection                    | Pin 22   | Pin 24     |  |
|-------------------|-----------------------------------|--|------------|--|
| Read:             | 3304A, 3304A-4,<br>3324A, 3324A-4 | No Connect or 5V                                       | 5V         |  |
|                   | 3304A-6                           | +5V  | No Connect |  |
| Standby<br>Power: | 3304A-6                           | Power dissipation is a reduced whenever th deselected. | •          |  |









# intel Schottky Bipolar 3604, 3604-4, 3604-6

# HIGH SPEED ELECTRICALLY PROGRAMMABLE 4096 BIT READ ONLY MEMORY

- Fast Programming--1 ms/Bit Typically
- Fast Access Time--70 nsec (3604) Maximum over Temperature and Supply Voltage Variation
- Low Standby Power Dissipation (3604-6)--60 µW/bit Maximum
- Fully Decoded--on Chip Address Decode and Buffer

- DTL and TTL Compatible--Input Loading is .25 mA max--Outputs sink 15 mA
- OR-Tie Capability--Open Collector Outputs
- Simple Memory Expansion --4 Chip Select Input Leads
- Standard Packaging--24 Pin Dual In-Line Lead Configuration

The 3604 family is a high density 4096 bit (512 word by 8-bit) electrically programmable ROMs suitable for uses where fast turnaround and pattern experimentation are important such as in prototypes or in small production volume systems. The PROMs are manufactured with all outputs high and logic low levels can be electrically programmed in selected bit locations.

The 3604 is pin compatible with the Intel 3304A metal mask ROM. The 3304A is ideal for large volume and lower cost production runs of systems initially using the 3604. The 3604-4 is ideal for slower performance systems where cost is a prime factor. The 3604-4 is pin compatible with the 3304A-4 metal mask ROM.

For those systems requiring low power dissipation, one should consider the 3604-6. Not only does the 3604-6 dissipate 20% less active power than the 3604, but it also has an added low standby power dissipation feature. Whenever the 3604-6 is deselected, power dissipation is reduced by 70%. The lower cost 3304A-6 metal mask ROM is also available for volume production usage.


The 3604 family is a monolithic, high speed, Schottky clamped TTL memory array with polycrystalline silicon fuses. The Schottky barrier diode clamped transistors allow faster switching speeds than those devices made with the conventional gold diffusion processes.

| Mode/Pin Connection      |        | Pin 22  | Pin 24     |  |
|--------------------------|--------|---|------------|--|
| Read:<br>3604, 3604-4    |        | No Connect or 5V  | 5V         |  |
|                          | 3604-6 | +5V   | No Connect |  |
| Program:<br>3604, 3604-4 |        | Pulsed 12V  | Pulsed 12V |  |
|                          | 3604-6 | Pulsed 12V  | Pulsed 12V |  |
| Standby<br>Power:        | 3604-6 | Power dissipation is a<br>duced whenever the<br>deselected. | •          |  |

#### PIN CONFIGURATION

| -             | · · ·                          |
|---------------|--------------------------------|
| ^, <b>_</b> ] | 24 Vcc1                        |
| A4 🗖 2        | 23 🗖 🗛 (MSB)                   |
| A5 C 3        | 22 VCC2 (REQUIRED<br>ON 3604-6 |
| A             | 21 CS1 ONLY                    |
| ^1 1 5        | 20 32                          |
| A2 C 6        | 19 10 15 1                     |
| A1 <b>[</b> 7 | 18 CS4                         |
| (LSB) A0 🗖 8  | 17 0. (MSB)                    |
| (LSB) 01 🗖 9  | 16 0,                          |
| 0, 🗖 10       | 15 0 06                        |
| 0, 🗖 11       | 14 05                          |
| GND 12        | 13 04                          |

BLOCK DIAGRAM



| PIN NAMES                          |                      |  |  |  |  |  |  |
|------------------------------------|----------------------|--|--|--|--|--|--|
| A0-A8                              | ADDRESS INPUTS       |  |  |  |  |  |  |
| CS1-CS2                            |                      |  |  |  |  |  |  |
| cs <sub>3</sub> –cs <sub>4</sub> _ | - CHIP SELECT INPUTS |  |  |  |  |  |  |
| 01-08                              | DATA OUTPUTS         |  |  |  |  |  |  |

[1] To select the PROM  $\overline{CS}_1 = \overline{CS}_2 = 0$ and  $CS_3 = CS_4 = 1$ .



## **Absolute Maximum Ratings\***


#### \*COMMENT


PRELIMINA Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.


## **D. C. Characteristics:** All Limits Apply for $V_{CC}$ = +5.0V ±5%, $T_A$ = 0°C to +75°C


|                  | •                                       |      | Limits  |       |      |   |
|------------------|---|------|---------|-------|------|---|
| Symbol           | Parameter                               | Min. | Typ.[1] | Max.  | Unit | Test Conditions   |
| IFA              | Address Input Load Current              |      | -0.05   | -0.25 | mA   | V <sub>CC</sub> = 5.25V, V <sub>A</sub> = 0.45V   |
| IFS              | Chip Select Input Load Current          |      | -0.05   | -0.50 | mA   | V <sub>CC</sub> = 5.25V, V <sub>S</sub> = 0.45V   |
| IRA              | Address Input Leakage Current           |      |         | 40    | μA   | V <sub>CC</sub> = 5.25V, V <sub>A</sub> = 5.25V   |
| IRS              | Chip Select Input Leakage<br>Current    |      |         | 40    | μΑ   | V <sub>CC</sub> = 5.25V, V <sub>S</sub> = 3.5V  |
| VCA              | Address Input Clamp Voltage             |      | -0.7    | -1.0  | V    | V <sub>CC</sub> = 4.75V, I <sub>A</sub> = -5.0mA  |
| V <sub>CS</sub>  | Chip Select Input Clamp<br>Voltage      |      | -0.7    | -1.0  | V    | V <sub>CC</sub> = 4.75V, I <sub>S</sub> = -5.0mA  |
| VOL              | Output Low Voltage                      |      | 0.3     | 0.45  | V    | V <sub>CC</sub> = 4.75V, I <sub>OL</sub> = 15mA   |
| ICEX             | Output Leakage Current                  |      |         | 100   | μΑ   | V <sub>CC</sub> = 5.25V, V <sub>CE</sub> = 5.25V  |
| I <sub>CC1</sub> | Power Supply Current (3604,<br>3604-4)  |      |         | 190   | mA   | $V_{CC 1} = 5.25V, V_{A0} \rightarrow V_{A7} = 0V$<br>$\overline{CS}_1 = \overline{CS}_2 = 0V$<br>$CS_3 = CS_4 = 5.25V$ |
| I <sub>CC2</sub> | Power Supply Current (3604-6)<br>Active |      |         | 140   | mA   | V <sub>CC2</sub> = 5.25V, V <sub>CC1</sub> = Open<br>Chip Selected  |
|                  | Standby                                 |      |         | 45    | mA   | Chip Deselected, $\overline{CS}_1 = \overline{CS}_2 = 2.5$  |
| VIL              | Input "Low" Voltage                     |      |         | 0.85  | V    | V <sub>CC</sub> = 5.0V  |
| VIH              | Input "High" Voltage                    | 2.0  |         |       | V    | V <sub>CC</sub> = 5.0V  |


Note 1: Typical values are at 25°C and at nominal voltage.











#### A. C. Characteristics $V_{CC} = +5V \pm 5\%$ , $T_A = 0^{\circ}C$ to $+ 75^{\circ}C$

| SCHOTTKY                           | BIPOLAR 3      | 604, 3604-4,              | 3604-6                 |          | DECEN  |       |
|------------------------------------|----------------|---------------------------|------------------------|----------|--|-------|
| A. C. Chara                        | acteristics    | V <sub>CC</sub> = +5V ±5% | T <sub>A</sub> = 0°C t | o + 75°C | - 118310   | 202   |
| Symbol                             | Parameter      |                           | Max.<br>Limit          | Unit     | Conditions   | 149 b |
| t <sub>A++</sub> ,t <sub>A</sub>   | Address to     | 3604                      | 70                     | ns       | $\overline{\text{CS}}_1 = \overline{\text{CS}}_2 = \text{V}_{1L} \text{ and } \text{CS}_3 = \text{CS}_4 =$ | ]     |
| t <sub>A+-,</sub> t <sub>A-+</sub> | Output Delay:  | 3604-4, 3604-6            | 90                     | ns       | V <sub>IH</sub> to select the PROM.  |       |
| t <sub>S++</sub>                   | Chip Select to | 3604,3604-4               | 30                     | ns       |  |       |
|                                    | Output Delay:  | 3604-6                    | 30                     | ns       |  |       |
| t <sub>S</sub>                     | Chip Select to | 3604, 3604-4              | 30                     | ns       |  |       |
|                                    | Output Delay:  | 3604-6                    | 120                    | ns       | ]  |       |

## **Capacitance**<sup>(1)</sup> T<sub>A</sub>= 25°C


| Symbol | Parameter                     | Limits |      | Unit | Test Conditions      |                         |  |
|--------|-------------------------------|--------|------|------|----------------------|-------------------------|--|
| Symbol | Faranneter                    | Тур.   | Max. | Unit | Test conditions      |                         |  |
| CINA   | Address Input Capacitance     | 4      | 10   | pF   | V <sub>CC</sub> = 5V | V <sub>IN</sub> = 2.5V  |  |
| CINS   | Chip-Select Input Capacitance | 6      | 10   | pF   | V <sub>CC</sub> = 5V | V <sub>IN</sub> = 2.5V  |  |
| COUT   | Output Capacitance            | 7      | 12   | рF   | V <sub>CC</sub> = 5V | V <sub>OUT</sub> = 2.5V |  |

NOTE 1: This parameter is only periodically sampled and is not 100% tested.

## **Switching Characteristics**

#### Conditions of Test:


Input pulse amplitudes - 2.5V Input pulse rise and fall times of 5 nanoseconds between 1 volt and 2 volts Speed measurements are made at 1.5 volt levels Output loading is 15 mA and 30 pF




## **Waveforms**

ADDRESS TO OUTPUT DELAY

Frequency of test - 2.5 MHz



#### CHIP SELECT TO OUTPUT DELAY



# intel Schottky Bipolar 3624, 3624-4

# HIGH SPEED ELECTRICALLY PROGRAMMABLE 4096 BIT READ ONLY MEMORY


- Fast Access Time 70ns (3624)
   90ns (3624-4)
- Three-State Outputs
- Fast Programming 1 ms/bit Typically


- Full Decoded On Chip Address Decode and Buffer
- Polycrystalline Silicon Fuse
- Standard Packaging 24 Pin Dual In-Line Lead Configuration

The 3624 and 3624-4 are high density 4096 bit (512 words by 8-bits) PROMs suitable for uses where fast turnaround and pattern experimentation are important such as in prototypes or in small production volume systems. The PROMs are manufactured with all outputs high and logic low levels can be electrically programmed in selected bit locations.


The 3624 and 3624-4 have pin compatible metal mask ROMs, the 3324A and 3324A-4 respectively. The ROMs are ideal for large volume and lower cost production runs of systems initially using the PROMs.

The 3624 and 3624-4 are monolithic, high speed, Schottky clamped TTL memory arrays with polycrystalline silicon fuses. The Schottky barrier diode clamped transistors allow faster switching speeds than those devices made with the conventional gold diffusion processes.





#### LOGIC SYMBOL



# ROM and PROM Programming Instructions

#### I. ROM and PROM Truth Table Format


Programming information should be sent in the form of computer punched cards or punched paper tape. When using the 7600C or MCS programmers, punched paper tape should be used. In all cases, a printout of the truth table should be accompanied with the order.

The following general format is applicable to the programming information sent to Intel:

- 1. A data field should start with the most significant bit and end with the least significant bit.
- 2. The data field should consist of P's and N's. A P is to indicate a high level output (most positive) and an N a low level output (most negative). If the programming information is sent on a punched paper tape, then a start character, B, and an end character, F, must be used in the data field.

#### A. Punched Card Format

An 80 column Hollerith card (preferably interpreted) punched by an IBM 026 or 029 keypunch should be submitted. The first card will be a title card. The format is as follows:



66

67-70

71 72-75

76-78

79-80

Blank

Blank

Data Field Blank


Data Field

title card,

Punch same 2 digit decimal number as in



#### ROM AND PROM PROGRAMMING INSTRUCTIONS



#### B. Paper Tape Format

The paper tapes which should be used are the:

- 1. 1" wide paper tape using 7 or 8 bit ASCII code, such as a model 33 ASR teletype produces, or the
- 2. 11/16" wide paper tape using 5 bit Baudot code, such as a Telex produces.


The format requirements are as follows:

- 1. All word fields are to be punched in consecutive order, starting with word field Ø (all addresses low). There must be exactly N word fields for the N x 8 or N x 4 ROM organization.
- 2. Each word field must begin with the start character B and end with the stop character F. There must be exactly 8 or 4 data characters between the B and F for the N x 8 or N x 4 organization respectively.

NO OTHER CHARACTERS, SUCH AS RUBOUTS, ARE ALLOWED ANYWHERE IN A WORD FIELD. If in preparing a tape, an error is made, the entire word field, including the B and F must be rubbed out. Within the word field, a P results in a high level output, and an N results in a low level output.

- 3. Preceding the first word field and following the last word field, there must be a leader/trailer length of at least 25 characters. This should consist of rubout punches (letter key for Telex tapes)
- 4. Between word fields, comments not containing B's or F's may be inserted. Carriage return and line feed characters should be inserted (as a "comment") just before each word field (or at least between every four word fields). When these carriage returns, etc. are inserted, the tape may be easily listed on the teletype for purposes of error checking. The customer may also find it helpful to insert the word number (as a comment) at least every four word fields.
- 5. Included in the tape before the leader should be the customer's complete Telex or TWX number and if more than one pattern is being transmitted, the ROM pattern number.
- 6. MSB and LSB are the most and least significant bit of the device outputs. Refer to the data sheet for the pin numbers.

Example of 256 x 8 format (N = 256):



Trailer: Rubout Key for TWX and Letter Key for Telex (at least 25 frames)




3.42

#### Manually Programming the 3601 (or 3601-1) II.

The 3601 may be programmed using the basic circuit of Figure 1. Address inputs are at standard TTL levels. Only one output may be programmed at a time. The output to be programmed must be connected to V<sub>CC</sub> through a 300Ω resistor. This will force the proper programming current (3-6 mA) into the output when the  $V_{CC}$  supply is later raised to 10V. All other outputs must be held at a TTL low level (0.4V).

The programming pulse generator produces a series of pulses to the 3601 V<sub>CC</sub> and  $\overline{CS}_2$  leads. V<sub>CC</sub> is pulsed from a low of 4.5 ± .25V to a high of 10 ± .25V, while  $\overline{CS}_2$  is pulsed from a low of ground (TTL logic 0) to a high of 15 ± 0.5V. It is important to accurately maintain these voltage levels, otherwise, improper programming may result. The pulses applied must maintain a duty cycle of 50 ± 10% and start with an initial width of 1 (± 10%) $\mu$ s, and increase linearly over a period of approximately 100ms to a maximum width of 8 (± 10%)µs. Typical devices have their fuse blown within 1ms, but occasionally a fuse may take up to 400 ms. During the application of the program pulse, current to CS2 must be limited to 100mA. The output of the 3601 is sensed when CS2 is at a TTL low level output. A programmed bit will have a TTL high output. After a fuse is blown, the VCC and CS2 pulse trains must be applied for another 100us. One circuit which can be used to generate this pulse train is shown in Figure 2, while the characteristics of the pulse train are shown in Figure 3.

10 t .25V



f the D.U.P 5. Delay network, to inhibit PROGRAM START until the ramp generator has been reset.

Unless otherwise noted, all resistors are in  $k\Omega$ , % watt, all NPN transistors are 2N3646, and all diodes are 1N914.

Figure 2. 3601 Programmer


0 ADDRESS SELECTION

#### ROM AND PROM PROGRAMMING INSTRUCTIONS

#### III. Manually Programming the 2K and 4K Bipolar PROMs

The Intel 2K and 4K bipolar PROMs may be programmed using the basic circuit of Figure 1. Initially all bits (either 2048 or 4096) are in a logic 1 (high) state. Only one output may be programmed at a time. The programming current (5mA  $\pm$ 10%) is forced into the output to be programmed by a current source. The current should be clamped to V<sub>CC</sub> by a silicon diode. All other outputs must be allowed to float such that the outputs are allowed to rise one diode above V<sub>CC</sub> (12.5V).

For simplicity of the programming description, reference will be made only to V<sub>CC</sub>, however, this term includes both the V<sub>CC1</sub> and V<sub>CC2</sub> of the 4K PROM. There is only one V<sub>CC</sub> for the 2K PROM. Programming pulses must be applied to both V<sub>CC</sub> and CS. A series of pulses is applied to the V<sub>CC</sub> and  $\overline{CS}_1$  leads as shown in Figure 3a and 3b respectively. The pulse applied must maintain a duty cycle of 50  $\pm$ 10% and start with an initial width of 1 ( $\pm$ 10%)  $\mu$ s, and increase linearly over a period of approximately 100ms to a maximum of 8  $(\pm 10\%)$   $\mu$ s. Typical devices have their fuse blown within 1ms. but occasionally a fuse may take up to 400ms. During the application of the program pulse, the V<sub>CC</sub> current must be limited to 600mA and the CS1 current to 150mA. A programmed bit will have a TTL low level. After a fuse is blown, the  $V_{CC}$  and  $\overline{CS}_1$  pulse trains must be applied (the pulse width still linearly increasing to a maximum of 8µs) for another 100µs.









Figure 2. 2K and 4K Bipolar PROM Pulse Generator



|           | -       | •          |  | Electrical Characteristics over Temperature |          |                        |                  |         |                |      |
|-----------|---------|------------|--|---|----------|------------------------|------------------|---------|----------------|------|
|           | No.     |            |  | Data Re                                     | ep. Rate | Power                  | Input            | Clock   | 0 11 [14]      | Page |
|           | Туре    | of<br>Bits | Description                            | Min.  | Max.     | Dissipation<br>Max.[1] | Output<br>Levels | Levels  | Supplies [V]   | No.  |
|           | 1402A   | 1024       | Quad 256-Bit Dynamic                   | 10 kHz                                      | 5MHz     | 500 mW                 | TTL              | MOS/TTL | 5, –5 or 5, –9 | 4-3  |
|           | 1403A   | 1024       | Dual 512-Bit Dynamic                   | 10 kHz                                      | 5MHz     | 500 mW                 | TTL              | MOS/TTL | 5, –5 or 5, –9 | 4-3  |
| S         | 1404A   | 1024       | 1024-Bit Dynamic                       | 10 kHz                                      | 5MHz     | 500 mW                 | TTL              | MOS/TTL | 5, -5 or 5, -9 | 4-3  |
| MOS       | 1405A   | 512        | Dynamic Recirculating                  | 10 kHz                                      | 2MHz     | 400 mW                 | TTL              | MOS/TTL | 5, –5 or 5, –9 | 4-7  |
| ATE       | 1506[2] | 200        | Dual 100-Bit Dynamic                   | 6 kHz                                       | 2MHz     | 110 mW                 | TTL              | MOS     | +5, -5         | 4-11 |
| SILICON G | 1507[2] | 200        | Dual 100-Bit Dynamic<br>(20kΩ output)  | 6 kHz                                       | 2MHz     | 110 mW                 | TTL              | MOS     | +5,5           | 4-11 |
| SILI      | 2401    | 2048       | Dual 1024-Bit Dynamic<br>Recirculating | 25 kHz                                      | 1 MHz    | 350 mW                 | TTL              | TTL     | +5             | 4-15 |
|           | 2405    | 1024       | 1024-Bit Dynamic Recirculating         | 25 kHz                                      | 1MHz     | 350 mW                 | TTL              | TTL     | +5             | 4-15 |
|           | 2416    | 16,384     | CCD Serial Memory                      | 125 kHz                                     | 2MHz     | 300 mW                 | TTL              | MOS     | +12, -5        | 4-19 |

# SHIFT REGISTERS

Notes: 1. Power Dissipation calculated with maximum power supply current and nominal supply voltages. 2. The 1506 and 1507 are also available in military temperature range (-55° to +125°). To order specify 1406 or 1407, respectively.

# intel<sup>®</sup> Silicon Gate MOS 1402A, 1403A, 1404A

## **1024 BIT DYNAMIC SHIFT REGISTER**

- Guaranteed 5 MHz Operation over Temperature Range
- Low Power Dissipation --.1 mW/bit at 1 MHz
- DTL, TTL Compatible
- Low Clock Capacitance -- 140 pF
- Low Clock Leakage --  $\leq$  1  $\mu$ A


- Inputs Protected Against Static Charge
- Standard Packaging -- 8 Lead Metal Can, 16 Pin Ceramic Dual In-Line
- Three Standard Configurations --Quad 256 Bit -- 1402A, Dual 512 Bit -- 1403A, Single 1024 Bit --1404A

The 1402A/1403A/1404A are direct pin for pin replacements for the 1402/1403/1404. Due to "on chip" multiplexing the data rate is twice the clock rate. Data is shifted one bit on each clock pulse (both  $\phi_1$  and  $\phi_2$ ).

The 1402A/1403A/1404A family is ideally suited for usage in low cost serial memories or delay line applications. A high speed data rate of 5 MHz is easily obtained at the power supplies of +5V and -5V. The 1402A/3A/4A are capable of operating at the power supply voltages of +5V, -9V as well as +5V, -5V.

The input to the shift register can be driven directly by standard bipolar integrated circuits (TTL, DTL, etc.). The design of the output stage provides driving capability for both MOS and bipolar IC's.

Use of low threshold silicon gate technology allows high speed (5 MHz guaranteed) while reducing power dissipation by a factor of two and clock input capacitance by a factor of three compared to equivalent products manufactured by conventional technologies.



#### Absolute Maximum Ratings<sup>(1)</sup>

| Temperature Under Bias           | 0°C to 70°C     | Data and Clock Input V     | oltages       |
|----------------------------------|-----------------|----------------------------|---------------|
| Storage Temperature              | -65°C to +160°C | and Supply Voltages v      | with          |
| Power Dissipation <sup>(2)</sup> | 1 Watt          | respect to V <sub>CC</sub> | +0.5V to -20V |

## **D.C. Characteristics** $T_A = 0^{\circ}C$ to 70°C, $V_{CC} = +5V \pm 5\%$ , unless otherwise specified

 $V_{DD} = -5V \pm 5\%$  or  $-9V \pm 5\%$ 

| SYMBOL          | TEST                   | MIN.                 | түр <sup>(3)</sup> | MAX.                 | UNIT | CONDITIONS                                   |
|-----------------|------------------------|----------------------|--------------------|----------------------|------|--|
| I <sub>LI</sub> | Input Load Current     |                      | < 10               | 500                  | nA   | T <sub>A</sub> =25°C                         |
| I <sub>LO</sub> | Output Leakage Current |                      | <10                | 1000                 | nA   | V <sub>OUT</sub> =0.0V, T <sub>A</sub> =25°C |
| ILC             | Clock Leakage Current  |                      | 10                 | 1000                 | nA   | Max. V <sub>ILC</sub> , T <sub>A</sub> =25°C |
| V <sub>IL</sub> | Input "Low" Voltage    | V <sub>cc</sub> -10  |                    | V <sub>CC</sub> -4.2 | V    |  |
| V <sub>IH</sub> | Input "High" Voltage   | V <sub>cc</sub> -1.5 | •                  | V <sub>cc</sub> +.3  | V    |  |

#### V<sub>DD</sub> = -5V <u>+</u>5%

| I <sub>DD1</sub> | Power Supply Current               |                      | 40                 | 50                  | mA | T <sub>A</sub> =25°C Output at Logic "0",<br>5 MHz Data Rate,<br>-33% Duty Cycle,<br>Continuous Operation, |
|------------------|------------------------------------|----------------------|--------------------|---------------------|----|--|
| I <sub>DD2</sub> | Power Supply Current               |                      |                    | 56                  | mA | T <sub>C</sub> =0°C _ V <sub>ILC</sub> =V <sub>CC</sub> -17V   |
| VILC             | Clock Input Low Voltage            | V <sub>CC</sub> 17   |                    | V <sub>CC</sub> -15 | V  |  |
| VIHC             | Clock Input High Voltage           | V <sub>cc</sub> -1   |                    | V <sub>cc</sub> +.3 | V  |  |
| V <sub>OL</sub>  | Output Low Voltage                 |                      | 3                  | 0.5                 | V  | R <sub>L1</sub> =3K to V <sub>DD</sub> , I <sub>OL</sub> = 1.6 mA  |
| V <sub>OH1</sub> | Output High Voltage<br>Driving TTL | 2.4                  | 3.5                |                     | V  | R <sub>L1</sub> =3K to V <sub>DD</sub> , I <sub>OH</sub> = –100 μA   |
| V <sub>OH2</sub> | Output High Voltage<br>Driving MOS | V <sub>CC</sub> -1.4 | V <sub>cc</sub> -1 |                     | v  | R <sub>L2</sub> =4.7K to V <sub>DD</sub><br>(See p. 6 for connection)                                      |

V<sub>DD</sub> = -9V ±5%

| 00               |                                    |   |                       |    |   |
|------------------|------------------------------------|---|-----------------------|----|---|
| I <sub>DD3</sub> | Power Supply Current               | 30                                      | 40                    | mA | T <sub>A</sub> =25°C Output at Logic "0",<br>3 MHz Data Rate,<br>- 26% Duty Cycle,<br>Continuous Operation, |
| I <sub>DD4</sub> | Power Supply Current               |   | 45                    | mA | $T_{c} = 0^{\circ}C V_{ILC} = V_{CC} - 14.7V$   |
| V <sub>ILC</sub> | Clock Input Low Voltage            | · V <sub>CC</sub> -14.7                 | V <sub>CC</sub> -12.6 | v  |   |
| V <sub>IHC</sub> | Clock Input High Voltage           | V <sub>cc</sub> -1                      | V <sub>CC</sub> +.3   | V  |   |
| V <sub>OL</sub>  | Output Low Voltage                 | 3                                       | 0.5                   | V  | $R_{L1} = 4.7K \text{ to } V_{DD}$ , $I_{OL} = 1.6 \text{ mA}$  |
| V <sub>OH1</sub> | Output High Voltage<br>Driving TTL | 2.4 3.5                                 |                       | V  | R <sub>L1</sub> =4.7K to V <sub>DD</sub> , I <sub>OH</sub> =100µA   |
| V <sub>OH2</sub> | Output High Voltage<br>Driving MOS | V <sub>CC</sub> -1.4 V <sub>CC</sub> -1 | I                     | V  |   |

Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: The 1 watt dissipation is not to be construed as an operating rating (see note 1). For operating at elevated temperatures the device must be derated based as shown on page 3. When operating at  $V_{DD} = -5V \pm 5\%$  the maximum duty cycle is 33% and at  $V_{DD} = -9V + 5\%$  the maximum duty cycle is 26%. In applications the duty cycle should be a minimum to reduce power dissipation. Duty cycle =  $[t_{\phi PW} + \%(t_{R} + t_{F})]x$  clock rate.

Note 3: Typical values are at T<sub>A</sub> = 25<sup>o</sup>C and at nominal voltages.

| SYMBOL                            | TEST                     |        | 5V <u>+</u> 5%<br>_oad 1) | V <sub>DD</sub> =<br>(Test | UNIT   |      |
|-----------------------------------|--------------------------|--------|---------------------------|----------------------------|--------|------|
|                                   |                          | MIN.   | MAX.                      | MIN.                       | MAX.   |      |
| Frequency                         | Clock Rep Rate           |        | 2.5                       |                            | 1.5    | MHz  |
| Frequency                         | Data Rep Rate            | Note 1 | 5.0                       | Note 1                     | 3.0    | MHz  |
| t <sub>øPW</sub>                  | Clock Pulse Width        | . 130  | 10                        | .170                       | 10     | µsec |
| t <sub>øD</sub>                   | Clock Pulse Delay        | 10     | Note 1                    | <sup>·</sup> 10            | Note 1 | nsec |
| t <sub>R</sub> , t <sub>F</sub>   | Clock Pulse Transition   |        | 1000                      |                            | 1000   | nsec |
| tow                               | Data Write Time (Set Up) | 30     |                           | 60                         |        | nsec |
| t <sub>DH</sub>                   | Data To Clock Hold Time  | 20     |                           | 20                         |        | nsec |
| t <sub>A+</sub> ,t <sub>A</sub> . | Clock To Data Out Delay  |        | 90                        |                            | 110    | nsec |

## A.C. Characteristics $T_A = 0^{\circ}C$ to 70°C; $V_{CC} = +5V \pm 5\%$

CAPACITANCE<sup>(2)</sup>  $V_{CC}$  = +5V ±5%,  $V_{DD}$  = -5V ±5% or -9V ±5%,  $T_A$  = 25°C

| SYMBOL              | TEST                       | TYP.   | MAX.   | CONDITIONS                         |
|---------------------|----------------------------|--------|--------|------------------------------------|
| C <sub>IN</sub>     | Input Capacitance          | 5 pF   | 10 pF  | $V_{IN} = V_{CC}$                  |
| С <sub>ОUT</sub>    | Output Capacitance         | 5 pF   | 10 pF  | $V_{OUT} = V_{CC} - 1 \text{ MHz}$ |
| Cφ                  | Clock Capacitance          | 110 pF | 140 pF | $V\phi = V_{CC}$                   |
| $C_{\phi 1 \phi 2}$ | Clock to Clock Capacitance | 11 pF  | 16 pF  | $V_{\phi} = V_{CC}$                |

Note 1: See page 5 for guaranteed curve. Note 2: This parameter is periodically sampled and is not 100% tested.

### **Switching Characteristics**


#### **Conditions of Test**


**TEST LOAD 1 TEST LOAD 2** Input rise and fall times: 10 nsec Output load is 1 TTL gate Зk 4.7k C<sub>TOTAL</sub>= 10pF CTOTAL = 10pF 1  $V_{DD} = -5V \pm 5\%$  $V_{DD} = -9V \pm 5\%$ **Timing Diagram** BIT 1 BIT 2 BIT N BIT N+1\*\* BIT N+2 BIT 2 BIT 1 VIHC 10% 10% Ø1 CLOCK <sup>t</sup>ØD 90% 90% 90% VILC t¢D 11 CLOCK RATE 11 t<sub>F</sub> -→I <sup>t</sup>R -i i-<sup>t</sup>Ø1PW VIHC 10% ф2 СLОСК t<sub>DW</sub>\* 90% 90% 90% VILC <sup>t</sup>DH ¢2PW + DATA RATE + v<sub>ін</sub> DATA IN 'n IN BIT IN BIT 2 ⊷ <sup>t</sup>A+ 1 ۷он DATA OUT VOL OUT BIT 2 OUT BIT 1

\*tDW and tDH same for tØ2


\*\*N = 256 for 1402A, N = 512 for 1403A, N = 1024 for 1404A


## **Typical Characteristics**













#### MINIMUM OPERATING DATA RATE OR MAXIMUM CLOCK PULSE DELAY VS TEMPERATURE





## Silicon Gate MOS 1405A

# 512 BIT DYNAMIC RECIRCULATING SHIFT REGISTER

- High Frequency Operation --2 MHz Guaranteed over Temperature.
- DTL, TTL Compatible
- Write/Recirculate and Read Controls Incorporated on the Chip
- Low Power Dissipation --.3 mW/bit at 1 MHz
- Low Clock Capacitance -- 85 pF

- Low Clock Leakage --≤1 uA at -- 17 V
- Simple Two Dimensional Memory Matrix Organization -- 2 Chip Select Controls
- Inputs Protected Against Static Charge
- Standard Packaging -- 10 Lead Low Profile TO-99


The 1405A is a 512 bit dynamic recirculating shift register and is a direct pin replacement for the 1405. The 1405A is capable of operating at power supply voltages of +5V, -9V as well as +5V, -5V. A high speed recirculating data rate of 2 MHz over the temperature is easily obtained at the +5, -5 power supplies.

Write/recirculate and read controls eliminate the need for external logic elements when recirculating data. In addition, any number of devices can be combined to form a multi-dimensional memory array. For this purpose two chip select controls have been provided.


These registers can be driven directly by standard bipolar integrated circuits (TTL, DTL, etc.) or by MOS circuits. The design of the output stage provides driving capability for both MOS and bipolar IC's as well as OR-tieing of shift registers. The 1405A is ideally suited for usage in low cost memories or delay line applications.

Use of low threshold silicon gate technology allows high speed (2 MHz guaranteed) while reducing power dissipation by a factor of two and clock input capacitance by a factor of three over equivalent products manufactured by conventional technologies.

PIN CONFIGURATION



LOGIC DIAGRAM



Note 1: Either W/R, CS1, or CS2 must be a "0" during Recirculation. A logic 1 is defined as a high input and a logic 0 as a low input.

| Temperature Under Bias  | 0°C to +70°C    |
|---|-----------------|
| Storage Temperature   | -65°C to +160°C |
| Power Dissipation <sup>(1)</sup>  | 600 mW          |
| Data and Clock Input Voltages<br>and Supply Voltages with<br>respect to V <sub>CC</sub> | +.3V to -20V    |

**Maximum Guaranteed Ratings \*** 

#### \* COMMENT:

Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **D.C. Characteristics** $T_A = 0^{\circ}C$ to +70°C, $V_{CC} = +5V \pm 5\%$ , unless otherwise specified

 $V_{DD} = -5V \pm 5\%$ 

| SYMBOL           | TEST                     | MIN.                 | TYP. <sup>(2)</sup> | MAX.                  | UNIT | CONDITIONS  |
|------------------|--------------------------|----------------------|---------------------|-----------------------|------|---|
| ILI              | INPUT LOAD CURRENT       |                      | 10                  | 1000                  | nA   | VIN = VIH to VIL  |
| LO               | OUTPUT LEAKAGE CURRENT   |                      | 10                  | 1000                  | nA   | V <sub>OUT</sub> = 0.0V   |
| LC               | CLOCK LEAKAGE CURRENT    |                      | 10                  | 1000                  | nA   | VILC <sup>=V</sup> CC <sup>-17V</sup>                             |
| IDD1             | POWER SUPPLY CURRENT     |                      | 25                  | 40                    | mA   | T <sub>A</sub> =25°C Output at Logic "0",                         |
|                  | · · · ·                  |                      |                     |                       |      | 2 MHz Data Rate,  |
|                  |                          |                      |                     |                       |      | - 40% Duty Cycle,   |
|                  |                          |                      | •                   |                       |      | Continuous Operation,   |
| IDD2             | POWER SUPPLY CURRENT     |                      |                     | 45                    | mA   | T <sub>C</sub> =0°C _ V <sub>ILC</sub> =V <sub>CC</sub> -17V      |
| VILC1            | CLOCK INPUT LOW VOLTAGE  | V <sub>cc</sub> -17  |                     | V <sub>cc</sub> -14.5 | V    |   |
| VIHC             | CLOCK INPUT HIGH VOLTAGE | V <sub>CC</sub> -1   |                     | V <sub>CC</sub> +.3   | V    |   |
| VIL              | INPUT "LOW" VOLTAGE      | V <sub>cc</sub> -10  |                     | V <sub>cc</sub> -4.2  | V    |   |
| VIH1             | INPUT "HIGH" VOLTAGE     | V <sub>CC</sub> -1.5 |                     | V <sub>CC</sub> +.3   | V    |   |
| Vol              | OUTPUT LOW VOLTAGE       |                      | 3                   | 0.5                   | ν.   | R <sub>L1</sub> =3K to V <sub>DD</sub> , I <sub>OL</sub> = 1.6 mA |
| VOH              | OUTPUT HIGH VOLTAGE      | 2.4                  | 3.5                 |                       | V    | R <sub>L1</sub> =3K to V <sub>DD</sub> , I <sub>OH</sub> =100 μA  |
|                  | DRIVING TTL              |                      |                     |                       |      |   |
| V <sub>OH1</sub> | OUTPUT HIGH VOLTAGE      | V <sub>CC</sub> -1.4 | Vcc-1               |                       | V    | R <sub>L2</sub> =5.6K to V <sub>DD</sub>                          |
|                  | DRIVING MOS              |                      |                     |                       |      | (see p. 6 for connection)   |

 $V_{DD} = -9V \pm 5\%$ 

| I <sub>LI</sub>  | INPUT LOAD CURRENT       |   | 10      | 1000                  | nA | $V_{IN} = V_{IH}$ to $V_{IL}$                                       |  |
|------------------|--------------------------|---|---------|-----------------------|----|---|--|
| IL0              | OUTPUT LEAKAGE CURRENT   |   | 10      | 1000                  | nA | V <sub>OUT</sub> = 0.0V   |  |
| LC               | CLOCK LEAKAGE CURRENT    |   | 10      | 1000                  | nA | V <sub>ILC</sub> =V <sub>CC</sub> -14.7V                            |  |
| IDD3             | POWER SUPPLY CURRENT     |   | 20      | 31                    | mA | T <sub>A</sub> = 25 <sup>o</sup> C Output at Logic "0",             |  |
|                  |                          | 1   | · · · · |                       |    | 1.5 MHz Data Rate,  |  |
|                  |                          |   |         |                       |    | - 36% Duty Cycle,   |  |
|                  |                          |   |         |                       |    | Continuous Operation,   |  |
| IDD4             | POWER SUPPLY CURRENT     |   |         | 36                    | mA | $T_{C} = 0^{\circ}C \int V_{ILC} = V_{CC} - 14.7V$                  |  |
| VILC2            | CLOCK INPUT LOW VOLTAGE  | V <sub>cc</sub> -14.7   |         | V <sub>CC</sub> -12.6 | v  |   |  |
| VIHC             | CLOCK INPUT HIGH VOLTAGE | V <sub>CC</sub> -1  |         | V <sub>CC</sub> +.3   | v  |   |  |
| VIL              | INPUT "LOW" VOLTAGE      | V <sub>cc</sub> -10   |         | V <sub>cc</sub> -4.2  | v  |   |  |
| V <sub>IH2</sub> | INPUT "HIGH" VOLTAGE     | Vcc-1.5   |         | V <sub>CC</sub> +.3   | V  |   |  |
| VOL              | OUTPUT LOW VOLTAGE       |   | 3       | 0.5                   | v  | R <sub>L1</sub> =5.6K to V <sub>DD</sub> I <sub>OL</sub> = 1.6 mA   |  |
| V <sub>он</sub>  | OUTPUT HIGH VOLTAGE      | 2.4   | 3.5     |                       | V  | R <sub>L1</sub> =5.6K to V <sub>DD</sub> , I <sub>OH</sub> =-100 μA |  |
|                  | DRIVING TTL              | 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - 1999 - |         |                       |    |   |  |
| V <sub>OH1</sub> | OUTPUT HIGH VOLTAGE      | Vcc-1.4   | Vcc -1  |                       | V  | R <sub>L2</sub> =6.2K to V <sub>DD</sub> (See p. 6 for              |  |
| •                | DRIVING MOS              |   |         |                       |    | R <sub>L3</sub> =3.9K to V <sub>CC</sub> connection)                |  |

Note 1: For operating at elevated temperatures the device must be derated based as shown on page 3. In applications the duty cycle should be a minimum to reduce power dissipation. Duty cycle =  $[t_{\phi PW} + ½ (t_R + t_F)] \times \text{clock rate}$ .

Note 2: Typical values are at  $T_A = 25^{\circ}C$  and at nominal voltages.

| SYMBOL  | TEST  | V <sub>DD</sub> = -5V ± 5%<br>V <sub>ILC</sub> =V <sub>CC</sub> -14.5 to V <sub>CC</sub> -17<br>R <sub>L</sub> = 3 K |        | V <sub>DD</sub> = -9V ±<br>V <sub>ILC</sub> =V <sub>CC</sub> -12.6 to<br>R <sub>L</sub> = 5.6 | UNIT   |       |
|---|---|--|--------|---|--------|-------|
|   | · · · · · · · · · · · · · · · · · · ·                                 | MIN.   | MAX.   | MIN.  | MAX.   |       |
| Frequency   | CLOCK DATA REP RATE   | 200 Hz @ 25 <sup>o</sup> C <sup>(1)</sup>  | 2      | 200Hz @ 25°C <sup>(1)</sup>   | 1.5    | MHz   |
| <sup>t</sup> øPW  | CLOCK PULSE WIDTH   | 0.200  | 10     | .240  | 10     | μ.sec |
| <sup>t</sup> φD   | CLOCK PULSE DELAY   | 30   | Note 1 | 30  | Note 1 | nsec  |
| Duty Cycle(2)   | CLOCK DUTY CYCLE  |  | 40     |   | 36     | %     |
| <sup>t</sup> R <sup>;t</sup> F                                      | CLOCK PULSE TRANSITION  |  | 1      |   | 1      | μsec  |
| <sup>t</sup> DW   | DATA WRITE (SETUP) TIME   | 100  |        | 100   |        | nsec  |
| <sup>t</sup> DH   | DATA TO CLOCK HOLD TIME   | 20   |        | 20  |        | nsec  |
| <sup>t</sup> A+ <sup>; t</sup> A-                                   | CLOCK TO DẠTA OUT DELAY   |  | 250    |   | 250    | nsec  |
| <sup>t</sup> R_ <sup>; t</sup> CS_ <sup>;</sup><br><sup>t</sup> WR_ | CLOCK TO "READ" OR "CHIP<br>SELECT" OR "WRITE/<br>RECIRCULATE" TIMING | 0  |        | 0   |        | nsec  |
| <sup>t</sup> R+; <sup>t</sup> CS+;<br><sup>t</sup> WR+              | CLOCK TO "READ" OR "CHIP<br>SELECT" OR "WRITE/<br>RECIRCULATE" TIMING | 0  |        | 0   |        | nsec  |

## A.C. Characteristics $T_A = 0^{\circ}C$ to +70°C; $V_{CC} = +5V \pm 5\%$ ; $C_L = 20pF$ ; 1 TTL Load


**CAPACITANCE**<sup>(3)</sup>  $V_{CC}$  = 5V ± 5%,  $V_{DD}$  = -5V ± 5% or -9V ± 5%,  $T_{A}$  = 25°C

| ·····               |                            |      |       |                              |
|---------------------|----------------------------|------|-------|------------------------------|
| SYMBOL              | TEST                       | TYP. | MAX.  | CONDITIONS                   |
| C <sub>IN</sub>     | INPUT CAPACITANCE          | 3    | 5 pF  | $V_{IN} = V_{CC}$            |
| с <sub>оит</sub>    | OUTPUT CAPACITANCE         | 2    | 5 pF  | $V_{OUT} = V_{CC}$ f = 1 MHz |
| с <sub>ф</sub>      | CLOCK CAPACITANCE          | 75   | 85 pF | $V_{\phi} = V_{CC}$          |
| с <sub>ф1</sub> -ф2 | CLOCK TO CLOCK CAPACITANCE | 6    | 10 pF | $v_{\phi} = v_{CC}$          |

Note 1: See curve of Min Data Rate, and Max Clock Delay vs. Temp. on page 5. Note 2: Duty Cycle = [t<sub>\$\phiPW</sub> + ½(t<sub>R</sub> + t<sub>F</sub>)] x clock rate. Note 3: This parameter is periodically sampled and is not 100% tested.

## **Switching Characteristics**


#### **Conditions of Test**




# SHIFT REGISTERS

## **Typical Characteristics**


POWER DISSIPATION/BIT VS. SUPPLY VOLTAGE





MINIMUM OPERATING DATA RATE OR MAXIMUM CLOCK PULSE DELAY VS TEMPERATURE




#### I DD CURRENT VS. DATA RATE








MAXIMUM DATA RATE VS. CLOCK AMPLITUDE



**DTL/TTL/MOS** Interfaces



Silicon Gate MOS 1406, 1506, 1407, 1507

# DUAL 100 BIT DYNAMIC SHIFT REGISTER

- Low Power Dissipation--.4 mW/bit at 1 MHz
- High Frequency Operation --2 MHz Guaranteed over Temperature Range
- DTL, TTL Compatible
- Low Clock Capacitance -- 40 pF


- Inputs Protected Against Static Charge
- Standard Packaging --Low Profile TO-5
- Military and Commercial Temperature Ranges
- Low Output Impedance --300 Ω Typical

The Intel dual 100 bit dynamic shift register element consists of normally off P-channel MOS devices integrated on a monolithic array. It uses low voltage circuitry to minimize power dissipation and to facilitate interfacing with bipolar integrated circuits. It uses two clock phases only.

The dual 100 bit device can be driven directly by standard bipolar integrated circuits (TTL, DTL, etc.) or by MOS circuits. The design of the output stage provides driving capability for MOS or bipolar IC's.

Use of the low threshold **silicon gate technology** allows high speed (2 MHz guaranteed), while reducing power dissipation by a factor of 2 and reducing clock input capacitance by a factor of 3 compared to equivalent products manufactured by conventional MOS technologies.

This family is designed for low cost buffer applications. It is available in both military ( $-55^{\circ}C$  to  $+125^{\circ}C$ ) and industrial ( $0^{\circ}C$  to  $+70^{\circ}C$ ) grade. It is also available with or without an internal 20K pull-up resistor which may provide easier interfacing to other circuitry.



PIN CONFIGURATION

| Configuration | Open Drain         | Output          | 20k $\Omega$ Output |                 |  |
|---------------|--------------------|-----------------|---------------------|-----------------|--|
|               | -55°C to<br>+125°C | 0°C to<br>+70°C | -55°C to<br>+125°C  | 0°C to<br>+70°C |  |
| Dual 100 Bit  | 1406               | 1506            | 1407                | 1507            |  |

| Absolute | Maximum | Ratings* |
|----------|---------|----------|
|----------|---------|----------|

| Temperature Under Bias  | —55°C to +125°C | *COMMENT:  |
|---|-----------------|--|
| Storage Temperature   | —65°C to +160°C | Stresses above those listed under "Absolute  |
| Power Dissipation <sup>(1)</sup>  | 500 mW          | Maximum Rating" may cause permanent damage to the device. This is a stress rating only and   |
| Data and Clock Input Voltages<br>with Respect to Most Positive<br>Supply Voltage, V <sub>cc</sub> | +.5 V to -25 V  | functional operation of the device at these or at<br>any other condition above those indicated in the<br>operational sections of this specification is not |
| Power Supply Voltage, V <sub>DD</sub> with<br>Respect to V <sub>CC</sub>                          | +.5 V to −25 V  | implied.   |

**D. C. Characteristics**  $\begin{bmatrix} T_A = -55^{\circ} \text{C to } +125^{\circ} \text{C} \text{ (1406 and 1407)} \\ T_A = 0^{\circ} \text{C to } 70^{\circ} \text{C} \text{ (1506 and 1507);} \end{bmatrix} V_{CC} = +5V \pm 5\%, V_{DD} = -5V \pm 5\%$  unless otherwise noted.

|                        |   |      | LIMITS              |      |    |   |
|------------------------|---|------|---------------------|------|----|---|
| SYMBOL                 | PARAMETER                                 | MIN. | TYP. <sup>(5)</sup> | MAX. |    | CONDITION   |
| LI.                    | INPUT LOAD CURRENT<br>(PIN 1)             |      |                     | 500  | nA | GND ON PINS 2, 3, 4, 5, 6, 7<br>PIN 1 = -18V, PIN 8 = -8V<br>T <sub>A</sub> = 25 <sup>o</sup> C   |
| LI                     | INPUT LOAD CURRENT<br>(PIN 7)             |      |                     | 500  | nA | GND ON PINS 1, 2, 3, 4, 5, 6<br>PIN 7 = –18V, PIN 8 = –8V<br>T <sub>A</sub> = 25 <sup>0</sup> C   |
| I <sub>LO</sub> (2, 3) | OUTPUT LEAKAGE CURRENT<br>(PIN 2)         |      |                     | 500  | nA | GND ON PINS 1, 4, 6, 7, 8<br>PIN 2 = -18V,<br>PINS 3, 5 = -8V<br>T <sub>A</sub> = 25 <sup>o</sup> C   |
| 'LO <sup>(2, 3)</sup>  | OUTPUT LEAKAGE CURRENT<br>(PIN 6)         |      |                     | 500  | nA | GND ON PINS 1, 2, 4, 7, 8<br>PIN 6 = $-18V$ ,<br>PINS 3, 5 = $-8V$<br>T <sub>A</sub> = 25 <sup>o</sup> C  |
| LC                     | CLOCK LEAKAGE CURRENT<br>(PIN 3 OR PIN 5) |      |                     | 500  | nA | PIN 3, PIN 5 = $-18V$ ; PIN 8 = $-10V$<br>ALL OTHERS AT GND<br>T <sub>A</sub> = 25 <sup>o</sup> C   |
| IDD1                   | POWER SUPPLY CURRENT, VDD                 |      | 10                  | 17   | mA | $T_A = -55^{\circ}C$ FREQ. = 1 MHz,   |
| IDD2                   | POWER SUPPLY CURRENT, VDD                 |      | 6.0                 | 13   | mA | $\begin{bmatrix} T_A = -55^{\circ}C \\ T_A = 0^{\circ}C \end{bmatrix} \begin{cases} FREQ. = 1 \text{ MHz}, \\ 30\% \text{ CLOCK} \\ DUTY CYCLE \end{cases}$ |
| DD3                    | POWER SUPPLY CURRENT, V <sub>DD</sub>     |      | 5.0                 | 11   | mA | $T_A = 25^{\circ}C$ ) (SEE NOTE 4)  |
| V <sub>IL</sub>        | INPUT "LOW" VOLTAGE                       | -10  | +0.2                | +0.8 | v  | $V_{DD} = -5V, V_{CC} = +5V$  |
| V <sub>IH</sub>        | INPUT "HIGH" VOLTAGE                      | +3.5 |                     | +5.3 | v  | $V_{DD} = -5V, V_{CC} = +5V$  |
| V <sub>IHC</sub>       | CLOCK INPUT "HIGH" LEVEL                  | +4.0 |                     | +5.3 | v  | $V_{DD} = -5V, V_{CC} = +5V$  |
| VILC                   | CLOCK INPUT "LOW" LEVEL                   | -13  |                     | -9.5 | v  | $V_{DD} = -5V, V_{CC} = +5V$  |
| ZOUT                   | OUTPUT IMPEDANCE                          |      | 300                 | 750  | Ω  | $V_{DD} = -5V, V_{CC} = +5V$<br>ISOURCE = 2.5mA   |
| V <sub>OL</sub>        | OUTPUT "LOW" VOLTAGE                      |      | -1.8                | 0.4  | V  | I <sub>OL</sub> = 1.6 mA<br>SEE NOTE 6 FOR RL   |
| V <sub>OH</sub>        | OUTPUT "HIGH" VOLTAGE                     | 2.5  | 4                   |      | v  | I <sub>OH</sub> =–100 μA<br>SEE NOTE 6 FOR RL   |

Note 1: For operating at elevated temperatures the device must be derated based on a +150°C maximum junction temperature and a thermal resistance of 150° C/W junction to ambient. The full rating applies for ambient temperatures to +125°C for 1406, 1407 and +70°C for 1506, 1507.

Note 2: For 1407 and 1507 the output on pins 2 and 6 will exhibit a resistance when measured with the following bias conditions: pins 3, 4, and 8 at GND; pin 5 at –15V; pins 1, 7 open; measure pins 2 and 6.  $25k\Omega \ge R_{OUT} \ge 15k\Omega$ .

Note 3: Not for devices having internal resistors (1407 and 1507).

Note 4: In applications the duty cycle should be a minimum to reduce power dissipation. Duty cycle =[t<sub>dPW</sub> + ½ (t<sub>B</sub> + t<sub>F</sub>)] x clock rate.


Note 5: Typical values are at 25°C and at nominal voltage.

Note 6: For the 1406, 1506 RL = 3.0K. For the 1407, 1507 RL = 3.6K. RL is tied from the output to -5V for a TTL compatible output.

## **Switching Characteristics**

#### **Conditions of Test**

Data amplitude + .8 to + 2.5V Input rise and fall times: 10 nsec Output load is 1 TTL gate



A.C. Characteristics  $V_{DD} = -5V \pm 5\%$ ,  $V_{CC} = +5V \pm 5\%$ , 1 TTL Load,  $C_{TOTAL} = 20 \text{ pF}$ .

|                  | 1406            | 1506         | 1407            | 1507         |
|------------------|-----------------|--------------|-----------------|--------------|
| T <sub>A</sub> ' | -55°C to +125°C | 0°C to +70°C | -55°C to +125°C | 0°C to +70°C |
| RL               | ЗК              | ЗК           | 3.6K            | 3.6K         |

|                                  | -                             | LIMI     | Г    |      |                           |  |
|----------------------------------|-------------------------------|----------|------|------|---------------------------|--|
| SYMBOL                           | PARAMETER                     | MIN.     | MAX. | UNIT | CONDITIONS                |  |
| FREQUENCY                        | CLOCK REP RATE                | (NOTE 1) | 2    | MHz  | · · ·                     |  |
| <sup>t</sup> ø1PW                | $\phi_1$ CLOCK PULSE WIDTH    | 130      |      | ns   |                           |  |
| <sup>t</sup> ¢2PW                | $\phi_2$ CLOCK PULSE WIDTH    | 130      |      | ns   |                           |  |
| <sup>t</sup> ¢D                  | CLOCK PULSE DĘLAY             | 100      |      | ns   |                           |  |
| t <sub>r</sub> , t <sub>f</sub>  | CLOCK PULSE TRANSITION        |          | 50   | ns   | @ 1 MHz                   |  |
| tDW                              | DATA WRITE TIME (SET UP)      | 100      |      | ns   |                           |  |
| tDH                              | DATA TO CLOCK HOLD TIME       | 100      |      | ns   |                           |  |
| <sup>t</sup> A+, <sup>t</sup> A- | CLOCK TO DATA<br>OUTPUT DELAY |          | 100  | ns   | $V_{ILC} - V_{CC} = -16V$ |  |


#### Capacitance<sup>(2)</sup>, $T_A = 25^{\circ}C$

|                   |                                     | LIN  | AIT  |      |                                    |
|-------------------|-------------------------------------|------|------|------|------------------------------------|
| SYMBOL            | PARAMETER                           | TYP. | MAX. | UNIT | CONDITION                          |
| C <sub>IN</sub>   | INPUT CAPACITANCE (PINS 1, 7)       |      | 4    | pF   | V <sub>IN</sub> = V <sub>CC</sub>  |
| с <sub>ф</sub>    | CLOCK INPUT CAPACITANCE (PINS 3, 5) |      | 40   | pF   | $V_{\phi} = V_{CC}$                |
| Cφ                | CLOCK INPUT CAPACITANCE (PINS 3, 5) |      | 35   | pF   | $V_{\phi} = -20$ VOLT BIAS         |
| C <sub>0102</sub> | CLOCK TO CLOCK CAPACITANCE          | 2    | 4    | pF   | $V_{\phi} = V_{CC}$                |
| COUT              | OUTPUT CAPACITANCE                  |      | 5    | pF   | V <sub>OUT</sub> = V <sub>CC</sub> |

Note 1: See page 6 for guaranteed curve

Note 2: This parameter is periodically sampled and is not 100% tested.

## **Typical Characteristics**



6 \*2 208

\*For 1406 and 1506 only.

\_റ്

LOAD RESISTOR VALUE 1406 1407 1506 1507 RL 3.0K 3.6K

4-14

# Silicon Gate MOS 2401, 2405

# intel

# 2048/1024 BIT DYNAMIC RECIRCULATING SHIFT REGISTERS

- Single Supply Voltage -- +5 Volts
- Fully TTL Compatible -- Inputs, Outputs and Clock
- Single Phase Clock
- Guaranteed 1 MHz Operation with 100 pF Load, over Temperature Range
- Low Power Dissipation --120 μw/bit typically at 1 MHz


- Low Clock Capacitance -- 7 pF
- Write/Recirculate and Chip Select Logic Incorporated on Chip
- Standard Configurations --Dual 1024 Bit -- 2401
   Single 1024 Bit -- 2405

The 2401/2405 are 2048/1024 bit dynamic recirculating shift registers. They are directly TTL compatible in all respects: inputs, outputs, clock and a single +5 volt power supply.

Write/recirculate controls are provided to eliminate the need for external logic elements when recirculating data.

Two chip select inputs have been provided to allow easy selection of an individual package when outputs of several devices have been "OR-tied". A separate internal "pullup" resistor (R<sub>L</sub>) is provided which can be externally connected to the output pin to achieve full signal swing.

This Intel shift register family is fabricated with N-channel silicon gate technology. This technology provides the designer with high performance, easy to use MOS circuits. Only a single +5V power supply is needed and all devices are directly TTL compatible, including clocks.



H = Logic High Level L = Logic Low Level X = Don't Care Condition

#### **Absolute Maximum Ratings\***

| Ambient Temperature Under                 | Bias: 0° C to 70° C |
|---|---------------------|
| Storage Temperature:                      | -65° C to +150° C   |
| Power Dissipation:                        | 1W                  |
| Voltage on Any Pin with Res<br>to Ground: | -0.5V to +7V        |

#### \*COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **D. C. Characteristics**

 $T_A = 0^{\circ}$  to 70°C,  $V_{CC} = +5V \pm 5\%$ , unless otherwise specified.


|                 |  |      | LIMITS   |                 |          |  |
|-----------------|--|------|----------|-----------------|----------|--|
| SYMBOL          | PARAMETER                                | MIN. | TYP.[1]  | MAX.            | UNITS    | TEST CONDITIONS  |
| l <sub>LI</sub> | INPUT LEAKAGE                            |      |          | 10              | μA       | V <sub>IN</sub> = 5.25V  |
| ILO             | OUTPUT LEAKAGE                           |      |          | 100             | μA       | V <sub>OUT</sub> = 5.25V   |
| Icc!            | POWER SUPPLY CURRENT                     |      | 45<br>50 | 70<br>80        | mA<br>mA | $ \begin{array}{c} T_{A} = 25^{\circ}C \\ T_{A} = 0^{\circ}C \\ \end{array} \end{array} \begin{array}{c} V_{CC} = 5.25V; \\ 80\% \text{ DUTY} \\ CYCLE \end{array} $ |
| ViH             | INPUT HIGH LEVEL<br>VOLTAGE (ALL INPUTS) | 2.2  |          | 5.25            | v        |  |
| VIL             | INPUT LOW LEVEL<br>VOLTAGE (ALL INPUTS)  | -0.3 |          | 0.65            | v        |  |
| Voн             | OUTPUT HIGH LEVEL<br>VOLTAGE             | 2.4  |          | V <sub>CC</sub> | <b>V</b> | I <sub>OH</sub> = -1mA,<br>R <sub>L</sub> = 1.5K ± 5% ohms,<br>external  |
| Vol             | OUTPUT LOW LEVEL<br>VOLTAGE              | 0    |          | 0.45            | V        | I <sub>OL</sub> = 5.0mA,<br>R <sub>L</sub> = 1.5K ± 5% ohms,<br>external <sup>[2]</sup>  |

NOTES: 1. Typical values are at 25° C and at nominal voltage.

2. The following was used to calculate IOL.


 $I_{OL} = \frac{V_{CC} (max.) - V_{OL} (max.)}{R_{L} (min.)} + I_{LI} (TTL device) = \frac{5.25 - 0.45}{1.425} + 1.6 = 4.97 mA.$ 

Also note that the internal load resistor, R<sub>LI</sub>, has a value ranging from 500 ohms minimum to 2,200 ohms maximum. The internal load resistor can be used when driving from one 2401/2405 to another 2401/2405 or to other MOS inputs.



POWER SUPPLY CURRENT (ICC)

#### **EFFECTIVE INPUT CHARACTERISTIC**



| ·                              | · · · · · · · · · · · · · · · · · · · |                        |        |            |            |   |
|--------------------------------|---------------------------------------|------------------------|--------|------------|------------|---|
|                                |                                       |                        | LIMITS |            |            |   |
| SYMBOL                         | PARAMETER                             | MIN.                   | TYP.   | MAX.       | UNITS      | TEST CONDITIONS                               |
| FREQ. MAX.                     | MAX. DATA<br>REP. RATE                |                        |        | 1          | MHz        |   |
| FREQ. MIN.                     | MIN. DATA<br>REP. RATE                | 1<br>25 <sup>[1]</sup> |        |            | KHz<br>KHz | $T_{A} = 25^{\circ} C$ $T_{A} = 70^{\circ} C$ |
| t <sub>¢PW</sub>               | CLOCK PULSE<br>WIDTH                  | 0.80                   |        | 10         | μs         |   |
| t <sub>φυ</sub>                | CLOCK PULSE<br>DELAY                  | 0.20<br>0.20           |        | 1000<br>40 | μs<br>μs   | $T_{A} = 25^{\circ} C$ $T_{A} = 70^{\circ} C$ |
| t <sub>r</sub> ,t <sub>f</sub> | CLOCK RISE<br>AND FALL TIME           |                        |        | 50         | ns         |   |
| tw                             | WRITE TIME                            | 200                    |        |            | ns         |   |
| t <sub>H</sub>                 | HOLD TIME                             | 150                    |        |            | ns         |   |
| t <sub>A</sub>                 | ACCESS TIME<br>FROM CLOCK             |                        | 250    | 500        | ns         | R <sub>L</sub> = 1.5K ± 5% ohm,<br>EXTERNAL   |
|                                | OR CHIP<br>SELECT                     |                        |        |            |            | CL= 100pF<br>ONE TTL LOAD                     |


A. C. Characteristics  $T_A = 0^{\circ}C$  to 70°C,  $V_{CC} = +5V \pm 5\%$ , unless otherwise specified.

NOTE: 1. 100 kHz in plastic (P) package.


## **Capacitance** $T_A = 25^{\circ} C$

|                  |                                     | LIMITS |      |      |       |                                  |
|------------------|-------------------------------------|--------|------|------|-------|----------------------------------|
| SYMBOL           | PARAMETER                           | MIN.   | TYP. | MAX. | UNITS | TEST CONDITIONS                  |
| C <sub>IN</sub>  | DATA, W/R & CS INPUT<br>CAPACITANCE | -      | 4    | 7    | pF    | ALL PINS AT AC<br>GROUND; 250 mV |
| C <sub>OUT</sub> | OUTPUT CAPACITANCE                  |        | 10   | 14   | pF    | PEAK TO PEAK,                    |
| $C_{\phi}$       | CLOCK CAPACITANCE                   |        | 4    | 7    | pF    | 1 MHz                            |







## **D. C. Characteristics**



## A. C. Characteristics





MINIMUM CLOCK PULSE WIDTH AND EFFECTIVE MAXIMUM DATA RATE AT 80% DUTY CYCLE VS. POWER SUPPLY VOLTAGE (V<sub>CC</sub>)











NOTE (1): The 2401/2405 is directly compatible device to device. An external  $1.5K\Omega\pm5\%$  load resistor is recommended for driving one TTL load with the 2401/2405 output.



# EW PRODUCT **16,384 BIT CCD SERIAL MEMORY**

## Organization: 64 Recirculating Shift Registers of 256 Bits Each

- Avg. Latency Time Under 100 μs
- Max. Serial Data Transfer Rate -2 mega bits/sec.
- Standard Power Supplies— +12V, -5V
- Open Drain Output
- Address Registers Incorporated on Chip
- Combined Read/Write Cycles Allowed

The Intel 2416 is a 16.384 bit CCD serial memory designed for low-cost memory applications requiring average latency times under 100 us. To achieve low latency time the memory was organized in the form of 64 independent recirculating shift registers of 256 bits each. Any one of the 64 shift registers can be accessed by applying an appropriate 6-bit address input.

The shift registers recirculate data automatically as long as the four-phase CCD clocks ( $\phi_1 \ldots \phi_4$ ) are continuously applied and no write command is given. A one-bit shift is initiated in all 64 registers following a low-to-high transition of either  $\phi_2$  or  $\phi_A$ . After the shift operation the contents of the 64 registers at the bit location involved are available for non-destructive reading, and/or for modification. I/O functions are accomplished in a manner similar to that of a 64-bit dynamic RAM. At the next shift cycle, the contents of the 64 accessible bits (whether modified or not) are transferred forward into the respective registers and the contents of the next bit of each register become accessible. No I/O function can be performed during the shift operation itself.


The Intel 2416 generates and uses an internal reference voltage which requires some time to stabilize after the power supplies and four phase clocks have been turned on. No I/O functions should be performed until the four-phase CCD clocks have executed at least 4000 shift cycles with power supplies at operating voltages. After this start-up period, no special action is needed to keep the internal reference voltage stable.

PIN CONFIGURATIONS BLOCK DIAGRAM P2416 C2416 REFRESH 256 BIT RECIRCULATING CCD REGISTER NO. 1 REFRESH DATA OUT BUFFER DATA OUTPUT AM AME v<sub>ss</sub> [ 18 CF CE 22 cs 256-BIT RECIRCULATING CCD REGISTER NO. 2 REFRESH REFRESH Боот [ 2 17 ٦ cs v<sub>ss</sub> 2 21 ] ¢a AMF A0 [ 3 16 φ4 Dout [ 3 20 \_\_\_\_ ¢1 DATA IN DATA INPUT BUFFER WRITE ENABLE A<sub>5</sub> 4 15 4 19 1/64 ø, A<sub>0</sub> T DECODE A1 [ 14 VR A5 [ 5 18 A2 [ 6 13 17 A3 12 A<sub>2</sub> [ 16 \$2 ADDRESS ADDRESS 256-BIT RECIRCULATING CCD REGISTER NO. 64 INPIT REFRESH REFRESH A3 [ NC A, 11 8 15 . A INPUTS WE BUFFERS AMP AMP A₄ [ 14 ] ø3 Vnn 10 ] ø2 10 13 WE DIN [ 11 12 CE INPUT **PIN NAMES** GENERATORS CS INPUT ADDRESS INPUTS CHIP ENABLE INPUT CE A0-A5 \$1 \$2\$3 \$4 DIN DATA INPUT φ<sub>1</sub>-φ<sub>4</sub> CCD CLOCK INPUTS WE WRITE ENABLE INPUT  $V_{DD}, V_{SS}, V_{BB}$ POWER SUPPLIES FOUR-PHASE CCD CLOCK INPUTS CHIP SELECT INPUT DATA OUTPUT CS Dout


The 2416 is fabricated using Intel's advanced high voltage N-channel Silicon Gate MOS process.


#### **CHARGE COUPLED DEVICE 2416**

Pictured below is a 1 million bit CCD Storage Card built with Intel's 2416 CCD Register. The card has an average latency time (access time to any bit) of less than 100  $\mu$ s and a maximum data transfer rate of 16 million bits per second which may be increased to 64 million bits per second by using interleaved accesses.



The photomicrograph below is of the 2416 16,384 bit CCD Register Chip.





# MEMORY PERIPHERALS

| -        |         |   | Electrical Characterist          |                                 |              |          |
|----------|---------|---|----------------------------------|---------------------------------|--------------|----------|
|          | Туре    | Description   | Input to Output Delay<br>Maximum | Power Dissipation[1]<br>Maximum | Supplies [V] | Page No. |
|          | 3205    | 1 of 8 Binary Decoder   | 18 ns                            | 350 mW                          | +5           | 5-3      |
|          | 3207A   | Quad Bipolar to MOS Level Shifter and Driver  | 25 ns                            | 900 mW                          | +5, +16, +19 | 5-7      |
|          | 3207A-1 | Quad Bipolar to MOS Level Shifter and Driver  | 25ns                             | 1040 mW                         | +5, +19, +22 | 5-11     |
| AB       | 3208A   | Hex Sense Amp for MOS Memories  | 20 ns                            | 600 mW                          | +5           | 5-13     |
| (Y BIPOL | 3210    | Single High Voltage Bipolar to MOS Level<br>Shifter and Driver plus Quad Low Voltage<br>Bipolar to MOS Level Shifter and Driver | 40 ns                            | 570 mW                          | +5, +12[2]   | 5-19     |
| SCHOTTKY | 3211    | Single High Voltage ECL to MOS Level<br>Shifter and Driver plus Quad Low Voltage<br>ECL to MOS Level Shifter and Driver         | 45 ns                            | 705 mW                          | +5, +12[2]   | 5-23     |
|          | 3235    | Quad Bipolar to MOS Level Shifter and Driver  | 32 ns                            | 690 mW                          | +5, +12, +15 | 5-27     |
|          | 3404    | High Speed 6-Bit Latch  | 12 ns                            | 375 mW                          | +5           | 5-3      |
|          | 3408A   | Hex Sense Amp and Latch for MOS Memories  | 25 ns                            | 625 mW                          | +5           | 5-13     |

Notes: 1. Power Dissipation calculated with maximum power supply current and nominal power supply voltages. 2. One external PNP transistor is required.



# 3205 HIGH SPEED 1 OUT OF 8 BINARY DECODER 3404 HIGH SPEED 6-BIT LATCH

- 18 ns max. Delay Over 0°C to 75°C Temperature -- 3205
- 12 ns max. Data to Output Delay Over 0° C to 75° C Temperature -- 3404
- Directly Compatible with DTL and TTL Logic Circuits.

- Low Input Load Current -- .25 mA max., 1/6 Standard TTL Input Load.
- Minimum Line Reflection -- Low Voltage Diode Input Clamp.
- Outputs Sink 10 mA min.
- I6-Pin Dual In-Line Package.
- Simple Expansion -- Enable Inputs.


#### 3205

The 3205 decoder can be used for expansion of systems which utilize memory components with active low chip select input. When the 3205 is enabled, one of its eight outputs goes "low", thus a single row of a memory system is selected. The 3 chip enable inputs on the 3205 allow easy memory expansion. For very large memory systems, 3205 decoders can be cascaded such that each decoder can drive 8 other decoders for arbitrary memory expansions.

#### 3404

The Intel 3404 contains six high speed latches organized as independent 4-bit and 2-bit latches. They are designed for use as memory data registers, address registers, or other storage elements. The latches act as high speed inverters when the "Write" input is "low".

The Intel 3404 is packaged in a standard 16-pin dual-in-line package; and its performance is specified over the temperature range of  $0^{\circ}$ C to +75°C, ambient. The use of Schottky barrier diode clamped transistors to obtain fast switching speeds results in higher performance than equivalent devices made with a gold diffusion process.



5-3

## **Absolute Maximum Ratings\***

| Temperature Under Bias:    | Ceramic<br>Plastic | –65°C to +125°C<br>–65°C to +75°C |
|----------------------------|--------------------|-----------------------------------|
| Storage Temperature        |                    | -65°C to +160°C                   |
| All Output or Supply Volta | -0.5 to +7 Volts   |                                   |
| All Input Voltages         |                    | -1.0 to +5.5 Volts                |
| Output Currents            |                    | 125 mA                            |

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **D.C. Characteristics** $T_A = 0^{\circ}C$ to +75°C, $V_{CC} = 5.0V \pm 5\%$


#### 3205, 3404


| SYMPOL          | PARAMETER                              | LIN  | AIT . | UNIT | TEST CONDITIONS                                    |
|-----------------|--|------|-------|------|--|
| SYMBOL          | PARAMETER                              | MIN. | MAX.  | UNTI | TEST CONDITIONS                                    |
| ۱ <sub>۴</sub>  | INPUT LOAD CURRENT                     |      | -0.25 | mĄ   | V <sub>CC</sub> = 5.25V, V <sub>F</sub> = 0.45V    |
| П <sub>R</sub>  | INPUT LEAKAGE CURRENT                  |      | . 10  | μA   | V <sub>CC</sub> = 5.25V, V <sub>R</sub> = 5.25V    |
| v <sub>c</sub>  | INPUT FORWARD CLAMP VOLTAGE            |      | -1.0  | V    | $V_{CC} = 4.75V, I_{C} = -5.0 \text{ mA}$          |
| V <sub>OL</sub> | OUTPUT "LOW" VOLTAGE                   |      | 0.45  | V    | V <sub>CC</sub> = 4.75V, I <sub>OL</sub> = 10.0 mA |
| V <sub>OH</sub> | OUTPUT HIGH VOLTAGE                    | 2.4  |       | v    | V <sub>CC</sub> = 4.75V, I <sub>OH</sub> = -1.5 mA |
| V <sub>IL</sub> | INPUT "LOW" VOLTAGE                    |      | 0.85  | V    | V <sub>CC</sub> = 5.0V                             |
| V <sub>IH</sub> | INPUT "HIGH" VOLTAGE                   | 2.0  |       | v    | V <sub>CC</sub> = 5.0V                             |
| I <sub>sc</sub> | OUTPUT HIGH SHORT<br>CIRCUIT CURRENT   | -40  | -120  | mA   | V <sub>CC</sub> = 5.0V, V <sub>OUT</sub> = 0V      |
| v <sub>ox</sub> | OUTPUT "LOW" VOLTAGE<br>@ HIGH CURRENT | -    | 0.8   | v    | V <sub>CC</sub> = 5.0V, I <sub>OX</sub> = 40 mA    |
| 3205 ONLY       | •                                      |      |       |      | · · ·  |
| I <sub>cc</sub> | POWER SUPPLY CURRENT                   |      | 70    | mA   | V <sub>CC</sub> = 5.25V                            |
| 2404 ONL V      |  | ·    |       | ·    | · ·  |


#### 3404 ONLY

| · Icc            | POWER SUPPLY CURRENT                | 75    | mA | V <sub>CC</sub> =5.25V                        |
|------------------|-------------------------------------|-------|----|---|
| I <sub>FW1</sub> | WRITE ENABLE LOAD CURRENT<br>PIN 7  | -1.00 | mA | V <sub>CC</sub> =5.25V, V <sub>W</sub> =0.45V |
| I <sub>FW2</sub> | WRITE ENABLE LOAD CURRENT<br>PIN 15 | -0.50 | mA | V <sub>CC</sub> =5.25V, V <sub>W</sub> =0.45V |
| I <sub>RW</sub>  | WRITE ENABLE LEAKAGE CURRENT        | 10    | μA | V <sub>R</sub> =5.25V                         |

#### **Typical Characteristics**








## 3205-HIGH SPEED 1 OUT OF 8 BINARY DECODER **Switching Characteristics**

#### **CONDITIONS OF TEST:**


Input pulse amplitudes: 2.5V

Input rise and fall times: 5 nsec between 1V and 2V

Measurements are made at 1.5V








#### **A.C. Characteristics** $T_A = 0^{\circ}C$ to +75°C, $V_{CC} = 5.0V \pm 5\%$ unless otherwise specified.

| SYMBOL              | PARAMETER         |       | MAX. LIMIT | UNIT | TEST CONDITIONS                 |
|---------------------|-------------------|-------|------------|------|---------------------------------|
| t++                 |                   |       | 18         | ns   |                                 |
| t_+                 | ADDRESS OR ENABLE | то    | 18         | ns   |                                 |
| t+_                 | OUTPUT DELAY      |       | 18         | ns   |                                 |
| t                   |                   |       | 18         | ns   |                                 |
| C <sub>IN</sub> (1) | INPUT CAPACITANCE | P3205 | 4(typ.)    | pF   | f = 1 MHz, V <sub>CC</sub> = 0V |
|                     |                   | C3205 | 5(typ.)    | pF   | VBIAS = 2.0V, TA = 25°C         |


1. This parameter is periodically sampled and is not 100% tested.

#### **Typical Characteristics**


ADDRESS OR ENABLE TO OUTPUT **DELAY VS. LOAD CAPACITANCE** 



#### ADDRESS OR ENABLE TO OUTPUT **DELAY VS. AMBIENT TEMPERATURE**




### 3404 - 6-BIT LATCH Switching Characteristics



#### A.C. Characteristics $T_A = 0^{\circ}C$ to +75°C, $V_{CC} = 5.0V \pm 5\%$ ; unless otherwise specified.

| SYMBOL   | PARAMETER   |           | LIMITS |      |      |      | TENT CONDITIONS  |
|----------|---|-----------|--------|------|------|------|--|
| STNDUL   | FANAMETEN   | PARAMETER |        | TYP. | MAX. | UNIT | TEST CONDITIONS  |
| ·t+_,t_+ | DATA TO OUTPUT DELAY                                    |           |        |      | 12   | ns   | • .  |
| t,t_+    | WRITE ENABLE TO OUTPUT DE                               | LAY       |        |      | 17   | ns   | 1  |
| SET UP   | TIME DATA MUST BE PRESENT<br>RISING EDGE OF WRITE ENABL |           | 12     |      |      | ns   |  |
| tHOLD    | TIME DATA MUST REMAIN AFT<br>RISING EDGE OF WRITE ENABL |           | 8      |      |      | ns   |  |
| tWP      | WRITE ENABLE PULSE WIDTH                                |           | 15     |      |      | ns   |  |
| CIND(3)  | DATA INPUT CAPACITANCE                                  | P3404     |        | 4    |      | pF   | $f = 1 \text{ MHz}, \text{ V}_{CC} = 0 \text{ V}$            |
|          | (4) (4) (4) (4) (4) (4) (4) (4) (4) (4)                 | C3404     |        | 5    |      | рF   | V <sub>BIAS</sub> = 2.0V, T <sub>A</sub> = 25 <sup>o</sup> C |
| CINW(3)  | WRITE ENABLE CAPACITANCE                                | P3404     |        | 7    |      | pF   | f = 1 MHz, V <sub>CC</sub> = 0V                              |
|          |   | C3404     |        | 8    |      | pF   | VBIAS = 2.0V, TA = 25°C                                      |

NOTE 3: This parameter is periodically sampled and is not 100% tested.



## MEMORY RIPHERAL

# intel

# QUAD BIPOLAR-TO-MOS LEVEL SHIFTER AND DRIVER


- High Speed, 45 nsec Max.--Delay + Transition Time Over Temperature with 200 pF Load
- TTL & DTL Compatible Inputs
- 1103 and 1103A Memory Compatible at Output
- Simplifies Design -- Replaces Discrete Components
- Easy to Use -- Operates from Standard Bipolar and MOS Supplies
- Minimum Line Reflection -- Input and Output Clamp Diodes
- High Input Breakdown Voltage--19 Volts
- CerDIP Package -- 16 Pin DIP

The 3207A is a Quad Bipolar-to-MOS level shifter and driver which accepts TTL and DTL input signals, and provides high output current and voltage suitable for driving MOS circuits. It is particularly suitable for driving the 1103 and 1103A memory chips. The circuit operates from a 5 volt TTL power supply, and  $V_{SS}$  and  $V_{BB}$  power supplies from the 1103 and 1103A.

The device features two common enable inputs per pair of devices which permits some logic to be done at their inputs, such as cenable and precharge decoding for the 1103 and 1103A.

For the TTL inputs a logic "1" is  $V_{IH}$  and a logic "0" is  $V_{IL}$ . The 3207A outputs correspond to a logic "1" as  $V_{OL}$  and a logic "0" as  $V_{OH}$  for driving MOS inputs.

The 3207A is packaged in a hermetically sealed 16 pin ceramic dual-in-line package. The device performance is specified over the same temperature range as the 1103 and 1103A, i.e. from  $0^{\circ}$ C to  $+70^{\circ}$ C.



MEMORY PERIPHERA

### Absolute Maximum Ratings\*

| Temperature Under Bias                 | 0°C to +70°C           |
|--|------------------------|
| Storage Temperature6                   | 5°C to +160°C          |
| All Input Voltages and V <sub>SS</sub> | 1.0 to +21V            |
| Supply Voltage V <sub>CC</sub>         | –1.0 to +7V            |
| All Outputs and Supply Voltage         |                        |
| V <sub>BB</sub> with respect to GND    | -1.0 to +25V           |
| Power Dissipation at 25°C              | 2 Watts <sup>(1)</sup> |

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### (1) Refer to the graph of Junction Temperature versus Total Power Dissipation on page 5-10 for other temperatures. **D C Characteristics** $T = 0^{\circ}$ C to $70^{\circ}$ C $V = 5V + 5^{\circ}$ $V = 16V + 5^{\circ}$ V = 3.0V to 4.0V

| SYMBOL                 | TEST                            | LIMIT<br>MIN. MAX.  | UNIT  | CONDITIONS   |
|------------------------|---------------------------------|---|---|--|
| I <sub>FD</sub>        | DATA INPUT LOAD CURRENT         | -0.25   | mA  | V <sub>D</sub> = .45V, V <sub>CC</sub> = 5.25V, All Other Inputs<br>at 5.25V, V <sub>SS</sub> = 16V, V <sub>BB</sub> = 19V |
| IFE                    | ENABLE INPUT LOAD CURRENT       | 0.50  | mA  | V <sub>E</sub> = .45V, V <sub>CC</sub> = 5.25V, All Other Inputs<br>at 5.25V, V <sub>SS</sub> = 16V, V <sub>BB</sub> = 19V |
| IRD                    | DATA INPUT LEAKAGE<br>CURRENT   | 20  | μA  | $V_D = 19V, V_{CC} = 5.0V, All Other InputsGrounded, V_{SS} = 16V, V_{BB} = 19V$   |
| IRE                    | ENABLE INPUT LEAKAGE<br>CURRENT | 20  | μA  | $V_{E} = 19V, V_{CC} = 5.0V, All Other InputsGrounded, V_{SS} = 16V, V_{BB} = 19V$   |
| Vol                    | OUTPUT "LOW" VOLTAGE            | .8<br>.7<br>.6  | V(0 <sup>°</sup> C)<br>V(25 <sup>°</sup> C)<br>V(70 <sup>°</sup> C) | $V_{OL} = 500 \mu A, V_{CC} = 4.75 V$<br>$V_{SS} = 16 V, V_{BB} = 19 V$<br>All Inputs at 2.0 V                             |
| ∨ <sub>ОН</sub> (МІN.) | OUTPUT "HIGH" VOLTAGE           | V <sub>SS</sub> 7<br>V <sub>SS</sub> 6<br>V <sub>SS</sub> 5 | V(0 <sup>°</sup> C)<br>V(25 <sup>°</sup> C)<br>V(70 <sup>°</sup> C) | I <sub>CH</sub> = -500μA, V <sub>CC</sub> = 5.0V<br>V <sub>SS</sub> = 16V, V <sub>BB</sub> = 19V<br>All Inputs at 0.85V    |
| V <sub>OH</sub> (MAX.) |                                 | V <sub>SS</sub> + 1.0                                       | v   | I <sub>OH</sub> = 5 mA, V <sub>CC</sub> = 5.0V<br>V <sub>SS</sub> = 16V, V <sub>BB</sub> = 19V                             |
| lol                    | OUTPUT SINK CURRENT             | 100   | mA  | $V_{O} = 4V, V_{CC} = 5.0V, V_{SS} = 16V, V_{BB} = 19V, V_{E} = V_{D} = 2.0V$  |
| юн                     | OUTPUT SOURCE CURRENT           | -100  | mA  | $V_{O} = V_{SS} - 4V, V_{CC} = 5.0V, V_{SS} = 16V$<br>$V_{BB} = 19V, V_{E} = V_{D} = 0.85V$                                |
| V <sub>IL</sub>        | INPUT "LOW" VOLTAGE             | 1.0   | v   | V <sub>CC</sub> = 5.0V, V <sub>SS</sub> = 16V, V <sub>BB</sub> = 19V   |
| V <sub>IH</sub>        | INPUT "HIGH" VOLTAGE            | 2.0   | v   | V <sub>CC</sub> <sup>= 5.0V, V<sub>SS</sub><sup>= 16V, V<sub>BB</sub><sup>= 19V</sup></sup></sup>                          |
| C <sub>IN</sub>        | INPUT CAPACITANCE               | 8(Typical)  | pF  | V <sub>BIAS</sub> <sup>=</sup> 2.0V, V <sub>CC</sub> <sup>=</sup> 0V   |

#### POWER SUPPLY CURRENT DRAIN: All Outputs "Low"

| Symbol          | Parameter                    | Min. 1 | Max. | Unit | Conditions  |
|-----------------|------------------------------|--------|------|------|---|
| <sup>I</sup> cc | Current from V <sub>CC</sub> |        | 83   | mA   | V <sub>CC</sub> = 5.25V, V <sub>SS</sub> = 16.8V, V <sub>BB</sub> = 20.8V |
| <sup>I</sup> SS | Current from V <sub>SS</sub> |        | 250  | μΑ   | All Inputs Open   |
| I <sub>BB</sub> | Current from V <sub>BB</sub> |        | 21   | mA   |   |
| PTOTAL          | Total Power Dissipation      |        | 900  | mW   |   |

All Outputs "High"

| <sup>I</sup> cc | Current from V <sub>CC</sub> | 33  | mA | v <sub>c</sub> |
|-----------------|------------------------------|-----|----|----------------|
| ISS             | Current from V <sub>SS</sub> | 250 | μΑ |                |
| I <sub>BB</sub> | Current from V <sub>BB</sub> | 3   | mA |                |
| PTOTAL          | Total Power Dissipation      | 250 | mW | 1              |

 $V_{CC}$  = 5.25V,  $V_{SS}$  = 16.8V,  $V_{BB}$  = 20.8V All Inputs Grounded

Standby Condition with  $V_{CC} = 0V$ ,  $V_{SS} = V_{BB}$ 

| <sup>I</sup> cc | Current from V <sub>CC</sub> | 0   | mA | V <sub>CC</sub> = 0V, V <sub>SS</sub> = 16.8V, V <sub>BB</sub> = 16.8V |
|-----------------|------------------------------|-----|----|--|
| Iss             | Current from V <sub>SS</sub> | 250 | μΑ |  |
| вв              | Current from V <sub>BB</sub> | 250 | μΑ | •  |
| PTOTAL          | Total Power Dissipation      | 10  | mW |  |

## **Switching Characteristics**


#### A.C. Characteristics

 $T_{A}$  = 0°C to 70°C,  $V_{CC}$  = 5V ±5%,  $V_{SS}$  = 16V ±5%,  $V_{BB}$  =  $V_{SS}$  +3 to 4V, f = 2 MHz, 50% Duty Cycle


|                |                           | LIMITS (ns)      |        |                  |        |  |
|----------------|---------------------------|------------------|--------|------------------|--------|--|
| SYMBOL         | TEST                      | С <sub>L</sub> = | 100 pF | C <sub>L</sub> = | 200 pF | DELAY DIFFERENTIAL <sup>(1)</sup><br>C <sub>L</sub> = 200 pF |
|                |                           | MIN.             | MAX.   | MIN.             | MAX.   | MAX.   |
| t+             | INPUT TO OUTPUT DELAY     | 5                | 15     | 5                | 15     | 5  |
| t_+            | INPUT TO OUTPUT DELAY     | 5                | 25     | 5                | 25     | 10 .   |
| t <sub>r</sub> | OUTPUT RISE TIME          | 5                | 20     | 5                | 30     | 10   |
| t <sub>f</sub> | OUTPUT FALL TIME          | 5                | 20     | 10               | 30     | 10   |
| t <sub>D</sub> | DELAY + RISE OR FALL TIME | 10               | 35     | 20               | 45     | 10   |

(1) This is defined as the maximum skew between any output in the same package, eg., all the input to output delays for the  $t_{-+}$  parameter are within a maximum of 10 nsec of each other in the same package.


### Waveforms




## **Typical Characteristics**




#### SWITCHING TIME VS. LOAD CAPACITANCE











NO LOAD D.C. POWER DISSIPATION VS. OPERATING DUTY CYCLE



JUNCTION TEMPERATURE VS. TOTAL

WORST CASELOAD CAPACITANCE ON EACH OUTPUT VS. FREQUENCY OF SWITCHING



TOTAL POWER DISSIPATION OF THE CIRCUIT (W) TOTAL POWER = D.C. POWER + POWER CONSUMED IN CHARGING AND DISCHARGING LOAD CAPACITANCE.

5-10

Schottky Bipolar 3207A-1


# QUAD BIPOLAR-TO-MOS LEVEL SHIFTER AND DRIVER

#### Power Supply Voltage Compatible with the High Voltage 1103-1

in

#### 1103-1 Memory Compatible at Output

The Intel 3207A-1 is the high voltage version of the standard 3207A, and is compatible with the 1103-1. The 3207A-1 has all the same features as the standard 3207A. The absolute maximum ratings and pin configuration are repeated below for convenience, while the DC and AC characteristics appear below and on the next page.



| <b>D. C. Characteristics</b> $T_A = 0^\circ$ | <sup>o</sup> C to 55 <sup>o</sup> C, $V_{CC}$ = 5V ± 5%, $V_{SS}$ = 19V ± 5%, $V_{BB}$ – $V_{SS}$ = 3.0V to 4.0V |
|--|--|
|--|--|

reliability,

| SYMBOL                   | TEST                            | LIMIT<br>MIN. MAX.   | UNIT  | CONDITIONS   |
|--------------------------|---------------------------------|--|---|--|
| I <sub>FD</sub>          | DATA INPUT LOAD CURRENT         | 0.25   | mA  | $V_D = .45V$ , $V_{CC} = 5.25V$ , All Other Inputs<br>at 5.25V, $V_{SS} = 19V$ , $V_{BB} = 23V$                          |
| ÎFE                      | ENABLE INPUT LOAD CURRENT       | -0.50  | mA  | $V_{E}$ = .45V, $V_{CC}$ = 5.25V, All Other Inputs<br>at 5.25V, $V_{SS}$ = 19V, $V_{BB}$ = 23V                           |
| RD                       | DATA INPUT LEAKAGE<br>CURRENT   | 20   | μA  | $V_D = 19V, V_{CC} = 5.0V, All Other InputsGrounded, V_{SS} = 19V, V_{BB} = 23V$   |
| RE                       | ENABLE INPUT LEAKAGE<br>CURRENT | 20   | μA  | V <sub>E</sub> = 19V, V <sub>CC</sub> = 5.0V, All Other Inputs<br>Grounded, V <sub>SS</sub> = 19V, V <sub>BB</sub> = 23V |
| Vol                      | OUTPUT "LOW" VOLTAGE            | 0,8<br>0,7<br>0,6  | V(0 <sup>°</sup> C)<br>V(25 <sup>°</sup> C)<br>V(55 <sup>°</sup> C) | I <sub>OL</sub> = 500μA, V <sub>CC</sub> = 4.75V<br>V <sub>SS</sub> = 19V, V <sub>BB</sub> = 23V<br>All Inputs at 2.0V   |
| - v <sub>он</sub> (міл.) | OUTPUT "HIGH" VOLTAGE           | V <sub>SS</sub> -0.7<br>V <sub>SS</sub> -0.6<br>V <sub>SS</sub> -0.5 | V(0 <sup>°</sup> C)<br>V(25 <sup>°</sup> C)<br>V(55 <sup>°</sup> C) | $I_{OH}^{=}$ -500 $\mu$ A, V <sub>CC</sub> = 5.0V<br>V <sub>SC</sub> = 19V, V <sub>BB</sub> = 23V<br>All Inputs at 0.85V |
| V <sub>OH</sub> (MAX.)   |                                 | V <sub>SS</sub> + 1.0  | v   | I <sub>OH</sub> = 5 mA, V <sub>CC</sub> = 5.0V<br>V <sub>SS</sub> = 19V, V <sub>BB</sub> = 23V                           |
| lor                      | OUTPUT SINK CURRENT             | 100  | mA  | $V_{O} = 4V, V_{CC} = 5.0V, V_{SS} = 19V, V_{BB} = 23V, V_{E} = V_{D} = 2.0V$  |
| юн                       | OUTPUT SOURCE CURRENT           | -100   | mA  | $V_{0} = V_{SS} - 4V, V_{CC} = 5.0V, V_{SS} = 19V$<br>$V_{BB} = 23V, V_{E} = V_{D} = 0.85V$                              |
| V <sub>IL</sub>          | INPUT "LOW" VOLTAGE             | 1.0  | V   | V <sub>CC</sub> = 5.0V, V <sub>SS</sub> = 19V, V <sub>BB</sub> = 23V   |
| v <sub>ін</sub>          | INPUT "HIGH" VOLTAGE            | 2.0  | v   | V <sub>CC</sub> <sup>=</sup> 5.0V, V <sub>SS</sub> <sup>=</sup> 19V, V <sub>BB</sub> <sup>=</sup> 23V                    |
| CIN                      | INPUT CAPACITANCE               | 8(Typical)   | pF  | V <sub>BIAS</sub> = 2.0V, V <sub>CC</sub> = 0V   |

# MEMORY ERIPHERALS

# **D.C. Characteristics** (Continued) $T_A = 0^{\circ}C$ to +55°C, $V_{CC} = 5V \pm 5\%$ , $V_{SS} = 19V \pm 5\%$ , $V_{BB} - V_{SS} = 3.0V$ to 4.0V

POWER SUPPLY CURRENT DRAIN: All Outputs "Low"

| Symbol          | Parameter                    | Min. Max. | Unit | Conditions                                   |
|-----------------|------------------------------|-----------|------|--|
| 'cc             | Current from V <sub>CC</sub> | 83        | mA   | $V_{CC} = 5.25V, V_{SS} = 20V, V_{BB} = 24V$ |
| i <sub>ss</sub> | Current from V <sub>SS</sub> | 250       | μA   | All Inputs Open                              |
| IBB .           | Current from V <sub>BB</sub> | 25        | mA   |  |
| PTOTAL          | Total Power Dissipation      | 1040      | mW   |  |

All Outputs "High"

|                 | ,                            |     |     | *   |
|-----------------|------------------------------|-----|-----|---|
| 'cc             | Current from V <sub>CC</sub> | 33  | mA  | V <sub>CC</sub> = 5.25V, V <sub>SS</sub> = 20V, V <sub>BB</sub> = 24V |
| 'ss             | Current from V <sub>SS</sub> | 250 | μΑ  | All Inputs Grounded   |
| 1 <sub>BB</sub> | Current from V <sub>BB</sub> | 5   | mA  |   |
| PTOTAL          | Total Power Dissipation      | 297 | mW. |   |

Standby Condition with V<sub>CC</sub> = 0V, V<sub>SS</sub> = V<sub>BB</sub>


|                 | 00 00 00                     |     |    |  |
|-----------------|------------------------------|-----|----|--|
| 'cc             | Current from V <sub>CC</sub> | 0   | mA | V <sub>CC</sub> = 0V, V <sub>SS</sub> = 20V, V <sub>BB</sub> = 20V |
| ISS             | Current from V <sub>SS</sub> | 500 | μΑ | 100 00, 155 200, 18B 200   |
| I <sub>ВВ</sub> | Current from V <sub>BB</sub> | 500 | μΑ |  |
| PTOTAL          | Total Power Dissipation      | 15  | mW |  |

## A.C. Characteristics

 $T_A = 0$  °C to 55° C,  $V_{CC} = 5V \pm 5\%$ ,  $V_{SS} = 19V \pm 5\%$ ,  $V_{BB} = V_{SS} + 3$  to 4V, f = 2 MHz, 50% Duty Cycle

| -              |                           |                  | LIMITS (ns) |                  |        |  |  |
|----------------|---------------------------|------------------|-------------|------------------|--------|--|--|
| SYMBOL         | TEST                      | С <sub>L</sub> = | 100 pF      | C <sub>L</sub> = | 200 pF | DELAY DIFFERENTIAL <sup>(1)</sup><br>C <sub>L</sub> = 200 pF |  |
|                |                           | MIN.             | MAX.        | MIN.             | MAX.   | MAX.   |  |
| t+-            | INPUT TO OUTPUT DELAY     | 5                | 15          | 5                | 15     | 5  |  |
| t_+            | INPUT TO OUTPUT DELAY     | 5                | 25          | 5                | 25     | 10   |  |
| t <sub>r</sub> | OUTPUT RISE TIME          | 5                | 20          | 5                | 30     | 10   |  |
| t <sub>f</sub> | OUTPUT FALL TIME          | 5                | 25          | 10               | 35     | 10   |  |
| t <sub>D</sub> | DELAY + RISE OR FALL TIME | 10               | 35          | 20               | 45     | 10   |  |

(1) This is defined as the maximum skew between any output in the same package, eg., all the input to output delays for the  $t_{-+}$  parameter are within a maximum of 10 nsec of each other in the same package.



# Schottky Bipolar 3208A, 3408A

## HEX BIPOLAR SENSE AMPLIFIERS FOR MOS CIRCUITS 3208A HEX SENSE AMPLIFIER 3408A HEX SENSE AMPLIFIER WITH LATCHES

High Speed—20 nsec. max.

intal


- Wire-OR Capability–
   Open Collector Output ...3208A
   Three-State Output .....3408A
- Single 5 V Power Supply
- Input Level Compatible with 1103 Output

- Two Enable Inputs
- Minimum Line Reflection .... Low Voltage Diode Input Clamp
- Plastic 18 Pin Dual In-Line Package
- Schottky TTL

The Intel 3208A is a high speed hex sense amplifier designed to sense the output signals of the 1103 memory. The device features two separate enable inputs each controlling the output state of three sense amplifiers, and a common voltage reference input. OR-tie capability is available with the 3208A open collector TTL compatible output.

The 3408A is a hex sense amplifier with a latch circuit connected to each amplifier. The sensed data may be stored in the latches through application of a write pulse. The 3408A has three-state TTL outputs, hence in the non-enabled state the outputs float allowing wire-OR memory expansion. The latches may be bypassed by grounding the write input pin. Under this condition, the 3408A functions as a hex sense amplifier.

The 3208A and 3408A operate from a single +5 volt power supply. Device performance is specified over the complete ambient temperature range of 0°C to 70°C and over a V<sub>CC</sub> supply voltage range of 5 volts  $\pm$ 5%. The 3208A and 3408A are packaged in an 18 pin plastic dual in-line package.



## Absolute Maximum Ratings\*

| Temperature Under Bias        | -55°C to +125°C  |
|-------------------------------|------------------|
| Storage Temperature           | 65°C to +160°C   |
| All Outputs or Supply Voltage | -0.5 to +7 Volts |
| All TTL Input Voltages        | -1 to +5.5 Volts |
| All Sense Input Voltages      | -1 to +1 Volt    |
| Output Currents Total         | 300 m A          |
| Input Current                 | 125 mA           |

#### \*COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at this or at any other condition above those indicated in the operational sections of this specification is not implied.

## **D. C. Characteristics for 3208A** $T_A = 0^{\circ}C$ to 70°C, $V_{CC} = 5V \pm 5\%$

|                  | PARAMETER                                   |                  | LIMITS |                        |            | TEST CONDITIONS  |
|------------------|---|------------------|--------|------------------------|------------|--|
| SYMBOL           |   | MIN.             | TYP.   | MAX.                   | UNIT       |  |
| IFE              | INPUT LOAD CURRENT ON<br>ENABLE INPUT       |                  |        | -0.25                  | mA         | V <sub>CC</sub> = 5.25V<br>V <sub>F</sub> = 0.45V                  |
| IRE              | INPUT LEAKAGE CURRENT<br>ON ENABLE INPUT    |                  |        | 20                     | μΑ         | V <sub>CC</sub> = 4.75V<br>V <sub>R</sub> = 5.25V                  |
| V <sub>IH</sub>  | INPUT "HIGH" VOLTAGE<br>ON ENABLE INPUT     | 2.0              |        |                        | v          | V <sub>CC</sub> = 5.0V   |
| VIL              | INPUT "LOW" VOLTAGE<br>ON ENABLE INPUT      |                  |        | 0.85                   | v          | V <sub>CC</sub> = 5.0V   |
| V <sub>OL</sub>  | OUTPUT "LOW" VOLTAGE                        |                  |        | 0.45                   | V ,        | V <sub>CC</sub> = 4.75V<br>I <sub>OL</sub> = 10mA                  |
| ICEX             | OUTPUT LEAKAGE CURRENT                      |                  |        | 100                    | μA         | V <sub>CC</sub> = 5.25V<br>V <sub>CEX</sub> = 5.25V                |
| IREF             | INPUT CURRENT ON<br>REFERENCE INPUT         | 1                |        | -150                   | μA         | V <sub>CC</sub> = 5.25V<br>V <sub>REF</sub> = 100mV                |
| ۱ <sub>s</sub>   | INPUT CURRENT ON<br>SENSE AMP INPUT         |                  |        | -25                    | μΑ         | $V_{CC} = 5.25V$<br>$V_{S} = 100mV$                                |
| V <sub>SH</sub>  | INPUT "HIGH" VOLTAGE FOR<br>SENSE AMP INPUT | V <sub>REF</sub> |        |                        | mV         | V <sub>CC</sub> = 4.75 to 5.25V<br>V <sub>REF</sub> = 100 to 200mV |
| V <sub>SL</sub>  | INPUT "LOW" VOLTAGE FOR<br>SENSE AMP INPUT  |                  |        | V <sub>REF</sub><br>50 | mV         | V <sub>CC</sub> = 4.75 to 5.25V<br>V <sub>REF</sub> = 100 to 200mV |
| V <sub>REF</sub> | OPERATING RANGE OF<br>REFERENCE VOLTAGE     | 100              |        | 200                    | mV         | V <sub>CC</sub> = 4.75 to 5.25V                                    |
| 1 <sub>cc</sub>  | POWER SUPPLY CURRENT                        |                  |        | 120                    | mA         | V <sub>CC</sub> = 5.25V  |
| V <sub>C</sub>   | INPUT CLAMP VOLTAGE<br>ON ALL INPUTS        |                  |        | -1.0                   | V          | $V_{CC} = 4.75V$<br>$I_{C} = -5.0 \text{mA}$                       |
| V <sub>SD</sub>  | SENSE INPUT CLAMP<br>DIODE VOLTAGE          |                  |        | 1.0                    | • <b>V</b> | V <sub>CC</sub> = 5.0V<br>I <sub>D</sub> = 5.0mA                   |

#### 3208A TRUTH TABLE

| INPUT                    | S        |        |                |
|--------------------------|----------|--------|----------------|
| Sense Amp                | Enable   | OUTPUT |                |
| <v<sub>REF —50mV</v<sub> | L        | L      |                |
| >V <sub>REF</sub>        | Ľ        | н      |                |
| x                        | <u> </u> | Н      | X = Don't care |

## **D. C. Characteristics for 3408A** $T_A = 0^{\circ}C$ to +70°C, $V_{CC} = 5V \pm 5\%$


| OVMDOL           | PARAMETER  | LIMITS           |      |                        |      |  |
|------------------|--|------------------|------|------------------------|------|--|
| SYMBOL           |  | MIN.             | TYP. | MAX.                   | UNIT | TEST CONDITIONS  |
| I <sub>FE</sub>  | INPUT LOAD CURRENT<br>ON ENABLE INPUT              |                  |      | -0.25                  | mA   | V <sub>CC</sub> = 5.25V<br>V <sub>F</sub> = 0.45V                              |
| I <sub>RE</sub>  | INPUT LEAKAGE CURRENT<br>ON ENABLE INPUT           |                  |      | 20                     | μΑ   | V <sub>CC</sub> = 4.75V<br>V <sub>R</sub> = 5.25V                              |
| IFW              | INPUT LOAD CURRENT<br>ON WRITE INPUT               |                  |      | -0.25                  | mA   | V <sub>CC</sub> = 5.25V<br>V <sub>F</sub> = 0.45V                              |
| I <sub>RW</sub>  | INPUT LEAKAGE CURRENT<br>ON WRITE INPUT            |                  |      | 20                     | μΑ   | V <sub>CC</sub> = 4.75V<br>V <sub>R</sub> = 5.25V                              |
| VIH              | INPUT "HIGH" VOLTAGE<br>ON ENABLE AND WRITE INPUT  | 2.0              |      | -                      | V    | V <sub>CC</sub> = 5.0V   |
| VIL              | INPUT "LOW" VOLTAGE ON<br>ENABLE AND WRITE INPUT   |                  |      | 0.85                   | V    | V <sub>CC</sub> = 5.0V   |
| VOL              | OUTPUT "LOW" VOLTAGE                               |                  |      | 0.45                   | V    | V <sub>CC</sub> = 4.75V<br>I <sub>OL</sub> = 10mA                              |
| v <sub>он</sub>  | OUTPUT "HIGH" VOLTAGE                              | 2.4              |      |                        | V    | V <sub>CC</sub> = 4.75V<br>I <sub>OH</sub> = -1.5mA                            |
| <sup>1</sup> 0   | OUTPUT LEAKAGE CURRENT<br>FOR HIGH IMPEDANCE STATE |                  |      | 100                    | μΑ   | V <sub>CC</sub> = 5.25V<br>V <sub>O</sub> = 0.45V/5.25V                        |
| I <sub>SC</sub>  | OUTPUT SHORT CIRCUIT<br>CURRENT                    | -40              |      | -100                   | mA   | V <sub>CC</sub> = 5.0V<br>V <sub>O</sub> = 0V                                  |
| IREF             | INPUT CURRENT ON<br>REFERENCE INPUT                |                  |      | -150                   | μΑ   | V <sub>CC</sub> = 5.25V<br>V <sub>REF</sub> = 100mV                            |
| ۱ <sub>s</sub>   | INPUT CURRENT ON<br>SENSE INPUT                    |                  |      | -25                    | μA   | V <sub>CC</sub> = 5.25V<br>V <sub>S</sub> = 100mV                              |
| V <sub>SH</sub>  | INPUT "HIGH" VOLTAGE<br>FOR SENSE AMP INPUT        | V <sub>REF</sub> |      |                        | mV   | V <sub>CC</sub> = 4.75 to 5.25V<br>V <sub>REF</sub> = 100 to 200m <sup>1</sup> |
| V <sub>SL</sub>  | INPUT "LOW" VOLTAGE<br>FOR SENSE AMP INPUT         |                  |      | V <sub>REF</sub><br>60 | mV   | V <sub>CC</sub> = 4.75 to 5.25V<br>V <sub>REF</sub> = 100 to 200m <sup>1</sup> |
| V <sub>REF</sub> | OPERATING RANGE OF<br>REFERENCE VOLTAGE            | 100              |      | 200                    | mV   | V <sub>CC</sub> = 4.75 to 5.25V  |
| I <sub>cc</sub>  | POWER SUPPLY CURRENT                               |                  |      | 125                    | mA   | V <sub>CC</sub> = 5.25V  |
| v <sub>c</sub>   | INPUT CLAMP VOLTAGE<br>ON ALL INPUTS               |                  |      | -1.0                   | V    | V <sub>CC</sub> = 4.75V<br>I <sub>C</sub> = -5.0V                              |
| V <sub>SD</sub>  | SENSE INPUT CLAMP<br>DIODE VOLTAGE                 |                  |      | 1.0                    | V    | V <sub>CC</sub> = 5.0V<br>I <sub>D</sub> = 5.0mA                               |

#### 3408A TRUTH TABLE

| 1                        |        |       |                         |
|--------------------------|--------|-------|-------------------------|
| Sense Amp                | Enable | Write | OUTPUT                  |
| <v<sub>REF —60mV</v<sub> | L      | L     | L                       |
| >V <sub>REF</sub>        | L      | L     | <sup>∞</sup> H          |
| х                        | L      | н     | Previous<br>Data Stored |
| x                        | н      | x     | High Z*                 |

X = Don't care

\*The output of the 3408A is three-state, hence when not enabled the output is a high impedance.



## Typical D. C. Characteristics for 3208A/3408A

EMOR

### A.C. Characteristics $T_A = 0^{\circ}C$ to $70^{\circ}C$ , $V_{CC} = 5V \pm 5\%$

|  | 8A |
|--|----|
|--|----|

| SYMBOL          | PARAMETER                          | LIMITS |      |      |       | TEAT CONDITIONS                           |
|-----------------|------------------------------------|--------|------|------|-------|---|
|                 |                                    | MIN.   | TYP. | MAX. |       | TEST CONDITIONS                           |
| t <sub>s-</sub> | SENSE AMP INPUT TO OUTPUT<br>DELAY |        |      | 20   | ns    | D.C. LOAD = 10mA<br>C <sub>L</sub> = 30pF |
| t <sub>E-</sub> | ENABLE INPUT TO OUTPUT             |        |      | 20   | ns    | D.C. LOAD = 10mA                          |
| t <sub>E+</sub> |                                    |        |      | 25   | 1 113 | C <sub>L</sub> = 30pF                     |

#### 3408A


| t <sub>WP</sub>  | WRITE PULSE WIDTH                                    | 30 |    | ns | D.C. LOAD = 10mA<br>C <sub>L</sub> = 30pF  |
|------------------|--|----|----|----|--|
| t <sub>s-</sub>  | SENSE AMP INPUT TO OUTPUT<br>DELAY                   |    | 25 | ns | D.C. LOAD = 10mA<br>C <sub>L</sub> = 30pF  |
| t <sub>E</sub> _ | ENABLE INPUT TO OUTPUT<br>DELAY, LATCH STORES "LOW"  |    | 20 | ns | D.C. LOAD = 10mA<br>C <sub>L</sub> = 30pF  |
| t <sub>E+</sub>  | ENABLE INPUT TO OUTPUT<br>DELAY, LATCH STORES "HIGH" |    | 25 | ns | D.C. LOAD = 10mA<br>C <sub>L</sub> = 30 pF |

### Capacitance<sup>(1)</sup> $T_A = 25^{\circ}C$ , f = 1 MHz

| SYMBOL         | TECT   | LIN | ITS  |
|----------------|--|-----|------|
| STIVIDUL       | BOL TEST   |     | MAX. |
| с <sub>о</sub> | V <sub>CC</sub> = 0V, V <sub>BIAS</sub> = 2.0V                 | 8   | 12   |
| CINE           | ENABLE INPUT<br>V <sub>CC</sub> = 0V, V <sub>BIAS</sub> = 2.0V | 6   | 10   |
| CINS           | SENSE INPUT<br>V <sub>CC</sub> = 0V, V <sub>BIAS</sub> = 0V    | 6   | 10   |

(1) This parameter is periodically sampled and is not 100% tested.


### Waveforms




# Switching Characteristics


CONDITIONS OF TEST

- Input Pulse amplitude: 2.5V for all TTL compatible inputs and 2.5V through a resistor network as shown below for sense input.
- Input Pulse rise and fall times: 5 ns.
- Speed measurements are made at 1.5V for all TTL compatible inputs and outputs, and for sense input, see network and waveforms below. V<sub>REF</sub> is set at 150mV.









### **Typical A. C. Characteristics**

# Schottky Bipolar 3210


# TTL-TO-MOS LEVEL SHIFTER AND HIGH VOLTAGE CLOCK DRIVER

- Four Low Voltage Drivers
- One High Voltage Driver
- TTL and DTL Compatible Inputs
- Outputs Compatible with 2105 and 2107 MOS Memories
- Operates from Standard TTL and MOS Power Supplies
- Maximum MOS Device Protection --Output Clamp Diodes

The Intel 3210 is a Bipolar-to-MOS level shifter and high voltage driver which accepts TTL and DTL inputs. It contains four (4) low voltage drivers and one high voltage driver, each with current driving capabilities suitable for driving N-channel MOS memory devices. The 3210 is particularly suitable for driving the 2105 and 2107 N-channel MOS memory chips. The 3210 operates from the 5 volt and 12 volt power supplies used to bias the memory devices.

The four low voltage drivers feature two common enable inputs per pair of drivers which permits address or data decoding. The high voltage driver swings the 12 volts required to drive the chip enable (clock) input for the 2105 and 2107. In addition, the high voltage driver includes AND gate logic which can be used to implement refresh abort for the 2105 MOS memory.

The 3210 high voltage driver requires an externally connected PNP transistor. The PNP base is connected to pin 12, the collector to pin 11, and the emitter to pin 10 or  $V_{DD}$ . The use of a fast switching, high voltage, high current gain PNP, like the 2N5057 or 2N3546 is recommended.



### **Absolute Maximum Ratings\***

| Temperature Under Bias                      | All Input Voltages                        |
|---|---|
| Storage Temperature                         | Outputs for Low Voltage Drivers1.0 to +7V |
| Supply Voltage, V <sub>CC</sub> 0.5 to +7V  | Outputs for Clock Driver1.0 to +13V       |
| Supply Voltage, V <sub>DD</sub> 0.5 to +13V | Power Dissipation at 25°C                 |

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **D.C. Characteristics** $T_A = 0^{\circ}C$ to 75°C, $V_{CC} = 5.0V \pm 5\%$ , $V_{DD} = 12V \pm 5\%$

| Symbol           | Parameter                              | Min.                   | Max.                 | Unit | Test Conditions                                  |
|------------------|--|------------------------|----------------------|------|--|
| FD               | Data Input Load Current                |                        | -0.25                | mA   | V <sub>F</sub> = 0.45V                           |
| IFE              | Enable Input Load Current              |                        | -0.50                | mA   | V <sub>F</sub> = 0.45V                           |
| I <sub>RD</sub>  | Data Input Leakage Current             |                        | 10                   | μΑ   | V <sub>R</sub> = 12.6V                           |
| I <sub>RE</sub>  | Enable Input Leakage Current           |                        | 20                   | μA   | V <sub>R</sub> = 12.6V                           |
| VoL              | Output Low Voltage                     |                        | 0.45                 | V    | I <sub>OL</sub> = 3mA, V <sub>IH</sub> = 2V      |
| <b>v</b> OL      | for all Drivers                        | -1.0                   |                      | V    | I <sub>OL</sub> = -5 mA                          |
| V                | Output High Voltage                    | V <sub>CC</sub> – 0.65 |                      | V.   | I <sub>OH</sub> = -1mA, V <sub>IL</sub> = 0.8V   |
| V <sub>OH1</sub> | for Low Voltage Drivers                |                        | V <sub>CC</sub> +1.0 | V    | I <sub>OH</sub> = 5mA                            |
| V <sub>OH2</sub> | Output High Voltage                    | V <sub>DD</sub> -0.75  | -                    | V    | $I_{OH} = -1 \text{ mA}, V_{IL} = 0.8 \text{ V}$ |
| •OH2 .           | for High Voltage Driver                |                        | V <sub>DD</sub> +1.0 | V    | I <sub>OH</sub> = 5mA                            |
| VIL              | Input Low Voltage, All Inputs          |                        | 0.8                  | v    |  |
| VIH              | Input High Voltage, All Inputs         | 2                      |                      | V    |  |
| I <sub>B</sub>   | Base Drive to External PNP<br>(Pin 12) | 7                      | 16                   | mA   | $V_{1L} = 0.8V,$<br>$V_{B} = V_{DD} - 0.8V$      |

## POWER SUPPLY CURRENT DRAIN AND POWER DISSIPATION

All driver outputs are in the state indicated

|                  |                              |      |      |      | Test Conditions I<br>the following output | Additional Test        |   |
|------------------|------------------------------|------|------|------|---|------------------------|---|
| Symbol Parameter |                              | Тур. | Max. | Unit | All Low Voltage<br>Outputs                | High Voltage<br>Output | Conditions  |
| I <sub>CC1</sub> | Current from V <sub>CC</sub> | 27   | 32   | mA   |   |                        |   |
| I <sub>DD1</sub> | Current from V <sub>DD</sub> | 12.5 | 16   | mA   | Low                                       | Low                    |   |
| P <sub>D1</sub>  | Power Dissipation            | 300  | 370  | mW   |   |                        |   |
| I <sub>CC2</sub> | Current from V <sub>CC</sub> | 22   | 27   | mA   |   | 1                      |   |
| I <sub>DD2</sub> | Current from V <sub>DD</sub> | 28   | 34   | mA   | Low                                       | High                   |   |
| P <sub>D2</sub>  | Power Dissipation            | 470  | 570  | mW   |   |                        | V <sub>CC</sub> = 5.25V,<br>V <sub>DD</sub> = 12.6V |
| I <sub>CC3</sub> | Current from V <sub>CC</sub> | 9    | 12   | mA   |   |                        | $V_{DD} = 12.6V$                                    |
| I <sub>DD3</sub> | Current from V <sub>DD</sub> | 9    | 11.5 | mA   | High                                      | Low                    |   |
| P <sub>D3</sub>  | Power Dissipation            | 160  | 210  | mW   | × .                                       |                        |   |
| I <sub>CC4</sub> | Current from V <sub>CC</sub> | 4.5  | 6    | mA   |   |                        |   |
| I <sub>DD4</sub> | Current from V <sub>DD</sub> | 24   | 30   | mA   | High                                      | High                   |   |
| P <sub>D4</sub>  | Power Dissipation            | 325  | 410  | mW   |   |                        |   |

### A.C. Characteristics $T_A = 0^{\circ}C$ to $75^{\circ}C$ , $V_{CC} = 5.0V \pm 5\%$ , $V_{DD} = 12V \pm 5\%$

| Symbol           | Parameter                                     | Min. | Typ.[1] | Max. | Units | <b>Test Conditions</b> |
|------------------|---|------|---------|------|-------|------------------------|
| tLDR             | Delay Plus Rise Time for Low Voltage Drivers  |      | 17      | 25   | ns    | C <sub>L</sub> = 200pF |
| <sup>t</sup> LDF | Delay Plus Fail Time for Low Voltage Drivers  |      | 16      | 25   | ns    | C <sub>L</sub> = 200pF |
| t <sub>H-+</sub> | Input to Output Delay for High Voltage Driver | 9    | 15      |      | ns    | C <sub>L</sub> = 175pF |
| t <sub>HDR</sub> | Delay Plus Rise Time for High Voltage Driver  |      | 27      | 40   | ns    | C <sub>L</sub> = 350pF |
| t <sub>H+-</sub> | Input to Output Delay for High Voltage Driver | 4    | 8       |      | ns    | C <sub>L</sub> = 175pF |
| tHDF             | Delay Plus Fall Time for High Voltage Driver  |      | 18      | 30   | ns    | C <sub>L</sub> = 350pF |
| t <sub>DB</sub>  | Delay to Base Drive to External PNP (Pin 12)  | 4    | 8       | 17   | ns    |                        |

Note 1: Typical values measured at  $T_A = 25^{\circ}$ C.

## Capacitance\* T<sub>A</sub> = 25°C

| Symbol | Test                                     | Тур. | Max. |
|--------|--|------|------|
| CIN    | Input Capacitance, except D <sub>7</sub> | 5pF  | 10pF |
| CIN    | Input Capacitance, D <sub>7</sub>        | 8pF  | 15pF |

\*This parameter is periodically sampled and is not 100% tested. Condition of measurement is f = 1 MHz,  $V_{bias}$ =2V,  $V_{CC}$ =0V, and  $T_A$  = 25°C.

Waveforms


#### HIGH VOLTAGE DRIVER




Input Pulse Amplitudes: 3.0V Input Pulse Rise and Fall Times: 5 ns between 1 volt and 2 volts Measurement Points: See Waveforms

Application

#### HIGH VOLTAGE OUTPUT CONNECTIONS



#### LOW VOLTAGE DRIVER



 1
 18

 2
 17

 3
 16

 4
 15

 5
 14


 6
 13

 7
 12

 9
 10


#### TYPICAL SYSTEMS

Below is an example of a 16K x 9 bit memory circuit employing the 3210 driver. Device decoding is done with the CE input. All devices are unselected during refresh with CS input. The 2107A, 3205 and 3404 are standard Intel products.




# MEMORY Eripherai

#### TYPICAL CHARACTERISTICS



### tLDR vs. LOAD CAPACITANCE




# ECL-TO-MOS LEVEL SHIFTER AND HIGH VOLTAGE CLOCK DRIVER

- Four Low Voltage Drivers
- One High Voltage Driver
- IOK Series ECL Compatible Inputs
- Outputs Compatible with 2105 and 2107 MOS Memories
- Operates from Standard TTL, ECL, and MOS Power Supplies
- Maximum MOS Device Protection--Output Clamp Diodes

The Intel 3211 is an ECL to MOS level shifter and N-channel MOS memory driver. Each package contains four (4) low voltage drivers and one high voltage driver. The 3211 is designed to have high performance when driving many RAM devices. It is compatible with the 2105 and 2107 N-channel MOS memory devices. The operating voltages are +5, +12, and -5.2V which are standard TTL, MOS and ECL power supply voltages.

The four low voltage drivers feature two common enable inputs per pair of drivers which permits address or data decoding. The high voltage driver swings the 12 volts required to drive the chip enable (clock) input for the 2105 and 2107. The chip enable driver has two inputs to simplify logic design.

The 3211 high voltage driver requires an externally connected PNP transistor. The PNP base is connected to pin 12, the collector to pin 11, and the emitter to pin 10 or  $V_{DD}$ . The use of a fast switching, high voltage, high current gain PNP, like the 2N5057 or 2N3546 is recommended.



### Absolute Maximum Ratings\*

| Temperature Under Bias          | All Input Voltages                        |
|---------------------------------|---|
| Storage Temperature             | Outputs for Low Voltage Drivers1.0 to +7V |
| Supply Voltage, V <sub>CC</sub> | Outputs for Clock Driver1.0 to +13V       |
| Supply Voltage, V <sub>DD</sub> | Power Dissipation at 25°C 2W              |
| Supply Voltage, V <sub>EE</sub> |   |

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **D.C. Characteristics** $T_A = 0^{\circ}C$ to 75°C, $V_{CC} = 5.0V \pm 5\%$ , $V_{DD} = 12V \pm 5\%$ , $V_{EE} = -5.2V \pm 5\%$

| Symbol           | Parameter                              | Min.                  | Max.                 | Unit | Test Conditions   |
|------------------|--|-----------------------|----------------------|------|---|
| I <sub>FD</sub>  | Data Input Load Current                |                       | 0.5                  | mA   | V <sub>F</sub> =0.8V  |
| IFE              | Enable Input Load Current              |                       | 1.0                  | mA   | V <sub>F</sub> = -0.8V  |
|                  | Output Low Voltage                     |                       | 0.45                 | v    | I <sub>OL</sub> = 3mA, V <sub>IH</sub> = -1.025V                  |
| V <sub>OL</sub>  | for all Drivers                        | -1.0                  |                      | v    | I <sub>OL</sub> = -5mA  |
| N <sup>2</sup>   | Output High Voltage                    | V <sub>CC</sub> -0.65 |                      | V    | I <sub>OH</sub> = -1mA, V <sub>IL</sub> = -1.500V                 |
| V <sub>OH1</sub> | for Low Voltage Drivers                |                       | V <sub>CC</sub> +1.0 | v    | I <sub>OH</sub> = 5mA   |
|                  | Output High Voltage                    | V <sub>DD</sub> -0.75 |                      | V    | I <sub>OH</sub> = -1mA, V <sub>IL</sub> = -1.500V                 |
| V <sub>OH2</sub> | for High Voltage Driver                |                       | V <sub>DD</sub> +1.0 | V    | I <sub>OH</sub> = 5mA   |
| VIL              | Input Low Voltage, All Inputs          | -1.500V               |                      | V    | · · · · · · · · · · · · · · · · · · ·                             |
| VIH              | Input High Voltage, All Inputs         |                       | -1.025V              | V    |   |
| l <sub>B</sub>   | Base Drive to External PNP<br>(Pin 12) | 7                     | 16                   | mA   | V <sub>IL</sub> = -1.5V<br>V <sub>B</sub> = V <sub>DD</sub> -0.8V |

#### POWER SUPPLY CURRENT DRAIN AND POWER DISSIPATION

All driver outputs are in the state indicated

| ÷                |                              |      |       |      | Test Conditions<br>the following outp | Additional Test        |  |
|------------------|------------------------------|------|-------|------|---------------------------------------|------------------------|--|
| Symbol           | Parameter                    | Тур. | Max.  | Unit | All Low Voltage<br>Outputs            | High Voltage<br>Output | Conditions   |
| I <sub>CC1</sub> | Current from V <sub>CC</sub> | 24.5 | 31    | mA   |                                       |                        |  |
| I <sub>EE1</sub> | Current from VEE             | 24   | 30    | mA   | Low                                   | Low                    |  |
|                  | Current from V <sub>DD</sub> | 12.5 | 16.5  | mA   | LOW                                   | LOW                    |  |
| P <sub>D1</sub>  | Power Dissipation            | 415  | 535   | mW   | ¥.,                                   |                        |  |
| I <sub>CC2</sub> | Current from V <sub>CC</sub> | 20   | 26    | mA   |                                       |                        |  |
| I <sub>EE2</sub> | Current from V <sub>EE</sub> | 21.5 | -27   | mA   | Low                                   | L1:_6                  |  |
| IDD2             | Current from V <sub>DD</sub> | 27   | 33.5  | mA   | LOW                                   | High                   | V <sub>CC</sub> = 5.25V,<br>V <sub>DD</sub> = 12.6V, |
| P <sub>D2</sub>  | Power Dissipation            | 560  | 705   | mW   |                                       |                        |  |
| I <sub>CC3</sub> | Current from V <sub>CC</sub> | 11   | 16    | mA   |                                       | · · · ·                | $V_{FF} = -5.46V$                                    |
| IEE3             | Current from VEE             | -19  | -23.5 | mA   | Lliab                                 | Low                    | VEE 0.10V  |
| IDD3             | Current from V <sub>DD</sub> | 9    | 12    | mA   | High                                  | Low                    | · .  |
| P <sub>D3</sub>  | <b>Power Dissipation</b>     | 275  | 365   | mW   |                                       | 1                      |  |
| ICC4             | Current from V <sub>CC</sub> | 6    | 10    | mA   |                                       |                        | ]  |
| IEE4             | Current from VEE             | -16  | 20    | mA   | High                                  | High                   |  |
| IDD4             | Current from V <sub>DD</sub> | 23.5 | 27    | mA   | i ingri                               | i ngn                  |  |
| P <sub>D4</sub>  | Power Dissipation            | 415  | 500   | mW   |                                       | 1                      |  |

| Symbol           | Parameter                                     | Min. | Typ.[1] | Max. | Units | Test Conditions        |
|------------------|---|------|---------|------|-------|------------------------|
| t LDR            | Delay Plus Rise Time for Low Voltage Drivers  |      | 21      | 27   | ns    | C <sub>L</sub> = 200pF |
| t LDF            | Delay Plus Fall Time for Low Voltage Drivers  |      | 22      | 32   | ns    | C <sub>L</sub> = 200pF |
| t <sub>H-+</sub> | Input to Output Delay for High Voltage Driver | 14   | 20      |      | ns    | C <sub>L</sub> = 175pF |
| t <sub>HDR</sub> | Delay Plus Rise Time for High Voltage Driver  |      | 36      | 45   | ns    | C <sub>L</sub> = 350pF |
| t <sub>H+-</sub> | Input to Output Delay for High Voltage Driver | 7    | 12      |      | ns    | C <sub>L</sub> = 175pF |
| t HDF            | Delay Plus Fall Time for High Voltage Driver  |      | 27      | 40   | ns    | C <sub>L</sub> = 350pF |
| t <sub>DB</sub>  | Delay to Base Drive to External PNP (Pin 12)  | 7    | 14      | 23   | ns    |                        |

A.C. Characteristics  $T_A = 0^{\circ}C$  to 75°C,  $V_{CC} = 5.0V \pm 5\%$ ,  $V_{DD} = 12V \pm 5\%$ ,  $V_{EE} = -5.2V \pm 5\%$ 


Note 1: Typical values measured at TA = 25° C.

### Capacitance \* T<sub>A</sub> = 25°C


| Symbol | Test              | Тур. | Max. |
|--------|-------------------|------|------|
| CIN    | Input Capacitance | 4pF  | 8pF  |

\*This parameter is periodically sampled and is not 100% tested. Condition of measurement is f = 1 MHz,  $V_{bias}$  = 2V,  $V_{CC}$  = 0V,  $V_{EE}$  = 0V, and  $T_A$  = 25°C.

### Waveforms



#### LOW VOLTAGE DRIVER




#### A.C. CONDITIONS OF TEST

Input Pulse Amplitudes: -0.9V to -1.7V Input Pulse Rise and Fall Times: 5ns (Between 10% and 90% points) Measurement Points: See Waveforms

### **Application**


#### HIGH VOLTAGE OUTPUT CONNECTIONS




### **SCHOTTKY BIPOLAR 3211**


#### **TYPICAL SYSTEM**

Below is an example of an 8K x 8 bit memory circuit employing the 3211 driver. Device decoding is done with the CE input. The 2105, 3205 and 3404 are standard Intel products.



### TYPICAL CHARACTERISTICS





5-26

MEMORY ERIPHERALS

# QUAD BIPOLAR-TO-MOS DRIVER


# For 4K N-Channel MOS RAMs

- High Speed, 32 nsec Max.— Delay + Transition Time Over Temperature with 250 pF load
- High Density -- Four Drivers in One Package
- Internal Gating Structure Minimizes Package Count and Eliminates Gating Delays
- TTL & DTL Compatible Inputs
- Minimum Line Reflection -- Input and Output Clamp Diodes
- Safety Feature Protects
   4 K RAMs if +5 V System
   Supply is Lost
- CerDIP Package -- 16 Pin DIP

The Intel 3235 is a Quad Bipolar-to-MOS driver which accepts TTL and DTL input signals. It provides high output current and voltage suitable for driving the clock inputs of N-channel MOS memories such as the 2107 or 2105. The circuit operates from three power supplies which are 5, 12, and 15 volts.

The device features two common enable inputs, a refresh select input, and a clock control input for simplified system designs.

A safety feature forces all outputs low if the  $V_{CC}$  power supply is lost. This protects 4K RAM's by putting them in the standby mode.



# **Absolute Maximum Ratings\***

| Temperature Under Bias 0°C to 75°C           | Supply Voltage, V <sub>DD2</sub>                    |
|--|---|
| Storage Temperature                          | All Input Voltages                                  |
| Supply Voltage, V <sub>CC</sub> 0.5 to +7V   | Outputs for Clock Driver1.0 to V <sub>DD1</sub> +1V |
| Supply Voltage, V <sub>DD1</sub> 0.5 to +13V | Power Dissipation at 25°C                           |

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **D.C. Characteristics**

 $T_A = 0^{\circ}C$  to 75°C,  $V_{CC} = 5.0V \pm 5\%$ ,  $V_{DD1} = 12V \pm 5\%$ ,  $V_{DD2} = V_{DD1} + (3V \pm 5\%)$ 

| Symbol          | Parameter   | Min.                   | Max.  | Unit | Test Conditions                                |
|-----------------|---|------------------------|-------|------|--|
| IFD             | Input Load Current, Ī <sub>1</sub> , Ī <sub>2</sub> , Ī <sub>3</sub> , Ī <sub>4</sub>     |                        | -0.25 | mA   | V <sub>F</sub> = 0.45V                         |
| IFE             | Input Load Current, $\overline{R}$ , $\overline{C}$ , $\overline{E}_1$ , $\overline{E}_2$ |                        | -1.0  | mA   | V <sub>F</sub> = 0.45V                         |
| IRD             | Data Input Leakage Current  |                        | 10    | μA   | V <sub>R</sub> = 5.0V                          |
| I <sub>RE</sub> | Enable Input Leakage Current  |                        | 40    | μA   | V <sub>R</sub> = 5.0V                          |
| VOL             | Output Low Voltage  |                        | 0.45  | V    | I <sub>OL</sub> = 5mA, V <sub>IH</sub> = 2V    |
| VOH             | Output High Voltage   | V <sub>DD1</sub> -0.50 |       | V    | I <sub>OH</sub> = -1mA, V <sub>IL</sub> = 0.8V |
| VIL             | Input Low Voltage, All Inputs   |                        | 0.8   | V    |  |
| VIH             | Input High Voltage, All Inputs  | 2                      |       | V    |  |

#### POWER SUPPLY CURRENT DRAIN AND POWER DISSIPATION

| Symbol           | Parameter                     | Тур. | Max. | Unit | Test Conditions – Input states to ensure the following output states: | Additional Test<br>Conditions |
|------------------|-------------------------------|------|------|------|---|-------------------------------|
| Icc              | Current from V <sub>CC</sub>  | 21   | 32.0 | mA   |   | · .                           |
|                  | Current from V <sub>DD1</sub> | .2   | 2.0  | mA   | High  |                               |
| I <sub>DD2</sub> | Current from V <sub>DD2</sub> | 12.5 | 18.0 | mA   | nığıı   |                               |
| P <sub>D1</sub>  | Power Dissipation             | 310  | 477  | mW   |   | V <sub>CC</sub> = 5.25V       |
|                  | Power Per Driver              | 77   | 119  | mW   |   |                               |
| Icc              | Current from V <sub>CC</sub>  | 36   | 46.0 | mA   |   | $V_{DD1} = 12.6V$             |
| I <sub>DD1</sub> | Current from V <sub>DD1</sub> | 2.1  | 3.0  | mA   | 1   | V <sub>DD2</sub> = 15.75V     |
| IDD2             | Current from V <sub>DD2</sub> | 20   | 26.0 | mA   | Low   |                               |
| P <sub>D2</sub>  | Power Dissipation             | 530  | 689  | mW   |   |                               |
|                  | Power Per Driver              | 132  | 172  | mW   |   |                               |

**A.C. Characteristics**  $T_A = 0^{\circ}$  to 75°C,  $V_{CC} = 5.0V \pm 5\%$ ,  $V_{DD1} = 12V \pm 5\%$ ,  $V_{DD2} = V_{DD1} + (3V \pm 5\%)$ 

| Symbol           | Parameter             | Min.[1] | Typ.[2] | Max.[3] | Unit | Test Conditions |
|------------------|-----------------------|---------|---------|---------|------|-----------------|
| t_+              | Input to Output Delay | 5       | 11      |         | ns   |                 |
| t <sub>DR</sub>  | Delay Plus Rise Time  |         | 20      | 32      | ns   |                 |
| t <sub>+ -</sub> | Input to Output Delay | 3       | 8       |         | ns   |                 |
| t <sub>DF</sub>  | Delay Plus Fall Time  |         | 19      | 32      | ns   |                 |

NOTES: 1. CL = 150pF (minimum CL for 9 4K RAMs). 2. CL = 200pF (typical CL for 9 4K RAMs). Typical values measured at T<sub>A</sub> = 25°C. 3. CL = 250pF (maximum CL for 9 4K RAMs).

# **Capacitance\*** T<sub>A</sub> = 25°C

| Symbol | Test   | Тур.  | Max. |
|--------|--|-------|------|
| CIN    | Input Capacitance, Ī <sub>1</sub> , Ī <sub>2</sub> , Ī <sub>3</sub> , Ī <sub>4</sub>     | 4.5pF | 7    |
| CIN    | Input Capacitance, $\overline{R}$ , $\overline{C}$ , $\overline{E}_1$ , $\overline{E}_2$ | 8pF   | 12   |


\*This parameter is periodically sampled and is not 100% tested. Condition of measurement is f = 1 MHz, Vbias = 2V, VCC = 0V, and  $T_A = 25^{\circ}C$ .

### Waveforms

A.C. CONDITIONS OF TEST


Input Pulse Amplitudes: 3.0V Input Pulse Rise and Fall Times: 5 ns between 1 volt and 2 volts

Measurement Points: See Waveforms




### **Typical System**

Below is an example of a 16K x 9 bit memory circuit employing the 3235 quad high voltage driver for the chip enable inputs. A single 3235 package will drive this 16K x 9 bit memory array.




MEMORY ERIPHERAL

Typical Characteristics









# INTEL<sup>®</sup> MICROCOMPUTER SYSTEMS

#### FIRST FROM THE BEGINNING IN MICROCOMPUTERS .....

Intel provides a broad range of CPUs, ROMs, PROMs, RAMs, I/O devices, and peripheral circuits which enable you to quickly put microcomputer systems to work for you.

Intel provides Intellec<sup>®</sup> program development systems complete with resident software, as well as cross product software for use on large scale computers. All cross product software is available world wide on time sharing computer services.

Intel also provides training courses and seminars, plus a complete line of documentation on all products. Field application engineers are also available to provide accurate, prompt technical information.

Put it all together and you have the broadest microcomputer systems capability and product support available anywhere.

Intel ..... FIRST ..... and FOREMOST .....

|   | Page |
|---|------|
| Why Use a Microcomputer?                  | 6-3  |
| MCS-40 <sup>™</sup> Microcomputer System  |      |
| 4004 CPU                                  | 6-5  |
| 4040 CPU                                  | 6-9  |
| ROMs                                      | 6-13 |
| PROMs                                     | 6-15 |
| RAMs                                      | 6-16 |
| I/O                                       | 6-17 |
| Peripheral Circuits                       | 6-19 |
| Intellec Systems                          | 6-21 |
| MCS-80 <sup>™</sup> Microcomputer System  |      |
| 8008, 8008-1 CPU                          | 6-25 |
| 8080 CPU                                  | 6-29 |
| ROMs                                      | 6-33 |
| PROMs                                     | 6-34 |
| RAMs                                      | 6-35 |
| I/O                                       | 6-38 |
| Peripheral Circuits                       | 6-40 |
| Intellec Systems                          | 6-43 |
| MCS Modules                               | 6-46 |
| MCS Prototype Systems                     | 6-49 |
| MCS Support Software                      | 6-50 |
| Bipolar Microprocessor System             |      |
| Bipolar Microprocessor System Description | 6-53 |
| ROMs                                      | 6-61 |
| PROMs                                     | 6-62 |
| Ι/Ο                                       | 6-63 |
| WF-3000 System Development Set            | 6-64 |

## WHY USE A MICROCOMPUTER?

#### INTRODUCTION

Since their inception, digital computers have continuously become more efficient, expanding into new applications with each major technological improvement. The advent of minicomputers enabled the inclusion of digital computers as a permanent part of various process control systems. Unfortunately, the size and cost of minicomputers in "dedicated" applications has limited their use. Another approach has been the use of custom built systems made up of "random logic" (i.e., logic gates, flip-flops, counters, etc.). However, the huge expense and development time involved in the design and debugging of these systems has restricted their use to large volume applications where the development costs could be spread over a large number of machines.

Today, Intel offers the systems designer a new alternative . . . . the microcomputer. Utilizing the technologies and experience gained in becoming the world's largest supplier of LSI memory components, Intel has made the power of the digital computer available at the integrated circuit level.

#### ECONOMICS OF USING MICROCOMPUTERS

Engineers are becoming more aware of the ways in which microcomputers can be applied to solve their problems. There are five basic reasons why many engineers have begun to use microcomputers. These are:

- Manufacturing costs of products can be significantly reduced.
- Products can get to the market faster providing a company with the opportunity to increase product sales and market share.
- Product capability is enhanced allowing manufacturers to provide customers with better products which can frequently command a higher price in the market place.
- 4. Development costs and time are reduced.
- Product reliability is increased which leads to a corresponding reduction in both service and warranty costs.

Microcomputers simplify almost every phase of product development. The first step, as in any product design program, is to identify the various functions that the end system is expected to perform. These functions are then implemented by encoding suitable sequences of instructions (programs) in the memory elements. Data and certain types of programs will be stored in RAM circuits, while the basic program will be stored in ROM circuits. The microprocessor performs all of the system's functions by fetching the instructions in memory, executing them and communicating the results via the microcomputer's I/O ports. A single-chip microprocessor, executing the programmed logic stored in a single ROM element, can perform the same logical functions that have previously required many logic gates.

### **REDUCING MANUFACTURING COSTS**

If the burdened manufacturing cost of a digital electronic system is divided by the number of ICs, one generally finds that the system costs between \$2 and \$6 per IC to fabricate. The higher costs are generally associated with systems manufactured in volumes from 10 to 100 units annually. The table below presents a more detailed analysis of the source of these surprisingly high costs. The costs, themselves, are stated conservatively.

| IC                    | .50    |
|-----------------------|--------|
| Incoming Inspection   | .05    |
| PC Card               | .50    |
| Fabrication           | .05    |
| Board Test and Rework | .10    |
| Connector             | .05    |
| Discretes             | .05    |
| Wiring                | .10    |
| Power                 | .10    |
| Cabinetry, Fans, Etc. | .10    |
|                       | \$1.60 |
|                       |        |

#### Table I. System Manufacturing Costs Per IC

The ASP (average sale price) of an Integrated Circuit today is approximately 50¢. Incoming inspection and testing of these ICs costs the average company 5¢. However, many companies are now buying aged and tested circuits for their applications in order to increase system reliability. This adds about 15¢ to unit costs. Simple PC cards may cost as little as 25¢ an IC position, but the average cost in most applications for high quality cards is closer to 50¢. Sophisticated multilayer cards used in many high performance systems frequently cost over a dollar a position. When customers put ICs in sockets and then wire wrap cards, the cost per IC position quickly approaches \$2. Customers with automatic IC insertion equipment and efficient flow soldering machines can fabricate a PC card for as low as 3¢ an IC position, though the average price is closer to 5¢. Board test and rework add another dime to system cost, while the cost of a connector divided by the number of ICs per printed circuit card frequently exceeds 5¢. In general, resistors, capacitors, power bus bars, etc., add a cost of 5¢ an IC position. Systems frequently average one wire or more per IC position and the wires put in with automatic equipment frequently cost over 10¢. Finally, the cost of power supplies and mechanical packaging add another 20¢ an IC position.

To determine the total savings in system manufacturing cost, the user must subtract the cost of implementing an equivalent system with a microcomputer. In moderate volumes, an MCS-40<sup>T</sup> with 16,384 bits of ROM, a processor, and a minimal amount of RAM can be purchased for under \$50. This system has the potential of displacing between \$150 and \$600 of system manufacturing cost.

#### How Memory Replaces Random Logic

It can be said that 8 to 16 bits of memory are the logical equivalent of a single gate. Assuming that the type IC used today contains on the order of 10 gates, then one can conclude that logic can be stored in memory in a very cost effective fashion. The following table indicates the number of IC's which are replaced by a single ROM (Read Only Memory). The table was derived by using the assumptions that 8 to 16 bits of ROM replace a gate and that on the average an IC contains 10 gates.

| ROM Memory<br>Size Bits | Gates<br>Replaced | IC's<br>Replaced |
|-------------------------|-------------------|------------------|
| 2048                    | 128-256           | 13-25            |
| 4096                    | 256-512           | 25-50            |
| 8192                    | 512-1024          | 50-100           |
| 16384                   | 1024-2048         | 100-200          |

# Table II. Number of IC's Replaced with a ROM (Read Only Memory)

#### **Reducing Development Time and Cost**

Microcomputer systems simplify almost every phase of product development. Because of the extensive design aids and software support supplied by Intel it is relatively easy to develop application programs that tailor the device to the system. Development cycles can be cut by as long as six to twelve months. The table below tabulates a number of the steps in a development cycle and indicates how microcomputer systems can affect them. Surprisingly, product definition is frequently speeded up once the decision has been made to use a microcomputer. This is because the incremental cost for adding features to the system is usually small and can be easily estimated. For example, added features such as automatic tax computation for an electronic cash register may only require the addition of a single ROM. The addition of one LSI chip has a minimal effect on total system cost, power and packaging requirements. On the other hand, the same function implemented with IC logic might require two or three fairly large PC cards filled with MSI and SSI.

System and logic design time is also reduced.Programming is a faster way to design than using logic diagrams. PC card layout time is reduced simply because there are fewer cards to lay out. This reduction in hardware also reduces the load on the technical writers who must develop maintenance manuals. Parts lists become shorter, easing the task of transferring the product to manufacturing. Cooling, packaging, and power distribution problems frequently become trivial. Finally, engineering changes that are difficult to make and frequently tedious to document, become simple program changes. These can be made by changing the pattern in a ROM or PROM (Programmable Read Only Memory) such as Intel's 4702A.

#### **Enhanced Product Capability**

Product features can be easily added to microcomputer systems by simply adding more program storage. Examples of such easily added features are: putting automatic tax computations into a cash register by adding more ROM, adding automatic calibration features to instruments, and making traffic controllers that automatically sense traffic load and adjust the duration of the signals, etc.

#### Reduced Complexity

Because microcomputer systems eliminate many ICs and consequently the failures associated with these devices, it can significantly increase system reliability. Most of the failures in a digital system occur because an interconnect has failed. The use of a typical 16 pin IC will introduce approximately 36 interconnectors in a system. There are 16 interconnections from the chip to the lead frame, 16 from the lead frame to the PC card, and approximately 2 interconnections from the PC card to the back plane, and 2 interconnections from back plane point to back plane point per IC. If one ROM eliminates fifty ICs, then it eliminates approximately 1800 interconnections.

| Development Steps       | Conventional System                           | Programmed Logic  |
|-------------------------|---|---|
| Product definition      |   | Simplified because of ease of incorporating features                |
| System and logic design | Done with logic diagrams                      | Can be programmed with design aids (compilers, assemblers, editors) |
| Debug                   | Done with conventional<br>lab instrumentation | Software and hardware aids reduce time                              |
| PC card layout          |   | Fewer cards to layout   |
| Documentation           |   | Less hardware to document   |
| Cooling and packaging   |   | Reduced system size and power consumption eases job                 |
| Power distribution      |   | Less power to distribute  |
| Engineering changes     | Done with yellow wire                         | Change program in PROM  |

Table III. How Development Time and Cost are Reduced with Microcomputers



## SINGLE CHIP 4-BIT P-CHANNEL MICROPROCESSOR


- 10.8 Microsecond Instruction Cycle
- CPU Directly Compatible With MCS-4 ROMs and RAMs
- Easy Expansion One CPU can Directly Drive up to 32,768 Bits of ROM and up to 5120 Bits of RAM

- 4-Bit Parallel CPU With 46 Instructions
- Instruction Set Includes Conditional Branching, Jump to Subroutine and Indirect Fetching
- Binary and Decimal Arithmetic Modes

The Intel<sup>®</sup>4004 is a complete 4-bit parallel central processing unit (CPU). It is designed to be used in test systems, terminals, billing machines, process control and random logic replacement applications. The 4004 easily interfaces with keyboards, switches, displays, A-D converters, printers and other peripheral equipment.

The CPU can directly address 4K 8-bit instruction words of program memory and 5120 bits of data storage RAM. Sixteen index registers are provided for temporary data storage. Up to 16 4-bit input ports and 16 4-bit output ports may also be directly addressed.


The 4004 is fabricated with P-channel silicon gate MOS technology.



MICRO COMPUTE

### 4004 MICROPROCESSOR

#### **4004 FUNCTIONAL PIN DESCRIPTION**



### $D_0 - D_3$

BIDIRECTIONAL DATA BUS. All address and data communication between the processor and the RAM and ROM chips occurs on these 4 lines.

#### RESET

RESET input. A logic "1" level at this input clears all flags and status registers and forces the program counter to zero. To completely clear all address and index registers, RESET must be applied for 64 clock cycles (8 machine cycles).

#### TEST

TEST input. The logical state of this signal may be tested with the JCN instruction.

#### SYNC

SYNC output. Synchronization signal generated by the processor and set to the ROM and RAM chips. It indicates the beginning of an instruction cycle.

#### CM-ROM

CM-ROM output. This is the ROM selection signal sent out by the processor when data is required from program memory.

#### $CM-RAM_0 - CM-RAM_3$

CM-RAM outputs. These are the bank selection signals for the 4002 RAM chips in the system.

#### \$1, \$2

Two phase clock inputs.

#### Vss

Ground reference - most positive voltage.

#### V<sub>DD</sub>

-15 ±5% main supply voltage.

#### INSTRUCTION SET FORMAT

#### A. Machine Instructions

- 1 word instruction 8-bits requiring 8 clock periods (instruction cycle).
- 2 word instruction 16-bits requiring 16 clock periods (2 instruction cycles).

Each instruction is divided into two four-bit fields. The upper 4-bits is the OPR field containing the operation code. The lower 4-bits is the OPA field containing the modifier. For two word instructions, the second word contains address information or data.

The upper 4-bits (OPR) will always be fetched before the lower 4-bits (OPA) during  $M_1$  and  $M_2$  times respectively.




Table I. Machine Instruction Format

#### B. Input/Output and RAM Instructions and Accumulator Group Instructions

In these instructions (which are all single word) the OPR contains a 4-bit code which identifies either the I/O instruction or the accumulator group instruction and the OPA contains a 4-bit code which identifies the operation to be performed. Table II illustrates the contents of each 4-bit field.




Table II. I/O and Accumulator Group Instruction Formats

### MCS-4<sup>TM</sup> INSTRUCTION SET

[Those instructions preceded by an asterisk (\*) are 2 word instructions that occupy 2 successive locations in ROM] MACHINE INSTRUCTIONS (Logic 1 = Low Voltage = Negative Voltage; Logic 0 = High Voltage = Ground )

| MNEMONIC | DESCRIPTION OF OPERATION  | 0PR<br>D3 D2 D1 D0  | OPA<br>D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>   |
|----------|---|---|--|
| NOP      | No operation.   | 0 0 0 0   | 0 0 0 0  |
| •JCN     | Jump to ROM address $A_2 A_2 A_2 A_2 A_1 A_1 A_1 A_1$ (within the same ROM that contains this JCN instruction) if condition $C_1 C_2 C_3 C_4^{(1)}$ is true, otherwise skip (go to the next instruction in sequence). | 0 0 0 1<br>A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> | C <sub>1</sub> C <sub>2</sub> C <sub>3</sub> C <sub>4</sub><br>A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub>                               |
| *FIM     | Fetch immediate (direct) from ROM Data $\mathrm{D}_2,\mathrm{D}_1$ to index register pair location RRR $^{(2)}$   | 0 0 1 0<br>D <sub>2</sub> D <sub>2</sub> D <sub>2</sub> D <sub>2</sub> D <sub>2</sub> | 8 8 8 0<br>D <sub>1</sub> D <sub>1</sub> D <sub>1</sub> D <sub>1</sub>   |
| SRC      | Send register control. Send the address (contents of index register pair RRR) to ROM and RAM at $x_2$ and $x_3$ time in the Instruction Cycle.  | 0010  | R R R 1  |
| FIN      | Fetch indirect from ROM, Send contents of index register pair location 0<br>out as an address, Data fetched is placed into register pair location RRR.  | 0011  | RRRO   |
| NIL      | Jump indirect, Send contents of register pair RRR out as an address<br>at A1 and A2 time in the Instruction Cycle.  | 0011  | RRR 1  |
| •JUN     | Jump unconditional to ROM address A3, A2, A1.   | 0 1 0 0<br>A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> | A <sub>3</sub> A <sub>3</sub> A <sub>3</sub> A <sub>3</sub> A <sub>3</sub><br>A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> |
| •JMS     | Jump to subroutine ROM address $A_3,A_2,A_1,save$ old address, (Up 1 level in stack.)   | 0 1 0 1<br>A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> | A3 A3 A3 A3<br>A1 A1 A1 A1   |
| INC      | Increment contents of register RRRR, (3)  | 0 1 1 0   | RRRR   |
| •ISZ     | Increment contents of register RRRR, Go to ROM address $A_2$ , $A_1$<br>(within the same ROM that contains this ISZ instruction) if result $\neq 0$ ,<br>otherwise skip (go to the next instruction in sequence).     | 0 1 1 1<br>A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> | R R R R<br>A1 A1 A1 A1   |
| ADD      | Add contents of register RRRR to accumulator with carry.  | 1000  | RRRR   |
| SUB      | Subtract contents of register RRRR to accumulator with borrow.  | 1001  | RRRR   |
| LD       | Load contents of register RRRR to accumulator,  | 1010  | RRRR   |
| хсн      | Exchange contents of Index register RRRR and accumulator.   | 1011  | RRRR   |
| BBL      | Branch back (down 1 level in stack) and load data DDDD to accumulator.  | 1 1 0 0   | DDDD   |
| LDM      | Load data DDDD to accumulator,  | 1 1 0 1   | DDDD   |

#### INPUT/OUTPUT AND RAM INSTRUCTIONS

(The RAM's and ROM's operated on in the I/O and RAM instructions have been previously selected by the last SRC instruction executed.)

| MNEMONIC           | DESCRIPTION OF OPERATION   | OPR<br>D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> | 0PA<br>D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> |
|--------------------|--|--|--|
| WRM                | Write the contents of the accumulator into the previously selected<br>RAM main memory character.   | 1 1 1 0  | 0 0 0 0  |
| WMP                | Write the contents of the accumulator into the previously selected<br>RAM output port.   | 1 1 1 0  | 0 0 0 1  |
| WRR                | Write the contents of the accumulator into the previously selected<br>ROM output port, (I/O Lines)   | 1 1 1 0  | 0010   |
| WPM                | Write the contents of the accumulator into the previously selected<br>half byte of read/write program memory (for use with 4008/4009 only) | 1 1 1 0  | 0011   |
| WRØ <sup>(4)</sup> | Write the contents of the accumulator into the previously selected<br>RAM status character 0.  | 1 1 1 0  | 0100   |
| WR1 <sup>(4)</sup> | Write the contents of the accumulator into the previously selected<br>RAM status character 1.  | 1 1 1 0  | 0101   |
| WR2 <sup>(4)</sup> | Write the contents of the accumulator into the previously selected<br>RAM status character 2.  | 1 1 1 0  | 0 1 1 0  |
| WR3 <sup>(4)</sup> | Write the contents of the accumulator into the previously selected<br>RAM status character 3.  | 1 1 1 0  | 0111   |
| SBM                | Subtract the previously selected RAM main memory character from<br>accumulator with borrow,  | 1 1 1 0  | 1000   |
| RDM                | Read the previously selected RAM main memory character<br>into the accumulator.  | 1 1 1 0  | 1001   |
| RDR                | Read the contents of the previously selected ROM input port<br>into the accumulator. (I/O Lines)   | 1 1 1 0  | 1010   |
| ADM                | Add the previously selected RAM main memory character to<br>accumulator with carry.  | 1 1 1 0  | 1011   |
| RD¢ <sup>(4)</sup> | Read the previously selected RAM status character 0 into accumulator.  | 1 1 1 0  | 1 1 0 0  |
| RD1 <sup>(4)</sup> | Read the previously selected RAM status character 1 into accumulator,  | 1 1 1 0  | 1 1 0 1  |
| RD2 <sup>(4)</sup> | Read the previously selected RAM status character 2 into accumulator.  | 1 1 1 0  | 1 1 1 0  |
| RD3 <sup>(4)</sup> | Read the previously selected RAM status character 3 into accumulator.  | 1 1 1 0  | 1 1 1 1  |

#### ACCUMULATOR GROUP INSTRUCTIONS

| CLB | Clear both, (Accumulator and carry)   | 1111    | 0 0 0 0 |
|-----|---|---------|---------|
| CLC | Clear carry.  | 1111    | 0 0 0 1 |
| AC  | Increment accumulator.  | 1111    | 0010    |
| СМС | Complement carry.   | 1 1 1 1 | 0011    |
| СМА | Complement accumulator.   | 1 1 1 1 | 0 1 0 0 |
| RAL | Rotate left. (Accumulator and carry)  | 1 1 1 1 | 0 1 0 1 |
| RAR | Rotate right. (Accumulator and carry)   | 1 1 1 1 | 0 1 1 0 |
| тсс | Transmit carry to accumulator and clear carry.  | 1 1 1 1 | 0 1 1 1 |
| DAC | Decrement accumulator.  | 1 1 1 1 | 1000    |
| TCS | Transfer carry subtract and clear carry.  | 1 1 1 1 | 1001    |
| STC | Set carry.  | 1111    | 1010    |
| DAA | Decimal adjust accumulator.   | 1 1 1 1 | 1011    |
| КВР | Keyboard process. Converts the contents of the accumulator from a<br>one out of four code to a binary code. | 1111    | 1 1 0 0 |
| DCL | Designate command line.   | 1111    | 1 1 0 1 |

NOTES: (1) The condition code is assigned as follows:

 $C_1 = 1 \quad \text{Invert jump condition} \qquad C_2 = 1 \quad \text{Jump if accumulator is zero} \qquad C_4 = 1 \quad \text{Jump if test signal is a 0} \\ C_1 = 0 \quad \text{Not Invert jump condition} \qquad C_3 = 1 \quad \text{Jump if carry/link is a 1}$ 

(2) RRR is the address of 1 of 8 index register pairs in the CPU.

<sup>(3)</sup>RRRR is the address of 1 of 16 index registers in the CPU.

(4) Each RAM chip has 4 registers, each with twenty 4-bit characters subdivided into 16 main memory characters and 4 status characters. Chip number, RAM register and main memory character are addressed by an SNC instruction. For the selected chip and register, however, status character locations are selected by the instruction code (OPA).



## SINGLE CHIP 4-BIT P-CHANNEL MICROPROCESSOR

- Functionally and Electrically Upward Compatible to 4004 CPU
- 14 New Instructions (60 total) Including Logical Operations and Read Program Memory
- Single Step Operation
- 8K Byte Memory Addressing Capability
- 24 Index Registers
- Subroutine Nesting to 7 Levels


Interrupt Capability

inte

The Intel<sup>®</sup>4040 is a complete 4-bit parallel central processing unit (CPU). It is designed to be used as a replacement for random logic design.


The CPU can directly address 4K eight bit instruction words or 8K with a bank switch. Seven levels of subroutine nesting, including interrupt, and 24 randomly accessable index registers (24x4) are provided as convenient facilities for the designer. The index registers may be used for addressing or for scratch pad memory for storing computation results. The interrupt feature permits a normal program sequence to be interrupted, with normal program execution continuing after the interrupt service routine is completed. Provisions have also been made to permit single-stepping the CPU using the STOP and ACKNOWLEDGE signals.

The 4040 is an enhanced version of the 4004 and as such retains all the functional capability of that device. It will execute all the 4004 instructions, and is also electrically compatible with the other members of the MCS-4 family (4001, 4002, 4003).



COMP

#### 4040 FUNCTIONAL PIN DEFINITION



### D<sub>0</sub>-D<sub>3</sub>

BIDIRECTIONAL DATA BUS. All address and data communication between the processor and the RAM and ROM chips occurs on these 4 lines.

### STP

STOP input. A logic "1" level on this input causes the processor to enter the STOP mode.

#### STPA

STOP ACKNOWLEDGE output. This signal is present when the processor is in the stopped state. Output is "open drain" requiring pull-down resistor to  $V_{DD}$ .

#### INT

INTERRUPT input. A logic "1" level at this input causes the processor to enter the INTERRUPT mode.

#### INTA

INTERRUPT ACKNOWLEDGE output. This signal acknowledges receipt of an INTERRUPT signal and prevents additional INTERRUPTS from entering the processor. It remains active until cleared by the execution of the new BRANCH BACK and SRC (BBS) instruction. The output is "open drain" requiring a pull-down resistor to V<sub>DD</sub>.

#### RESET

RESET input. A logic "1" level at this input clears all flag and status registers and forces the program counter to zero. To completely clear all address and index registers, RESET must be applied for 96 clock cycles (12 machine cycles).

#### TEST

TEST input. The logical state of this signal may be tested with the JCN instruction.

#### SYNC

SYNC output. Synchronization signal generated by the processor and sent to ROM and RAM chips. It indicates the beginning of an instruction cycle.

#### CM-RAM0 - CM-RAM3

CM-RAM outputs. These are bank selection signals for the 4002 RAM chips in the system.

#### $CM-ROM_0 - CM-ROM_1$

CM-ROM outputs. These are bank selection signals for program ROM chips in the system.

#### CY

CARRY output. The state of the carry flip-flop is present on this output and updated each  $X_1$  time. Output is "open-drain" requiring pull down resistor to  $V_{DD}$ .

| $\phi_{1}, \phi_{2}$                                       | Two phase clock inputs   |
|--|--|
| V <sub>SS</sub>  | Ground reference – most positive   |
| V <sub>DD</sub><br>*V <sub>DD1</sub><br>**V <sub>DD2</sub> | voltage<br>-15V ±5% — main supply voltage<br>-15V ±5% — Timing supply voltage<br>- Output buffer supply<br>voltage |

\*For low power operation

\*\*May vary depending on system interface

#### INSTRUCTION SET FORMAT

#### A. Machine Instructions

- 1 word instruction 8-bits requiring 8 clock periods (1 instruction cycle)
- 2 word instruction 16-bits requiring 16 clock periods (2 instruction cycles)

Each instruction is divided into two 4-bit fields. The upper 4-bits is the OPR field containing the operation code. The lower 4-bits is the OPA field containing the modifier. For two word instructions, the second word contains address information or data.

The upper 4-bits (OPR) will always be fetched before the lower 4-bits (OPA) during  $M_1$  and  $M_2$  times respectively.




Table I. Machine Instruction Format.

#### B. Input/Output and RAM Instructions and Accumulator Group Instructions

In these instructions (which are all single word) the OPR contains a 4-bit code which identifies either the I/O instruction or the accumulator group instruction and the OPA contains a 4-bit code which identifies the operation to be performed. Table II illustrates the contents of each 4-bit field.




Table II. I/O and Accumulator Group Instruction Formats.

### INSTRUCTION SET

#### Summary of Processor Instructions

\*Two Cycle Instructions

|            |   |                |                 |                | nstructi       | on Co          |        |                |                |            |  |         |        |       | struct | ion Co |     |    |        |
|------------|---|----------------|-----------------|----------------|----------------|----------------|--------|----------------|----------------|------------|--|---------|--------|-------|--------|--------|-----|----|--------|
| Mnemonic   | Description   |                |                 | DPR            | -              | -              | OF     |                |                | Mnemon     | ic Description   | n       | -      | IPR   | •      | л      | OF  |    |        |
|            |   | D3             | D <sub>2</sub>  | D <sub>1</sub> | Do             | D3             | 02     | D <sub>1</sub> | 00             |            |  | -       | D2     | U1    | D0     | U3     | D2  | 01 | D0     |
|            | MACHINE GF  | ROUP           |                 |                |                |                |        |                |                |            | I/O and RAM G  | ROUI    | 2      |       |        |        |     |    |        |
| NOP        | No Operation  | 0              | 0               | 0              | 0              | 0              | 0      | 0              | 0              | WRM        | Accumulator to Selected RAM Main<br>Memory Character                         | 1       | 1      | 1     | 0      | 0      | 0   | 0  | 0      |
| HLT<br>BBS | Halt<br>Branch Back and SRC   | 0<br>0         | 0<br>0          | 0<br>0         | 0<br>0         | 0<br>0         | 0<br>0 | 0<br>1         | 1<br>0         | WMP        | Accumulator to Selected RAM<br>Output Port                                   | 1       | 1      | 1     | 0      | 0      | 0   | 0  | 1      |
| LCR        | Command Register to Accumulator   | 0              | 0               | 0              | 0              | 0              | 0      | 1              | 1              | WRR        | Accumulator to Selected ROM  | 1       | 1      | 1     | 0      | 0      | 0   | 1  | 0      |
| OR4        | Logical OR, Index Register 4 and<br>Accumulator   | 0              | 0               | 0              | 0              | 0              | 1      | 0              | 0              | WPM        | Output Port<br>Accumulator to Selected Half-Byte                             | 1       | 1      | 1     | ò      | 0      | 0   | 1  | 1 -    |
| OR5        | Logical OR, Index Register 5 and  | 0              | 0               | 0              | 0              | 0              | 1      | 0              | 1              | WRO        | in Read/Write Program Memory<br>Accumulator to Selected RAM                  | 1       | 1      | 1     | 0      | 0      | 1   | 0  | 0      |
| AN6        | Accumulator<br>Logical AND, Index Register 6 and  | 0              | 0               | 0              | 0              | 0              | 1      | 1              | 0              | WR1        | Status Character 0<br>Accumulator to Selected RAM                            | 1       | 1      | 1     | 0      | 0      | 1   | 0  | 1      |
| AN7        | Accumulator<br>Logical AND, Index Register 7 and  | 0              | 0               | 0              | 0              | 0              | 1      | 1              | 1              | WR2        | Status Character 1<br>Accumulator to Selected RAM                            | 1       | 1      | 1     | 0      | . 0    | . 1 | 1  | 0      |
| AN7        | Accumulator   |                | -               |                |                | U              | '      |                |                | WR3        | Status Character 2<br>Accumulator to Selected RAM                            | 1       | 1      | 1     | 0      | 0      | 1   | 1  | 1      |
| DBO        | Designate ROM Bank 0  | 0              | 0               | 0              | 0              | 1              | 0      | 0              | 0              | who        | Status Character 3   | •       | •      | '     | U      | U      | '   | •  | •      |
| DB1        | Designate ROM Bank 1  | 0              | 0               | 0              | 0              | 1              | 0      | 0              | 1              | SBM        | Subtract Selected RAM Main   | 1       | 1      | 1     | 0      | 1.     | 0   | 0  | 0      |
| SBO        | Select Index Register Bank 0  | 0              | 0               | 0              | 0              | 1              | 0      | 1              | 0              |            | Memory Character from  |         |        |       |        |        |     |    |        |
| SB1        | Select Index Register Bank 1  | 0              | 0               | 0              | 0              | · 1            | . 0    | 1              | 1              | RDM        | Accumulator with Borrow<br>Selected RAM Main Memory                          | 1       | 1      | 1     | 0      | 1      | 0   | 0  | 1      |
| EIN        | Enable Interrupt  | 0              | 0               | 0              | 0              | 1              | 1      | 0              | 0              | n D W      | Character to Accumulator   |         |        |       | U      | 1      | U   | U  | · ·    |
| DIN        | Disable Interrupt   | 0              | 0               | 0              | 0              | 1              | 1      | 0              | 1              | RDR        | Selected ROM Input Port  | 1       | 1      | 1     | 0      | 1      | 0   | 1  | 0      |
| RPM        | Read Program Memory,  | 0              | 0               | 0              | 0              | 1              | 1      | 1              | 0              |            | to Accumulator   |         |        |       |        |        |     |    |        |
|            | Half-Byte per Instruction   |                |                 |                |                |                |        |                |                | ADM        | Add Selected RAM Main Memory   | 1       | 1      | 1     | 0      | 1      | 0   | 1  | 1      |
| * JCN      | Jump Conditional to Address   | 0              | 0               | 0              | 1              | C1             |        | C3             |                | RDO        | Character to Accumulator with Carry<br>Selected RAM Status Character 0       | 1       | 1      | 1     | 0      | 1      | 1   | 0  | 0      |
|            | A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>2</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub> A <sub>1</sub><br>Condition Code, C <sub>1</sub> C <sub>2</sub> C <sub>3</sub> C <sub>4</sub> | A <sub>2</sub> | •A <sub>2</sub> | A <sub>2</sub> | A2             | Α1             | Α1     | Α1             | A <sub>1</sub> | RD1        | to Accumulator<br>Selected RAM Status Character 1                            | 1       | 1      |       | 0      | 1      | 1   | 0  | 1      |
| * FIM      | Fetch Immediate, ROM Data D <sub>2</sub> D <sub>1</sub>   | 0              | 0               | 1              | 0              | R              | R      | R              | 0              | nui        | to Accumulator   | •       | · • •  | · '   | U      |        | '   | U  | •      |
|            | to Index Register Pair RRR  | $D_2$          | $D_2$           | D2             | $D_2$          | D <sub>1</sub> | 01     | D1             | D1             | RD2        | Selected RAM Status Character 2  | 1       | 1      | 1     | 0      | 1      | 1   | 1  | 0      |
| SRC        | Send Register Control   | ō              | ō               | 1              | 0              | R              | R      | R              | 1              |            | to Accumulator   |         |        |       |        |        |     |    |        |
| FIN        | Fetch Indirect, Data from ROM to<br>Index Register Pair RRR   | • 0            | 0               | 1              | 1              | R              | R      | R              | 0              | RD3        | Selected RAM Status Character 3<br>to Accumulator                            | 1       | 1      | 1     | 0      | 1      | 1   | .1 | 1      |
| JIN        | Jump Indirect to Address in Register  | 0              | 0               | 1              | 1              | R              | R      | R              | 1              |            | ACCUMULATOR  | 600     | пр     |       |        |        |     |    |        |
|            | Pair RRR  |                |                 |                |                |                |        |                |                | CLB        | Clear Accumulator and Carry  | 1       | 1      | 1     | 1      | 0      | 0   | 0  | 0      |
| *JUN       | Jump Unconditional to Address   | 0              | 1               | 0              | 0              |                |        | A <sub>3</sub> |                | CLC        | Clear Carry  | 1       | 1      | 1     | 1      | . 0    | 0   | 0  | 1      |
|            | A <sub>3</sub> A <sub>2</sub> A <sub>1</sub>  | A <sub>2</sub> |                 |                | A <sub>2</sub> |                |        | A <sub>1</sub> |                | IAC        | Increment Accumulator  | 1       | 1      | 1     | 1      | 0      | 0   | 1  | 0      |
| * JMS      | Jump to Subroutine at Address   | 0              | 1               | 0              | 1              | -              | -      | A <sub>3</sub> | -              | CMC        | Complement Carry<br>Complement Accumulator                                   |         | 1      | 1     | . 1 .  | 0      | 0   | 1  | 1<br>0 |
|            | A <sub>3</sub> A <sub>2</sub> A <sub>1</sub>  |                | Α2              |                | A <sub>2</sub> |                |        | Α1             |                | RAL        | Rotate Left, Accumulator and Carry   | 1       | i      | 1     | 1      | 0      | 1   | 0  | .1     |
| INC        | Increment Register RRRR   | 0              | 1               | 1              | 0              | R              | R      | R              | R              | RAR        | Rotate Right, Accumulator and Carry  | i       | i      | 1     | i      | ŏ      | i   | 1  | 0      |
| *ISZ       | Increment Register RRRR. Go to  | 0              | 1               | 1              | 1              | R              | R      | R              | R              | TCC        | Transmit Carry to Accumulator,   | 1       | 1      | 1     | 1      | Ō      | 1   | 1  | 1      |
|            | Address A <sub>2</sub> A <sub>1</sub> if result is not zero,  | A2             | A2              | A <sub>2</sub> | A <sub>2</sub> | Α1             | Α1     | Α1             | Α1             |            | Clear Carry  |         |        |       |        |        |     |    |        |
|            | otherwise go to next instruction  | •              |                 |                |                |                |        |                |                | DAC        | Decrement Accumulator  | 1       | 1      | 1     | 1      | 1      | 0   | 0  | 0      |
| ADD        | Add Register RRRR to Accumulator<br>with Carry  | 1              | 0               | 0              | 0              | R              | R      | R              | R              | TCS        | Transfer Carry Subtract and<br>Clear Carry                                   | 1       | 1      | 1     | 1      | 1      | 0   | 0  | 1      |
| SUB        | Subtract Register RRRR from   | 1              | 0               | 0              | 1              | R              | R      | R              | R              | STC<br>DAA | Set Carry<br>Decimal Adjust Accumulator                                      |         | 1      | 1     | . 1    | 1      | 0   | 1  | 0      |
|            | Accumulator with Borrow   |                |                 |                |                |                |        |                |                | KBP        | Keyboard Process   | - i     | 1      | i     | 1      | ;      | 1   | 0  | ò      |
| LD         | Load Contents of Register RRRR to   | 1              | 0               | 1              | 0              | R              | R      | R              | R              | DCL        | Designal Command Line  | i       | i      | i     | i      | i      | i   | Ŏ  | 1      |
| VCU        | Accumulator   | 1              | 0               | 1              | 1              | R              | R      | R              | R              |            | NOTES:   |         |        |       |        |        |     |    |        |
| ХСН        | Exchange Contents of Register<br>RRRR and Accumulator   | 1              | U               | 1              | 1              | rí             | н      | n              | n              |            | (1) The condition code is assigned   | l se f. | alles  | A/S . |        |        |     |    |        |
| BBL        | Branch Back and Load Data DDDD<br>to Accumulator  | 1              | 1               | 0              | 0              | D              | D      | D              | D              |            | C <sub>1</sub> = 1 Invert jump of  | cond    | ition  |       |        |        |     |    |        |
| LDM        | Load Data DDDD to Accumulator   | 1              | ì               | 0              | 1              | D              | D      | D              | D              |            | $C_1 = 0$ Not invert ju<br>$C_2 = 1$ Jump if accu                            |         |        |       |        |        |     |    |        |
| LUW        | Load Vala DODD to Accunitiator  | ,              | '               | J              | . '            | 5              | J      | J              | D              |            | $C_2 = 1$ Jump if accur<br>$C_3 = 1$ Jump if carry<br>$C_4 = 1$ Jump if test | //link  | < is a | 1     | .0     |        |     |    |        |
|            |   |                |                 |                |                |                |        | •              |                |            | (2) DDD 1 4 4 4 4 4 4 4 4  |         |        |       |        | -      | _   |    |        |

(2) RRR is the address of 1 of 8 index register pairs in the

(3) RRRR is the address of 1 of 16 index registers in the

(4) Each RAM chip has 4 registers, each with twenty 4-bit characters subdivided into 16 main memory characters and 4 status characters. Chip number, RAM register and main memory character are addressed by an SRC instruction. For the selected chip and register, how-

ever, status character locations are selected by the instruction code (OPA).

CPU.

CPU.

INPUT/

16 1/0<sub>0</sub> 15 1/01

14 1/0- LINES

27 U000

25 | 1/062 24 | 1/063

21 1030

20 1/031

1 1/033

17 1020

D, |

## 4001

### 256 x 8-BIT MASK PROGRAMMABLE ROM and 4-BIT I/O PORT

The 4001 is a 2048-bit metal mask programmable ROM providing custom microprogramming capability for the MCS-4  $^{\rm M}$  micro computer set. It is organized as 256 x 8-bit word.

Address and data are transferred in and out by time multiplexing on 4 data bus lines. Timing is internally generated using two clock signals,  $\phi_1$  and  $\phi_2$ , and a SYNC signal supplied by the CPU. Addresses are received from the CPU on three time periods following SYNC, and select 1 out of 256 words and 1 out of 16 ROM's. For that purpose, each ROM is identified as #0, 1, 2, through 15, by metal option. A Command Line (CM) is also provided and its scope is to select a ROM bank (group of 16 ROM's).

During the two time periods  $(M_1 \& M_2)$  following the addressing time, information is transferred from the ROM to the data bus lines.

A second mode of operation of the ROM is as an Input/Output control Device. In that mode a ROM chip will route information to and from data bus lines in and out of 4 I/O external lines. Each chip has the capability to identify itself for an I/O port operation, recognize an I/O port instruction and decide whether it is an Input or an Output operation and execute the instruction. An external signal (CL) will asynchronously clear the output register during normal operation.

Each I/O pin can be uniquely chosen as either an input or output port by metal option. Direct or inverted input or output is optional. An on-chip resistor at the input pins, connected to either  $V_{DD}$  or  $V_{SS}$  is also optional.

# 4308


## 8K MASK PROGRAMMABLE ROM

The 4308 ROM is organized as a  $1024 \times 8$  word array. It is functionally identical to four 4001 ROMs, as well as electrically compatible to all existing MCS-40<sup>TM</sup> elements.

The 4308 also has 16 programmable I/O lines arranged in four 4-bit ports. Each line may be mask programmed as either an input or output line. The 4308 responds to the

RDR, WRR, and SRC commands for I/O operations.

Chip select number is set by metal CM-ROM O-12 mask option.




1/0,

DATA D.

lo, [

BUS



MICRO COMPUTERS

# 4316 16,384-BIT STATIC MOS ROM

The Intel<sup>®</sup>4316 is a 16,384 bit static MOS read only memory organized as 2048 words by 8-bits. This ROM is designed for microcomputer memory applications where high performance, large bit storage, and simple interfacing are important design objectives. A7

24 Vcc


The 4316 access time is 2  $\mu$ sec.

The inputs and outputs are fully TTL compatible. This device operates with a single +5V power supply. The three chip select inputs are programmable. Any combination of active high or low level chip select inputs can be defined and the desired chip select code is fixed during the masking process. These three programmable chip select inputs, as well as OR-tie compatibility on the outputs, facilitate easy memory expansion.

## MCS-40<sup>™</sup> CUSTOM ROM GENERAL INFORMATION

|   |  |  | 50   |                  |
|---|--|--|--|------------------|
|   | 4001 M   | tal Masked ROM   | SAN .  | 2                |
|   | 4001 me  | star masked nom  |  | <b>V</b>         |
|   |  |  |  |                  |
| in the form of . must accompany   | M orders must be submitted on for<br>f computer punched cards or punc<br>ny the order. Refer to finist's Data<br>truth table may be used. Additione  | ched paper tape. In either case<br>Catalog for complete pattern sp   | a print-out of the truth table<br>ecifications, Alternatively, the   |                  |
|   |  |  | For Intel use only   |                  |
| CUSTOMER  |  | S#   | PPPP   |                  |
|   |  | STD  | ZZ   |                  |
| P.O. NUMBER   |  |  |  | 11               |
|   |  |  |  |                  |
| DATE  |  | DATE   | I/0  |                  |
| the product type (P4001),<br>ber (PPPP), a date code<br>number (DD). An options<br>may be substituted for the   | right must contain the Intel Io<br>the four digit Intel pattern no<br>(XXXX), and the two digit o<br>al customer identification num  | ship<br>ship<br>sher Date  | 001 PPPPT Number<br>(XX, ZZ Chip Num<br>Code Cuttomer  | ber or           |
| The marking as shown at<br>the product type (P4001),<br>ber (PPPP), a date code<br>number (DD). An optioni<br>may be substituted for the  | right must contain the Intel Io<br>, the four digit Intel pattern ne<br>(XXXX), and the two digit c<br>al customer identification num<br>chip number (22).<br>r (Maximum 6 characters or spa   | ship<br>ship<br>sher Date  | 001 PPPP Number<br>(XX, ZZ Chip Num  | ber or           |
| The marking as shown at<br>the product type (P4001),<br>ber (PPPP), a date code<br>number (DD). An optional<br>may be substituted for the<br>Optional Customer Number<br>WASK OPTION SPECIF   | right must contain the Intel Io<br>, the four digit Intel pattern ne<br>(XXXX), and the two digit c<br>al customer identification num<br>chip number (22).<br>r (Maximum 6 characters or spa   | chip<br>chip<br>ther Date  | Code   | ber or           |
| The marking as shown at<br>the product type (P4001),<br>ber (PPPP), a date code<br>number (OD). An option<br>may be substituted for the<br>Optional Customer Number<br>MASK OPTION SPECIF<br>A. CHIP NUMBER<br>B. I/O OPTION –<br>options are shown be  | right must contain the Intel Io<br>the four digit Intel pattern no<br>(XXXX), and the two digit<br>al outstome identification num-<br>chip number (ZZ).<br>(Maximum & Characters or spi-<br>TCATIONS<br>(Must be specified – a<br>Specify the connection numbeliow:  | any number from 0 through<br>ers for each 1/0 pin (next p  | Code   | ber of<br>Number |
| The marking as shown at<br>the product type (P4001),<br>ber (PPP), a date code<br>number (DD). An option<br>may be substituted for the<br>Optional Cuttomer Number<br>MASK OPTION SPECIF<br>A. CHIP NUMBER<br>B. I/O OPTION<br>B. I/O OPTION<br>taxettes<br>taxettes<br>1. Newsting   | (WXXX), and the Intel lot<br>the four digit Intel pattern no<br>(XXXX), and the two digit (XXXX), and<br>be used to the two digit of<br>in number (22).<br>(Maximum 6 characters or spo<br>(CATIONS<br>(Maximum 6 characters or spo<br>(CATIONS<br>(Must be specified – a<br>Specify the connection number<br>low:<br>tesinED option/convect/lows<br>goestor - 1 and as econnects)   | any number from 0 through<br>ers for each 1/0 pin (next p  | (XX, ZZ Chip Number<br>(Code<br>15 - DD)   | ber of<br>Number |
| The marking as shown at<br>the product type (P4001),<br>ber (PPP), a date code<br>number (DD). An option<br>may be substituted for the<br>Optional Guttomer Numbe<br>WASK OPTION SPECIF<br>B. I/O OPTION –<br>contine shown be<br>t a Aver, 15<br>).<br>1 Interespond<br>2. Interespond<br>3. New number  | right must contain the Intel Ici<br>the four digit Intel pattern in<br>XXXXI, and the two digit I call<br>I customer identification num<br>ici pamber (22).<br>(Mastimum & characters or spo<br>iCATIONS<br>(10 to 10 to 10 to 10 to 10 to 10 to 10<br>Specify the connection number<br>low:<br>D anti-D to 10 to 10 to 10 to 10 to 10<br>to 10 to 10 to 10 to 10 to 10 to 10 to 10<br>to 10 to 10<br>to 10 to 10<br>to 10 to  | aces)  | (XX, ZZ Chip Number<br>(Code<br>15 - DD)   | ber of<br>Number |
| The marking as shown at<br>the product type (P4001),<br>ber (PPP), a date code<br>number (DD). An option<br>may be subsituted for the<br>Optional Customer Number<br>MASK OPTION SPECIF<br>A. CHIP NUMBER<br>B. I/O OPTION –<br>options are shown be<br>taxAretS - 0<br>1. New network<br>2. New network<br>3. New network<br>3. New network<br>4. Internet period  | right must contain the Intel IG<br>the Gur digit Intel pattern m<br>(XXXX), and the two digit I<br>al customer identification num<br>(Must we observe identification num<br>(Must be specified – a<br>Specify the connection number<br>low:<br>Specify the connection number<br>low:<br>Specify I and a seconsected.   | any number from 0 through<br>ers for each I/O pin (next p.<br>s AEQUINED<br>is connected.  | (XX, ZZ Chip Number<br>(Code<br>15 - DD)   | ber of<br>Number |
| The marking as shown at<br>the product type (P4001),<br>be (PPPF), a date code<br>number (DD). An option<br>may be substituted for the<br>Optional Customer Numbe<br>AssK OPTION SPECIF<br>A. CHIP NUMBER<br>B. I/O OPTION –<br>costiona set shown be<br>\$XAMFLES – D<br>1. New newting<br>2. New newting<br>3. New newting<br>4. New newting<br>6. Researching<br>6. Researching<br>6. Researching<br>6. New newting<br>7. New newting<br>7. New newting<br>8. Researching<br>7. New Newting<br>7. New Newton<br>7. New New Newton<br>7. New  | right must contain the Intel Ic<br>the four digit Intel pattern in<br>KVXXXI, and the two digit Ic<br>I dustomer identification num<br>I dustomer identification num<br>I CACNTONS<br>(Must be specified – a<br>Specify the connection number<br>I control and a second<br>second a second a second<br>I make I make I and I make I and<br>I make I make I and I make I and<br>I make I make I and I make I and<br>I make I make I and I make I and<br>I make I make I and I make I and<br>I make I make I and I make I and<br>I make I make I and I make I and<br>I make I make I and I make I and<br>I make I make I make I and I make I and<br>I make I make I make I and I make I and<br>I make I make I make I make I and<br>I make I make<br>I make I make   | Any provide the second  | 001     PPPP     Number       (XX)     2Z     Only Hundrew       (XX)     ZZ       (XX)     ZZ  <  | har or<br>Number |
| The marking as shown at<br>the product type (P4001),<br>be (PPPF), a date code<br>number (DD). An option<br>may be substituted for the<br>Optional Customer Numbe<br>AssK OPTION SPECIF<br>A. CHIP NUMBER<br>B. I/O OPTION –<br>costiona set shown be<br>\$XAMFLES – D<br>1. New newting<br>2. New newting<br>3. New newting<br>4. New newting<br>6. Researching<br>6. Researching<br>6. Researching<br>6. New newting<br>7. New newting<br>7. New newting<br>8. Researching<br>7. New Newting<br>7. New Newton<br>7. New New Newton<br>7. New  | right must contain the Intel IG<br>the four digit fastel pattern on<br>the the four digit fastel pattern on<br>the contours distribution num-<br>chip number [22].<br>(Hasimum 6 characteri or spu-<br>chip compared to the specific pattern<br>(CATIONS<br>(Must be specific) pattern<br>(Sector 1) and sector contained<br>automation of the specific pattern<br>(Sector 1) and sector contained<br>(Sector 2) and sector 2) and sector<br>(Sector 2) and sector 2) and sector 2)<br>and se | any number from 0 through<br>exact)<br>any number from 0 through<br>ers for each I/O pin (next p.<br>s REQUIRED<br>in connected.<br><br>evel are connected.<br><br>evel are connected.<br><br>evel are connected.<br><br>evel are connected.   | 001     PPPP     Number       (XX)     2Z     Only Hundrew       (XX)     ZZ       (XX)     ZZ  <  | har or<br>Number |
| The marking as shown at<br>the product type (FROI), a data color<br>(MPT), a data color<br>(MPT   | right must contain the Intel Ia<br>(XXXX), and the two eight of<br>I actions' identification num<br>chich anumer (22).<br>(Maximum 6 churacters or spa<br>"ICATIONS<br>— (Must be specified – I<br>Specify the connection numbro<br>risks" of the content of the<br>contained of the content of the<br>inter of the content of the<br>specified of the content of the<br>inter of the specified of the<br>specified of the content of the<br>content of the content of the<br>specified of the content of the<br>risks of the specified of the<br>specified of the content of the<br>risks of the specified of the<br>specified of the<br>specified of the specified of the   | Any number from 0 through<br>any number from 0 through<br>ers for each 1/0 pin (next p<br>a Atouinto<br>be a Atouinto<br>a de connected.<br>   | 001     PPPP     Number       XX, ZZ     Chip Num       Code     Chip Num       15 - DD)     Second Secon  | har or<br>Number |
| The marking as shown at<br>the product type (HROII),<br>minimer (IDD). An option<br>may be substituted for the<br>Quincial Cuttomer Number<br>ALSK OPTION Sector<br>(DIST) (DIST)<br>(DIST) (DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DIST)<br>(DI | right must contain the Instit lo<br>the four days inter parton and<br>the locationer identification num<br>behaviour locationer identification num<br>collocationer identification num<br>(Mart the pacelified = 1<br>(Mart the pacelified = 1))<br>(Mart the pacelified = 1)<br>(Mart the pace  | Any manufacture of the second  | OOI TPPP     Number     Xx _ 22     Case     Case | be of<br>Number  |
| The marking as deven all<br>be (PPP) a data code<br>unimber (DD). A data code<br>unimber (DD). A data code<br>unimber (DD). An option<br>may be substituted for the<br>Additional Cuttomer Number<br>Additional Cuttomer Number<br>and Additional Cuttomer<br>extensions and an<br>extension and an<br>extension and<br>extension and an<br>extension and<br>extension and<br>ext  | regist must econian the Instel Io<br>the food going intel parters and<br>observed international control of the Ionation<br>of Lacotamic Identification num<br>exist and the Control of Ionation<br>(Martin the Control of Ionation Table<br>(Martin the Control of Ionation Table<br>(Martin the Control of Ionation<br>(Martin the Control of Ionation)<br>(Martin the Control of Ionation<br>(Martin the Control of Ionation)<br>(Martin the Control of Iona  | mm<br>high<br>between the second second<br>any number from 0 through<br>ers for each 1/0 pin (next p<br>ers for each 1 | 001     PPPP     Number       XX, ZZ     Chip Num       Code     Chip Num       15 - DD)     Second Secon  | be or<br>Number  |

4001 Custom ROM Order Form



All custom ROM orders must be submitted on forms provided by Intel. Programming information should be sent in the form of computer punched cards or punched paper tape. In either case, a print-out of the truth table must accompany the order.

| int <sub>e</sub> l <sup>°</sup>   | 4308 CUSTOM R  | OM ORDER FORM  |
|---|--|--|
| 308 Metal Masked ROM  |  |  |
| II custom ROM onters must be submitted on<br>the form of computer punched cards or p<br>wit accompany, the order. Refer to the 4308<br>r evaluate from Intel  | unched paper tape. In e  | other case, a print out of the truth table   |
| CUSTOMER  |  | лан осе<br>\$# РЕРР<br>STD 22  |
| P O. NUMBER   |  | APP DD   |
| DATE  |  | DATE 1/0   |
|   |  |  |
| NTEL STANDARD MARKING   |  |  |
| The marking as bitions at right marks or<br>expression types of PR30B), the four dig<br>expression types of PR30B, the four dig<br>expression types of PR30B, the type of PR30B, the<br>mark of PR30B of PR30B, the type of PR30B<br>of PR30B, the type of PR30B, the type of PR30B<br>of PR30B, the type of PR30B, the type of PR30B<br>of PR30B, the type of PR30B, the type of PR30B<br>of PR30B, the type of PR30B, the type of PR30B, the type of PR30B<br>of PR30B, the type of PR30B, | it Intel pattern num<br>5 the two-digit chip<br>lentification number<br>(ZZ)<br>characters or spaces)<br>(Must be specified.)  | mark for exh of the 16 i/O port input lines. A sould the use of infeed polars where its one 4038 DBC activity.<br>Mark the appropriate tour for an option connection. Leve<br>tacks for an option connection. Leve<br>ta |
|   |  |  |
| PN         OPT           100 Sk 20         1 2 3 4 5 6           100 Sk 20         1 2 3 4 5 6           100 Sk 20         1 2 3 4 5 6           100 Sk 20         1 2 3 4 5 6           100 Sk 20         1 2 3 4 5 6           100 Sk 20         1 2 3 4 5 6           100 Sk 20         1 2 3 4 5 6           100 Sk 20         1 2 3 4 5 6           100 Sk 20         1 2 3 4 5 6           100 Sk 20         1 2 3 4 5 6           100 Sk 20         1 2 3 4 5 6           100 Sk 20         1 2 3 4 5 6           100 Sk 20         1 2 3 4 5 6           100 Sk 20         1 2 3 4 5 6           100 Sk 20         1 2 3 4 5 6           100 Sk 20         1 2 3 4 5 6           100 Sk 20         1 2 3 4 5 6           100 Sk 20         1 2 3 4 5 6           100 Sk 20         1 2 3 4 5 6           100 Sk 20 <t 1="" 2="" 3="" 4="" 5="" 6<="" td="">           100 Sk 20         1 2 3 4 5 6</t>   | ON         9         10         11           7         8         9         10         11           7         8         9         10         11           7         8         9         10         11           7         8         9         10         11           7         8         9         10         11           7         8         9         10         11           7         8         9         10         11           7         8         9         10         11           7         8         9         10         11           7         8         9         10         11           7         8         9         10         11           7         8         9         10         11           7         8         9         10         11           7         8         9         10         11           7         8         9         10         11           7         8         9         10         11 |  |

4308 Custom ROM Order Form

# 4702A 2K REPROGRAMMABLE PROM


The 4702A is a 256 word by 8-bit electrically programmable ROM ideally-suited for microcomputer system development where a fast turn-around and pattern experimentation are important. The 4702A circuitry is entirely static; no clocks are required.

Access time is 1.7  $\mu$ sec.

The 4702A is packaged in a 24 pin dual-in-line package with a transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device.


The 4702A is designed for use with the MCS-40 CPU's.

A pin-for-pin metal mask programmed ROM, the Intel 1302, is ideal for large volume production runs.



\*THIS PIN IS THE DATA INPUT LEAD DURING PROGRAMMING.

# 4040 SYSTEM INTERCONNECT



MICRO COMPUTERS

### RAMs

# 4002

## 320 BIT RAM and **4-BIT OUTPUT PORT**

The 4002 performs two functions. As a RAM it stores 320 bits arranged in 4 registers of twenty 4-bit characters each (16 main memory characters and 4 status characters). It is provided with 4 output lines and associated control logic to perform output operations.

In the RAM mode, the operation is as follows: When the CPU executes an SRC instruction (see Basic Instruction Set) it will send out the contents of the designated index register pair during X<sub>2</sub> and X<sub>3</sub> as an address to the RAM, and will activate one CM-RAM line at X<sub>2</sub> for the previously selected RAM bank.

The status character locations (0 through 3) are selected by the OPA portion of one of the I/O and RAM Instructions.

For chip selection, the 4002 is available in two metal options, 4002-1 and 4002-2. An external pin, Po (which may be hard wired to either  $V_{DD}$  or  $V_{SS}$ ) is also available for chip selection.

All communications with the system is through the data bus. The I/O port permits data out from the system. When the external RESET signal goes low, the memory and all static flipflops (including the output registers) will be cleared. To fully clear the memory the RESET signal must be maintained for at least 32 memory cycles (32 x 8 clock periods).

# 4101


### **1024-BIT STATIC MOS RAM** WITH SEPARATE I/O


The Intel<sup>®</sup>4101 is a 256 word by 4 bit static random access memory element using normally off N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data.

The 4101 access time is 1  $\mu$ s.

The 4101 is designed for memory applications where high performance, low cost, large bit storage and simple interfacing are important design objectives.

It is directly TTL compatible in all respects; inputs, outputs, and a single +5V supply. Two chip-enables allow easy selection of an individual package when outputs are OR-tied. An output disable is provided so that data inputs and outputs can be tied for common I/O systems. Output disable is then used to eliminate any bi-directional logic.





R/W

Dia

CE 1

16 E ENABLE INPUT

PARALLEL

SERIAL OUT

DELAY

SERIAL OUT

ت<sub>ە</sub> 0 13

15

14

12 ] Q<sub>8</sub>

11 

10 ] Q.

> 9 ٦٥.

REGISTER

(STATIC CELL)

10 BIT PARALLEL OUTPUT BUFFER

¥ 0<sub>5</sub>

₫ 0<sub>6</sub> ٥, å

ă,

1

å,

ă, ŏ۵

CLOCK CP

PARALLEL

PARALLEL 03

VDD v<sub>cs</sub>

POWER ON CLEAR

q

DATA

IN

>IN

BINARY COUNTER

DELAY

CPn

DATA IN

٢a

la.

V<sub>SS</sub>

[a2 C

۱n.

10 

## 4003

## **10-BIT SERIAL-IN/PARALLEL-OUT SERIAL-OUT SHIFT REGISTER (SR)**


The 4003 is a 10-bit static shift register with serialin, parallel-out and serial-out data. Its function is to increase the number of output lines to interface with I/O devices such as keyboards, displays, printers, teletypewriters, switches, readers, A-D converters, etc.

Data is loaded serially and is available in parallel on 10 output lines which are accessed through enable logic. When enabled (E = low), the shift register contents is read out; when not enabled (E = high), the parallel-out lines are at VSS. The serialout line is not affected by the enable logic.

Data is also available serially permitting an indefinite number of similar devices to be cascaded together to provide shift register length multiples of 10.

The data shifting is controlled by the CP signal. An internal power-on-clear circuit will clear the shift register  $(Q_i = V_{SS})$  between the application of the supply voltage and the first CP signal.

# 4004 SYSTEM INTERCONNECT



PARALLEL OUTPUTS

NOTES

CONSULT MCS 4 USER'S MANUAL

SEE 4008/4009 DATA SHEET ... SEE 4702A DATA SHEET

.... THESE LINES MAY BE DECODED FOR UP TO 16 PROMS


(V<sub>SS</sub> = +5V \*5%, V<sub>DD</sub> = -10V \*5%)

DMPUTERS


# 4207, 4209, 4211 GENERAL PURPOSE I/O

These three I/O devices expand  $MCS-40^{T}CPUs$ . Each device has four 4-bit ports designated as input or output. They respond to the SRC, RDR, and WRR commands, and Chip Select No. 3 (ROM pages 12-15).

4207 Two 4-bit output ports loaded under program control. Contains the output data word(s). One 4-bit output port as a control source to steer data and control I/O device. One 4-bit input port for I/O status input data.



LOAD STROBE READER UART KEYBOARD ETC. DATA B) 4209 0, 1 DATA 8 GP I/O 2 TO CPU STATUS FF з 4 LUTCH CONT. RS232 STATUS LTS NABLE FUNC




#### 4207, 4209, 4211 PIN CONFIGURATION

vss [ 28 VDD 1/01-3 27 1/000 26 1/001 1/012 25 1/002 1/01-1 1/010 24 1/003 23 0 42 00 [ 22 CLR/LD ₽₂Γ 21 1/030 рηΓ 20 🗍 1/03-1 φ. Γ 19 1/032 SYNC [ 11 18 1/03-3 17 1/020 CM-ROM 12 RESET 13 16 1/02-1 15 1/02-2 1/02-3

- 4209 Two 4-bit input ports for I/O input data. External strobe simultaneously loads input buffer. One 4-bit input port for I/O status input data. One 4-bit output port for I/O control data.
- 4211 Two 4-bit input ports. Two 4-bit output ports. This device is useful for byte transfers.

4207, 4209, 4211 FUNCTIONAL BLOCK DIAGRAM



### 4008/4009 STANDARD MEMORY AND I/O INTERFACE SET

The standard memory and I/O interface set (4008/4009) provides the complete control functions performed by the 4001 in MCS-4<sup>TM</sup> systems. The 4008/4009 are completely compatible with other members of the MCS-4 family. All activity is still under control of the 4004 CPU. One set of 4008/4009 and several TTL decoders is sufficient to interface to 4K words of program memory, sixteen four-bit input ports and sixteen four-bit output ports.


It should be noted that in any MCS-4 system the program memory is distinct from the read/write data storage (4002 RAM). Using the 4008/4009, programs can now be stored and executed from RAM memory, but this RAM memory is distinct from the 4002 read/write data storage. RAM program memory will be organized in eight bit words and 256 word pages, just like the memory array inside the 4001. Any combination of PROM, ROM, and RAM will be referred to as program memory. A formerly undefined instruction is now used in conjunction with the 4008/4009 to write data into the RAM program memory. This new instruction is called WPM (Write Program Memory – 1110 0011). When an instruction is to be stored in RAM program memory, it is written in two four-bit segments.

The 4008 is the address latch chip which interfaces the 4004 to standard PROMs, ROMs and RAMs used for program memory. The 4008 latches the eight bit program address sent out by the CPU during A1 and A2 time. During A3 time it latches the ROM chip number from the 4004. The eight bit program address is then presented at pins A0 through A7 and the four bit chip number (also referred to as page number) is presented at pins C0 through C3. These four bits must be decoded externally and one page of program memory is selected.

The 4009 then transfers the eight bit instruction from program memory to the 4004 four bits at a time at M1 and M2. The command signal sent by the CPU activates the 4009 and initiates this transfer.

When the CPU executes and SRC (Send Register Control) instruction, the 4008 responds by storing the I/O address in its eight bit SRC register. The content of this SRC register is always transferred to the address lines (A0 through A7) and the chip select lines (C0 through C3) at X1 time. The appropriate I/O port is then selected by decoding the chip select lines. The IN and OUT lines of the 4009 indicate whether an input or output operation will occur.

The 4009 is primarily an instruction and I/O transfer device. When the CPU executes an RDR (Read ROM Port) instruction, the 4009 will send an input strobe (pin 9) to enable the selected input port. It also enables I/O input buffers to transfer the input data from the I/O bus to the data bus. When the 4009 interprets a WRR (Write ROM Port) instruction, it transfers output data from the CPU to the I/O bus and sends an output strobe (pin 10) to enable the selected output port.




MICRO COMPUTERS

# 4201 CLOCK GENERATOR

The 4201 generates the two phase clock signals used by the MCS-40<sup>™</sup>CPU's, ROMs, RAMs and I/O circuits. Both MOS and TTL level signals are available. Only an external crystal is required for the 4201. An internal divider selected by the MODE line divides the crystal frequency by seven or eight. A RESET signal generator is also provided for power-on or external reset requirements.

Switch inputs and the STOP and STOP/ACK signals provide the means to single step the 4040 CPU.



### 4289 STANDARD MEMORY INTERFACE

40 VDD

39 1/01

38 1/02

The 4289 enables the CPU devices to utilize standard memory components – PROMs, ROMs, RAMs, in a memory array to facilitate system program development.

GND

Ø1T

02

VDD [

Г

MODE

N. OPEN 6

X1

X2 [

16 0<sub>21</sub>

0,

RESET

Аск

RESET IN

N. CLOSED

15 Vcc

14

13

12

11 STOP


10

9

4201

The 4289 also contains an I/O bus enabling expansion of the ROM I/O ports, using the RDR and WRR commands. The READ PROGRAM MEMORY (RPM) and WRITE PROGRAM MEMORY (WPM) commands allow the user to store data and modify program memory.

The 4289 directly addresses 4K of program memory, and is a functional replacement for the 4008, 4009 pair of standard memory interface and I/O devices. Programs generated using the 4289 may be committed to ROM (4308 and 4001) with no software changes.



Do

D1

D2

# INTELLEC<sup>®</sup> 4 / MOD 4 MICROCOMPUTER DEVELOPMENT SYSTEM

- Complete hardware/software development system for the design and implementation of 4004 CPU based microcomputer systems.
- TTY interface, front panel designer's console, and high speed paper tape reader interface, in conjunction with PROM resident system monitor provide complete program loading, punching, monitoring, interrogation, and alteration capabilities.
- Program RAM (4K 8-bit bytes) provides a program development medium which lends itself to rapid and facile program monitoring and alteration.
- Data RAM (320 4-bit bytes expandable to 2560 bytes) provides data storage capacity.
- Program PROM (expandable to 4K 8-bit bytes) in conjunction with the resident PROM programmer provide capability of simulating final ROM resident program.

The Intellec 4/MOD 4 (imm 4-40A) is a complete, selfcontained microcomputer development system designed specifically to support the development and implementation of 4004 CPU based microcomputer systems. Its modular design provides the flexibility to adapt to any size user system and the resident software facilitates program development.

¥


The basic Intellec 4/MOD 4 Microcomputer Development System consists of 4 microcomputer modules (CPU, RAM, and PROM PROGRAMMER), power supplies, I/O connectors, console, and displays. The heart of the system is the imm 4-42 central processor module built around Intel's 4bit 4004 CPU. The imm 4-42 is a complete microcomputer system containing the system clock, 1K 8-bit bytes of PROM memory, 320 4-bit bytes of data RAM memory, 4 4-bit input ports and 8 4-bit output ports. The imm 6-28 program RAM memory module contains a 4K x 8 memory array composed of Intel 2102 static random access memory elements. The imm 6-76 PROM programmer module provides the capability of programming Intel 1702A PROMs in conjunction with the front panel PROM socket and system monitor. All I/O ports are TTL compatible and accessible from the back panel 37-pin connectors. The front panel designer's console provides a means of monitoring and controlling system operation.

The Intellec<sup>®</sup> modular design allows great design system flexibility. Program PROM can be expanded to 4K 8-bit bytes using imm 6-26 or imm 4-22 optional modules. Data RAM can be expanded to 2560 4-bit bytes using imm 4-24 modules. I/O capability can be expanded to 16 4-bit input and 48 4-bit output ports using optional imm 4-60 and 4-24 modules. The universal prototype card (imm 6-70) in conjunction with the eleven optional card sockets (which

- PROM resident system monitor, RAM resident assembler.
- Includes program development features such as address search (and pass count), next instruction indication, program flow verification.
- I/O expandable to 16 4-bit input ports and 48 4-bit output ports (all TTL compatible) allowing simulation of entire user system (processor and peripheral devices).
- Modular design with expansion capability provided for up to eleven optional or user designed modules.

contain all essential system signals) provide the capability for interfacing custom designed modules.

Program interrogation and alteration can be accomplished by using any desired combination of the front panel designer's console, a teletype, the imm 4-90 high speed paper tape reader, and other Intellec compatible peripherals. The front panel designer's console provides the capability of manually writing data into memory and displaying memory contents, monitoring CPU bus contents during each processor subcycle, "freezing" system status after executing of a predefined instruction after a specified number of passes, and verifying program flow. The teletype and reader serve as vehicles to input and output paper tapes and execute the system monitor.



### **INTELLEC SYSTEMS**

# INTELLEC<sup>®</sup> 4/MOD 40 MICROCOMPUTER DEVELOPMENT SYSTEM

- Complete hardware/software development system for the design and implementation of 4040 CPU based microcomputer systems.
- TTY interface, front panel designer's console, and high speed paper-tape reader interface, in conjunction with PROM resident system monitor provide complete program loading, punching, monitoring, interrogation, and alteration capabilities.
- Program RAM (4K 8-bit bytes) provides a program development medium which lends itself to rapid and facile program monitoring and alteration.
- Data RAM (320 4-bit bytes expandable to 2560 bytes) provides data storage capacity.
- Program PROM (expandable to 4K 8-bit bytes) in conjunction with the resident PROM programmer provide capability of simulating final ROM resident program.

The Intellec 4/MOD 40 (imm 4-44A) is a complete, selfcontained microcomputer development system designed specifically to support the development and implementation of 4040 CPU based microcomputer systems. Its modular design provides the flexibility to adapt to any size user system and the resident software facilitates program development.


The basic Intellec 4/MOD 40 Microcomputer Development System consists of 4 microcomputer modules (CPU, RAM, MEMORY CONTROL, and PROM PROGRAMMER), power supplies, I/O connectors, console, and displays. The heart of the system is the imm 4-43 central processor module built around Intel's high performance 4-bit 4040 CPU. The imm 4-43 is a complete microcomputer system containing the system clock, 1K 8-bit bytes of PROM memory, 320 4-bit bytes of data RAM memory, 3 4-bit input ports and 8 4-bit output ports. The imm 6-28 program RAM memory module contains a 4K x 8 memory array composed of Intel 2102 static random access memory elements. The imm 4-72 control module contains the circuitry required to interface the central processor module to the program RAM module. The imm 6-76 PROM programmer module provides the capability of programming Intel 1702A PROMs in conjunction with the front panel PROM socket and system monitor. All I/O ports are TTL compatible and accessible from the back panel 37-pin connectors. The front panel designer's console provides a means of monitoring and controlling system operation.

The Intellec<sup>®</sup> modular design allows great design system flexibility. Program PROM can be expanded to 4K 8-bit bytes using imm 6-26 or imm 4-22 optional modules. Data RAM can be expanded to 2560 4-bit bytes using imm 4-24 modules. I/O capability can be expanded to 16 4-bit input and 48 4-bit output ports using optional imm 4-60 and 4-24 modules. The universal prototype card (imm 6-70) in conjunction with the eleven optional card sockets (which contain all essential system signals) provide the capability for interfacing custom designed modules.

- PROM resident system monitor, RAM resident assembler with edit feature included in standard systems software.
- Includes such standard program development features as program single step, address search (and pass count), next instruction indication, program flow verification.
- I/O expandable to 16 4-bit input ports and 48 4-bit output ports (all TTL compatible) allowing "hands-on" simulation of entire user system (processor and peripheral devices).
- RESET, STOP, INTERRUPT control signals available to user via back panel.
- Modular design with expansion capability provided for up to eleven optional or user designed modules.

The user RESET IN/OUT, STOP/STOP ACKNOWLEDGE, and INTERRUPT/INTERRUPT ACKNOWLEDGE control signals are all available at the back panel. Hence, the user can interrupt, halt, and reset the resident CPU via his own interface.

Program interrogation and alteration can be accomplished by using any desired combination of the front panel designer's console, a teletype, the imm 4-90 high speed paper tape reader, and other Intellec compatible peripherals. The front panel designer's console provides the capability of manually writing data into memory and displaying memory contents, monitoring CPU bus contents during each processor subcycle, "freezing" system status after executing of a predefined instruction after a specified number of passes, single-stepping the program and verifying program flow. The teletype and reader serve as vehicles to input and output paper tapes and execute the system monitor.



# imm4-90

### INTELLEC® 4 HIGH SPEED PAPER TAPE READER

### TAPE MOVEMENT

Tape Reading Speed: 0 to 200 characters per second asynchronous Tape Stopping: Stops "On Character"

### TAPE CHARACTERISTICS

Tapes must be prepared to ANSI X 3.18 or EMCA 10 Standards for base materials and perforations.

Reads tape of any material with thickness between 0.0027" and 0.0045" with transmissivity less than or equal to 57% (oiled buff paper tape).

Tape loading: in line Tape width: 1 inch

#### ELECTRICAL CHARACTERISTICS AC Power Requirement: 3 wire input with center conductor (earth ground) tied to chassis. 100, 115, or 127 VAC, single phase at 3.0 amps or 220 or 240 VAC and 1.5 amps; 47 to 63 Hz.

EQUIPMENT SUPPLIED
 Paper Tape Reader
 Reader Cable


Reader Flat Cable Fanfold Tape Guide Fanfold Paper Tape Hardware Manual Installation and Operations Guide Fanfold Guide Installation Instructions

NOTE: Operation of the imm4-90 in conjunction with the Intellec 4/MOD 4 and Intellec 4/MOD 40 requires Version 2.0 software.

The imm4-90 high speed paper tape reader provides all Intellec 4 Microcomputer Development Systems with a high speed paper tape input that is twenty times faster than the standard ASR-33 teletype reader. This translates into a significantly faster development cycle due to a marked reduction in the time required for repetitive program loading, assembly, and editing operations.

The Intellec 4 monitor provides the capability of assigning the imm4-90 as an input device and contains the reader driver software. Tapes may be read in BNPF or hexadecimal format.

At least one optional imm4-60 Input/Output Module must be included in the Intellec system to provide the required reader input and output ports.





### PA4-04 PROGRAM ANALYZER FOR MCS-4 DEVELOPMENT SYSTEM

The PA4-04 Program Analyzer is a compact (9" x 9" x 1.5") portable unit providing a powerful real-time analysis capability for MCS-4<sup>™</sup> users. It was designed as an MCS-4 development tool and for convenient field service of micro-computer systems. Applications consist of software and system debugging, CPU data logging, program event detector, address comparator, binary display unit, and trouble shooting in the field.

The analyzer connects to the 4004 CPU via a 16 pin DIP-CLIP and displays all of the significant CPU parameters. LED displays thus latch and display the contents of the four bit data bus displaying the address sent out by the CPU, the instruction received back from ROM and the execution by the CPU. Displays also indicate which CM-RAM line is active and what the last RAM/ROM point is (SRC-instructions). In the free running mode this display is naturally changing as the program runs.

Provisions have been made for examining the contents of the data bus and the status of the CPU at selected points in the program. This is done by entering the selected instruction number into the SEARCH ADDRESS switches provided on the front panel. Now as the program runs the PA4-04 will latch the data at the selected instruction number. The display will hold until the reset button is hit (which also applies a reset pulse to the MCS-4 system being operated on).

While the display of the search address is latched, the next instruction can be examined by hitting the NEXT INSTRUC-TION switch. Pushing the INCREMENT button will increment the program one more count and this can be continued indefinitely. The previous instruction can be examined by using the DECREMENT switch in the same fashion.

A switch selectable pass counter provides interrogation of program loops by delaying the display until after a preset number of passes (1 to 15) have been made through the preset SEARCH ADDRESS.

SEARCH CONTROL and TEST switches provide additional features for easy program debugging.

All displayed parameters are also accessible in buffered TTL form via external 16 pin DIP sockets on the back panel. This allows for external monitoring needed for data logging applications.

The PA4-04 requires a single external power supply (+5V DC, 2.0A) which is connected to banana plug provided on the back panel.

| Intelimesa         SEARCH POINTER         PA4-04           Image: Search Commune of Value         Value         Program analyzer           Image: ADDRESS         Image: ADDRESS         Image: ADDRESS   |
|---|
| (*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*)<br>(*) ( |
| ACTIVE BANK LAST RAM/ROM POINTER<br>3 CM-RAM g 3 SEC(X2) g 3 SEC(X3) g<br>SEARCH ADDRESS  |
| <br>HIGH B 7 MID 4 3 LOW 9  |
|   |

# ntel " Silicon Gate MOS 8008, 8008-1

# SINGLE CHIP EIGHT-BIT PARALLEL CENTRAL PROCESSOR UNIT

- Instruction Cycle Time 12.5 μs with 8008-1 or 20 μs with 8008
- Directly addresses 16K x 8 bits of memory (RAM, ROM, or S.R.)
- Interrupt Capability

- 48 Instructions, Data Oriented
- Address stack contains eight 14-bit registers (including program counter) which permit nesting of subroutines up to seven levels


The 8008 is a single chip MOS 8-bit parallel central processor unit for the MCS-8 microcomputer system.

This CPU contains six 8-bit data registers, an 8-bit accumulator, two 8-bit temporary registers, four flag bits (carry, zero, sign, parity), and an 8-bit parallel binary arithmetic unit which implements addition, subtraction, and logical operations. A memory stack containing a 14-bit program counter and seven 14-bit words is used internally to store program and subroutine addresses. The 14-bit address permits the direct addressing of 16K words of memory (any mix of RAM, ROM or S.R.).

The instruction set of the 8008 consists of 48 instructions including data manipulation, binary arithmetic, and jump to subroutine.


The normal program flow of the 8008 may be interrupted through the use of the INTERRUPT control line. This allows the servicing of slow I/O peripheral devices while also executing the main program.

The READY command line synchronizes the 8008 to the memory cycle allowing any type or speed of semiconductor memory to be used.



COMPUTERS

### 8008 FUNCTIONAL PIN DESCRIPTION



### D0-D7

BI-DIRECTIONAL DATA BUS. All address and data communication between the processor and the program memory, data memory, and I/O devices occurs on these 8 lines. Cycle control information is also available.

### INT

INTERRUPT input. A logic "1" level at this input causes the processor to enter the INTERRUPT mode.

### READY

READY input. This command line is used to synchronize the 8008 to the memory cycle allowing any speed memory to be used.

### SYNC

SYNC output. Synchronization signal generated by the processor. It indicates the beginning of a machine cycle.

### $\phi_{1}, \phi_{2}$

Two phase clock inputs.

 $S_0, S_1, S_2$ 


MACHINE STATE OUTPUTS. The processor controls the use of the data bus and determines whether it will be sending or receiving data. State signals  $S_0$ ,  $S_1$ , and  $S_2$ , along with SYNC inform the peripheral circuitry of the state of the processor.

V<sub>CC</sub> +5V ±5% V<sub>DD</sub> -9V ±5%

### **BASIC INSTRUCTION SET**

#### **Data and Instruction Formats**

Data in the 8008 is stored in the form of 8-bit binary integers. All data transfers to the system data bus will be in the same format.



The program instructions may be one, two, or three bytes in length. Multiple byte instructions must be stored in successive words in program memory. The instruction formats then depend on the particular operation executed.

| One Byte Instructions   |               | TYPICAL INSTRUCTIONS   |
|---|---------------|--|
| $D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0$<br>Two Byte Instructions  | OP CODE       | Register to register, memory reference,<br>1/O arithmetic or logical, rotate or<br>return instructions |
| D7 D6 D5 D4 D3 D2 D1 D0   | OP CODE       |  |
| D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> | OPERAND       | Immediate mode instructions  |
| Three Byte Instructions   |               |  |
| $D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0$   | OP CODE       |  |
| D7 D6 D5 D4 D3 D2 D1 D0   | LOW ADDRESS   | JUMP or CALL instructions  |
| x x D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>                           | HIGH ADDRESS* | *For the third byte of this instruction, $D_6$ and $D_7$ are "don't care" bits                         |

For the MCS-8 a logic "1" is defined as a high level and a logic "0" is defined as a low level.

#### Index Register Instructions

The load instructions do not affect the flag flip-flops. The increment and decrement instructions affect all flipflops except the carry.

|                | MINIMUM            | IN                            | STRUCTION                                    | CODE   |   |
|----------------|--------------------|-------------------------------|--|--|---|
| MNEMONIC       | STATES<br>REQUIRED | D <sub>7</sub> D <sub>6</sub> | D <sub>5</sub> D <sub>4</sub> D <sub>3</sub> | <sup>D</sup> 2 <sup>D</sup> 1 <sup>D</sup> 0 | DESCRIPTION OF OPERATION                                      |
| (1) MOV r1, r2 | (5)                | 1 1                           | DDD  | S S S  | Load index register r1 with the content of index register r2. |
| (2) MOV r, M   | (8)                | 1 1                           | DDD  | 1 1 1  | Load index register r with the content of memory register M.  |
| MOV M, r       | (7)                | 1 1                           | 1 1 1  | SSS  | Load memory register M with the content of index register r.  |
| (3) MVI r      | (8)                | 0 0<br>B B                    | D D D<br>B B B                               | 1 1 0<br>B B B                               | Load index register r with data B B.                          |
| MVIM           | (9)                | 0 0<br>B B                    | 1 1 1<br>B B B                               | 1 1 0<br>B B B                               | Load memory register M with data B B.                         |
| INR r          | (5)                | 0 0                           | DDD  | 0 0 0  | Increment the content of index register r (r $\neq$ A).       |
| DCR r          | (5)                | 0 0                           | DDD  | 0 0 1  | Decrement the content of index register $r (r \neq A)$ .      |

Accumulator Group Instructions

The result of the ALU instructions affect all of the flag flip-flops. The rotate instructions affect only the carry flip-flop.

| ADD r | (5) | 1 0 | <br>0 | 0 | 0 | S | S |   | S | Add the content of index register r, memory register M, or data      |
|-------|-----|-----|-------|---|---|---|---|---|---|--|
| ADD M | (8) | 1 0 | 0     | 0 | 0 | 1 | 1 |   | 1 | BB to the accumulator. An overflow (carry) sets the carry            |
| AD1   | (8) | 0 0 | 0     | 0 | 0 | 1 | 0 | 1 | 0 | flip-flop.   |
|       |     | вв  | В     | B | в | в | B | } | В |  |
| ADC r | (5) | 1 0 | 0     | 0 | 1 | S | S |   | s | Add the content of index register r, memory register M, or data      |
| ADC M | (8) | 1 0 | 0     | 0 | 1 | 1 | 1 |   | 1 | BB from the accumulator with carry. An overflow (carry)              |
| ACI   | (8) | 0 0 | 0     | 0 | 1 | 1 | 0 | 1 | 0 | sets the carry flip-flop.  |
|       |     | вв  | В.    | в | Б | в | в |   | в |  |
| SUB r | (5) | 1 0 | 0     | 1 | 0 | S | S |   | S | Subtract the content of index register r, memory register M, or      |
| SUB M | (8) | 1 0 | 0     | 1 | 0 | 1 | 1 |   | 1 | data B B from the accumulator. An underflow (borrow)                 |
| SUI   | (8) | 0 0 | 0     | 1 | 0 | 1 | 0 |   | 0 | sets the carry flip-flop.  |
|       |     | вв  | в     | в | в | в | в | ; | в |  |
| SBB r | (5) | 1 0 | <br>0 | 1 | 1 | s | s |   | s | Subtract the content of index register r, memory register M, or data |
| SBB M | (8) | 1 0 | <br>0 | 1 | 1 | 1 | 1 |   | 1 | data B B from the accumulator with borrow. An underflow              |
| SBI   | (8) | 0 0 | <br>0 | 1 | 1 | 1 | 0 | 1 | 0 | (borrow) sets the carry flip-flop.                                   |
|       |     | ВВ  | в     | в | в | в | в | ; | в |  |

### **BASIC INSTRUCTION SET**

|                   | MINIMUM                                   | IN                            | STRUCTION                                    | CODE   |   |
|-------------------|---|-------------------------------|--|--|---|
| MNEMONIC          | STATES                                    | D7D6                          | $D_5 D_4 D_3$                                | D <sub>2</sub> D <sub>1</sub> D <sub>0</sub> | DESCRIPTION OF OPERATION  |
|                   | REQUIRED                                  | , ,                           | 545  | 2 1 0  |   |
| ANA r             | (5)                                       | 1 0                           | 1 0 0  | SSS  | Compute the logical AND of the content of index register r,   |
| ANA M             | (8)                                       | 1 0                           | 1 0 0  | 1 1 1  | memory register M, or data B B with the accumulator.  |
| ANI               | (8)                                       | 0 0                           | 1 0 0  | 1 0 0  |   |
|                   |   | вв                            | BBB  | ввв  | •   |
| XRAr              | (5)                                       | 1 0                           | 101  | SSS  | Compute the EXCLUSIVE OR of the content of index register   |
| XRA M             | (8)                                       | 1 0                           | 101  | 1 1 1  | r, memory register M, or data B., . B with the accumulator.   |
| XRI .             | (8)                                       | 0 0                           | 101  | 100  |   |
|                   |   | вв                            | 8 8 B  | ввв  |   |
| ORA r             | (5)                                       | 1 0                           | 1 1 0  | SSS  | Compute the INCLUSIVE OR of the content of index register   |
| ORA M             | (8)                                       | 1 0                           | 1 1 0  | 1 1 1  | r, memory register m, or data B B with the accumulator.   |
| ORI               | (8)                                       | 0 0                           | 1 1 0  | 100  |   |
|                   |   | вв                            | ввв  | BBB  |   |
| CMP r             | (5)                                       | 1 0                           | 1 1 1  | SSS  | Compare the content of index register r, memory register M,   |
| CMP M             | (8)                                       | 1 0                           | 1 1 1  | 1 1 1  | or data B B with the accumulator. The content of the  |
| CPI               | (8)                                       | 0 0                           | 1 1 1  | 1 0 0  | accumulator is unchanged.   |
|                   |   | ВВ                            | BBB  | BBB  |   |
| RLC               | (5)                                       | 0 0                           | 0 0 0  | 0 1 0  | Rotate the content of the accumulator left,   |
| RRC               | (5)                                       | 0 0                           | 0 0 1  | 0 1 0  | Rotate the content of the accumulator right.  |
| RAL               | (5)                                       | 0 0                           | 0 1 0  | 0 1 0  | Rotate the content of the accumulator left through the carry.   |
| RAR               | (5)                                       | 0 0                           | 0 1 1  | 0 1 0  | Rotate the content of the accumulator right through the carry.  |
| rogram Coun       | ter and Stack                             | Control I                     | nstructions                                  |  |   |
| (4) JMP           | (11)                                      | 0 1                           | X X X  | 100  | Unconditionally jump to memory address B3B3B2B2.  |
| Jivii             |   | B2 B2                         | B 2 B 2 B 2                                  | B2 B2 B2                                     |   |
|                   | 1. A. | X X                           | B3 B3 B3                                     | B3 B3 B3                                     |   |
| (5) JNC, JNZ,     | (9 or 11)                                 | 0 1                           | 0 C4 C3                                      | 000  | Jump to memory address B3 B3B2 B2 if the condition  |
| JP, JPO           | (30111)                                   | B <sub>2</sub> B <sub>2</sub> | B <sub>2</sub> B <sub>2</sub> B <sub>2</sub> | B <sub>2</sub> B <sub>2</sub> B <sub>2</sub> |   |
|                   |   | x x                           | B3 B3 B3                                     | B3 B3 B3                                     |   |
| 10.17             | (9 or 11)                                 | 0 1                           | 1 C4C3                                       | 000  | Jump to memory address B3 B3B2 B2 ir the condition  |
| JC, JZ<br>JM, JPE |   | B2 B2                         | B <sub>2</sub> B <sub>2</sub> B <sub>2</sub> | B2 B2 B2                                     | flip-flop is true. Otherwise, execute the next instruction in sequence.   |
|                   |   | xx                            | B3 B3 B3                                     | B3 B3 B3                                     |   |
| CALL              | (11)                                      | 0.1                           | XXX  | 1 1 0  | Unconditionally call the subroutine at memory address B3  |
|                   |   | B2 B2                         | B2 B2 B2                                     | B2 B2 B2                                     | B3B2B2. Save the current address (up one level in the stack).   |
|                   |   | xx                            | B3 B3 B3                                     | B3 B3 B3                                     |   |
| CNC, CNZ,         | (9 or 11)                                 | 0 1                           | 0 C4 C3                                      | 0 1 0  | Call the subroutine at memory address B3B3B2B2 if the   |
| CP, CPO           |   | B <sub>2</sub> B <sub>2</sub> | B2 B2 B2                                     | B2 B2 B2                                     |   |
|                   |   | XX                            | B3 B3 B3                                     | B3 B3 B3                                     | level in the stack.) Otherwise, execute the next instruction in sequence.   |
| CC, CZ,           | (9 or 11)                                 | 0 1                           | 1 C4C3                                       | 0 1 0  | Call the subroutine at memory address B3B3B2B2 if the   |
| CM, CPE           |   | B <sub>2</sub> B <sub>2</sub> | B2 B2 B2                                     | B2 B2 B2                                     | condition flip-flop is true, and save the current address (up one   |
|                   |   | хx                            | B3 B3 B3                                     | B3 B3 B3                                     | level in the stack). Otherwise, execute the next instruction in sequence.   |
| RET               | (5)                                       | 0 0                           | ххх  | 1 1 1  | Unconditionally return (down one level in the stack).   |
| RNC, RNZ,         | (3 or 5)                                  | 0 0                           | 0 C4 C3                                      | 0 1 1  | Return (down one level in the stack) if the condition flip-flop is  |
| RP, RPO           |   |                               |  |  | false. Otherwise, execute the next instruction in sequence.   |
| RC, RZ            | (3 or 5)                                  | 0 0                           | 1 C4 C3                                      | 0 1 1  | Return (down one level in the stack) if the condition flip-flop is  |
| RM, RPE           |   | • •                           | 4 - 3  |  | true. Otherwise, execute the next instruction in sequence.  |
| RST               | (5)                                       | 0 0                           | AAA  | 101  | Call the subroutine at memory address AAA000 (up one level in the stac  |
|                   |   | 0.0                           | <u> </u>                                     | 101  | Can the subroutine at memory address AAAooo tub one level in the stad   |
| nput/Output       | Instructions                              |                               |  |  |   |
| IN                | (8)                                       | 0 1                           | 0 0 M  | M M 1  | Read the content of the selected input port (MMM) into the  |
|                   |   |                               |  |  | accumulator,  |
| OUT               | (6)                                       | 0 1                           | RRM  | M M 1  | Write the content of the accumulator into the selected output   |
|                   |   | -                             |  |  | port (RRMMM, RR ≠ 00).  |
| Machine Instr     | uction                                    |                               |  |  | · · · · · · · · · · · · · · · · · · ·   |
| HLT               | (4)                                       | 0 0                           | 0 0 0  | 0 0 X  | Enter the STOPPED state and remain there until interrupted.   |
|                   | (4)                                       | 1 1                           | 1 1 1  | 1 1 1  |   |
|                   | 1   | <u> </u>                      |  |  | La contrata de |

NOTES:

(1)

SSS = Source Index Register These registers,  $r_i$ , are designated A(accumulator-000), DDD = Destination Index Register B(001), C(010), D(011), E(100), H(101), L(110). Memory registers are addressed by the contents of registers H & L. Additional bytes of instruction are designated by BBBBBBBB. X = "Don't Care". Flag flin-flow are ""

(2) (3)

(4)

Flag flip-flops are defined by C4C3: carry (00-overflow or underflow), zero (01-result is zero), sign (10-MSB of result is "1"), (5) parity (11-parity is even).

# Silicon Gate MOS 8080

# SINGLE CHIP 8-BIT N-CHANNEL MICROPROCESSOR


**2** μs Instruction Cycle

INto

- Powerful Problem Solving Instruction Set
- Six General Purpose Registers and an Accumulator
- Sixteen Bit Program Counter for Directly Addressing up to 64K Bytes of Memory
- Sixteen Bit Stack Pointer and Stack Manipulation Instructions for Rapid Switching of the Program Environment
- Decimal, Binary and Double Precision Arithmetic
- Ability to Provide Priority Vectored Interrupts
- 512 Directly Addressed I/O Ports

The Intel<sup>®</sup>8080 is a complete 8-bit parallel central processing unit (CPU). It is fabricated on a single LSI chip using Intel's nchannel silicon gate MOS process. This offers the user a high performance solution to control and processing applications. The 8080 contains six 8-bit general purpose working registers and an accumulator. The six general purpose registers may be addressed individually or in pairs providing both single and double precision operators. Arithmetic and logical instructions set or reset four testable flags. A fifth flag provides decimal arithmetic operation.

The 8080 has an external stack feature wherein any portion of memory may be used as a last in/first out stack to store/ retrieve the contents of the accumulator, flags, program counter and all of the six general purpose registers. The sixteen bit stack pointer controls the addressing of this external stack. This stack gives the 8080 the ability to easily handle multiple level priority interrupts by rapidly storing and restoring processor status. It also provides almost unlimited subroutine nesting. This microcoprocessor has been designed to simplify systems design. Separate 16-line address and 8-line bidirectional data busses are used to facilitate easy interface to memory and I/O. Signals to control the interface to memory and I/O are provided directly by the 8080. Ultimate control of the address and data busses resides with the HOLD signal. It provides the ability to suspend processor operation and force the address and data busses into a high impedance state. This permits ORtying these busses with other controlling devices for (DMA) direct memory access or multi-processor operation.



6-29

#### 8080 FUNCTIONAL PIN DEFINITION

The following describes the function of all of the 8080 I/O pins. Several of the descriptions refer to internal timing periods.<sup>[1]</sup>

#### A<sub>15</sub>.A<sub>0</sub> (output three-state)

ADDRESS BUS; the address bus provides the address to memory (up to 64K 8-bit words) or denotes the I/O device number for up to 256 input and 256 output devices.  $A_0$  is the least significant address bit.

#### D<sub>7</sub>-D<sub>0</sub> (input/output three-state)

DATA BUS; the data bus provides bidirectional communication between the CPU, memory, and I/O devices for instructions and data transfers.  $D_0$  is the least significant bit.

#### SYNC (output)

SYNCHRONIZING SIGNAL; the SYNC pin provides a signal to indicate the beginning of each machine cycle.

#### **DBIN** (output)

DATA BUS IN; the DBIN signal indicates to external circuits that the data bus is in the input mode. This signal should be used to enable the gating of data onto the 8080 data bus from memory or I/O.

#### **READY** (input)

READY; the READY signal indicates to the 8080 that valid memory or input data is available on the 8080 data bus. This signal is used to synchronize the CPU with slower memory or I/O devices. If after sending an address out the 8080 does not receive a READY input, the 8080 will enter a WAIT state for as long as the READY line is low. READY can also be used to single step the CPU.

#### WAIT (output)

WAIT; the WAIT signal acknowledges that the CPU is in a WAIT state.

#### WR (output)

WRITE; the  $\overline{WR}$  signal is used for memory WRITE or I/O output control. The data on the data bus is stable while the  $\overline{WR}$  signal is active low ( $\overline{WR} = 0$ ).

#### HOLD (input)

HOLD; the HOLD signal requests the CPU to enter the HOLD state. The HOLD state allows an external device to gain control of the 8080 address and data bus as soon as the 8080 has completed its use of these buses for the current machine cycle. It is recognized under the following conditions:


the CPU is in the HALT state.

• the CPU is in the T2 or TW state and the READY signal is active. As a result of entering the HOLD state the CPU ADDRESS BUS  $(A_{15}-A_0)$  and DATA BUS  $(D_7-D_0)$  will be in their high impedance state. The CPU acknowledges its state with the HOLD AC-KNOWLEDGE (HLDA) pin.

#### **HLDA** (output)

HOLD ACKNOWLEDGE; the HLDA signal appears in response to the HOLD signal and indicates that the data and address bus will go to the high impedance state. The HLDA signal begins at: • T3 for READ memory or input.

• The Clock Period following T3 for WRITE memory or OUT-PUT operation.



#### Pin Configuration

In either case, the HLDA signal appears after the rising edge of  $\phi_1$  and high impedance occurs after the rising edge of  $\phi_2$ .

#### **INTE** (output)

INTERRUPT ENABLE; indicates the content of the internal interrupt enable flip/flop. This flip/flop may be set or reset by the Enable and Disable Interrupt instructions and inhibits interrupts from being accepted by the CPU when it is reset. It is automatically reset (disabling further interrupts) at time T1 of the instruction fetch cycle (M1) when an interrupt is accepted and is also reset by the RESET signal.

#### INT (input)

INTERRUPT REQUEST; the CPU recognizes an interrupt request on this line at the end of the current instruction or while halted. If the CPU is in the HOLD state or if the Interrupt Enable flip/flop is reset it will not honor the request.

#### RESET (input)<sup>[2]</sup>

RESET; while the RESET signal is activated, the content of the program counter is cleared. After RESET, the program will start at location 0 in memory. The INTE and HLDA flip/flops are also reset. Note that the flags, accumulator, stack pointer, and registers are not cleared.

- VSS Ground Reference.
- V<sub>dd</sub> +12 ± 5% Volts.
- V<sub>cc</sub> +5 ± 5% Volts.

V<sub>bb</sub> -5 ±5% Volts (substrate bias).

 $\phi_1, \phi_2$  2 externally supplied clock phases. (non TTL compatible)

### **INSTRUCTION SET**

The accumulator group instructions include arithmetic and logical operators with direct, indirect, and immediate addressing modes.

Move, load, and store instruction groups provide the ability to move either 8 or 16 bits of data between memory, the six working registers and the accumulator using direct, indirect, and immediate addressing modes.

The ability to branch to different portions of the program is provided with jump, jump conditional, and computed jumps. Also the ability to call to and return from subroutines is provided both conditionally and unconditionally. The RESTART (or single byte call instruction) is useful for interrupt vector operation.

Double precision operators such as stack manipulation and double add instructions extend both the arithmetic and interrupt handling capability of the 8080. The ability to increment and decrement memory, the six general registers and the accumulator is provided as well as extended increment and decrement instructions to operate on the register pairs and stack pointer. Further capability is provided by the ability to rotate the accumulator left or right through or around the carry bit.

Input and output may be accomplished using memory addresses as I/O ports or the directly addressed I/O provided for in the 8080 instruction set.

<sup>7</sup> The following special instruction group completes the 8080 instruction set: the NOP instruction, HALT to stop processor execution and the DAA instructions provide decimal arithmetic capability. STC allows the carry flag to be directly set, and the CMC instruction allows it to be complemented. CMA complements the contents of the accumulator and XCHG exchanges the contents of two 16-bit register pairs directly.

#### Data and Instruction Formats

Data in the 8080 is stored in the form of 8-bit binary integers. All data transfers to the system data bus will be in the same format.

| D <sub>7</sub> | D <sub>6</sub> | $D_5$ | D4 | $D_3$ | $D_2$ | $D_1$ | $D_0$ |
|----------------|----------------|-------|----|-------|-------|-------|-------|
|                |                | DA    | TA | wol   | RD    |       |       |

The program instructions may be one, two, or three bytes in length. Multiple byte instructions must be stored in successive words in program memory. The instruction formats then depend on the particular operation executed.

One Byte Instructions

TYPICAL INSTRUCTIONS

Register to register, memory reference, arithmetic or logical, rotate, return, push, pop, enable or disable Interrupt instructions

Immediate mode or I/O instructions

Jump, call or direct load and store

instructions

Two Byte Instructions

| L | D7 | D <sub>6</sub> | $D_5$ | D4 | $D_3$          | $D_2$ | $D_1$          | D <sub>0</sub> | OP CODE |
|---|----|----------------|-------|----|----------------|-------|----------------|----------------|---------|
| ſ | D7 | D <sub>6</sub> | D5    | D4 | D <sub>3</sub> | $D_2$ | D <sub>1</sub> | D <sub>0</sub> | OPERAND |

Three Byte Instructions

| D7 | D <sub>6</sub> | D <sub>5</sub> | D4 | $D_3$ | $D_2$ | D <sub>1</sub> | D <sub>0</sub> | OP C |
|----|----------------|----------------|----|-------|-------|----------------|----------------|------|
| D7 | D <sub>6</sub> | $D_5$          | D4 | D3    | $D_2$ | D <sub>1</sub> | D <sub>0</sub> | LOW  |
|    |                |                |    |       |       |                |                | HIGH |

CODE

HIGH ADDRESS OR OPERAND 2

For the 8080 a logic "1" is defined as a high level and a logic "0" is defined as a low level.

### **INSTRUCTION SET**

### **Summary of Processor Instructions**

| Mnemonic             | Description  | D7    | D <sub>6</sub> |   | tructi<br>D <sub>4</sub> |     | ode[1<br>; D <sub>2</sub> |        | Do     | Clock [2]<br>Cycles | Mnemonic        | Description  | D <sub>7</sub> | D <sub>6</sub> | Inst<br>D5 |        |        | ode (1<br>D <sub>2</sub> |    | D <sub>0</sub> | Clock [2]<br>Cycles |
|----------------------|--|-------|----------------|---|--------------------------|-----|---------------------------|--------|--------|---------------------|-----------------|--|----------------|----------------|------------|--------|--------|--------------------------|----|----------------|---------------------|
| MOV <sub>r1,r2</sub> | Move register to register                                | 0     | 1              | D | D                        | D   | s                         | s      | s      | 5                   | RZ              | Return on zero                                       | 1              | 1              | 0          | 0      | 1      | 0                        | 0  | 0              | 5/11                |
| MOV M, r             | Move register to memory                                  | Ō     | 1              | 1 | 1                        | ō   | s                         | S      | s      | 7                   | RNZ             | Return on no zero                                    | 1              | i              | ŏ          | ŏ      | ò      | ŏ                        | ŏ  | ŏ              | 5/11                |
| MOV r, M             | Move memory to register                                  | Ó     | 1              | D | Ď                        | D   | 1                         | 1      | Ō      | 7                   | RP              | Return on positive                                   | 1              | 1              | 1          | 1      | Ō      | Ō                        | 0  | Ō              | 5/11                |
| HLT                  | Halt   | 0     | 1              | 1 | 1                        | 0   | 1                         | 1      | 0      | 7                   | RM              | Return on minus                                      | 1              | 1              | 1          | 1      | 1      | 0                        | 0  | 0              | 5/11                |
| MVIr                 | Move immediate register                                  | 0     | 0              | D | D                        | D   | 1                         | 1      | 0      | 7                   | RPE             | Return on parity even                                | 1              | 1              | 1          | 0      | 1      | 0                        | 0  | 0              | 5/11                |
| MVIM                 | Move immediate memory                                    | 0     | 0              | 1 | 1                        | 0   | 1                         | 1      | 0      | 10                  | RPO.            | Return on parity odd                                 | 1              | 1              | 1          | 0      | 0      | 0                        | 0  | 0              | 5/11                |
| INR r                | Increment register                                       | 0     | 0              | D | D                        | D   | 1                         | 0      | 0      | 5                   | RST             | Restart  | 1              | 1              | Α          | Α      | Α      | 1                        | 1  | 1              | 11                  |
| DCR r                | Decrement register                                       | 0     | 0              | D | D                        | D   | 1                         | 0      | 1      | 5                   | IN IN           | Input  | 1              | 1              | 0          | 1      | 1      | 0                        | 1  | 1              | 10                  |
| INR M                | Increment memory   | 0     | 0              | 1 | 1                        | 0   | 1                         | 0      | 0      | 10                  | OUT             | Output   | 1              | 1              | 0          | 1      | 0      | 0                        | 1  | 1              | 10                  |
| DCR M                | Decrement memory   | 0     | 0              | 1 | 1                        | 0   | 1                         | 0      | 1      | 10                  | LXIB            | Load immediate register                              | 0              | 0              | 0          | 0      | 0      | 0                        | 0  | 1              | 10                  |
| ADD r                | Add register to A  | 1     | 0              | 0 | 0                        | 0   | S                         | S      | S      | 4                   |                 | Pair B & C   |                | -              | -          |        |        |                          |    |                |                     |
| ADCr<br>SUBr         | Add register to A with carry<br>Subtract register from A | 1     | 0<br>0         | 0 | 0                        | 1   | S<br>S                    | S<br>S | S<br>S | 4                   | LXID            | Load immediate register                              | 0              | 0              | 0          | 1      | 0      | 0                        | 0  | 1              | 10                  |
| SBBr                 | Subtract register from A                                 | 1     | 0              | 0 | 1                        | 1   |                           | S      | s<br>S | 4                   |                 | Pair D & E   | •              | ~              |            | •      | •      |                          | •  |                | 10                  |
| 3001                 | with borrow  | · ' . | U              | U |                          |     | э.                        | 3      | э      | 4                   | LXIH            | Load immediate register<br>Pair H & L                | 0              | 0              | 1          | 0      | 0      | 0                        | 0  | 1              | 10                  |
| ANA r                | And register with A                                      | 1     | 0              | 1 | 0                        | 0   | S                         | s      | S      | 4                   | LXI SP          | Load immediate stack pointer                         | 0              | 0              | 1          | 1      | 0      | 0                        | 0  | 1              | 10                  |
| XRAr                 | Exclusive Or register with A                             | i     | õ              | i | ŏ                        | 1   | s                         | s      | Š.     | 4                   | PUSH B          | Push register Pair B & C on                          | 1              | 1              | Ö          | ò      | Ö      | 1                        | 0  | i              | 11                  |
| 0 FA r               | Or register with A                                       | 1     | ŏ              | i | ĭ                        | . 0 | Š                         | Š      | S      | 4                   | TUSH B          | stack  |                | Ľ.,            | U          | U      | , C    |                          | U  |                |                     |
| CMP r                | Compare register with A                                  | 1     | 0              | i | 1                        | 1   | ŝ                         | s      | S.     | 4                   | PUSH D          | Push register Pair D & E on                          | 1              | 1              | 0          | 1      | 0      | 1                        | 0  | 1              | 11                  |
| ADD M                | Add memory to A  | 1     | 0              | Ó | 0                        | Ó   | 1                         | 1      | 0      | 7                   |                 | stack  | •              | •              | Ű          |        | °.     | •                        | č  |                | ••                  |
| ADC M                | Add memory to A with carry                               | 1     | 0 .            | 0 | 0                        | 1   | 1                         | 1      | 0      | 7                   | PUSH H          | Push register Pair H & L on                          | 1              | 1              | 1          | 0      | 0      | 1                        | 0  | 1              | 11                  |
| SUB M                | Subtract memory from A                                   | 1     | 0              | 0 | 1                        | 0   | 1                         | 1      | 0      | 7                   |                 | stack  | ·              |                | ·          | Ū      | •      |                          | -  |                |                     |
| SBB M                | Subtract memory from A                                   | 1     | 0              | 0 | 1                        | 1.  | 1                         | 1      | 0      | 7                   | PUSH PSW        | Push A and Flags                                     | 1              | 1              | 1          | 1      | 0      | 1                        | 0  | 1              | 11                  |
|                      | with borrow  |       |                |   |                          |     |                           |        |        |                     |                 | on stack   |                |                |            |        |        |                          |    |                |                     |
| ANA M                | And memory with A  | 1     | 0              | 1 | 0                        | 0   | 1                         | 1      | 0      | 7                   | POP B           | Pop register pair B & C off                          | 1              | 1              | 0          | 0      | 0      | 0                        | 0  | 1              | 10                  |
| XRA M                | Exclusive Or memory with A                               | 1     | 0              | 1 | .0                       | 1   | 1                         | 1      | 0      | 7                   |                 | stack  |                |                |            |        |        |                          |    |                |                     |
| ORAM                 | Or memory with A   | 1     | 0              | 1 | 1                        | 0   | 1                         | 1      | 0      | 7                   | POP D           | Pop register pair D & E off                          | 1              | 1              | 0          | 1      | 0      | 0                        | 0  | 1              | 10                  |
| CMP M                | Compare memory with A                                    | 1     | 0              | 1 | 1                        | 1   | 1                         | 1      | 0      | 7,                  |                 | stack  |                |                |            |        |        |                          |    |                |                     |
| ADI                  | Add immediate to A                                       | 1     | 1              | 0 | 0                        | 0   | 1                         | 1      | 0      | 7                   | РОР Н           | Pop register pair H & L off                          | 1              | 1              | 1          | 0      | 0      | 0                        | 0  | 1              | . 10                |
| ACI                  | Add immediate to A with                                  | 1     | 1              | 0 | 0                        | 1   | 1                         | 1      | 0      | 7                   | 000.000         | stack  |                |                |            |        | ~      | •                        | •  |                | 10                  |
| SUI                  | carry<br>Subtract immediate from A                       | 1     | 1              | 0 | 1                        | 0   | 1                         | ,      | 0      | 7                   | POP PSW         | Pop A and Flags                                      | 1              | 1              | 1          | 1      | 0      | 0                        | 0  | 1              | 10                  |
| SBI                  | Subtract immediate from A                                | 1     | i              | Ö | i                        | 1   | i                         | i      | 0      | 7                   | STA             | off stack<br>Store A direct                          | 0              | 0              | 1          | 1      | 0      | 0                        | 1  | 0              | 13                  |
| 007                  | with borrow  |       | •              | U |                          |     | •                         |        | U      | •                   | LDA             | Load A direct  | Ő              | ō              | 1          | i      | 1      | Ö                        | i  | 0              | 13                  |
| ANI                  | And immediate with A                                     | 1.    | 1.             | 1 | 0                        | 0   | 1                         | 1      | 0      | 7                   | XCHG            | Exchange D & E, H & L                                | 1              | 1              | i          | ò      | 1      | ŏ                        | 1  | 1              | 4                   |
| XRI                  | Exclusive Or immediate with                              | 1     | 1              | 1 | Ō                        | 1   | 1                         | 1      | Ō      | 7                   |                 | Registers  | •              | ·              | •          | Ũ      |        | Ŭ                        | ·  | •              |                     |
|                      | Α  |       |                |   |                          |     |                           |        |        |                     | XTHL            | Exchange top of stack, H & L                         | 1              | 1              | 1          | 0      | 0      | 0                        | 1  | 1              | 18                  |
| ORI                  | Or immediate with A                                      | 1     | 1              | 1 | 1                        | 0   | 1                         | 1      | 0      | 7                   | SPHL            | H & L to stack pointer                               | 1              | 1              | 1          | 1      | 1      | 0                        | 0  | 1              | 5                   |
| CPI                  | Compare immediate with A                                 | 1     | 1              | 1 | 1                        | 1   | 1                         | 1      | 0      | 7                   | PCHL            | H & L to program counter                             | 1              | 1              | 1          | 0      | 1      | 0                        | 0  | 1              | 5                   |
| RLC                  | Rotate A left  | 0     | 0              | 0 | 0                        | 0   | 1                         | 1      | 1      | 4.                  | DAD B           | Add B & C to H & L                                   | 0              | 0              | 0          | 0      | 1      | 0                        | 0  | 1              | 10                  |
| RRC                  | Rotate A right   | 0     | 0              | 0 | 0                        | 1   | 1.                        | 1      | 1      | 4                   | DADD            | Add D & E to H & L                                   | 0              | 0              | 0          | 1      | 1      | 0                        | 0  | 1              | 10                  |
| RAL                  | Rotate A left through carry                              | 0     | 0              | 0 | 1                        | 0   | 1                         | 1      | 1      | 4                   | DAD H           | Add H & L to H & L                                   | 0              | 0              | 1          | 0      | 1      | 0                        | 0  | 1              | 10                  |
| RAR                  | Rotate A right through                                   | 0     | 0              | 0 | 1                        | 1   | 1 -                       | 1      | 1      | 4                   | DAD SP          | Add stack pointer to H & L                           | 0              | 0              | 1          | 1      | 1      | 0                        | 0  | 1              | 10                  |
| JMP                  | carry  | 1     |                | 0 | 0                        | n   | 0                         | 1      |        | 10                  | STAX B          | Store A indirect                                     | 0              | 0              | 0          | 0      | 0      | 0                        | 1  | 0              | 7                   |
| JUL                  | Jump unconditional                                       | 1     | 1              | 0 | 1                        | 1   | U<br>D                    | 1      | 1<br>0 | 10                  | STAX D          | Store A indirect                                     | 0              | 0              | 0          | 1      | 0      | 0                        | 1  | 0              | 7.                  |
| JNC                  | Jump on carry<br>Jump on no carry                        | +     | 1              | 0 | i                        | 'n  | 0                         | i      | 0      | 10                  | LDAX B          | Load A indirect                                      | 0              | 0              | 0          | 0      | 1      | 0                        | 1  | 0              | 7                   |
| JZ                   | Jump on zero   | 1     | 1              | 0 | ò                        | 1   | 0                         | 1      | ñ      | 10                  | LDAX D          | Load A indirect                                      | 0.             | 0              | 0          | 1      | 1      | 0                        | 1  | 0              | 7                   |
| JNZ                  | Jump on no zero  | - ¦-  | i              | 0 | Ö                        | 'n  | 0                         | 1      | n      | 10                  | INX B           | Increment B & C registers                            | 0              | 0              | 0<br>0     | 0<br>1 | 0      | 0                        | 1  | 1              | 5                   |
| JP                   | Jump on positive   | i     | i              | 1 | 1                        | ŏ   | õ                         | i      | õ      | 10                  | INX D           | Increment D & E registers                            | 0              | 0<br>0         | 1          | ó      | 0<br>0 | 0                        | i  | 1              | 5<br>5              |
| JM                   | Jump on minus  | i     | i              | 1 | i                        | 1   | Ö                         | i      | ñ      | 10                  | INX H<br>INX SP | Increment H & L registers<br>Increment stack pointer | 0              | 0              | 1          | 1      | 0      | U                        | 1  | 1              | 5                   |
| JPE                  | Jump on parity even                                      | i     | i              | i | o.                       | 1   | ŏ                         | i      | ñ.     | 10                  | DCX B           | Decrement B & C                                      | 0              | 0              | Ö          | 0      | 1      | 0                        | ÷  | 1              | 5                   |
| JPO                  | Jump on parity odd                                       | 1     | i              | i | õ                        | O   | ŏ                         | 1      | Ő.     | 10                  | DCXD            | Decrement D & E                                      | Ő              | ñ              | Ő          | 1      | i      | ō                        | i  | i              | 5                   |
| CALL                 | Call unconditional                                       | 1     | 1              | ò | Ō                        | 1   | 1                         | Ó      | 1      | 17                  | DCX H           | Decrement H & L                                      | Ő.             | Ő              | ĭ          | Ö      | ÷i.    | ŏ                        | ÷. | i              | 5                   |
| CC                   | Call on carry  | 1     | 1              | ō | 1                        | 1   | 1                         | Ō      | Ó      | 11/17               | DCX SP          | Decrement stack pointer                              | ŏ              | ŏ              | i          | ĩ      | i      | ŏ                        | i  | i              | 5                   |
| CNC                  | Call on no carry   | 1     | 1              | Ō | 1                        | 0   | 1                         | 0      | 0      | 11/17               | CMA             | Compliment A   | ō              | ŏ              | i          | ò      | 1      | 1                        | 1  | 1              | 4                   |
| CZ                   | Call on zero   | 1     | 1              | 0 | Ó                        | 1   | 1                         | 0      | 0      | 11/17               | STC             | Set carry  | Õ              | Ō              | 1          | 1      | 0      | 1                        | 1  | 1              | 4                   |
| CNZ                  | Call on no zero  | 1     | 1              | Ō | 0                        | Ó   | 1                         | 0      | 0      | 11/17               | CMC             | Compliment carry                                     | Ō              | Ō              | 1          | 1      | 1      | 1                        | 1  | 1              | 4                   |
| CP                   | Call on positive   | 1     | 1              | 1 | 1                        | 0   | 1                         | 0      | 0      | 11/17               | DAA             | Decimal adjust A                                     | 0              | 0              | 1          | 0      | 0      | 1                        | 1  | 1              | 4                   |
| CM                   | Call on minus  | 1     | 1              | 1 | 1                        | 1   | 1                         | 0      | 0      | 11/17               | SHLD            | Store H & L direct                                   | 0              | 0              | 1          | 0      | 0      | 0                        | 1  | 0              | 16                  |
| CPE                  | Call on parity even                                      | 1     | 1              | 1 | 0                        | 1   | 1                         | 0      | 0      | 11/17               | LHLD            | Load H & L direct                                    | 0              | 0              | 1          | 0      | 1      | 0                        | 1  | 0              | 16                  |
| CPO                  | Call on parity odd                                       | 1     | 1              | 1 | 0                        | 0   | 1                         | 0      | 0      | 11/17               | EI              | Enable Interrupts                                    | 1              | 1              | 1.         | 1      | 1      | 0                        | 1  | 1              | 4                   |
| RET                  | Return   | 1     | 1              | 0 | 0                        | 1   | 0                         | 0      | 1      | 10                  | DI              | Disable interrupt                                    | 1              | 1              | 1          | 1      | 0      | 0                        | 1  | 1              | 4                   |
| RC                   | Return on carry  | 1     | 1              | 0 | 1                        | 1   | 0                         | 0      | 0      | 5/11                | NOP             | No-operation   | 0              | 0              | 0          | 0      | 0      | 0                        | 0  | , O            | 4                   |
| RNC                  | Return on no carry                                       | 1     | 1              | 0 | 1                        | 0   | 0                         | 0      | 0      | 5/11                |                 |  |                |                |            |        |        |                          |    |                |                     |
|                      |  |       |                |   |                          |     |                           |        |        |                     |                 |  |                |                |            |        |        |                          |    |                |                     |

NOTES: 1. DDD or SSS - 000 B - 001 C - 010 D - 011 E - 100 H - 101 L - 110 Memory - 111 A.

2. Two possible cycle times, (5/11) indicate instruction cycles dependent on condition flags.

,

ROMs

### 8308 8K STATIC MOS ROM


The Intel 8308 is an 8,192 bit static MOS Read Only Memory organized as 1024 words by 8-bits.

The access time is 450 nanoseconds.

This ROM is designed for 8080 microcomputer system applications where high performance, large bit storage, and simple interfacing are important design objectives.

The inputs and outputs are fully TTL compatible.

Three state outputs permit OR-tie capability. Two chip select inputs are provided for easy system memory expansion.




### 8316 16K STATIC MOS ROM

The Intel 8316 is a 16,384 bit static MOS read only memory organized as 2048 words by 8-bits. This ROM is designed for microcomputer memory applications where high performance, large bit storage, and simple interfacing are important design objectives.

The 8316 access time is 2  $\mu$ sec.

The inputs and outputs are fully TTL compatible. This device operates with a single +5V power supply. The three chip select inputs are programmable. Any combination of active high or low level chip select inputs can be defined and the desired chip select code is fixed during the masking process. These three programmable chip select inputs, as well as OR-tie compatibility on the outputs, facilitate easy memory expansion.



MICRO Computer

### PROMs

# PRELIMINARY

### 8604


### HIGH SPEED 4096 BIT ELECTRICALLY PROGRAMMABLE ROM

The 8604 is a 512 x 8 electrically programmable ROM ideally suited for high performance microcomputer systems where fast turnaround is important for system program development and for small volumes of identical programs in production systems.

The 8604 has an access time of 100 nanoseconds. It is fully decoded.

Chip select lines are available which permit easy system memory expansion.

The 8604 is a Schottky Bipolar device.



# 8702A, 8702A-4 2K REPROGRAMMABLE PROM


The 8702A is a 256 word by 8-bit electrically programmable ROM ideally suited for microcomputer system development where a fast turn-around and pattern experimentation are important. The 8702A circuitry is entirely static; no clocks are required.

8702A access time is 1.3  $\mu$ sec.

8702A-4 access time is 2.3  $\mu$ sec.

The 8702A is packaged in a 24 pin dual-in-line package with a transparent lid. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written into the device.

A pin-for-pin metal mask programmed ROM, the Intel 8302, is ideal for large volume production runs.



\*THIS PIN IS THE DATA INPUT LEAD DURING PROGRAMMING.

### 8101

### 1024 BIT (256 x 4) STATIC MOS RAM WITH SEPARATE I/O

The Intel 8101 is a 256 word by 4 bit static random access memory element using normally off N-channel MOS devices.

The 8101 access time is 850ns.

It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. Two chip-enables allow easy selection of an individual package when outputs are OR-tied. An output disable is provided so that data inputs and outputs can be tied for common I/O systems. Output disable is then used to eliminate any bidirectional logic.

The 8101 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

### 8111

### 1024 BIT (256 x 4) STATIC MOS RAM WITH COMMON I/O AND OUTPUT DISABLE


The Intel 8111 is a 256 word by 4 bit static random access memory element using normally off N-channel MOS devices.


The 8111 access time is 850ns.

It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data. Common input/ output pins are provided.

It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. Separate chip enable ( $\overline{CE}$ ) leads allow easy selection of an individual package when outputs are OR-tied.

The 8111 is designed for memory applications in small systems where high performance, low cost, large bit storage, and simple interfacing are important design objectives.






### RAMs

# 8102, 8102-2 1024 BIT (1K x1) STATIC MOS RAM

The 8102 is a 1024 word by 1 bit random access memory element with an access time of 1300ns.

The 8102-2 has an access time of 850ns.

Both devices use DC stable (static) circuitry and require no clocks or refreshing to operate. Data is read out non-destructively and has the same polarity as the input data. They are designed for high performance, low cost microcomputer systems. They are TTL compatible in all respects. A separate chip enable ( $\overline{CE}$ ) allows easy selection of packages when outputs are OR-tied.



O- PIN NUMBERS

- PIN NUMBER


# 8102A-4

### 1024 BIT (1K x 1) STATIC MOS RAM

The 8102A-4 is a 1024 word by 1 bit random access memory element with an access time of 450ns.

The 8102A-4 may also be supplied in a power-down version with low standby power requirements.

The 8102A-4 uses DC stable (static) circuitry and requires no clocks or refreshing to operate. Data is read out non-destructively and has the same polarity as the input data. The device is TTL compatible in all respects. A separate chip enable ( $\overline{CE}$ ) allows easy selection of packages when outputs are OR-tied.



0


### 8107A 4096 BIT FULLY DECODED DYNAMIC RAM

The Intel 8107A is a 4096 word by 1-bit dynamic n-channel MOS RAM.


The access time is 420 nanoseconds.

It was designed for memory applications where very low cost and large bit storage are important design objectives. The 8107A uses dynamic circuitry which reduces the operation and standby power dissipation.

Reading information from the memory is nondestructive. Refreshing is accomplished by performing one read cycle on each of the 64 row addresses. Each row address must be refreshed every two milliseconds. The memory is refreshed whether Chip Select is a logic one or a logic zero.



### **MINIMUM 8080 SYSTEM**



MICRO COMPUTERS

# 8212 8-BIT INPUT/OUTPUT PORT

The 8212 input/output port consists of an 8-bit latch with tri-state output buffers along with control and device selection logic. Also included is a service request flip-flop for the generation and control of interrupts to the microprocessor.


The device is multimode in nature. It can be used to imple-

ment latches, gated buffers or multiplexers. Thus, all of the principal peripheral and input/output functions of a microcomputer system can be implemented with this device.

The 8212 requires only .25  $\mu$ A input current, permitting direct connection to MOS data and address lines of Intel CPU's.

The high voltage (3.65V) output level provides direct interface with the 8008 or 8080 CPU.

| $DI_{1}$ $DI_{2}$ $DI_{2}$ $DI_{2}$ $DI_{2}$ $DI_{3}$ $DI_{3}$ $DI_{4}$ $D$ | 1<br>2<br>3<br>4<br>5<br>5<br>6<br>6<br>8<br>9<br>9<br>10<br>11<br>11<br>12 | 24<br>23<br>22<br>21<br>20<br>19<br>18<br>17<br>16<br>15<br>14<br>13 |          |
|--|---|--|----------|
| <u> </u>   |   |  | <b>」</b> |



### 8216

### 4-BIT PARALLEL BI-DIRECTIONAL BUS DRIVER


The 8216 is a 4-bit bi-directional bus driver/receiver.


All inputs are low power TTL compatible.

For driving MOS, the DO outputs provide  $V_{OH}$  (3.65V), and for high capacitance terminated bus structures, the DB outputs provide a higher  $I_{OL}$  (50 mA) capability.

All outputs may be tri-stated.

The 8216 is ideal as the data bus buffer/ driver for the 8080 CPU. It may also be used with other MCS CPUs.





I/O

# PRELIMINARY

### 8251

### UNIVERSAL COMMUNICATION **INTERFACE**

The 8251 is a Universal Synchronous/Asynchronous Transmitter/Receiver (USART) Chip that is designed for data communications in microcomputer systems. The USART is used as a peripheral device and it is programmed by the CPU to operate using virtually any serial data transmission technique presently in use (including IBM Bi-Sync). The USART accepts data characters from the CPU in parallel format and then converts them into a continuous serial data stream for transmission. Simultaneously it can receive serial data streams and convert

28 D<sub>1</sub> 27 D<sub>0</sub>

26 🗖 V<sub>CC</sub>

25 🗖 RxC

25 RXC 24 DTR 23 RTS 22 DSR 21 RESET 20 CLK 19 TxD

D<sub>2</sub>

RxD 🗖 3

4

8251

GND 🗖

5

D5 🗖 6

D<sub>6</sub> **C** 7 D<sub>7</sub> **C** 8 TxC **C** 9

CE 🗖 11

C/D 🗖 12 READ 🗖 13

RERDY 14


WRITE 10

them into parallel data characters for the CPU. The USART will signal the CPU whenever it can accept a new character for transmission or whenever it has received a character for the CPU. The CPU can read the complete status of the USART at any time. These include data transmission errors and control signals such as SYNDET, TxEMPT.

The 8251 is fully compatible with the 8080 CPU and operates on a single +5V DC supply. It also requires only one TTL level clock. Error detection signals are supplied. Character synchronization and automatic SYNC insertion or deletion operating modes are possible.

### 8255 PROGRAMMABLE PERIPHERAL INTERFACE


The 8255 is a general purpose programmable I/O device designed for use with both the 8008 and 8080 microprocessors. It has 24 I/O pins which may be individually programmed in two groups of twelve and used in three major modes of operation. In the first mode (Mode 0), each group of twelve I/O pins may be programmed in sets of 4 to be input or output. In Mode 1, the second mode, each group may be programmed to have 8 lines of input or output. Of the remaining four pins



three are used for handshaking and interrupt control signals. The third mode of operation (Mode 2) is a Bi-directional Bus mode which uses 8 lines for a bi-directional bus, and five lines, borrowing one from the other group, for handshaking,

Other features of the 8255 include bit set and reset capability and the ability to source 1mA of current at 1.5 volts. This allows darlington transistors to be directly driven for applications such as printers and high voltage displays.

| PA3 🗌 1  | $\neg$ | 40 D PA4   |
|----------|--------|------------|
| PA2 🗌 2  |        | 39 🗖 PA5   |
| PA1 🗖 3  |        | 38 🗍 PA6   |
| PA0 🗖 4  |        | 37 🗖 PA7   |
| RD C 5   |        | 36 🗖 WR    |
| CS [ 6   |        | 35 🗌 RESET |
| Vss □ 7  |        | 34 🗖 DB0   |
| A1 🗌 8   |        | 33 🗖 DB1   |
| A0 🗖 9   |        | 32 DB2     |
| PC7 🗖 10 |        | 31 🗖 DB3   |
| PC6 🗌 11 | 8255   | 30 🗖 DB4   |
| PC5 🗌 12 |        | 29 🗖 DB5   |
| PC4 🗌 13 |        | 28 🗍 DB6   |
| PC0 🗌 14 |        | 27 🗖 DB7   |
| PC1 🗌 15 |        | 26 VCC     |
| PC2 🗌 16 |        | 25 🗍 PB7   |
| PC3 🗌 17 |        | 24 🗖 PB6   |
| РВО 🗌 18 |        | 23 🔲 PB5   |
| PB1 🗖 19 |        | 22 🗖 PB4   |
| PB2 🗌 20 |        | 21 PB3     |
|          |        |            |



COMPUTERS

### PERIPHERALS


### 8205

### ONE OUT OF EIGHT DECODER

The 8205 decoder can be used for expansion of systems which utilize input ports, output.ports, and memory components with active low chip select input.

When the 8205 is enabled, one of its eight outputs goes "low", thus a single row of a memory is selected. The 3 chip enable inputs on the 8205 allow easy system expansion.

For very large systems, 8205 decoders can be cascaded such that each decoder can drive eight other decoders for arbitrary memory expansions.




| AD             | DRE | SS             | EN             | IABL | E     |   |   | (   | DUTF | PUTS |   |   | •   |
|----------------|-----|----------------|----------------|------|-------|---|---|-----|------|------|---|---|-----|
| A <sub>0</sub> | Α1  | A <sub>2</sub> | E <sub>1</sub> | E2   | $E_3$ | 0 | 1 | 2   | 3    | 4    | 5 | 6 | 7   |
| L              | L   | L              | L              | L    | н     | L | н | н   | н    | н    | н | н | н   |
| н              | L   | Lí             | L              | ۲L – | н     | н | L | н   | н    | н    | н | н | н   |
| L              | н   | L              | L              | L    | н     | н | н | L   | н    | н    | н | н | н   |
| н              | н   | Ł              | L              | L.   | н     | н | н | н   | È.   | н    | н | н | н   |
| Ľ              | L   | н              | L              | °L   | н     | н | н | н   | н    | L    | н | н | н   |
| н              | ι.  | н              | L              | L    | н     | н | н | . н | н    | н    | Ł | н | н   |
| L              | н   | н              | L              | L    | н     | н | н | н   | н    | н    | н | L | н   |
| н              | н   | н              | L              | L    | н     | н | н | н   | н    | н.   | н | н | L   |
|                | .∕X | х              | L              | L    | L     | н | н | H   | Η.   | н    | н | н | н   |
| х              | X   | X              | н              | L    | L     | н | н | н   | н    | н    | н | н | н   |
| х              | х   | х              | L              | н    | L     | н | H | н   | н    | н    | н | н | н   |
| х              | х   | х              | н              | н    | L     | н | н | н   | н    | н    | н | н | . Н |
| х              | х   | x              | н              | L    | н     | н | н | н   | н    | н    | н | н | н   |
| х              | х   | x              | L              | н    | н     | н | н | н   | н    | н    | н | н | н   |
| х              | х   | х              | н              | н    | н     | н | н | H   | н    | н    | н | н | н   |

# 8210

### TTL-TO-MOS LEVEL SHIFTER and HIGH VOLTAGE CLOCK DRIVER

The 8210 is a Bipolar-to-MOS level shifter and high voltage driver, each with current driving capabilities suitable for driving N-channel MOS memory devices. The 8210 is particularly suitable for driving the 8107A N-channel MOS memory chips. The 8210 operates from the 5 volt and 12 volt power supplies used to bias the memory devices. The four low voltage drivers feature two common enable inputs per pair of drivers which permits address or data decoding. The high voltage driver swings the 12 volts required to drive the chip enable (clock) input for the 8107A.

The 8210 high voltage driver requires an externally connected PNP transistor. The PNP base is connected to pin 12, the collector to pin 11, and the emitter to pin 10 or  $V_{DD}$ . The use of a fast switching, high voltage, high current gain PNP, like the 2N5057 is recommended.



### PERIPHERALS

16 Ø<sub>2T</sub>

15 🗌 V<sub>CC</sub>

14 01

RESET IN

10 🗋 АСК

N. CLOSED

13 RESET

12

11 STOP

a

PRELIMINARY

8201

GND

VDD

MODE 15

N. OPEN 6

X1

X2

a

Ø1T 2


02

### 8201

### CLOCK GENERATOR AND DRIVER FOR 8008 CPU

The 8201 generates the two phase clock signals used by the 8008 CPU. Both TTL and MOS level signals are available. Only an external crystal is required for the 8201.

A reset signal generator is also provided for power on or external reset requirements. The internal divider is selectable with the MODE line.




### 8224


### CLOCK GENERATOR AND DRIVER FOR 8080 CPU

The 8224 is a single chip clock generator/driver for the 8080 CPU. It is controlled by a crystal, selected by the designer, to meet a variety of system speed requirements.

Also included are circuits to provide power-up reset, advance status strobe and synchronization of ready.

The 8224 provides the designer with a significant reduction of packages used to generate clocks and timing for 8080.





10 Ters

### PERIPHERALS

### 8214

### PRIORITY INTERRUPT CONTROL UNIT

The 8214 is an eight level priority interrupt control unit designed to simplify interrupt driven microcomputer systems. 50

50

505 🗖

ıs [

⊼⊏


Ā 🗋

in d

The PICU can accept eight requesting levels; determine the highest priority, compare this priority to a software controlled current status register and issue an interrupt to the system along with vector information to identify the service routine.

The 8214 is fully expandable by the use of open collector interrupt output and vector information. Control signals are also provided to simplify this function.

The PICU is designed to support a wide variety of vectored interrupt structures and reduce package count in interrupt driven microcomputer systems.



PRELIMINARY


### 8228 SYSTEM CONTROLLER AND BUS DRIVER FOR 8080 CPU

The 8228 is a single chip system controller and bus driver for MCS-80.<sup>™</sup> It generates all signals required to directly interface MCS-80 family RAM, ROM, and I/O components.

A bi-directional bus driver is included to provide high system TTL fan-out. It also provides isolation of the 8080 data bus from memory and I/O. This allows for the optimization of control signals, enabling the systems designer to use slower memory and I/O. The isolation of the bus driver also provides for enhanced system noise immunity.

A user selected single level interrupt vector (RST 7) is provided to simplify real time, interrupt driven, small system requirements.

The 8228 is designed to support a wide variety of system bus structures and also reduce system package count for cost effective, reliable, design of MCS-80 systems.



# INTELLEC<sup>®</sup> 8 / MOD 8 MICROCOMPUTER DEVELOPMENT SYSTEM

- Complete Hardware/Software Development System for the design and implementation of 8008 CPU based microcomputer systems.
- Front panel designer's console provides complete system control and monitoring functions.
- 8K bytes of random access memory (RAM) expandable to 16K bytes.
- 2K bytes of erasable and field programmable read only memory (PROM) expandable to 16K bytes.
- Self contained PROM programming facility with zero insertion force PROM socket.

The Intellec 8/MOD 8 (imm 8-80A) is a complete, selfcontained microcomputer development system designed specifically to support the development and implementation of 8008 CPU based microcomputer systems. Its modular design facilitates the development of both large and small MCS-8 system.

The basic Intellec 8/MOD 8 consists of seven standard microcomputer modules (CPU, RAM, PROM, I/O, PROM Programmer, Front Panel Control) and power supplies enclosed in a finished table top cabinet. The heart of the system is the imm 8-82 central processor module built around Intel's 8008 p-channel 8-bit CPU on a single chip.

The Intellec<sup>®</sup> Development System directly supports up to 16K of memory, eight input ports, twenty-four output ports, and provides expansion capability for custom designed microcomputer modules within the system chassis.

The front panel designer's console provides an easy means of monitoring and controlling system operation, manually moving data to and from memory and input/output devices, setting hardware breakpoints, and executing or debugging programs.


The Intellec 8/MOD 8 has 10K bytes of memory in its basic configuration which can be expanded to 16K bytes within the system chassis. Of the basic 10K bytes of memory, 8K bytes are random access read/write memory located on two imm 6-28 RAM memory modules. This memory can be used for both data and program storage. The remaining 2K bytes

- Four 8-bit input and four 8-bit output ports.
- Integral asynchronous serial data communications capability at 110, 1200, or 2400 baud.
- Discrete teletype interface (20mA current loop).
- Standard system software includes a PROM resident system monitor, RAM resident Macro-Assembler and RAM resident text editor.
- Expansion capability provided for up to 16 standard or custom designed microcomputer modules.

of memory are located on the imm 6-26 PROM memory module and contain the Intellec 8/MOD 8 system monitor in eight Intel<sup>®</sup> 1702A erasable and field programmable read only memory chips. Eight additional sockets (2K bytes) are available on the imm 6-26 for expansion.

The PROM and RAM memory modules may be used in any combination to make up the 16K of directly addressable memory housed in the system chassis. Facilities are built into these modules so that combinations of RAM, ROM or PROM may be mixed in 256 byte increments.

The self-contained PROM programming module allows Intel<sup>®</sup> 1602A or 1702A PROMs to be programmed and verified directly from RAM or PROM memory.



### **INTELLEC SYSTEMS**

# INTELLEC<sup>®</sup> 8/MOD 80 MICROCOMPUTER DEVELOPMENT SYSTEM

- Complete Hardware/Software Development System for the design and implementation of 8080 CPU based microcomputer systems.
- Front panel designer's console provides complete system control and monitoring functions.
- 8K bytes of random access memory (RAM) expandable to 16K bytes.
- 2K bytes of erasable and field programmable read only memory (PROM) expandable to 16K bytes.
- Self-contained PROM programming facility with zero insertion force PROM socket.

The Intellec 8/MOD 80 (imm 8-84A) is a complete, selfcontained microcomputer development system designed specifically to support the development and implementation of 8080 CPU based microcomputer systems. Its modular design facilitates the development of both large and small MCS-80 systems.

The basic Intellec 8/MOD 8 consists of seven standard microcomputer modules (CPU, RAM, PROM, I/O, PROM Programmer, Front Panel Control) and power supplies enclosed in a finished table top cabinet. The heart of the system is the imm 8-83 central processor module built around Intel's 8080 high performance n-channel 8-bit CPU on a single chip.

The Intellec Development System directly supports up to 16K of memory, four to sixteen input ports, four to twentyeight output ports, and provides expansion capability for custom designed microcomputer modules within the system chassis.

External expansion enclosures may be designed to support up to 64K of memory, 256 input ports and 256 output ports.

The front panel designer's console provides an easy means of monitoring and controlling system operation, manually moving data to and from memory and input/output devices, setting hardware breakpoints, and executing or debugging programs.


The Intellec 8/MOD 80 has 10K bytes of memory in its basic configuration which can be expanded to 16K bytes within the system chassis. Of the basic 10K bytes of memory, 8K bytes are random access read/write memory located on two imm 6-28 RAM memory modules. This memory can

- Four 8-bit input and four 8-bit output ports.
- Integral asynchronous serial data communications capability at 110, 1200, or 2400 baud.
- Discrete teletype interface (20mA current loop).
- Standard system software includes a PROM resident system monitor, RAM resident macro-assembler and RAM resident text editor.
- Expansion capability provided for up to 16 standard or custom designed microcomputer modules.

be used for both data and program storage. The remaining 2K bytes of memory are located on the imm 6-26 PROM memory module and contain the Intellec 8/MOD 80 system monitor in eight Intel 1702A erasable and field programmable read only memory chips. Eight additional sockets (2K bytes) are available on the imm 6-26 for expansion.

The PROM and RAM memory modules may be used in any combination to make up the 16K of directly addressable memory housed in the system chassis. Facilities are built into these modules so that combinations of RAM, ROM or PROM may be mixed in 256 byte increments.

The self-contained PROM programming module allows Intel<sup>®</sup> 1602A or 1702A PROMs to be programmed and verified directly from RAM or PROM memory.



# imm8-90

### INTELLEC® 8 HIGH SPEED PAPER TAPE READER

### TAPE MOVEMENT

Tape Reading Speed: 0 to 200 characters per second asynchronous Tape Stopping: Stops "On Character"

#### TAPE CHARACTERISTICS Tapes must be prepared to ANSI X 3.18 or EMCA 10 Standards for base materials

and perforations. Reads tape of any material with thickness between 0.0027" and 0.0045" with transmissivity less than or equal to 57% (oiled

buff paper tape). Tape loading: in line Tape width: 1 inch


#### ELECTRICAL CHARACTERISTICS AC Power Requirement: 3 wire input with center conductor (earth ground) tied to chassis. 100, 115, or 127 VAC, single phase at 3.0 amps or 220 or 240 VAC and 1.5 amps; 47 to 63 Hz.

EQUIPMENT SUPPLIED
 Paper Tape Reader
 Reader Cable
 Reader Flat Cable
 Fanfold Tape Guide
 Fanfold Paper Tape
 Hardware Manual
 Installation and Operations Guide
 Fanfold Guide Installation Instructions

NOTE: Version 2 software must be used when operating with Intellec<sup>®</sup> 8/Mod 8 Microcomputer Development System.

The imm8-90 high speed paper tape reader provides all Intellec 8 Microcomputer Development Systems with a high speed paper tape input that is over twenty times faster than the standard ASR-33 teletype reader. This translates into a significantly faster development cycle due to a marked reduction in the time required for repetitive program loading, assembly, and editing operations.

The Intellec 8 monitor software provides two key capabilities which significantly enhance the systems performance of the imm8-90. A general purpose paper tape reader driver is included in the Intellec 8 Monitor. It enables all systems software to utilize the high speed reader features and is callable by user written application programs. The monitor also provides dynamic I/O reconfiguration permitting instantaneous reassignment of physical devices to logical devices.



### MCS MODULES

# **MICROCOMPUTER MODULES**

### MCS-4/40<sup>™</sup>

Modules may be ordered individually. All modules are 8" wide, 6.18" high and use standard 100-pin connectors.

#### imm4-42 Central Processor Module


- This is a complete microcomputer system with the processor, program storage, data storage, and I/O in a single module.
- The heart of this module is Intel's 4004 single chip fourbit parallel processor — p-channel silicon gate MOS.
- Accumulator and sixteen working registers (4-bit).
- Subroutine nesting up to 3 levels.
- For development work, the CPU interfaces to standard semiconductor memory elements (provided by Intel's standard memory and I/O interface set 4008/4009).
- Sockets for 1K bytes of PROM (Intel 1702A PROM) are provided.
- 320 words (4-bit) of data storage (Intel 4002) are provided.
- Four 4-bit input ports and eight 4-bit output ports (includes TTY interface).
- Bus-oriented expansion of memory and I/O.
- Two phase crystal clock.

### imm4-43 Central Processor Module

- Complete microcomputer system with Intel's high performance 4040 4-bit processor, program storage, data storage, I/O and system clock in a single module.
- 60 instructions including decimal arithmetic, registerto-register transfers, conditional branching, logical operations and I/O.
- Interrupt capability.
- Single step capability.
- 24 index registers.
- Subroutine nesting to 7 levels.
- Direct interface capability to all standard memories (i.e., TTL, NMOS, PMOS, CMOS) through Intel's 4289 Standard Memory Interface chip.
- Sockets for 1K x 8 bytes of program memory (Intel 4702A PROM) expandable to 4K x 8 using optional imm6-26 or imm4-24 modules.
- 320 4-bit bytes of data storage (Intel 4002) expandable to 2560 x 4 using optional imm4-22 or imm4-24 modules.
- Four 4-line input ports and eight 4-line output ports expandable to 16 input and 48 output ports using optional imm4-60, imm4-22 or imm4-24 modules.
- Two phase crystal clock.

#### imm4-22 Instruction/Data Storage Module

- This microcomputer module has memory capacity identical to the Central Processor Module and is used for expanding memory and I/O.
- Sockets for 1K bytes of PROM program storage are provided.
- 320 words (4-bit) of data storage are provided.
- Four 4-bit input ports and eight 4-bit output ports.



imm4-42 Central Processor Module

#### imm4-24 Data Storage Module

- This microcomputer module has capacity for sixteen ' Intel 4002 RAMS – 1280 words (4-bit) of data storage.
- 320 words (4-bit) of data storage are provided.
- A maximum Intellec 4 system may contain up to 2560 words of storage – decoding for this expansion is provided.
- A 4-bit output port is associated with each RAM on this microcomputer module providing sixteen 4-bit output ports on each module.
- All output ports are TTL compatible.

#### imm4-60 Input/Output Module

- This module provides input and output port expansion without additional memory.
- Eight 4-bit input ports and eight 4-bit output ports are provided.
- Ports on this module are TTL compatible.

# **MICROCOMPUTER MODULES**

### MCS-8<sup>™</sup>

### imm8-82 Central Processor Module


- Intel's 8080-1 eight-bit parallel single chip CPU p-channel silicon gate MOS.
- Accumulator and six 8-bit working registers.
- Subroutine nesting up to seven levels.
- Interface to 16K 8-bit bytes of PROM, ROM, or RAM via the PROM Memory Module and RAM Memory Module.
- Interface for expansion to eight 8-bit input ports and twenty-four 8-bit output ports, via the I/O and Output Modules.
- Interrupt capability.
- Two phase crystal clock.
- All module interfaces are TTL compatible.

#### imm8-60 Input/Output Module

- Four 8-bit input ports (32 lines).
- Four 8-bit data latching output ports (32 lines).
- One pair of ports for TTY communication.
- All input and output ports are TTL compatible.

#### imm8-62 Output Module

- Eight 8-bit data latching output ports (64 lines).
- All output ports are TTL compatible.



imm8-82 Central Processor Module

### MCS-80 TM

### imm8-83 CPU Module

- Complete 8-bit parallel central processor module with system clocks, interface and control for memory, I/O ports, and real time interrupt.
- Utilizes Intel's high performance 8080 single chip n-channel microcomputer.
- 2.5 µsecond instruction execution time.
- 78 basic instructions including the entire 8008 instruction set.
- Direct addressing of up to 64K bytes of any speed ROM, PROM, or RAM memory.
- Unlimited subroutine nesting.
- Seven working registers six 8-bit general purpose registers and an 8-bit accumulator.
- Separate 16-bit address bus, 8-bit output bus and 3 multiplexed 8-bit input busses for I/O input, memory input and interrupt data.
- Direct addressing of 256 input and 256 output ports.
- Multiple level real time interrupt capability.
- Direct memory access capability.
- All buses TTL compatible.

### imm8-61 I/O Module

- Four 8-bit input and four 8-bit latching output ports.
- Directly compatible with imm8-83 central processor module.
- Integral asynchronous serial data communications capability and teletype interface.
- Jumper selectable transmission rates of 110, 1200 or 2400 baud.
- Crystal controlled clock.
- Capable of high speed serial communications to 9600 baud.
- TTL compatible.

#### imm8-63 Output Module

- Eight 8-bit latching output ports.
- Directly compatible with imm8-83 central processor module.
- Decoding provided for the selection of up to 256 individual output ports.
- TTL compatible.

# **MICROCOMPUTER MODULES**

### COMMON SYSTEM MODULES

#### imm6-26 PROM Memory Module

- Provides sockets for up to sixteen 1702A electrically programmable and erasable PROMs for a system's fixed program memory (maximum 4K bytes/module).
- For volume requirements, Intel 2048-bit mask programmed MOS ROMs (1302) may be substituted in the same module.

### imm6-28 RAM Memory Module

- A 4K x 8 n-channel MOS memory system using Intel's 1024-bit Static RAM (2102).
- Address latching, data latching, and module select decoding are provided on the card.
- Provides program storage for up to 4K instructions.

# **CONVERSION KITS**

#### imm4-88

The imm4-88 conversion kit provides an upgrade path for Intellec<sup>®</sup>4/MOD 4 microcomputer development systems. It includes all the hardware and software required to fully support 4040 CPU based microcomputer system development.

The conversion kit contains an imm4-43 CPU module, new memory controller, new front panel, and any software required.

#### imm6-70 Universal Prototype Module

- Accommodates 14, 10, 24, or 40 pin wire wrap sockets (maximum of 52 16-pin sockets).
- Provides breadboard capability for developing custom and specialized interface circuits.

#### imm6-72 Module Extender

 Extends Intellec modules out of card chassis for ease in test and system debugging.

#### imm6-76 PROM Programmer Module

 Provides all timing and level shifting circuitry for programming Intel's programmable and erasable 1702A PROMs.

### imm8-88

The imm8-88 conversion kit provides an upgrade path for Intellec<sup>®</sup>8/MOD 8 microcomputer development systems. It includes all the hardware and software products required to fully support 8080 CPU based microcomputer system development. With the imm8-88 conversion kit installed in an Intellec 8/MOD 8, complete 8080 CPU hardware and software development capability is provided.

The conversion kit is installed by simply plugging in the three new hardware modules in the appropriate Intellec 8/ MOD 8 chassis connectors and installing the new system monitor. The system can be quickly reconfigured to support 8080 CPU chip development by replacing the original boards and system monitor.

### BAREBONES SYSTEMS

### imm8-81 Barebones 8

- Complete 8008 CPU based microcomputer subsystem composed of Intel microcomputer modules which are housed in a card cage and interconnected by a printed circuit backplane with card sockets.
- Contains the following modules: \*
  imm8-82 Central Processor Module
  imm6-26 PROM Memory Module
  imm6-28 RAM Memory Module (4K Bytes)
  imm8-60 I/O Module
- 12 additional sockets available for optional modules.
- Rack mountable chassis.

#### imm8-85 Barebones 80

Same as 8-81 except the following modules are used:\*

imm8-83 Central Processor Module imm6-26 PROM Memory Module imm6-28 RAM Memory Module (4K Bytes) imm8-61 I/O Module

\*See page 6-47 for module descriptions.

NOTE: Due to necessary wiring changes, these conversions are done at the Intel factory. Contact local Intel salesmen or representatives for instructions.

## MCS PROTOTYPE SYSTEMS

Intel distributors are now stocking five new systems which enable even more companies to take advantage of the benefits of microcomputers at very low cost. The systems may be used to prototype products and will make low volume manufacturing more economical.

These prototype systems provide the designer with a wide range of price and performance choices . . . from lowest cost to highest performance. Additional prototype systems will be offered as newer microcomputer components are developed.

| System Number   | System Composition   |
|-----------------|--|
| MCS-80 System A | 1 Model 8080 CPU<br>8 Model 8107A, 4096 x 1 Dynamic RAMs<br>8 Model 8212, Bipolar 8-bit I/O ports<br>1 Model 8702A, 256 x 8 PROM   |
| MCS-80 System B | 1 Model 8080 CPU<br>8 Model 8102-2, 1024 x 1 Static<br>N-Channel RAMs<br>8 Model 8212, Bipolar 8-bit I/O ports<br>1 Model 8702A, 256 x 8 PROM  |
| MCS-8 System A  | 1 Model 8008-1 CPU<br>8 Model 8102, 1024 x 1 Static RAMs<br>8 Model 8212, 8-bit I/O Latches<br>1 Model 8205, 1-Of-8 Decoder<br>1 Model 8702A-4, 256 x 8 PROM   |
| MCS-40 System A | <ol> <li>Model 4040 CPU</li> <li>Model 4002-1, 320-bit RAM and<br/>4-bit output port</li> <li>Model 4003, Shift Register</li> <li>Model 4289, Standard Memory and<br/>I/O Interface</li> <li>Model 4702A, 2048-bit electrically<br/>Programmable ROM</li> </ol>  |
| MCS-4 System A  | <ol> <li>Model 4004 CPU</li> <li>Model 4002-1, 320-bit RAM and<br/>4-bit output port</li> <li>Model 4003, Shift Register</li> <li>Model 4008, Standard Memory and<br/>I/O Interface Set</li> <li>Model 4009, Standard Memory and<br/>I/O Interface Set</li> <li>Model 4009, Standard Memory and<br/>I/O Interface Set</li> <li>Model 4702A, 2048-bit electrically</li> </ol> |
|                 | I/O Interface Set  |

## **CROSS PRODUCT SOFTWARE**

The following support software is written in ANSI Standard FORTRAN IV and will execute on most large scale computer systems which have a FORTRAN IV Compiler and a minimum 32-bit integer format. The FORTRAN IV source code of each program is shipped on magnetic tape in the following format:

9 TRACK 800 BPI 80 Byte unblocked records EBCDIC character code unlabeled tape

These software products are also available on the following timesharing services:

| Tymshare                 | U.S., U.K., France |  |
|--------------------------|--------------------|--|
| General Electric         | U.S., Canada       |  |
| United Computing Systems | U.S.               |  |
| Honeywell                | Europe, Australia  |  |
| Dentsu                   | Japan              |  |
| Timesharing LTD.         | U.K., Belgium      |  |
|                          |                    |  |

Contact each timesharing service for further information.

| Product              | Description  |  |  |
|----------------------|--|--|--|
| MCS-4                |  |  |  |
| MAC 4 <sup>™</sup>   | Macro Assembler – Translates symbolic assembly language into MCS-4 machine code.   |  |  |
| SIM 4                | Simulator – Simulates execution of the 4004 CPU including execution of all 46 instructions and I/O operations.   |  |  |
| MCS-40               |  |  |  |
| MAC 4 <sup>™</sup>   | Macro Assembler – Translates symbolic assembly language into MCS-40 machine code.  |  |  |
| MCS-8                |  |  |  |
| MAC 8 <sup>™</sup>   | Macro Assembler – Translates symbolic assembly languag into MCS-8 machine code.  |  |  |
| INTERP/8             | Simulator – Simulates execution of the 8008 CPU including execution of all 48 instructions and I/O operations.   |  |  |
| PL/M <sup>™</sup> 8  | High-level Systems Language Compiler — Translates a source<br>program written in PL/M, Intel's systems programming lan<br>guage, into MCS-8 machine code.  |  |  |
| MCS-80               |  |  |  |
| MAC 80 <sup>™</sup>  | Macro Assembler – Translates symbolic assembly language into MCS-80 machine code.  |  |  |
| INTERP/80            | Simulator – Simulates execution of the 8080 CPU includin<br>execution of all 78 instructions, I/O operations, the stac<br>and interrupt systems.           |  |  |
| PL/M <sup>™</sup> 80 | High-level Systems Language Compiler — Translates a source<br>program written in PL/M, Intel's systems programming lan<br>gauge, into MCS-80 machine code. |  |  |

# INTELLEC<sup>®</sup> RESIDENT SOFTWARE

### System Monitor

- PROM resident for instant operation
- Manual or paper tape loading of programs
- Program Execution from RAM or PROM
- Alteration and display of RAM memory
- PROM programming and listing
- BNPF or HEX format paper tape
- Alteration and display of CPU registers (MOD 80 only)
- CPU breakpoint capability (MOD 80 only)

### Assembler

The assembler translates symbolic assembly language into machine code:

- Built-in paper tape editor (MOD 4 and MOD 40)
- Provides source listing with address
- Error messages
- Hexadecimal output format
- 3 Pass assembler
- Full macro capability (MOD 8 and MOD 80 only)
- Conditional assembly capability (MOD 8 and MOD 80 only)
- Compatible with cross assemblers

### Text Editor

The text editor provides powerful features for creation and correction of programs.

Editor includes following commands:

string search substitution insertion deletion

| Intellec | System Monitor | Assembler | Text Editor |
|----------|----------------|-----------|-------------|
| 4/MOD 4  | x              | x         |             |
| 4/MOD 40 | a x a          | ×         |             |
| 8/MOD 8  | x              | X         | х           |
| 8/MOD 80 | x              | ×         | Х           |

### SUPPORT SOFTWARE

### MCS USER'S LIBRARY

Intel supports a Microcomputer User's Library for each of its 4004/4040 and 8008/8080 CPU's. Members of each library receive a manual containing documentation for each program in the library. Members also receive updates quarterly on new programs as they are received.

Each manual contains a program index, a brief description of each program, and a complete assembly language and hex code listing. All program documentation is supplied in the same format. User contributed programs are invited and submittal forms are available from Intel. Memberships are available free of charge to all accepted contributors. Contact intel for full details.

A partial listing of programs already in these libraries is given below.

### 4004/4040

- Cross Assembler for PDP-8
- BNPF Tape Generator for PDP-8
- MCS-4 Simulator for PDP-8
- Chebyshev Approximation Functions
- Parity Checker/Generator
- Delay Subroutines
- Cross Assembler for NOVA
- Bit Manipulation Routine

### 8008/8080

- Floating Point Arithmetic Package
- Floating Point I/O Conversion Package
- 8-Bit Multiply
- 8-Bit Divide
- 16-Bit Multiply

- 16-Bit Divide
- Signed 16-Bit Multiply
- PROM Programming Routine
- 24-Bit Multiply
- Quicksort

#### A family architecture

To reduce component count as far as practical, a multi-chip LSI microcomputer set must be designed as a complete, compatible family of devices. The omission of a bus or a latch or the lack of drive current can multiply the number of miscellaneous SSI and MSI packages to a dismaying extent—witness the reputedly LSI minicomputers now being offered which need over a hundred extra TTL packages on their processor boards to support one or two custom LSI devices. Successful integration should result in a minimum of extra packages, and that includes the interrupt and the input/output systems.


With this objective in mind, the Intel Schottky bipolar LSI microcomputer chip set was developed. Its two major components, the 3001 Microprogram Control Unit (MCU) and the 3002 Central Processing Element (CPE), may be combined by the digital designer with standard bipolar LSI memory to construct high-performance controller-processors (Fig. 1) with a minimum of ancillary logic.

Among the features that minimize package count and improve performance are: the multiple independent data and address busses that eliminate time multiplexing and the need for external latches; the three-state output buffers with high fanout that make bus drivers unnecessary except in the largest systems, and the separate output-enable logic that permits bidirectional busses to be formed simply by connecting inputs and outputs together.

Each CPE represents a complete two-bit slice through the data-processing section of a computer. Several CPEs may be arrayed in parallel to form a processor of any desired word length. The MCU, which together with the microprogram memory, controls the step-by-step operation of the processor, is itself a powerful microprogramed state sequencer.

Enhancing the performance and capabilities of these two components are a number of compatible computing elements. These include a fast look-ahead carry generator, a priority interrupt unit, and a multimode latch buffer. A complete summary of the first available members of this family of LSI computing elements and memories is given in the table on this page.

| 3001  | Microprogram control unit                 |
|-------|---|
| 3002  | Central processing element                |
| 3003  | Look-ahead carry generator                |
| 3212  | Multimode latch buffer                    |
| 3214  | Priority interrupt unit                   |
| 3216  | Noninverting bidirectional bus driver     |
| 3226  | Inverting bidirectional bus driver        |
| 3601  | 256-by-4-bit programable read-only memory |
| 3604  | 512-by-8-bit programable read-only memory |
| 3301A | 256-by-4-bit read-only memory             |
| 3304A | 512-by-8-bit read-only memory             |



1. Bipolar microcomputer. Block diagram shows how to implement a typical 16-bit controller-processor with new family of bipolar computer elements. An array of eight central processing elements (CPEs) is governed by a microprogram control unit (MCU) through a separate read-only memory that carries the microinstructions for the various processing elements. This ROM may be a fast, off-the-shelf unit.

#### **CPEs form a processor**


Each CPE (Fig. 2) carries two bits of five independent busses. The three input busses can be used in several different ways. Typically, the K-bus is used for microprogram mask or literal (constant) value input, while the other two input busses, M and I, carry data from external memory or input/output devices. D-bus outputs are connected to the CPE accumulator; A-bus outputs are connected to the CPE memory address register. As the CPEs are wired together, all the data paths, registers, and busses expand accordingly.

Certain data operations can be performed simply by connecting the busses in a particular fashion. For example, a byte exchange operation, often used in datacommunications processors, may be carried out by wiring the D-bus outputs back to the I-bus inputs, exchanging the high-order outputs and low-order inputs. Several other discretionary shifts and rotates can be accomplished in this manner.

A sixth CPE bus, the seven-line microfunction bus, controls the internal operation of the CPE by selecting the operands and the operation to be performed. The arithmetic function section, under control of the microfunction bus decoder, performs over 40 Boolean and binary functions, including 2's complement arithmetic and logical AND, OR, NOT, and exclusive-NOR. It increments, decrements, shifts left or right, and tests for zero. Unlike earlier MSI arithmetic-logic units, which contain many functions that are rarely used, the microfunction decoder selects only useful CPE operations. Standard carry look-ahead outputs, X and Y, are generated by the CPE for use with available look-ahead devices or the Intel 2002 Lock alread Carry Generator. Independent carry input, carry output, shift input, and shift output lines are also available.

What's more, since the K-bus inputs are always ANDed with the B-multiplexer outputs into the arithmetic function section, a number of useful functions that in conventional MSI ALUs would require several cycles are generated in a single CPE microcycle. The type of bit masking frequently done in computer control systems can be performed with the mask supplied to the K-bus directly from the microinstruction.

Placing the K-bus in either the all-one or all-zero state will, in most cases, select or deselect the accumulator in the operation, respectively. This toggling effect of the K-bus on the accumulator nearly doubles the CPE's repertoire of microfunctions. For instance, with the K-bus in the all-zero state, the data on the M-bus may be complemented and loaded into the CPE's accumulator. The same function selected with the K-bus in the all-one state will exclusive-NOR the data on the M-bus with the accumulator contents.



2. Central processing element. This element contains all the circuits representing a two-bit-wide slice through a small computer's central processor. To build a processor of word width N, all that's necessary is to connect an array of N/2 CPEs together.

#### Three innovations

The power and versatility of the CPE are increased by three rather novel techniques. The first of these is the use of the carry lines and logic during non-arithmetic operations for bit testing and zero detection. The carry circuits during these operations perform a word-wide logical OR (ORing adjacent bits) of a selected result from the arithmetic section. The value of the OR, called the carry OR, is passed along the carry lines to be ORed with the result of an identical operation taking place simultaneously in the adjacent higher-order CPE.


Obviously, the presence of at least one bit in the logical 1 state will result in a true carry output from the highest-order CPE. This output, as explained later, can be used by the MCU to determine which microprogram sequence to follow. With the ability to mask any desired bit, or set of bits, via the K-bus inputs included in the carry OR, a powerful bit-testing and zero-detection facility is realized.

The second novel CPE feature is the use of three-state outputs on the shift right output (RO) and carry output (CO) lines. During a right shift operation, the CO line is placed in the high-impedance (Z) state, and the shift data is active on the RO line. In all other CPE operations, the RO line is placed in the Z state, and the carry data is active on the CO line. This permits the CO and RO lines to be tied together and sent as a single rail input to the MCU for testing and branching. Left shift operations utilize the carry lines, rather than the shift lines, to propagate data.

The third novel CPE capability, called conditional clocking, saves microcode and microcycles by reducing the number of microinstructions required to perform a given test. One extra bit is used in the microinstruction to selectively control the gating of the clock pulse to the central processor (CP) array. Momentarily freezing the clock (Fig. 3) permits the CPE microfunction to be performed, but stops the results from being clocked into the specified registers. The carry or shift data that results from the operation is available because the arithmetic section is combinatorial, rather than sequential. The data can be used as a jump condition by the MCU and in this way permits a variety of nondestructive tests to be performed on register data.

#### **Microprogram control**

The classic form of microprogram control incorporates a next-address field in each microinstruction-any



**3. Conditional clock.** This feature permits an extra bit in microinstruction to selectively control gating of clock pulse to CP array. Carry or shift data thus made available permits tests to be performed on data with fewer microinstructions.

other approach would require some type of program counter. To simplify its logic, the MCU (Fig. 4) uses the classic approach and requires address control information from each microinstruction. This information is not, however, simply the next microprogram address. Rather, it is a highly encoded specification of the next address and one of a set of conditional tests on the MCU bus inputs and registers.

The next-address logic and address control functions of the MCU are based on a unique scheme of memory addressing. Microprogram addresses are organized as a two-dimensional array or matrix. Unlike in ordinary memory, which has linearly sequenced addresses, each microinstruction is pinpointed by its row and column address in the matrix. The 9-bit microprogram address specifies the row address in the upper 5 bits and the column address in the lower 4 bits. The matrix can therefore contain up to 32 row addresses and 16 column addresses for a total of 512 microinstruction addresses.


The next-address logic of the MCU makes extensive use of this addressing scheme. For example, from a particular row or column address, it is possible to jump either unconditionally to any other location in that row or column or conditionally to other specified locations, all in one operation. For a given location in the matrix there is a fixed subset of microprogram addresses that may be selected as the next address. These are referred to as a jump set, and each type of MCU address control jump function has a jump set associated with it.

Incorporating a jump operation in every microinstruction improves performance by allowing processing functions to be executed in parallel with program branches. Reductions in microcode are also obtained because common microprogram sequences can be shared without the time-space penalty usually incurred by conditional branching.

Independently controlled flag logic in the MCU is available for latching and controlling the value of the carry and shift inputs to the CP array. Two flags, called C and Z, are used to save the state of the flag input line. Under microprogram control, the flag logic simultaneously sets the state of the flag output line, forcing the line to logical 0, logical 1, or the value of the C or Z flag.

The jump decisions are made by the next-address logic on the basis of: the MCU's current microprogram address; the address control function on the accumulator inputs; and the data that's on the macroinstruction (X) bus or in the program latch or in the flags. Jump decisions may also be based on the instantaneous state of the flag input line without loading the value in one of the flags. This feature eliminates many extra microinstructions that would be required if only the flag flipflop could be tested.

Microinstruction sequences are normally selected by the operation codes (op codes) supplied by the microinstructions, such as control commands or user instructions in main memory. The MCU decodes these commands by using their bit patterns to determine which is to be the next microprogram address. Each decoding results in a 16-way program branch to the desired microinstruction sequence.



4. Microprogram control unit. The MCU's two major control functions include controlling the sequence of microprograms fetched from the microprogram memory, and keeping track of the carry inputs and outputs of the CP array by means of the flag logic control.

#### Cracking the op codes


For instance, the MCU can be microprogramed to directly decode conventional 8-bit op codes. In these op codes the upper 4 bits specify one of up to 16 instruction classes or address modes, such as register, indirect, or indexed. The remaining bits specify the particular subclass such as ADD, SKIP IF ZERO, and so on. If a set of op codes is required to be in a different format, as may occur in a full emulation, an external pre-decoder, such as ROM, can be used in series with the X-bus to reformat the data for the MCU.

In rigorous decoding situations where speed or space is critical, the full 8-bit macroinstruction bus can be used for a single 256-way branch. Pulling down the load line of the MCU forces the 8 bits of data on the X-bus (typically generated by a predecoder) directly into the microprogram address register.

The data thus directly determines the next microprogram address which should be the start of the desired microprogram sequence. The load line may also be used by external logic to force the MCU, at power-up, into the system re-initialization sequence. From time to time, a microprocessor must examine the state of its interrupt system to determine whether an interrupt is pending. If one is, the processor must suspend its normal execution sequence and enter an interrupt sequence in the microprogram. This requirement is handled by the MCU in a simple but elegant manner.

When the microprogram flows through address row 0 and column 15, the interrupt strobe enable line of the MCU is raised. The interrupt system, an Intel 3214 Interrupt Control Unit, responds by disabling the row address outputs of the MCU via the enable row address line, and by forcing the row entry address of the microprogram interrupt sequence onto the row address bus. The operation is normally performed just before the macroinstruction fetch cycle, so that a macroprogram is interrupted between, not during, macroinstructions.

The 9-bit microprogram address register and address bus of the MCU directly address 512 microinstructions. This is about twice as many as required by the typical 16-bit disk-controller or central processor.



5. Microinstruction format. Only a generalized microinstruction format can be shown since allocation of bits for the mask field and optional processor functions depends on the wishes of the designer and the tradeoffs he decides to make.

Moreover, multiple 512 microinstruction memory planes can easily be implemented simply by adding an extra address bit to the microinstruction each time the number of extra planes is doubled. Incidentally, as the number of bits in the microinstruction is increased, speed is not reduced. The additional planes also permit program jumps to take place in three address dimensions instead of two.

Because of the tremendous design flexibility offered by the Intel computing elements, it is impossible to describe every microinstruction format exactly. But generally speaking, the formats all derive from the one in Fig. 5. The minimum width is 18 bits: 7 bits for the address control functions, plus 4 bits for the flag logic control; plus 7 bits for the CPE microfunction control.

More bits can be added to the microinstruction format to provide such functions as mask field input to the CP array, external memory control, conditional clocking, and so on. Allocation of these bits is left to the designer who organizes the system. He is free to trade off memory costs, support logic, and microinstruction cycles to meet his cost/performance objectives.

#### Microprograming technology

Microprogram: A type of program that directly controls the operation of each functional element in a microprocessor.

MicroInstruction: A bit pattern that is stored in a microprogram memory word and specifies the operation of the individual LSI computing elements and related subunits, such as main memory and input/output interfaces.

Microinstruction sequence: The series of microinstructions that the microprogram control unit (MCU) selects from the microprogram to execute a single macroinstruction or control command. Microinstruction sequences can be shared by several macroinstructions.

■ MacroInstruction: Either a conventional computer instruction (e.g. ADD MEMORY TO REGISTER, IN-CREMENT, and SKIP, etc.) or device controller command (e.g., SEEK, READ, etc.).

#### The cost/performance spectrum

The total flexibility of the Intel LSI computing elements is demonstrated by the broad cost/performance spectrum of the controllers and processors that can be constructed with them. These include:

High-speed controllers, built with a stand-alone ROM-MCU combination that sequences at up to 10 megahertz; it can be used without any CPEs as a system state controller.

• Pipelined look-ahead carry controller-processors, where the overlapped microinstruction fetch/execute cycles and fast-carry logic reduce the 16-bit add time to less than 125 nanoseconds.

• Ripple-carry controller processors (a 16-bit design adds the contents of two registers in 300 nanoseconds).


• Multiprocessors, or networks of any of the above controllers and processors, to provide computation, interrupt supervision, and peripheral control.

These configurations represent a range of microinstruction execution rates of from 3 million to 10 million instructions per second, or up to two orders of magnitude faster, for example, than p-channel microprocessors. Moreover, the increases in processor performance are achieved with relative simplicity. A ripple-carry 16-bit processor uses one MCU, eight CPEs, plus microprogram memory. One extra computing element, the 3003 Look-ahead Carry Generator, enhances the processor with fast carry. Increasing speed further by pipelining, the overlap of microinstruction fetch and execute cycles, requires a few D-type MSI flip-flops.


At the multiprocessor level, the microprogram memory, MCU, or CPE devices can be shared. A 16-bit processor, complete with bus control and microprogram memory, requires some 20 bipolar LSI packages and half that many small-scale ICs. In this configuration, it replaces an equivalent MSI TTL system having more than 200 packages.

Furthermore, systems built with this large-scale integrated circuitry are much smaller and less costly and consume less energy than equivalent designs using lower levels of transistor-transistor-logic integration. Even allowing for ancillary logic circuits, the new bipolar computing elements cut 60% to 80% off the package count in realizing most of today's designs made with small- or medium-scale-integrated TTL.

### **TYPICAL CONFIGURATIONS**



Ripple-Carry Configuration (N 3002 CPE's)



Carry Look-Ahead Configuration With Ripple Through the Left Slice (32 Bit Array)

### **BIPOLAR MICROPROCESSOR**

## 3001

### MICROPROGRAM CONTROL UNIT

The Intel<sup>®</sup>3001 Microprogram Control Unit (MCU) controls the sequence in which microinstructions are fetched from the microprogram memory. Its functions include the following:


- Maintenance of the microprogram address register.
- Selection of the next microinstruction based on the contents of the microprogram address register.
- Decoding and testing of data supplied via several input busses to determine the microinstruction execution sequence.
- Saving and testing of carry output data from the central processor (CP) array.
- Control of carry/shift input data to the CP array.
- Control of microprogram interrupts.

### 3002


### CENTRAL PROCESSING ELEMENT

The Intel<sup>®</sup>3002 Central Processing Element contains all of the circuits that represent a 2-bit wide slice through the data processing section of a digital computer. To construct a complete central processor for a given word width N, it is simply necessary to connect an array of N/2 CPEs together. When wired together in such an array, a set of CPEs provide the following capabilities:

- 2's complement arithmetic
- Logical AND, OR, NOT and exclusive-OR
- Incrementing and decrementing
- Shifting left or right
- Bit testing and zero detection
- Carry look-ahead generation
- Multiple data and address busses








### **BIPOLAR MICROPROCESSOR**

# 3003 LOOK-AHEAD CARRY GENERATOR

The Intel®3003 Look-Ahead Carry Generator (LCG) is a high speed circuit expable of anticipating a carry across a full 16-bit 3002 Central Processing Array. When used with a larger 3002 CP Array multiple 3003 carry generators provide high speed carry look-ahead capability for any word length.


The LCG accepts eight pairs of active high cascade inputs (X, Y) and an active low carry input and generates active low carries for up to eight groups of binary adders.



# 3214 INTERRUPT CONTROL UNIT

The Intel<sup>®</sup>3214 Interrupt Control Unit (ICU) implements multi-level interrupt capability for systems designed with Series 3000 computing elements.


The ICU accepts an asynchronous interrupt strobe from the 3001 Microprogram Control Unit or a bit in microprogram memory and generates a synchronous interrupt acknowledge



and an interrupt vector which may be directed to the MCU or CP Array to uniquely identify the interrupt source. The ICU is fully expandable in 8-level increments and provides the following system capabilities:

- 80 ns Cycle Time

Eight unique priority levels per ICU Automatic Priority Determination Programmable Status N-level expansion capability Automatic interrupt vector generation



| 7 | 1<br>2<br>3<br>4<br>5<br>6<br>7<br>8<br>9<br>10<br>11<br>12 | 3214 | 24         Vcc           23         ECCS           22         Fr,           21         Fr,           20         Fr,           19         Fr,           18         Fr,           17         Fr,           16         Fr,           16         Fr,           14         ENLICE           13         ETLICE |
|---|---|------|--|
|   |   |      |  |

# 3301A


# HIGH SPEED FULLY DECODED 1024 BIT READ ONLY MEMORY

The 3301A is a fully decoded 1024 bit read only memory organized as 256 words by 4-bits. It is a higher speed version of the 3301 and is a direct pin for pin replacement of the 3301. Its performance is specified over the complete ambient temperature range of  $0^{\circ}$ C to 75°C and a V<sub>CC</sub> supply voltage range of 5V ±5%. The 3301A is programmed at the final step of processing which allows fast turnaround.

Access time is 45 nanoseconds.

The OR-tie capability and the 2 chip select inputs of the 3301A allow easy memory expansion into larger word and bit lengths.

The 3301A is mask programmed to customized patterns. Ideal applications are in microprogramming and table look-up.



Α3

A4 A5 A6

A<sub>1</sub>

03

0,


# 3304 A

# 4096 BIT BIPOLAR READ ONLY MEMORY

The 3304A is a 4096 bit mask programmable readonly memory which is organized as 512 words by 8bits. Electrical performance is specified over the complete ambient temperature range of 0°C to 75°C and  $V_{CC}$  supply voltage range of 5V ±5%.

Access time is 70 nanoseconds.

The high bit density of the 3304A offers usage in applications in look-up tables, microporgramming, code conversion, logic function generation, or character generation.



### 



DECODER

### PROMs

# 3601, 3601-1

### HIGH SPEED 1024 BIT PROM ELECTRICALLY PROGRAMMABLE


The Intel 3601 and 3601-1 are 1024 bit (256 word by 4-bit) electrically programmable ROMs ideally suited for uses where fast turnaround and pattern experimentation are important such as in prototypes or in small production volume systems. The PROMs are manufactured with all outputs low and logic high output levels can be electrically programmed in selected bit locations. The same address inputs are used for both programming and reading.

The 3601 access time is 70 nanoseconds.

The 3601-1 access time is 50 nanoseconds.

The 3601 and 3601-1 are pin compatible with the Intel<sup>®</sup> metal mask 3301A ROM. The 3301A is ideal for large volume and lower cost production runs of systems initially using the PROM.

The 3601 and 3601-1 are manufactured with the highly reliable polycrystalline silicon fuse and the fast switching Schottky barrier diode technology.



Vcc1

20 🗖 cīs,

19 0 053

18 CS

15 106

14 0 05

13 04

ON 3604-ONLYI

23 A8 (MSB) 22 VCC2 (REQUIRED

21 CS1

17 08 (MSB)

16 07

0

0.

0

o

0

### 3604, 3604-6

## HIGH SPEED 4096 BIT PROM ELECTRICALLY PROGRAMMABLE

The 3604 and 3604-6 are high density 4096 bit (512 word by 8-bit) electrically programmable ROMs suitable for uses where fast turnaround and pattern experimentation are important such as in prototypes or in small production volume systems. The PROMs are manufactured with all outputs high and logic low levels can be electrically programmed in selected bit locations.


The 3604 access time is 70 nanoseconds.

The 3604-6 access time is 90 nanoseconds.

For those systems requiring low power dissipation, one should consider the 3604-6. Not only does the 3604-6 dissipate 20% less active power than the 3604, but it also has an added low standby power dissipation feature. Whenever the 3604-6 is deselected, power dissipation is reduced by 70%. The lower cost 3304A-6 metal mask ROM is also available for volume production usage.

The 3604 is pin compatible with the Intel<sup>®</sup>3304A metal mask ROM. The 3304A is ideal for large volume and lower cost production runs of systems initially using the 3604.

The 3604 and 3604-6 are monolithic, high speed, Schottky clamped TTL memory arrays with polycrystalline silicon fuses.




# 3212 MULTI-MODE LATCH BUFFER


The Intel<sup>®</sup>3212 Multi-Mode Latch Buffer is a versatile 8-bit latch with three-state output buffers and built-in device select logic. It also contains an independent service request flip-flop for the generation of central processor interrupts. Because of its multi-mode cap

abilities, one or more 3212's can be used to implement many types of interface and support systems for Series 3000 computing elements including:

- Simple data latches
- Gated data buffers
- Multiplexers
- Bi-directional bus drivers

Interrupting input/output ports







# 3216, 3226 4-BIT PARALLEL BI-DIRECTIONAL BUS DRIVER

The Intel 3216/3226 are high speed 4-bit parallel, bi-directional bus drivers. The 3226 provides inverted I/O. The three-state outputs enable it to isolate and drive external bus structures associated with Series 3000 systems.

The 3216/3226 driver and receiver gates have three-state outputs with PNP inputs. When the drivers or receivers are tri-stated the inputs are disabled, presenting a low current load, typically less than 40  $\mu$ amps, to the system bus structure.





# WF-3000 BIPOLAR SYSTEM DEVELOPMENT SET

The Intel WF-3000 Bipolar System Development Set contains the following members of the Schottky Bipolar LSI Microcomputer Set:

- (2) 3001 Microprogram Control Units
- (10) 3002 Central Processing Elements
- (10) 3601 Bipolar PROMs (256 x 4)

Includes all Computing Elements and High Speed Memory required for the construction of 16, 18, or 20 bit processors and/or High Speed Controllers.

N-Bit Word Expandable. Multi-bus Organization. High Performance MCU Cycle Time — 700ns CPE Cycle Time — 100ns Total System Cycle Time — 150ns\*

\*Guaranteed worst case system cycle time for a 16-bit processor with a fast carry (3003) CP array, 3601-1 PROM Memory and a pipelined architecture. A unique technology updating program insures that all set owners are kept abreast of Bipolar Microcomputer Set developments. This service includes priority mailings of additional design aids – application notes, specification sheets, user manuals – and free samples of new family members.


Upon receipt of the Bipolar system Development Registeration Card, free samples of the following computing elements will be sent to development set owners:

3003 Look-Ahead Carry Generator 3212 Multi-Mode Latch Buffer 3214 Interrupt Control Unit 3226 Inverting Bi-Directional Bus Driver

In addition, free samples of new computing elements will be provided as they are announced throughout 1975.




MICRO COMPUTER



# intel

### Memory Systems

# INTEL SPECIALIZES IN CUSTOM MEMORY CARDS AND SYSTEMS



The above photograph features some of the memory systems that are available from Intel. These are shown as follows:


- (1) 262k x 40 bit memory system 600 ns cycle time with battery backup as part of the power supply drawers.
- (2) 65k x 144 bit memory system with power supply and cabinet. Memory is mounted on hinges for access to either side.
- (3) 65k x 18 bit memory system mounted in a 19" relay rack 450 ns cycle time.
- (4) 32k x 18 bit memory system mounted in a 19" relay rack 450ns cycle time.
- (5) 19" relay rack mountable power supply for use with 65k x 18 memory system listed in #3.
- (6) Various memory cards are shown above that can be rack mounted in a number of configurations and physical sizes.

Contact your local Intel sales representative for further information on any of the above.


### Memory Systems

# INTEL CUSTOM MEMORY SYSTEMS


Intel specializes in the design and manufacture of custom memory systems for individual customer needs. Intel's memory cards are used as the basic building block in the design and manufacture of custom systems. These custom systems can vary in physical size, word length, storage capacity and speed. The following are examples of some of these systems.




in-10 450ns system organized as  $65k \times 36$  with battery backed up power supply and mounted in a 19'' relay rack.



in-50 100ns system organized 1k x 520 bits with chassis for mounting in a 19" relay rack with fan assembly and power supply mounted below the unit.



in-12 650ns system organized as  $128k \times 63$  bits in a free standing cabinet with power supplies and customdesigned interface. Air enters from bottom and is exited through top of unit. All units are modular and accessible from front and back sides.




in-60A 1MHz system organized as 1,440,000 words by 10 bits in a free standing cabinet with power supply and cooling system located below the memory modules. This 14 million bit memory is one of the largest serial memory systems delivered to a customer.

### Memory Systems


# **CUSTOM MEMORY CARDS** Featuring the Use of 1K Memory Components

Intel specializes in the design and manufacture of Custom Memory Cards for individual customer needs. Intel's application engineering experts design and build to your specification or work with you in the definition of one. The specification, once defined, will then be incorporated into a design that will match your card format, speed and timing considerations, and pin outs.


Intel will design and manufacture both shift register and random access memory applications. The following are examples of custom memory cards that have been designed to fulfull customer applications.




 $8k \times 18$  RAM Memory System designed especially for a mini-computer manufacturer, 700ns cycle time. Board size  $-15'' \times 17''$ .




4k x 9 RAM Memory System designed especially for a small data communications user. Features 675 ns speed and needs only two power supply voltages.




1k x 20 RAM Memory System designed to meet a customer's extended temperature ranges. Features a  $1\mu$ s cycle time, needs only one power supply voltage.



 $8k \times 12$  RAM Memory System designed especially for a major computer manufacturer - 650ns cycle time, multi-layer card.



 $32k \times 1$  or  $16k \times 2$  RAM Memory System designed to meet the needs of a customer's error correction logic system. 675 ns cycle time.




 $512k \times 10$  RAM Memory System designed especially for a major telephone company for use in special network monitoring. Features a small card size and 100ns cycle time.

### Memory Systems


# CUSTOM MEMORY CARDS Featuring the Use of 4K Memory Components

As new components are developed by Intel, the Memory Systems Division is the first to evaluate and design around them at the system level. Design technique improvements are incorporated in both standard and custom memory designs. A custom memory system from Intel gives you GUARANTEED PRICE, GUARANTEED PERFORMANCE, and GUARANTEED DELIVERY.


Rights to manufacture are extended after initial production and can be included in our packaged purchase plan. The memory systems below are typical of the type of designs we are manufacturing.




 $8K \times 16$  RAM Memory System. Another cost effective use of our 4K chip design for a serial (CRT) type application.



8K x 18 RAM Memory System designed to double the capacity and reduce the cost of the core memory that it is replacing in a major minicomputer.




 $4K \ge 12$  to  $4K \ge 16$  Serial RAM Memory System with external timing and control. Used to replace an expensive core memory in an intelligent terminal CRT display.



The in-473; 8K  $\times$  17 RAM Memory System used by a major industrial giant with stringent reliability requirements in the demanding environment of a numerical control application.

### Dynamic RAM Memory Systems

# in-10 MEMORY SYSTEM



### in-10 SERIES RAM MEMORY FEATURES:

- Low Cost Memory
- High Reliability
- Modular Expandability
- Module Interchangeability
- Automatic Refresh
- Fast Cycle Time
- Low Power Requirements
- Compact Size
- Field Expandable

The in-10 RAM Memory System is designed to meet the high reliability and low price requirements of large volume memory applications. The in-10 features the use of the Intel 1103 MOS chip. This memory system features a basic 4K x 18 or 8K x 9 configuration consisting of two plug-in boards: A memory board (MU) and a control board (CU). The control board is capable of operating up to 32K words x 18 bits or 65K words x 9 bits.

intal

### SYSTEM in-10 SPECIFICATIONS

### Dimensions:

| Memory Board:       | 8.175 Inches | High |
|---------------------|--------------|------|
| (4K x 18 or 8K x 9) | 10.5 Inches  | Deep |
|                     | 0.5 Inches   | Wide |

To expand to  $32K \times 18$  add 0.5 inches per memory card. Only one control card (CU) is needed for systems up to  $32K \times 18$  or  $64K \times 9$ .

| Memory System: | 8.175 Inches | High |
|----------------|--------------|------|
| (32K x 18)     | 10.5 Inches  | Deep |
|                | 5.0 Inches   | Wide |

### Capacity:

1024, 2048, 4096, 8192 words expandable in cards to 32,768 x 18 or 65,536 x 9 capacity.

#### Word Length:

8, 9, 10, 12, 16, or 18 bits in a single memory card. Longer word lengths can be accommodated by combining memory cards.

#### Cycle Time:

| in-10A | 450 Nanoseconds |
|--------|-----------------|
| in-10  | 450 Nanoseconds |
| in-12  | 675 Nanoseconds |
| in-14  | 850 Nanoseconds |

### Access Time:

| in-10A | 275 Nanoseconds |
|--------|-----------------|
| in-10  | 325 Nanoseconds |
| in-12  | 450 Nanoseconds |
| in-14  | 500 Nanoseconds |

#### **Operational Modes:**


Read Write Read/Modify/Write (Optional)

### Interface Characteristics:

TTL Compatible Standard Input Lines: Cycle Initiate Byte Control Read/Write Standard Output Lines: Data Available Memory Busy

### **Environment:**

| Temperature:       | 0°C to +50°C operating ambient<br>-40°C to +125°C non-operating |  |
|--------------------|---|--|
| Relative Humidity: | Up to 90% with no condensation                                  |  |
| Altitude:          | 0 to 10,000 feet operating<br>Up to 50,000 feet non-operating   |  |



**D.C.** Power Requirement:

| in-10: | Voltage                  | Regulation   |
|--------|--------------------------|--------------|
|        | +3.5V (Stacked on 19.7V) | <u>+</u> 10% |
|        | +19.7                    | <u>+</u> 5%  |
|        | + 5                      | <u>+</u> 5%  |
|        |                          |              |

42 Watts (basic 4K x 18) (16 watts per additional 4K)

| in-12 & 14: | Voltage                  | Regulation   |
|-------------|--------------------------|--------------|
|             | +3.5V (Stacked on 16.7V) | <u>+</u> 10% |
|             | +16.7                    | <u>+</u> 5%  |
|             | + 5                      | <u>+</u> 5%  |

35 Watts (basic 4K x 18) (12 watts per additional 4K)

#### Features:


Byte Control (2 Zones Maximum) Module Select Address Register Data Register (Optional) Basic System Available As 4K x 18 or 8K x 9

### **Special Options:**

INTEL also offers the in-10 mounted in a card chassis. This chassis is designed for mounting in 19" relay racks.



# in-26 MEMORY SYSTEM



### in-26 SERIES RAM MEMORY FEATURES

- Low Cost Memory
- High Reliability
- Modular Expandability
- Module Interchangeability
- Fast Cycle Time
- Low Power Requirements
- Compact Size
- Field Expandable
- 1 Power Supply Voltage

The in-26 RAM Memory System is designed to meet the high reliability and low cost requirements of random access buffer storage applications. The in-26 features a complete memory system on a single PC board. This memory system has a basic capacity of  $4k \times 10$  and can be expanded to  $16k \times 10$ . It is also available in capacities as small as  $1k \times 10$ . The compact size of this system makes it ideal for use as a buffer main memory storage for various computer peripheral applications. This memory system is designed especially to interface with the MCS-4/MCS-8 series micro processors.

(Refer to SIM8-01/in-26 Application Note.)

### SYSTEM in-26 SPECIFICATIONS

### Dimensions:

| Memory Board: | 8.175 Inches High |
|---------------|-------------------|
| (4k x 10)     | 6.0 Inches Deep   |
|               | 0.5 Inches Wide   |

### Capacity:

1024, 2048, and 4096 words expandable to 16k words by the addition of memory cards.

### Word Length:

4, 6, 8, 9, 10 bits per card. Longer words can be made by adding additional memory cards.

### **Cvcle Time:**

| in-26   | 900 Nanoseconds |
|---------|-----------------|
| in-26-1 | 600 Nanoseconds |
| in-26-2 | 475 Nanoseconds |
| in-26-3 | 375 Nanoseconds |

### Access Time:

| in-26   | 900 Nanoseconds |
|---------|-----------------|
| in-26-1 | 600 Nanoseconds |
| in-26-2 | 475 Nanoseconds |
| in-26-3 | 375 Nanoseconds |

### **Operational Modes:**

Read (NDRO) Write Read/Modify/Write

### Interface Characteristics:

TTL Compatible Standard Input Lines: Cycle Initiate Board Select Read/Write Standard Output Lines: Data Available Memory Busy

AND DESCRIPTION OF THE OWNER OF T

### **Environment:**

| Temperature:  | 0°C to +50°C operating ambient<br>-40°C to +125°C non-operating |                                      |
|---------------|---|--------------------------------------|
| Relative Humi |   | Up to 90% no condensation            |
| Altitude:     |   | 0 feet operating<br>et non-operating |

### **DC Power Requirement:**

in-26

+5V ± 5%

### Features:

Board Select Address Register Low Power Standby Operation Single Board System One Connector Per System One Voltage

### **Special Options:**

Intel also offers the in-26 mounted in a card chassis. This chassis is available in a variety of sizes and can be set up for future expansion of the memory without changing the basic chassis.






**Dynamic RAM Memory Systems** 



# in-30 MEMORY SYSTEM



### in-30 SERIES RAM MEMORY FEATURES:

- Fastest MOS Memory
- High Reliability
- Modular Expandability
- Module Interchangeability
- Automatic Refresh
- Fast Cycle Time
- Low Power Requirements
- Compact Size
- Field Expandable

The in-30 RAM Memory System is modular, built for standard expansion in off-the-shelf memory board (MU) increments of  $4K \times 18$  or  $8K \times 9$ . A single control board (CU) is capable of operating up to  $32K \times 18$  or  $65K \times 9$ . High speed access and cycle times offer maximum performance to price ratio. No adjustments are necessary with in-30 interchangeable modules. Chassis options include completely tested systems in custom configurations.

### SYSTEM in-30 SPECIFICATIONS

### **Dimensions:**

| Memory Board:       | 8.175 Inches | High |
|---------------------|--------------|------|
| (4K x 18 or 8K x 9) | 10.5 Inches  | Deep |
|                     | 0.5 Inches   | Wide |

To expand to  $32K \times 18$  add 0.5 inches per memory card. Only one control card (CU) is needed for systems up to  $32K \times 18$  or  $64K \times 9$ .

| Memory System: | 8.175 Inches | High |
|----------------|--------------|------|
| (32K × 18)     | 10.5 Inches  | Deep |
|                | 5.0 Inches   | Wide |

### Capacity:

1024, 2048, 4096, 8192 words expandable in cards to 32,768 x 18 or 65,536 x 9 capacity.

### Word Length:

8, 9, 10, 12, 16, or 18 bits in a single memory card. Longer word lengths can be accommodated by combining memory cards.

#### Cycle Time:

in-30

330 Nanoseconds

### Access Time:

in-30


200 Nanoseconds

### **Operational Modes:**

Read Write Read/Modify/Write (Optional)

### Interface Characteristics:

TTL Compatible Standard Input Lines: Cycle Initiate Byte Control Read/Write Standard Output Lines: Data Available Memory Busy



| Environment:              |   |
|---------------------------|---|
| Temperature:              | 0°C to +50°C operating ambient<br>-40°C to +125°C non-operating |
| <b>Relative Humidity:</b> | Up to 90% with no condensation                                  |
| Altitude:                 | 0 to 10,000 feet operating<br>Up to 50,000 feet non-operating   |

### **D.C.** Power Requirement:

| in-30      | Voltage | Regulation |
|------------|---------|------------|
|            | -5      | ±5%        |
|            | +12     | ±5%        |
|            | +5      | ±5%        |
| -0.141.1.1 | 1       |            |

50 Watts (basic 4K x 18) (26 watts per additional 4K)

#### Features:

Byte Control (2 Zones Maximum) Module Select Address Register Data Register (Optional) Basic System Available As 4K x 18 or 8K x 9

#### **Special Options:**


INTEL also offers the in-30 mounted in card chassis designed for mounting in 19" and 24" relay racks. UT-30 socket cards allow easy wire wrapping of custom interfaces in the card chassis.

intel

**Dynamic RAM Memory Systems** 



# in-40 MEMORY SYSTEM



### in-40 SERIES RAM MEMORY FEATURES:

- Low Cost Memory
- High Reliability
- High Density
- Modular Expandability
- Module Interchangeability
- Automatic Refresh
- Fast Cycle Time
- Low Power Requirements
- Compact Size
- Field Expandable

The in-40 RAM Memory System is perhaps the highest density memory now available. The interchangeable memory boards (MU) allow expansion in increments of  $16K \times 18$  or  $32K \times 9$  with no adjustments. A single control board (CU) handles up to  $128K \times 18$  or  $256K \times 9$  comprising our lowest cost-per-bit package available. Large and small chassis options include custom configurations with or without power supply and fan assemblies.

### SYSTEM in-40 SPECIFICATIONS

### Dimensions:

| Memory Board:         | 8.175 Inches | High |
|-----------------------|--------------|------|
| (16K x 18 or 32K x 9) | 10.5 Inches  | Deep |
|                       | 0.5 Inches   | Wide |

To expand to  $128K \times 18$  add 0.5 inches per memory card. Only one control card (CU) is needed for systems up to  $128K \times 18$  or  $256K \times 9$ .

| Memory System: | 8.175 Inches | High |
|----------------|--------------|------|
| (128K x 18)    | 10.5 Inches  | Deep |
|                | 5.0 Inches   | Wide |

### Capacity:

4096, 8192, 16,384, 32,768 words expandable in cards to 131,072 x 18 or 262,144 x 9 capacity.

### Word Length:

8, 9, 10, 12, 16, or 18 bits in a single memory card. Longer word lengths can be accommodated by combining memory cards.

### Cycle Time:

| in-40   | 550 Nanoseconds |
|---------|-----------------|
| in-40-1 | 650 Nanoseconds |

### Access Time:

| in-40   | 350 Nanoseconds |
|---------|-----------------|
| in-40-1 | 475 Nanoseconds |

### **Operational Modes:**


Read Write

### Interface Characteristics:

TTL Compatible Standard Input Lines: Cycle Initiate Byte Control Read/Write Standard Output Lines: Data Available Memory Busy

### **Environment:**

| Temperature:            | 0°C to +50°C operating ambient    |
|-------------------------|-----------------------------------|
|                         | -40°C to +125°C non-operating     |
| <b>Relative Humidit</b> | y: Up to 90% with no condensation |
| Altitude:               | 0 to 10,000 feet operating        |
|                         | Up to 50,000 feet non-operating   |



### **D.C.** Power Requirement:

| MU-40:  |                   |            |
|---------|-------------------|------------|
| Voltage | Current (Typical) | Regulation |
| +12V    | 1 Amp             | ±5%        |
| +5V     | 1 Amp             | ±5%        |
| -5V     | <100 Milliamps    | ±5%        |
| CU-40:  |                   |            |
| Voltage | Current (Typical) | Regulation |
| +5V     | 1.3 Amp           | ±5%        |

#### Features:

Byte Control (2 Zones Maximum) Module Select Address Register Data Register (Optional) Basic System Available As 16K x 18 or 32K x 9

### Special Options:


INTEL also offers the in-40 mounted in card chassis designed for mounting in 19" and 24" relay racks. UT-40 socket cards allow easy wire wrapping of custom interfaces in the card chassis.

# intel®

**Dynamic RAM Memory Systems** 

# NEW

# in-41E MEMORY SYSTEM (Euroboard Format)



### in-41E SERIES RAM MEMORY FEATURES:

- Low Cost Memory
- High Reliability
- Module Expandability
- Module Interchangeability
- Automatic Refresh
- Fast Cycle Time
- Low Power Requirements
- Compact Size
- Field Expandable
- Master/Slave Operation
- Complete Control on each Board
- Address and Data Registers

The in-41E RAM Memory System is perhaps the highest density memory now available on Euroboards. The interchangeable memory boards (MU) allow expansion in increments of  $8K \times 18$  or  $16K \times 9$  with no adjustments. A single control board (CU) handles up to  $64K \times 18$  or  $128K \times 9$  comprising our lowest cost-per-bit package available. This memory system features a fast access and cycle time, high density and the use of a 4K RAM as the storage device.

7-14

### SYSTEM in-41E SPECIFICATIONS

### Dimensions:

| Memory Board: | 160   | mm | High |
|---------------|-------|----|------|
| (8K x 18)     | 233.4 | mm | Deep |
|               | 12.7  | mm | Wide |

To expand to  $64K \times 18$ , add 12.7 mm per memory card.

### Capacity:

8,192 words expandable in cards to 65, 536 x 18 storage capacity or  $128K \times 9$ .

### Word Length:

Up to 18 bits in a single memory card. Longer word length can be accommodated by combining memory cards.

### Cycle Time:

| in-41 | E   |  |
|-------|-----|--|
| in-41 | E-1 |  |

550 Nanoseconds 650 Nanoseconds

### Access Time:

| in-41E   |  |
|----------|--|
| in-41E-1 |  |

350 Nanoseconds 475 Nanoseconds

### **Operational Modes:**

Read (NDRO) Write

### **Interface Characteristics:**


TTL Compatible Standard Input Lines: Cycle Initiate Byte Control Read/Write Standard Output Lines: Data Available Memory Busy

### Address Input:

12 - 17 lines, binary, single ended.

### Environment:

| Temperature:       | 0°C to +50°C operating ambient<br>-40°C to +125°C non-operating |
|--------------------|---|
| Relative Humidity: | Up to 90% with no condensation                                  |
| Altitude:          | 0 to 10,000 feet operating                                      |
|                    | Up to 15,000 feet non-operating                                 |



### **D.C.** Power Requirements:

| MU-41E:     | Selected          |              |
|-------------|-------------------|--------------|
| Voltage     | Current (Typical) | Regulation   |
| +12V        | 1.4 Amps          | ±5%          |
| +5V         | 1.0 Amps          | ±5%          |
| -5V         | 50 Milliamps      | ±5%          |
| MU-41E:     | Unselected        |              |
| Voltage     | Current (Typical) | Regulation   |
| +12V        | 0.142 Amps        | ±5%          |
| +5V         | 1.0 Amps          | ±5%          |
| -5V         | 50 Milliamps      | ±5%          |
| CU-41E:     |                   |              |
| Voltage     | Current (Typical) | Regulation   |
| +5V         | 1.3 Amps          | ±5%          |
| Features:   | · ,               |              |
| Module Sel  | ect               | Basic system |
| Data Regist | er (optional)     | available as |
| Address Re  | gister            | 8K x 18 or   |

# Special Option:

Fast Cycle Time


Byte Control (2 zones max)

Intel also offers the in-41E mounted in a card chassis either as a single or multiple card system.

16K x 9.

Static RAM Memory Systems

# in-50 MEMORY SYSTEM



### in-50 SERIES RAM MEMORY FEATURES:

- Low Cost Memory
- High Reliability
- Modular Expandability
- Module Interchangeability
- Fast Cycle Time
- Low Power Requirements
- Compact Size
- Field Expandable
- One Power Supply Voltage
- Fully Buffered System

The in-50 RAM Memory System is designed to meet the needs of control memory, disk controllers, scratch pad and signal processing applications. This memory provides high reliability and performance at low costs through the use of all solid state integrated circuits. The in-50 utilizes Bipolar technology to achieve these fast cycle and access times.

This memory system features a basic size of 1024 words by 10 bits per memory card. This memory system can be expanded to any word or bit length by the use of additional memory cards. This system includes all address and data registers.

### SYSTEM in-50 SPECIFICATIONS

#### **Dimensions:**

| Memory Board: |  |
|---------------|--|
| (1K × 10)     |  |

8.175 Inches High 6.0 Inches Deep Inches Wide 0.5

100 Nanoseconds

150 Nanoseconds

100 Nanoseconds 150 Nanoseconds

### Capacity:

256, 512 and 1024 words per memory card. Larger sizes are capable by the addition of memory cards.

### Word Length:

2, 4, 6, 7, 8, 9, 10 bits per card. Longer words can be accomplished by the use of additional memory cards.

Write

Cycle Time:

in-50 in-52

Access Time:

| in-50 |  |
|-------|--|
| in-52 |  |

**Operational Modes:** 

Read (NDRO)

### Interface Characteristics:

TTL Compatible Standard Input Lines: Cycle Request Write Data Read/Write Address Standard Output Lines: Data Available Read Data

| Environment: | 0°C to +50°C operating ambient  |
|--------------|---------------------------------|
| Temperature: | -40°C to +125°C non-operating   |
| Relative     | Up to 90% with no condensation  |
| Humidity:    | 0 to 10,000 feet operating      |
| Altitude:    | Up to 50,000 feet non-operating |

#### **D.C.** Power Requirement:

+5 Volts ±5% 5.5 Amps per memory card

### Connector:

100 Pin, 125 mil centers 1 per memory card

#### Features:

| Module Select                   | Open Collector Outputs |  |
|---------------------------------|------------------------|--|
| Address Registers               | 1 Power Supply Voltage |  |
| Data Registers                  | TTL Compatible         |  |
| Single Board System             | Ease of Expansion      |  |
| Inputs and Outputs are Buffered |                        |  |


### **Special Features:**

The in-50 is available in various word and bit lengths with card chassis completely wire wrapped with I/O connectors for mounting in 19" relay racks.

The in-50 can also be supplied with a power supply that is also mountable in a 19" relay rack.


#### **Optional Features:**

The standard in-50 has open collector outputs with pull-up resistors on the board.



### 7-17

# in-60 MEMORY SYSTEM



in-60 SERIES SERIAL MEMORY FEATURES:

- Low Cost Memory
- High Reliability
- Modular Expandability
- Module Interchangeability
- Field Expandable
- Only One Power Supply Voltage
- Compact Size
- Adjustable Clocking
- Fully Buffered

The in-60 serial Memory System is designed to meet the high reliability and low cost requirements of large volume storage and CRT refresh applications. The in-60 features the use of a single voltage power supply and MOS N-channel silicon gate technology. This system is available as a self-contained 20,000 words by 10 bits memory unit. This system is expandable to virtually any size in either word or bit length by the use of additional memory cards. The in-60 features a compact size, high reliability and ease of expansion.

The in-60 is designed for the replacement of small flying head disks and for CRT refresh applications.

### SYSTEM in-60 SPECIFICATIONS

**Dimensions:** 

8.175 Inches High 10.5 Inches Deep 0.5 Inches Wide

### Capacity:

Up to 20,000 words per memory card. Larger sizes are capable by the addition of memory cards.

### Word Length:

6, 7, 8, 9, 10 bits per memory card. Longer words are made by combining memory cards.

### **Clock Rate:**

in-60 1 megaHertz to 25 kiloHertz

### Access Time:

in-60

500 Nanoseconds

### Interface Characteristics:

**TTL Compatible** 

Data Input:

Up to 10 lines, single ended

Data Output: Up to 10 lines, single ended

Data Input Control: 1 line (clock), single ended

### Environment:


| Temperature:          | 0°C to $+50$ °C operating ambient<br>-40°C to $+125$ °C non-operating |
|-----------------------|---|
| Relative<br>Humidity: | Up to 90% with no condensation  |
| Altitude:             | 0 to 10,000 feet operating<br>Up to 50,000 feet non-operating         |

### **D.C.** Power Requirement:

+5.0 Volts  $\pm 5\%$  at 7.0 Amps

### Features:

TTL Compatible 1 Voltage Supply Ease of Expansion Single Board System Adjustable Clocking Single Phase Clocking Fully Buffered System



### **Special Options:**

Intel also offers the in-60 mounted in a card chassis. This chassis will be wire-wrapped up to whatever size is ordered. This chassis will be able to be mounted in a 19" relay rack.

Intel will also supply a power supply for this system that mounts below the memory chassis. This supply is modular and can supply up to a full card chassis of memory.


A blower assembly is also available for this system. This blower can draw air from the front, back, or below for cooling the memory card chassis.

This is illustrated in the above photograph.

intel®

Serial Memory Systems

# in-62 MEMORY SYSTEM



### in-62 SERIES SERIAL MEMORY FEATURES:

- Low Cost Memory
- High Reliability
- Modular Expandability
- Field Expandable
- Only One Power Supply Voltage
- Compact Size
- Adjustable Clocking
- Fully Buffered

The in-62 serial Memory System is designed to meet the high reliability and low cost requirements of large volume storage and CRT refresh applications. The in-62 features the use of a single voltage power supply and MOS N-channel silicon gate technology. This system is available as a self-contained 88k words by 1 bit memory unit. This system is expandable to virtually any size in either word or bit length by the use of additional memory cards. The in-62 features a compact size, high reliability and ease of expansion.

### SYSTEM in-62 SPECIFICATIONS

### **Dimensions:**

8.175 Inches High 10.5 Inches Deep 0.5 Inches Wide

### Capacity:

Up to 88,000 words per memory card. Larger sizes are capable by the addition of memory cards.

### Word Length:

1 bit per memory card. Longer words are made by combining memory cards.

#### Clock Rate:

in-62

10MHz to 200kHz

Data Time:

in-62

10MHz to 200kHz

### **Interface Characteristics:**

TTL Compatible Data Input: 1 line, single ended Data Output: 3 lines, single ended (Data Out, Data Out, Reg. Input) Data Input Control: 2 lines (clock), single ended (Collect/Recirculate, Clock)

### **Environment:**

| Temperature:  | 0°C to +50°C operat<br>-40°C to +125°C no |                       |
|---------------|---|-----------------------|
| Relative Humi |   | Up to 90% ondensation |
| Altitude:     | 0 to 10,000 fe<br>Up to 50,000 feet no    |                       |

### **DC Power Requirement:**

+5.0 Volts ± 5% at 6.0 Amps

### Features:


TTL Compatible 1 Voltage Supply Ease of Expansion Single Board System Adjustable Clocking Single Phase Clocking Fully Buffered System

### Special Options:

Intel also offers the in-62 mounted in a card chassis. This chassis will be wire-wrapped up to whatever size is ordered. This chassis will be able to be mounted in a 19" relay rack.

Intel will also supply a power supply for this system that mounts below the memory chassis. This supply is modular and can supply up to a full card chassis of memory.


A blower assembly is also available for this system. This blower can draw air from the front, back, or below for cooling the memory card chassis.




in-Series Accessories

# **MEMORY CABINETS**


The in-Series Memory Cards are available as individual units or as complete systems. Intel features a number of memory cabinets that can accommodate a variety of memory capacities. These cabinets are designed to allow customers maximum freedom in specifying memory configurations. These cabinets contain power supplies, cooling and interface connections. The following photographs show the various types that are available:




in-CAB-HB Memory Cabinet can accommodate up to 96 MU-10 series cards. This memory cabinet is 72" high, 19" wide and 30" deep. It is designed to be freestanding and contains room for cooling fans, power supplies and interface cabling. The memory size can vary from 48k x 144 to 512k x 18 bits. All power supplies are mounted on slides for easy access.




This shows the rear view of the in-CAB-HB memory cabinet. The memory chassis features PC back planes and is accessible from both front and back sides. Special power and interface connectors are mounted at the bottom of the cabinet for access through a false floor or rear.



in-CAB-LB Memory Cabinet features a low profile with space for up to 32k x 128 bits of memory including power supplies and cooling. It is only 48" high x 30" deep and is 19" wide. It is free-standing and comes with casters for ease in moving the unit.



This shows the rear of the in-CAB-LB memory cabinet. All back planes, interface cables and power connections are easily accessible from the rear. There is also room for interface chassis to fit in the rear of the cabinet. All connections can go through the rear or bottom of this cabinet. A master circuit breaker is also available.




in-CAB-SHB Memory Cabinet features a capacity of up to 96k x 63 bits or 388k x 16 bits including power supplies and cooling. This cabinet is 70" high by 36" deep and is 19" wide. It is accessible from both front and rear. It is mounted on casters and has room in the rear for additional interface logic chassis.




in-CAB-BHB Memory Cabinet features a capacity of up to 262k × 27 bits and includes space for power supplies with battery backup capability including batteries for 1 hour back-up support. This cabinet is 80" high by 30" deep and is 19" wide. It is accessible from both the front and rear. It also contains its cooling fans and is free-standing with casters for ease of moving.

# in-CHS CARD CHASSIS


The in-Series Memory Systems are designed in modular form for ease in conversion into a variety of sizes and configurations. In order to accommodate customer applications, standard chassis were designed for use in fulfilling them. These are shown in the following photographs. See your local Intel sales representative for your particular application.




The in-Minichassis Memory Chassis is designed to accommodate up to  $32k \times 18$  of memory. The memory cards are mounted horizontally with room for a control card and 1 UT-10 interface card. This mini-chassis is 7" high and includes power supplies and cooling fans. It is mounted on slides for ease of movement in and out. All connections are made from the rear of the unit and it is mountable in a 19" relay rack. A front panel is optional and includes a circuit breaker and indicator lights. This unit features the use of a PC back plane for all power and ground connections.



The in-Unichassis Memory Chassis is designed to accommodate up to 33 memory and control cards for mounting in a 19" relay rack. This chassis features the use of a full PC back plane for power and ground. This chassis can be wired for a number of memory sizes and configurations. It can also be used in multiples for even larger memory configurations. It is 10.5" high, 12" deep, and can be used with in-CAB memory cabinet.



The in-Unichassis/OPS/BB Memory Chassis is designed to accommodate up to  $32k \times 18$  of memory with battery back-up power supply and including a Gell cell battery. This chassis is mountable in a 19" relay rack. This chassis features a PC back plane for all power and ground connections. It is accessible from both front and rear. This chassis is 10.5" high and 12" deep.



The in-Jumbochassis is designed for memory systems that may be mounted in a 24" cabinet. With integral power supplies and fan assemblies, it measures only  $14"H \times 24"W \times 24"D$ . Forty-three card slots are available to house thousands of combinations of standard-sized Intel memory cards. This chassis has the capability of up to 10 megabits in 14". For instance, a 128k × 18 or 256k × 9 in-10 system or a 512k × 18 or 1024k × 9 in-40 system could be housed with seven I/O slots left over for address and data buffers or for other custom logic.

# intel®


### in-Series Accessories

# in-PS POWER SUPPLIES


The in-Series Memory Systems are designed in modular form to allow conversion into a variety of sizes and configurations. In order to accommodate these various memory sizes, Intel has designed standard power supply modules for use in configuring these systems. The following photographs show standard power supply modules that are available. Contact your Intel Memory Systems representative for your particular application.




The in-OPS-3/BB Power Supply features a capacity to power up to  $65k \times 27$  or  $32k \times 54$  bits of Memory and has the capability of being powered by a battery in case of AC power failure. The battery back-up for a fully populated system is for a one hour period. This power supply is 8%" high and is mountable in a 19" relay rack. It also has a circuit breaker switch and indicator light mounted on the front for easy use. It is recommended for use with the in-10 Series of memory.




The in-DPS 3 Power Supply designed to provide voltage for up to  $190k \times 9$  or  $96k \times 18$  using individual supplies for each voltage level. This supply is 7" high and is 19" rack mountable. It features a circuit breaker and individual indicator lights mounted on the front. It also has its own internal cooling. It is recommended for use with the in-10 Series of memory.




The in-DPS-5/2 Power Supply provides 1800 watts of power in two 8%" drawers. Shown here are the  $V_{CC}$  +  $V_{SS}$  portion of the system. It is mountable in a 19" relay rack and has its own internal cooling. It is recommended for use with large in-10 Series memory systems.



The in-OPS-1 Power Supply is available in a 19" relay rack and it is shown mounted next to its memory and battery back-up. This power supply is capable of powering  $32k \times 18$  or  $65k \times 9$  (8 in-10) memory cards. This chassis with power supply is 10.5" high and 12" deep and includes memory system, power supply, and battery. It is recommended for use with the in-10 Series of memory.



The in-SPS-8 Power supply is a highly efficient power system designed to provide 1800 watts of power. This supply has +5.0V, -5.0V and +12.0V available and is contained in an 8%'' high chassis that is mountable in a 19'' relay rack. It features its own internal cooling and is recommended for use with the in-60A memory systems.




The in-DPS-U2 Power Supply features remote control options for power turn on and off, Voltage Margining, over-temperature sensing, and is only 5% high. Specially designed for use with the in-10 Series, it will power up to  $65k \times 18$  of memory. All switches are located on the front of the unit for easy use. Mountable in a 19" relay rack.

The in-series is available in card chassis and with power supplies that are modular and can be mounted alongside, below, or behind the memory cards. Other accessories, like extender boards, interface boards and fan assemblies, are also available. Details on these are listed below.


#### in-Series Interface Connector

This unique connector scheme is designed to provide inexpensive, yet reliable, interconnections to the in-Series memory systems. This connector fits over the in-Series back panel wire wrap pins and forms a tight interconnection. This connector is then fitted with flat cable for connection to other parts of the application with which it is being used.




### in-10 Series Interface Board

This board is designed for use in assembling custom interfaces to use with in-10 series memory systems. This interface board can be used with I.C. sockets with up to 18 pins and can be wire-wrapped for quick interface connections. This I/O board plugs directly into the in-10 series connector slots. There are also 2 slots available for up to 40 pin sockets.



#### in-Series Fan Assembly

This fan assembly is designed for mounting in a 19" relay rack and is used for blowing air or sucking air upward through the in-series card chassis. This unit can receive air from the front, rear or underneath and send adequate air flow through up to 4 card chassis stacked upon each other.




#### in-Series Extender Board

This extender board is designed to provide the user with full access to any in-series memory card. This extender board plugs directly into the back panel connector and allows full view of any of the in-series cards.



#### in-Series MT-10 System Exercisor

This system exercisor is designed to test up to 36 bits of information and address up to 262k words of memory. This tester is mountable on the front of the memory unit by use of self-contained magnetic devices and plugs directly into the memory system.



# We stack the cards your way with 4K RAM systems.

bit

Intel's know-how is all the ante you need

|                               | to win a pot of money by |
|-------------------------------|--------------------------|
|                               | replacing core memory    |
|                               | systems with less        |
|                               | costly, higher           |
| annen panin andere generaties | density, faster          |
|                               | solid-state              |
|                               | systems                  |
|                               | built                    |
| Se de de de la se             | with                     |
|                               | 4096-                    |

16K x 18 RAM

RAMs. Our know-how guarantees you price, performance and delivery right now.

Our first card.

for example, is a custom 16Kx18 system, complete with control logic, that is now used in a popular minicombuter as a

16K x 17 RAM

replacement add-on for a more costly core memory with only half the storage density. Next is a 16Kx17 system used in a high reliability numerical control system.

The center card is a custom 16Kx16 serial access RAM memory for a CRT display system. And the fourth operates in another display system as a 4Kx12 to 4Kx16 serial

array It, too, replaces a bulkier, more costly core memory assembly.

For buyers of standard memory systems, our new ace in the hole is the *in-40*. One 8x10½-inch card stores up to 32 kilobytes in 4K RAMs, in your choice of word lengths. and accesses in only 350 nanoseconds. A universal control card allows expansion at any time to a 256 kilobyte capacity per control card. That stack is only 5 inches wide.

And here's another good deal. When you buy a custom memory system from Intel, you can get manufacturing rights after the initial production run. Use your production resources as you think best.

Custom or standard, single board or card stack. Intel's 4K RAM systems are the best core replacement deal in the


> industry today. Every card we make stacks the deal in your favor because these systems are far more costeffective than core in density, performance and price.

4K x 16 Serial

Call or write Intel Memory Systems at 1302 North Mathilda, Sunnyvale, California 94086. (408) 734-8102.

**Memory Options Unlimited** intal memory systems A DÍVISION OF INTEL CORPORATION

16K x 16 Serial



IMEKEEPING CIRCUITS

| Type   | Description   | Display Type | Voltage Range | Page No. |
|--------|---|--------------|---------------|----------|
| 520,1  | 3 1/2 Digit Hours/Minutes/Seconds<br>Decoder – Driver | D.S. LCD     | 10-15         | 8-3      |
| 5201-2 | 3 1/2 Digit Hours/Minutes/Seconds<br>Decoder – Driver | F.E. LCD     | 6-10          | 8-3      |
| 5202   | 3 1/2 Digit Hours and Minutes<br>Decoder – Driver     | D.S. LCD     | 10-15         | 8-3      |
| 5202-2 | 3 1/2 Digit Hours and Minutes<br>Decoder – Dfiver     | F.E. LCD     | 6-10          | 8-3      |
| 5204   | 3 1/2 Digit Time/Seconds/Date<br>Decoder – Driver     | F.E. LCD     | 6-10          | 8-7      |
| 5801   | 32.768 kHz Oscillator – Divider                       | N.A.         | 1.2-1.6       | 8-11     |

# CMOS TIMEKEEPING CIRCUITS

# intel Silicon Gate CMOS 5201, 5201-2, 5202, 5202-2

# LIQUID CRYSTAL DISPLAY DECODER-DRIVER

- 5201 and 5202 Drive Dynamic Scattering Displays
- 5201-2 and 5202-2 Drive Field Effect Displays
- Advanced Silicon Gate Ion Implanted CMOS Technology
- 5201 and 5201-2 Display Hours, Minutes and Seconds on Command
- 5202 and 5202-2 Display Hours and Minutes
- Inputs Protected Against Static Discharge


The 5201, 5201-2, 5202, and 5202-2 are low power 3½ digit liquid crystal display decoder/drivers intended for use in electronic timekeeping applications such as wristwatches and battery-operated clocks. The 5201 and 5202 are specified for operation over the supply voltage range 10 to 15 volts for use with dynamic scattering liquid crystal displays. The 5201-2 and 5202-2 are specified for operation from 6 to 10 volt supply voltages for use with field effect liquid crystal displays.

The 5201 and 5201-2 normally display hours and minutes. On activation of the seconds command switch, seconds are displayed in the minutes position and hours are blanked. Resetting of the seconds command switch restores the display mode to hours and minutes. The 5202 and 5202-2 display hours and minutes only. The colon is flashed at a 1 Hz rate on all four devices.

These decoder/drivers accept a 64Hz input signal from which they count and decode hours and minutes (and seconds in the case of the 5201 and 5201-2). The decoded signals are used for driving the three 7-segment and one 2-segment display digits. A symmetrical 32Hz signal is provided to drive the common back plate of the display. Segments to be energized are driven with a symmetrical 32Hz signal that is out-of-phase with the common signal while unenergized segments are driven with a symmetrical 32Hz signal in phase with the common signal.

Two inputs allow for time setting and resetting. (See page 8-5 for description of operation.)

These devices are fabricated with complementary MOS silicon gate technology. This extremely low power technology is ideally suited for the manufacture of devices designed to operate from small batteries for long periods of time.



TIMEK

## Absolute Maximum Ratings\*

| Temperature Under Bias                               | 20°C to +70°C            |
|--|--------------------------|
| Storage Temperature                                  | 0°C to +125°C            |
| Supply Voltage V <sub>DD</sub> with respect to GND   | .3V to +18.0V            |
| Voltage on all Inputs or Outputs with respect to GND | to V <sub>DD</sub> +0.3V |
| Power Dissipation                                    | 100mW                    |

\*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. and Operating Characteristics for 5201 and 5202

Dynamic Scattering Liquid Crystal Display Applications ( $T_A = 25^{\circ}C$ ;  $10V \le V_{DD} \le 15V$ ; f<sub>IN</sub>= 64 Hz unless otherwise specified)

| Symbol                   | Parameter                    | Min.        | Typ. | Max.       | Unit   | Test Conditions  |
|--------------------------|------------------------------|-------------|------|------------|--------|--|
| I <sub>DD</sub> (Avg.)   | Average Operating Current    |             |      | 500        | nA     | $V_{DD} = 15V; t_{pwc} = 25\mu s; t_f = 0.5\mu s; t_r = 35\mu s; outputs open$ |
| I <sub>DD</sub> (Static) | Static Current               |             |      | 300        | nA     | V <sub>DD</sub> = 15V; 64 Hz input open;<br>outputs open                       |
| կլ                       | Input Low Current            | -5          | -13  | -28        | μA     | V <sub>DD</sub> = 15V; V <sub>IN</sub> = 1.2V                                  |
| VIL                      | Input Low Voltage            | -0.3        |      | 1.2        | V      | V <sub>DD</sub> = 15V  |
| V <sub>IH</sub>          | Input High Voltage           | 14.0        |      | 15.3       | V      | V <sub>DD</sub> = 15V  |
| Volc                     | Output Low Voltage Common    |             |      | 0.1<br>0.1 | V<br>V | $V_{DD} = 15V; I_{OLC} = 1.5\mu A$<br>$V_{DD} = 10V; I_{OLC} = 1.0\mu A$       |
| V <sub>ОНС</sub>         | Output High Voltage Common   | 14.9<br>9.9 |      |            | V<br>V | $V_{DD} = 15V; I_{OHC} = -1.5\mu A$<br>$V_{DD} = 10V; I_{OHC} = -1.0\mu A$     |
| V <sub>OLS</sub>         | Output Low Voltage Segments  |             |      | 0.1<br>0.1 | V<br>V | $V_{DD} = 15V; I_{OLS} = 0.1\mu A$<br>$V_{DD} = 10V; I_{OLS} = 0.06\mu A$      |
| V <sub>OHS</sub>         | Output High Voltage Segments | 14.9<br>9.9 |      |            | V<br>V | $V_{DD} = 15V; I_{OHS} = -0.1\mu A$<br>$V_{DD} = 10V; I_{OHS} = -0.06\mu A$    |

### D.C. and Operating Characteristics for 5201-2 and 5202-2

Field Effect Display Applications ( $T_A = 25^{\circ}C$ ;  $6V \le V_{DD} \le 10V$ ;  $f_{IN} = 64$  Hz unless otherwise specified)

| Symbol                   | Parameter                    | Min.           | Тур. | Max.     | Unit     | Test Conditions  |
|--------------------------|------------------------------|----------------|------|----------|----------|--|
| I <sub>DD</sub> (Avg.)   | Average Operating Current    |                |      | 600      | nA       | $V_{DD} = 10V; t_{pwc} = 25\mu s; t_f = 0.5\mu s; t_r = 75\mu s; outputs open$                   |
| I <sub>DD</sub> (Static) | Static Current               |                |      | 400      | nA       | V <sub>DD</sub> = 10V; 64 Hz input open;<br>outputs open   |
| Ι <sub>Ι</sub>           | Input Low Current            | -0.5           | -1.5 |          | μA       | V <sub>DD</sub> = 6.0V; V <sub>IN</sub> = 1.2V   |
| VIL                      | Input Low Voltage            | -0.3           |      | 1.2      | v        | V <sub>DD</sub> = 10V  |
| VIH                      | Input High Voltage           | 9.0            |      | 10.3     | V        | V <sub>DD</sub> = 10V  |
| V <sub>OLC</sub>         | Output Low Voltage Common    |                |      | 25<br>50 | mV<br>mV | $V_{DD} = 10V; I_{OLC} = 0.15\mu A$<br>$V_{DD} = 6V; I_{OLC} = 0.1\mu A$                         |
| V <sub>OHC</sub>         | Output High Voltage Common   | 9.975<br>5.950 |      |          | V<br>V   | $V_{DD} = 10V; I_{OHC} = -0.15\mu A$<br>$V_{DD} = 6V; I_{OHC} = -0.1\mu A$                       |
| V <sub>OLS</sub>         | Output Low Voltage Segments  |                |      | 25<br>50 | mV<br>mV | V <sub>DD</sub> = 10V; i <sub>OLS</sub> = 10nA<br>V <sub>DD</sub> = 6V; i <sub>OLS</sub> = 6nA   |
| V <sub>OHS</sub>         | Output High Voltage Segments | 9.975<br>5.950 |      |          | V<br>V   | V <sub>DD</sub> = 10V; I <sub>OHS</sub> = -10nA<br>V <sub>DD</sub> = 6V; I <sub>OHS</sub> = -6nA |

TIMEKEEPI CIRCUIT

## A.C. Characteristics for 5201 and 5202 $(T_A = 25^{\circ}C; f_{in} = 64 \text{Hz})$

| Symbol | Parameter             | Min. | Тур. | Max. | Unit | Test Conditions  |
|--------|-----------------------|------|------|------|------|--|
| tpwc   | Input Pulse Width     | 10   | 15   | 25   | μs   | V <sub>IL</sub> = 1.2V   |
| tf     | Input Pulse Fall Time |      |      | 0.5  | μs   | V <sub>IL</sub> = 1.2V; V <sub>IH</sub> = 14V; V <sub>DD</sub> = 15V |
| tr     | Input Pulse Rise Time |      |      | 35   | μs   | V <sub>IL</sub> = 1.2V; V <sub>IH</sub> = 14V; V <sub>DD</sub> = 15V |


## A.C. Characteristics for 5201-2 and 5202-2 $(T_A = 25^{\circ}C; f_{in} = 64Hz)$

| Symbol          | Parameter             | Min. | Тур. | Max. | Unit | Test Conditions  |
|-----------------|-----------------------|------|------|------|------|--|
| tpwc            | Input Pulse Width     | 10 ″ | 15   | 25   | μs   | V <sub>IL</sub> = 1.2V   |
| tf              | Input Pulse Fall Time |      |      | 0.5  | μs   | V <sub>IL</sub> = 1.2V; V <sub>IH</sub> = 14V; V <sub>DD</sub> = 15V |
| ∫t <sub>r</sub> | Input Pulse Rise Time |      |      | 75   | μs   | V <sub>IL</sub> = 1.2V; V <sub>IH</sub> = 9V; V <sub>DD</sub> = 10V  |


## Capacitance (T<sub>A</sub> = 25°C)

| Symbol            | Parameter                   | Min. | Тур. | Max. | Unit | Test Conditions   |
|-------------------|-----------------------------|------|------|------|------|---|
| CIN               | Input Capacitance           |      | 2.8  | 5    | рF   | Capacitances are measured                                   |
| С <sub>ОИТС</sub> | Output Capacitance Common   |      | 8.5  | 15   | pF   | in 30 lead flatpack with all<br>pins except the test pin at |
| C <sub>OUTS</sub> | Output Capacitance Segments |      | 2.0  | 5    | pF   | ground, f = 1MHz.   |

## **Input Waveform**



## **Output Waveforms**




## **Time Setting**

Two inputs (Reset I and Reset II) allow setting and synchronization of the time to a time standard. The operation of these two inputs is described by the following table:


| State<br>B <sub>1</sub> | Reset I<br>V <sub>DD</sub> | Reset II<br>V <sub>DD</sub> | Operation<br>Normal   |
|-------------------------|----------------------------|-----------------------------|---|
| В2                      | V <sub>DD</sub>            | 0                           | Clock Running, hours are advanced at 1 Hz   |
| B <sub>3</sub>          | 0                          | 0                           | Seconds counter is reset to 00 sec.; minutes are advanced at 1 Hz rate; hours are incremented by 1 if minutes exceed 59, otherwise they are unaffected.   |
| B <sub>4</sub>          | 0                          | V <sub>DD</sub>             | Seconds counter reset to 00 sec.; minutes are held if state $B_4$ is entered directly from state $B_3$ ; hours are unaffected. Note: Minutes will be incremented by one if state $B_4$ is entered from state $B_1$ or $B_2$ . |


TIMEKEEPIN CIRCUITS

## **Display Segment Format**



## **Typical Application**





## **Packaging Information**



# TIME/SECONDS/DATE LIQUID CRYSTAL DISPLAY DECODER-DRIVER


- Displays Hours and Minutes or Seconds or Date
- Pin Compatible with Intel 5201 and 5202
- Advanced Silicon Gate Ion Implanted CMOS Technology
- Anti-Bounce Circuitry on Switch Inputs
- Drives 3½ Digit Field Effect Displays
- Inputs Protected Against Static Discharge

The 5204 is a low power 3-½ digit liquid crystal display decoder driver intended for use in 12 hour timekeeping applications such as wristwatches and battery-operated clocks.

The 5204 accepts a 64 Hz input signal from which it counts and decodes Seconds, Minutes, Hours, and Date. The decoded signals are used for driving the three 7-segment and one 2-segment display digits. A symmetrical 32 Hz signal is provided to drive the common back plate of the display. Segments to be energized are driven with a symmetrical 32 Hz signal that is out-of-phase with the common signal while unenergized segments are driven with a 32 Hz signal in phase with the common signal. The 5204 will normally display Hours and Minutes. Depression of the D/C command switch will cause Seconds to be displayed in the Minutes position and the Hours will be blanked. A second depression of the D/C command switch will cause the Date to be displayed in the Minutes position and the Hours to be blanked. A third depression of the D/C command switch will cause the Date to be displayed in the Minutes displaying Hours and Minutes. The colon is flashed at a 1 Hz rate in all three display modes. A separate switch is used for timesetting. Thus only two switches are required for operation of the watch. (See page 8-9 for description of operation.)

The 5204 is designed to operate in conjunction with the 5801 oscillator-divider circuit. For information on the 5801 see the 5801 data sheet.

This device is fabricated with complementary MOS silicon gate technology. This extremely low power technology is ideally suited for the manufacture of devices designed to operate from small batteries for long periods of time.



## Absolute Maximum Ratings\*

| Temperature Under Bias                                   | )°C to +70°C          |
|--|-----------------------|
| Storage Temperature ———————————————————————————————————— | C to +125°C           |
| Supply Voltage V <sub>DD</sub> with respect to GND       |                       |
| Voltage on all Inputs or Outputs with respect to GND     | V <sub>DD</sub> +0.3V |
| Power Dissipation  | 100mW                 |

## \*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **D.C. and Operating Characteristics**

| Symbol | Parameter                         | Min.                | Max. | Unit | Test Condition   |
|--------|-----------------------------------|---------------------|------|------|--|
| IDD    | Total Average Internal Current    |                     | 500  | nA   | V <sub>DD</sub> = 10V; t <sub>pwc</sub> =25μs;t <sub>f</sub> =0.5μs;<br>t <sub>r</sub> =75μs; Outputs Open |
| IILC   | 64 Hz Input Low Current (Clock)   | 2.0                 | -15  | μA   | V <sub>DD</sub> = 10V; V <sub>IN</sub> = 1.2V  |
| IILS   | Switch Input Low Current (D/C, S) | -1.0                | -50  | μA   | V <sub>DD</sub> = 10V; V <sub>IN</sub> = 1.2V<br>64 Hz Input Voltage = 0.0V Note 1                         |
| VIL    | Input Low Voltage                 | -0.3                | 1.2  | V    |  |
| VOLC   | Output Low Voltage Common         |                     | 25   | mV   | V <sub>DD</sub> =10V; I <sub>OLC</sub> =1.0μA  |
| Vohc   | Output High Voltage Common        | V <sub>DD</sub> 025 |      | v    | $V_{DD} = 10V; I_{OHC} = -1.0\mu A$  |
| VOLS   | Output Low Voltage Segment        |                     | 25   | mV   | $V_{DD} = 10V; I_{OLS} = 0.1 \mu A$  |
| VOHS   | Output High Voltage Segment       | V <sub>DD</sub> 025 |      | v    | V <sub>DD</sub> =10V; I <sub>OHS</sub> =-0.1µA   |
| III B  | Reset Input Low Current           | -1.0                | -200 | μA   | V <sub>DD</sub> = 10V  |

 $T_A = 25^{\circ}C$ ;  $6V \le V_{DD} \le 10V$ ;  $f_{in} = 64$  Hz, Unless Otherwise Specified

## A.C. Characteristics

 $T_{A}$  = 25°C; 6V  $\leqslant$  V\_{DD}  $\leqslant$  10V; f\_{in} = 64 Hz, Unless Otherwise Specified

| Symbol           | Parameter                 | Min. | Max. | Unit | Test Condition  |
|------------------|---------------------------|------|------|------|---|
| t <sub>pwc</sub> | Input Pulse Width (Clock) | 10   | 25   | μs   | V <sub>IL</sub> = 1.2V  |
| t <sub>f</sub>   | Input Pulse Fall Time     |      | 0.5  | μs   | V <sub>DD</sub> = 10V; V <sub>IL</sub> = 1.2V; V <sub>IH</sub> = 9V |
| t <sub>r</sub>   | Input Pulse Rise Time     |      | 75   | μs   | V <sub>DD</sub> = 10V; V <sub>IL</sub> = 1.2V; V <sub>IH</sub> = 9V |
| t <sub>sd</sub>  | Switch Delay              | 32   | 80   | ms   | Note 2  |

## **Capacitance** $(T_A = 25^{\circ}C)$


|                   |  |      | -    |      |      | <b>T</b> . <b>O</b> . <b>1</b>                              |
|-------------------|--|------|------|------|------|---|
| Symbol            | Parameter                                  | Min. | Тур. | Max. | Unit | Test Conditions   |
| C <sub>IN</sub>   | Input Capacitance                          |      | 2.8  | 5    | рF   | Capacitances are measured                                   |
| с <sub>оитс</sub> | OUT <sub>C</sub> Output Capacitance Common |      | 8.5  | 15   | pF   | in 30 lead flatpack with all<br>pins except the test pin at |
| COUTS             | Output Capacitance Segments                |      | 2.0  | 5    | рF   | ground, f = 1MHz.   |

MEKEEPING CIRCUITS NOTES: 1. All switch inputs include dynamic pull-up circuitry which is clocked in synchronization with the 64 Hz input. The average current drawn by these inputs in the low state will be proportional to the duty cycle of the 64 Hz input. The value specified is for the case where the 64 Hz input is held low. (100% duty cycle).


2. The D/C and S switch inputs include anti-bounce circuitry. This circuitry requires that a switch input be stable for 2 consecutive 32 Hz clock periods in order to be recognized as a valid input. Switch delay is the time during which the antibounce circuitry is determining a valid, stable input.


## SILICON GATE CMOS 5204

## **Input Waveform**




## **Output Waveforms**






## Time Display

Switch input D/C controls the time display modes. Each closure of switch D/C (D/C input = low) causes a change in the display mode in the sequence Hours and Minutes  $\rightarrow$  Seconds  $\rightarrow$  Date  $\rightarrow$  Hours and Minutes. The following diagram illustrates this:



## **Time Setting**

Switch input S controls the time setting modes. This switch input is active only when the circuit is in the Hours and Minutes display mode. Each closure of switch S (S input = low) causes a change in the time set modes in the sequence Hours and Minutes  $\rightarrow$  Minutes  $\rightarrow$  Seconds  $\rightarrow$  Hours  $\rightarrow$  Date  $\rightarrow$  Hours and Minutes. Closure of switch D/C when in the Minutes, Hours, or Date time set modes will cause that mode to be advanced at a 1 Hz rate. Closure of switch D/C in the Seconds synchronize mode will cause the Minutes to be advanced by one and the Seconds to be reset to zero and held until the D/C input is returned high. The colon is displayed only in the Hours PM state in the time set mode. The following diagram illustrates this:




## Reset

The reset input may be used to initialize all time counters to the zero state. All time counters are automatically reset to zero when voltage is initially applied to the circuit. The zero state is 12:00 AM, 00 Seconds, 0 Date.

## SILICON GATE CMOS 5204


## **Display Segment Format**




#### DIGITS D1, D2 AND D3 TRUTH TABLE

| NUMBER | ÷ | SEGMENTS |   |   |   |   |   |  |  |  |  |
|--------|---|----------|---|---|---|---|---|--|--|--|--|
| NOMBER | A | в        | С | D | E | F | G |  |  |  |  |
|        | 1 | 1        | 1 | 1 | 1 | 1 | 0 |  |  |  |  |
|        | 0 | 1        | 1 | 0 | 0 | 0 | 0 |  |  |  |  |
| 2      | 1 | 1        | 0 | 1 | 1 | 0 | 1 |  |  |  |  |
| Ξ      | 1 | 1        | 1 | 1 | 0 | 0 | 1 |  |  |  |  |
| Ч      | 0 | 1        | 1 | 0 | 0 | 1 | 1 |  |  |  |  |
| 5      | 1 | 0        | 1 | 1 | 0 | 1 | 1 |  |  |  |  |
| 6      | 1 | 0        | 1 | 1 | 1 | 1 | 1 |  |  |  |  |
| _ ٦    | 1 | 1        | 1 | 0 | 0 | 0 | 0 |  |  |  |  |
| Е      | 1 | 1        | 1 | 1 | 1 | 1 | 1 |  |  |  |  |
| 9      | 1 | 1        | 1 | 1 | 0 | 1 | 1 |  |  |  |  |

# **Typical Application**



## **Packaging Information**



TIMEKEEPING CIRCUITS




# Silicon Gate CMOS 5801

# LOW POWER OSCILLATOR-DIVIDER

- Advanced Silicon Gate Ion Implanted CMOS Technology
- On Chip Drive and Regulator Circuitry for Up-Converter
- Long Battery Life -- Low Current Drain -- 5 µA max.
- Inputs Protected Against Static Discharge

The 5801 is a low power oscillator and  $2^9$  divider ideally suited for use in battery powered timekeeping applications. The circuitry consists of an inverter stage designed to operate in conjunction with an external quartz crystal and feedback network to form an oscillator, a 9-stage binary ripple carry counter, and control logic. Two outputs are provided: A buffered drive output providing ½ cycle of the oscillator at a repetition rate equal to the frequency of the oscillator divided by  $2^5$  and an open drain output that is switched on for ½ cycle of the oscillator at a repetition rate of the oscillator divided by  $2^9$ . The buffered drive output and associated control circuitry are designed for use with external components to implement a regulated voltage up-converter.


The 5801 is manufactured with complementary MOS silicon gate technology. Long term continuous operation from small batteries is made possible by use of this low power technology.



CHIP TOPOGRAPHY

(Numbers refer to package pin number.)

## BLO



BLOCK DIAGRAM

## Absolute Maximum Ratings\*

| Temperature Under Bias                                    | ₀ +70°C |
|---|---------|
| Storage Temperature                                       | +125°C  |
| Supply Voltage (V <sub>DD</sub> )                         |         |
| Voltage on Output (pin 8) with respect to V <sub>SS</sub> | +18.0V  |
| Voltage on all other pins $-0.3$ V to V <sub>DD</sub>     | +0.3V   |
| Power Dissipation   | 80mW    |

#### \*COMMENT:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Symbol           | Parameter                                   | Min. | Тур. | Max. | Unit | Conditions                                       |
|------------------|---|------|------|------|------|--|
| I <sub>DD</sub>  | Average Supply Current                      |      | 3.0  | 5.0  | μA   | V <sub>DD</sub> = 1.4V, Note 1                   |
| V <sub>DDS</sub> | Oscillation Start Voltage                   | 1.2  |      |      | v    | Note 1   |
| IOLC             | 64Hz N-Channel Open Drain Output<br>Current | 50   |      |      | μA   | V <sub>DD</sub> = 1.2V; V <sub>OLC</sub> = 1.2V  |
| I <sub>ОНD</sub> | 1024Hz Drive P-Channel Output Current       | -500 |      |      | μA   | V <sub>DD</sub> = 1.2V; V <sub>OHD</sub> = 0.7V  |
| I <sub>OLD</sub> | 1024 Hz Drive N-Channel Output<br>Current   | 200  |      |      | μΑ   | V <sub>DD</sub> = 1.2V; V <sub>OLD</sub> = 0.5V  |
| I <sub>OLS</sub> | 1024Hz Sample N-Channel Output<br>Current   | 10   |      |      | μΑ   | V <sub>DD</sub> = 1.2V; V <sub>OLS</sub> = 0.15V |
| VIL              | Sense Low Input Voltage                     |      |      | 0.4  | v    | V <sub>DD</sub> = 1.2V                           |
| VIH              | Sense High Input Voltage                    | 0.9  |      |      | v    | V <sub>DD</sub> = 1.2V                           |
| V <sub>BDC</sub> | 64 Hz N-Channel Breakdown Voltage           | 15.0 |      |      | v    | V <sub>DD</sub> = 1.2V; I <sub>BDC</sub> = 1.0µA |

## **D. C. and Operating Characteristics** $(T_A = 25^{\circ}C)$

Note 1. Frequency of oscillation = 32,768 Hz when connected as shown in Figure 1.

## **Test Circuit**




Figure 1.

## A.C. Characteristics $T_A = 25^{\circ}C$


| Symbol            |  | Min. | Тур. | Max. | Unit | Test Conditions                      |
|-------------------|--|------|------|------|------|--------------------------------------|
| t <sub>pwc</sub>  | 64 Hz N-Channel Open Drain<br>Output Pulse Width | 10   |      | 25   | μs   | V <sub>DD</sub> = 1.2V, 1.4V; 64Hz   |
| t <sub>pws</sub>  | 1024 Hz Sample Output<br>Pulse Width             | 25   |      | 35   | μs   | V <sub>DD</sub> = 1.2V, 1.4V; 1024Hz |
| t <sub>pwd</sub>  | 1024Hz Drive Output Pulse<br>Width               | 13   |      | 17   | μs   | V <sub>DD</sub> = 1.2V, 1.4V; 1024Hz |
| t <sub>dd</sub>   | 1024Hz Sample Output to<br>Drive Output Delay    | 485  |      | 520  | μs   | V <sub>DD</sub> = 1.2V, 1.4V; 1024Hz |
| t <sub>pwse</sub> | 1024 Hz Sense Input<br>Pulse Width               | 5    |      |      | μs   | V <sub>DD</sub> = 1.2V, 1.4V; 1024Hz |

## Capacitance


| Symbol               | Test   | Typ. | Max. | Unit |
|----------------------|--|------|------|------|
| CIN2                 | Input Capacitance at pin 2<br>V <sub>IN</sub> = 0V | 3.2  | 8.0  | pF   |
| CIN5                 | Input Capacitance at pin 5<br>V <sub>IN</sub> = 0V | 2.2  | 6.0  | рF   |
| C <sub>OUT1</sub>    | Output Capacitance at pin 1<br>VOUT = 0V           | 3.0  | 8.0  | pF   |
| C <sub>OUT4</sub>    | Output Capacitance at pin 4<br>VOUT = 0V           | 23   | 35   | pF   |
| С <sub>ОИТ 7,8</sub> | Output Capacitance at pins<br>7,8; VOUT = 0V       | 2.4  | 6.0  | pF   |

Note: All capacitance values are measured in 10 lead flatpack with pins 6, 10 and all other untested pins tied to ground.


## **Timing Diagram**



## **Typical Application**




## **Packaging Information**



## **PIN ASSIGNMENT**

| Pin # | Function            |
|-------|---------------------|
| 1     | OSC INV OUT         |
| 2     | OSC INV IN          |
| 3     | N/C                 |
| 4     | 1024 Hz OUT (Drive) |
| 5     | 1024Hz IN (Sense)   |
| 6     | GROUND              |
| 7     | 1024Hz OUT (Sample) |
| 8     | 64Hz OUT (N-CH)     |
| 9     | N/C                 |
| 10    | V <sub>DD</sub>     |









#### U.S. SALES AND MARKETING OFFICES

U.S. MARKETING HEADQUARTERS NATIONAL SALES MANAGER 3065 Bowers Avenue Santa Clara, California 95051\* Tel: (408) 246-7501 TWX: 910-338-0026 TELEX: 34-6372

## U.S. REGIONAL SALES MANAGERS' OFFICES WESTERN William T. O'Brien 1651 East 4th Street Suite 228 Santa Ana, California 92701\* Tel: (714) 835-9642 TWX: 910-595-1114

#### U.S. SALES OFFICES

ALABAMA Barnhill and Associates 7844 Horseshoe Trail Huntsville 35802 Tel: (205) 883-9394

#### ARIZONA

AHIZONA Sales Engineering, Inc. 7155 E. Thomas Road, No. 6 Scottsdale 85252 Tel: (602) 994-3230 TWX: 910-950-1288

#### CALIFORNIA

3065 Bowers Avenue Santa Clara 95051\* Tel: (408) 246-7501 TWX: 910-338-0026 Earle Associates, Inc. Earle Associates, Ini 4433 Convoy Street Suite A San Diego 92111 Tel: (714) 278-5441 TWX: 910-335-1585 1651 East 4th Street Suite 228 Santa Ana 92701\* Tel: (714) 835-9642 TWX: 910-595-1114

COLORADO 1341 South Lima Street Aurora 80010\* Tel: (303) 758-2505

FLORIDA 1090 NE 27th Terrace Pompano Beach 33062\* Tel: (305) 781-7450 TWX: 510-956-9407 5151 Adanson Street, Suite 200-3 Orlando 32804 Tel: (305) 628-2393

Direct Intel Offices

# EUROPEAN MARKETING OFFICES EUROPEAN MARKETING HEADQUARTERS TERS FRANCE Bernard Giroud Intel Office Cidex R-141 94534 Rungis Tel: (1) 677-60-75 TELEX: 27475

BELGIUM BELGIUM Tom Lawrence Intel Office 216 Avenue Louise Brussels B1050 Tel: 649-20-03 TELEX: 24814

# INTERNATIONAL DISTRIBUTORS DENMARK Scandinavian Semiconductor Supply A/S 20, Nannasgade DK-2200 Copenhagen N TELEX: 19037

AUSTRALIA AUS INALIA A. J. Ferguson (Adelaide) PTY, Ltd. 125 Wright Street Adelaide 5000 Tel: (51) 6895 AUSTRIA Bacher Elektronische Gerate GmbH Bacher Elektronische Gerau Meidlinger Hauptstrasse 78 A 1120 Vienna Tel: 0222-9301 43 TELEX: (01) 1532 TELEX: (01) 1532 BELGIUM Inelco Belgium S.A. Avenue Val Duchesse, 3 B-1160 Bruxelles Tel: (02) 60 00 12 TELEX: 25441

#### **ORIENT MARKETING OFFICES** ORIENT MARKETING HEADQUARTERS ORIENT DISTRIBUTORS

JAPAN T. Camo Intel Japan Corporation Kasahara Bldg. 1-6-10, Uchikanda Chiyoda-ku Tokyo 101 Tel: (03) 295-5441 TELEX: 781-28426

NATIONAL SALES MANAGER Hank O'Hara 3065 Bowers Avenue Santa Clara, California 95051\* Tel: (408) 246-7501 TWX: 910-338-0026 TELEX: 34-6372

 OFFICES

 MID-AMERICA

 Mick Carrier

 6350 L.B.J. Freeway

 Suite 178

 Dallas, Texas 75240\*

 Tel: (214) 661-8829

 TWX: 910-860-5487

ILLINOIS Mar-Con Associates, Inc. 4836 Main Street Skokie 60076 Tel: (312) 675-6450 1701 Carmen Dr. Elk Grove Village 60007\* Tel: (312) 439-3764 TWX: 910-222-2710

# INDIANA Sheridan Associates, Inc. 4002 Meadows Drive Indianapolis 46205 Tel: (317) 547-7777

MARYLAND Barnhill and Associates 1931 Greenspring Drive Timonium 21093 Tel: (301) 252-5610 Barnhill and Associates P.O. Box 251 Glen Arm 21057 Tel: (301) 252-5610

#### MASSACHUSETTS

Datcom 55 Moody Street Waltham 02154 Tel: (617) 891-4600 TELEX: 92-3462 2 Militia Drive Suite 4 Lexington 02173\* Tel: (617) 861-1136 TWX: 710-321-0187

# MICHIGAN Sheridan Associates, Inc. 24543 Indoplex Drive Farmington Hills 48024 Tel: (313) 477-3800

MINNESOTA 800 Southgate Office Plaza 5001 West 80th Street Bloomington 55437\* Tel: (612) 835-6722 TWX: 910-576-2867

FINLAND

FRANCE

Havulinna Oy P.O. Box 468 SF 00100 Helsinki 10 Tel: 90-61451 TELEX: 12426

Tekelec Airtronic Cite des Bruyeres Rue Carle Vernet

92 Sevres Tel: 626-02-35 TELEX: 25997

JAPAN

JAPAN Pan Elektron Inc. No. 1 Higashikata-Machi Midori-Ku, Yokohama 226 Tel: (045) 471-8321 TELEX: 781-4773

#### SCANDINAVIA

SCANDINAVIA John Johansen Intel Office Lyngbyvej 32 2nd Fl. 2100 Copenhagen East Denmark Tel: (01) 18 20 00 TELEX: 19567 Lennart Erikkson Intel Office Box 86 S-16212 Vällingby 1 Sweden Tel: (08) 375370 TELEX: 13164 (ABCENT)

GERMANY Alfred Neye Enatachnik GmbH Schillerstrasse 14 2085 Quickborn-Hamburg Tel: 041 06/612-1 TELEX: 02-13590 TELEX: 02-13590 ISRAEL Telsys Ltd. 54, Jabotinsky Road Ramat - Gan 52 464 Tel: 25 28 39 TELEX: TSEE-IL 333192 ITALY ITALY Eledra 3S Via Ludovico da Viadana 9 20122 Milano Tel: (02) 86-03-07 SPAIN Interface Ronda General Mitre #7 Barcelona 17 Tel: (93) 203-53-30

#### NATIONAL DISTRIBUTOR MANAGER

NATIONAL DISTRIBUTOR MA Jamie Kirk Sof5 Bowers Avenue Santa Clara, California 95051\* Tel: (408) 246-7501 TWX: 910-338-0026 TELEX: 34-6372

#### GREAT LAKES REGION

Hank Josefczyk 8312 North Main Street B312 North Main Str Dayton, Ohio 45415 Tel: (513) 890-5350 TELEX: 288-004

MISSOURI Sheridan Associates, Inc. 110 S. Highway 140 Suite 10 Florissant 63033 Tel: (314) 837-5200

NEW JERSEY

Addem Post Office Box 231 Keasbey 08832 Tel: (516) 567-5900

NEW YORK Ossmann Components Sales Corp. 395 Cleveland Drive Buffalo 14215 Tel: (716) 832-4271 Addem 45 Cambridge Street Deer Park 11729 Tel: (516) 567-5900 Ossmann Components Sales Corp. 280 Metro Park Rochester 14623 Tel: (716) 442-3290 Tei: (716) 442-3230 Ossmann Components Sales Corp. 1911 Vestal Parkway E. Vestal 13850 Tel: (607) 785-9949 Tel: (607) 785-9949 Ossmann Components Sales Corp. 132 Pickard Building Syracuse 13211 Tel: (315) 454-4477 TWX: 710-541-1522 Ossmann Components Sales Corp. 140 Pine Street Kingston 12401 Tel: (914) 338-5505

#### EASTERN Jim Saxton 2 Militia Drive Suite 4 Lexington, Massachusetts 02173\* Tel: (617) 861-1136 TWX: 710-321-0187

NORTH CAROLINA Barnhill and Associates 913 Plateau Lane Raleigh 27609 Tel: (919) 876-5617

## оню

Sheridan Associates, Inc. 23224 Commerce Park Rd. Beachwood 44122 (216) 831-0130 Sheridan Associates, Inc. Sheridan Associates, In Shiloh Bldg. Suite 250 5045 North Main Street Dayton 45405 Tel: (513) 277-8911 Sheridan Associates, Inc. 10 Knollcrest Drive Cincinnati 15237 Tel: (513) 761-5432 TWX: 810-461-2670 8312 North Main Street Dayton 45415 Tel: (513) 890-5350 TELEX: 288-004

CANADA Multilek, Inc. 4 Barran Street Ottawa, Ontario K2J 1G2 Tel: (613) 825-4695 TELEX: 053-4585

PENNSYLVANIA Vantage Sales Company 21 Bala Avenue Bala Cynwyd 19004 Tel: (215) 667-0990 TWX: 510-662-5846 Sheridan Associates, Inc. 1717 Penn Avenue Suite 5009 Suite 5009 Pittsburgh 15221 Tel: (412) 244-1640 520 Pennsylvania Ave., Suite 102 Fort Washington 19034\* Tel: (215) 542-9444 TWX: 510-661-3055

#### EUROPEAN MARKETING OFFICES

ENGLAND ENGLAND Keith Chapple Intel Office Broadfield House 4 Between Towns Road Cowley, Oxford Tel: 771431 TELEX: 837203

NETHERLANDS Joan Muyskenweg 22 NL1006 Amsterdam Tel: (020) 93-48-24 TELEX: 14622 NORWAY Nordisk Elektronik (Norge) A/S Mustads Vei 1 Oslo 2 Tel: 602590 TELEX: 16963 Electronic Building Elements P.O. Box 4609 Pretoria Tel: 78-9221 TELEX: 30181 SA

#### MID-ATLANTIC

MID-ALLANIIC John Kitzrow Dave Roop S20 Pennsylvania Ave., Suite 102 Fort Washington, Pennsylvania 19034\* Tel: (215) 542-9444 TWX: 510-661-3055

TENNESSEE Barnhill and Associates 206 Chicasaw Drive Johnson City 37601 Tel: (615) 928-0184

TEXAS Evans & McDowell Associates 13777 N. Central Expressway Suita 405 Dallas 75231 Tel: (214) 238-7157 TWX: 310-867-4763 Evans & McDowell Associates Evans & McDowell Associa 6300 Richmond, Suite 105 Houston 77027 Tel: (713) 783-2900 6350 L.B.J. Freeway Suite 178 Dallas 75240\* Tel: (214) 661-8829' TWX: 910-860-5487

VIRGINIA VIRGINIA Barnhill and Associates P.O. Box 1104 2532 Langhorne Road Lynchburg 24501 Tel: (703) 846-4624

WASHINGTON SDR<sup>2</sup> Products and Sales 14040 N.E. 8th Street Bellevue 98007 Tel: (206) 747-9424 TWX: 910-443-2483

#### GERMANY

Erling Holst Intel Office Wolfratshauserstrasse 169 D8 Munchen 71 Tel: 798923 TELEX: 5-212870 Klaus Kottenbrink Intel Office D-6272 Niedernhauser Wiesenweg 26 W. Germany Tel: 6127/2314

## SWEDEN Nordisk Electronik AB

Fack Fack S-103 Stockholm 7 Tel: 08-24-83-40 TELEX: 10547 SWITZERLAND SWI7ZERLAND Industrade AG Gemsenstrasse 2 Postcheck 80 - 21190 8021 Zurich Tel: 01-60-22-30 TELEX: 56788 UNITED KINGDOM Walmore Electronics Ltd. 11-15 Betterton Street Drury Lane London WC2H 9BS Tel: 01-836-1228 TELEX: 28752

#### **U.S. DISTRIBUTORS**

### WEST

#### ARIZONA

Cramer/Arizona 2643 East University Drive Phoenix 85034 Tel: (602) 263-1112 Hamilton/Avnet Electronics 2615 South 21st Street Phoenix 85034 Tel: (602) 275-7851

#### CALIFORNIA

Hamilton/Avnet Electronics Familton/Avnet Electro 575 E. Middlefield Road Mountain View 94040 Tel: (415) 961-7000 Hamilton/Avnet Electronics 8917 Complex Drive San Diego 92123 Tel: (714) 279-2421 Hamilton Electro Sales 10912 W. Washington Boulevard Culver City 90230 Tel: (213) 558-2121 Cramer/San Francisco 720 Palomar Avenue Sunnyvale 94086 Tel: (408) 739-3011 Cramer/Los Angeles 17201 Daimler Street Irvine 92705 Tel: (714) 979-3000 Cramer/San Diego 8975 Complex Drive San Diego 92123 Tel: (714) 565-1881

#### COLORADO

Cramer/Denver 5465 E. Evans Pl. at Hudson Denver 80222 Tel: (303) 758-2100 Hamilton/Avnet Electronics 5921 No. Broadway Denver 80216 Tel: (303) 534-1212

#### NEW MEXICO

Hamilton/Avnet Electronics 2450 Baylor Drive, S.E. Albuquerque 87119 Tel: (505) 765-1500 Cramer/New Mexico 137 Vermont, N.E. Albuquerque 87108 Tel: (505) 265-5767

#### OREGON

Almac/Stroum Electronics 4475 S.W. Scholls Ferry Rd. Portland 97225 Tel: (503) 292-3534

#### ИТАН

Cramer/Utah 391 W. 2500 South Salt Lake City 84115 Tel: (801) 487-4131 Hamilton/Avnet Electronics 647 W. Billinis Road Salt Lake City 84119 Tel: (801) 262-8451

#### WASHINGTON

Hamilton/Avnet Electronics 13407 Northrup Way Bellevue 98005 Tel: (206) 746-8750 Almac/Stroum Electronics 5811 Sixth Ave. South Seattle 98108 Tel: (206) 763-2300 Cramer/Seattle 5602 Sixth Ave. South Seattle 98108 Tel: (206) 762-5755

#### MID-AMERICA

ILLINOIS Cramer/Chicago 1911 So. Busse Rd. Mt. Prospect 60056 Tel: (312) 593-8230 Hamilton/Avnet Electronics 3901 No. 25th Ave. Schiller Park 60176 Tel: (312) 678-6310

#### KANSAS

Hamilton/Avnet Electronics 37 Lenexa Industrial Center 9900 Pflumm Road Lenexa 66215 Tel: (913) 888-8900

#### MICHIGAN

Sheridan Sales Co. 24543 Indoplex Drive Farmington Hills 48024 Tel: (313) 477-3800 Cramer/Detroit 13193 Wayne Road Livonia 48150 Tel: (313) 425-7000 TWX: 810-242-2985 Hamilton/Avnet Electronics Tamilton/Avnet Electror 12870 Farmington Road Livonia 48150 Tel: (313) 522-4700 TWX: 810-242-8775

#### MINNESOTA

Industrial Components, Inc. 5280 West 74th Street Minneanolis 55435 Tel: (612) 831-2666 Cramer/Bonn 7275 Bush Lake Road Edina 55435 Tel: (612) 835-7811 Hamilton/Avnet Electronics 7683 Washington Avenue, So. Edina 55435 Tel: (612) 941-3801

#### MISSOURI

Hamilton/Avnet Electronics 364 Brookes Lane Hazelwood 63042 Tel: (314) 731-1144 Sheridan Sales Co. 110 South Highway 140, Suite 10 Florissant 63033 Tel: (314) 837-5200

## Houston 77036 Tel: (713) 771-7237

MID-AMERICA

Sheridan Sales Co. 10 Knollcrest Drive Cincinnati 45222 Tel: (513) 761-5432 TWX: 810-461-2670

Cramer/Cleveland

5835 Harper Road Cleveland 44139 Tel: (216) 248-8400 TWX: 810-427-9407

Hamilton/Avnet Electronics 761 Beta Drive Cleveland 44143 Tel: (216) 461-1400

Sheridan Sales Co. 23224 Commerce Park Road Beachwood 44122 Tel: (216) 831-0130

Cramer/Tri States, Inc. 666 Redna Terrace Cincinnati 45215 Tel: (513) 771-6441 TWX: 810-461-2882

Sheridan Sales Co. Shiloh Building, Suite 250 5045 North Main Street

Dayton 45405 Tel: (513) 277-8911

Cramer Electronics 2970 Blystone Dallas 75220 Tel: (214) 350-1355

Hamilton/Avnet Electronics 4445 Sigma Road Dallas 75240 Tel: (214) 661-8661

Hamilton/Avnet Electronics 1216 W. Clay Houston 77019 Tel: (713) 526-4661

Component Specialties, Inc. 10907 Shady Trail, Suite 101 Dallas 75220 Tel: (214) 357-4576

Component Specialties, Inc. 7313 Ashcroft Street

TEXAS

Hamilton/Avnet Electronics 118 Westpark Road Dayton 45459 Tel: (513) 433-0610 TWX: 810-450-2531

оню

WISCONSIN Cramer/Wisconsin 430 West Ráwson Avenue Oak Creek 53154 Tel: (414) 764-1700

## NORTHEAST

CONNECTICUT Cramer/Connecticut 35 Dodge Avenue North Haven 06473 Tel: (203) 239-5641 Hamilton/Avnet Electronics 643 Danbury Road Georgetown 06829 Tel: (203) 762-0361

## MARYLAND

Cramer/EW Baltimore 7255 Standard Drive Hanover 21076 Tel: (301) 796-5790 Cramer/EW Washington 16021 Industrial Drive Gaithersburg 20760 Tel: (301) 948-0110 Hamilton/Avnet Electronics 7255 Standard Drive Hanover 21076 Tel: (301) 796-5000

#### MASSACHUSETTS

Cramer Electronics Inc. 85 Wells Avenue Newton 02159 Tel: (617) 969-7700 Hamilton/Avnet Electronics 185 Cambridge Street Burlington 01803 Tel: (617) 273-2120

#### NEW JERSEY

Cramer/Pennsylvania, Inc. Cramer/Pennsylvania, Inc. 12 Springdale Road Cherry Hill Industrial Center Cherry Hill 08003 Tel: (609) 424-5993 TWX: 710-896-0908 Hamilton/Avnet Electronics Admittoh/Avnet Elec 218 Little Falls Road Cedar Grove 07009 Tel: (201) 239-0800 TWX: 710-994-5787 Cramer/New Jersey No. 1 Barrett Avenue Moonachie 07074 Tel: (201) 935-5600 Hamilton/Avnet Electronics 113 Gaither Drive East Gate Industrial Park Mt. Laurel 08057 Tel: (609) 234-2133 TWX: 710-897-1405

NEW YORK Cramer/Binghamton 3220 Watson Boulevard Endwell 13760 Tel: (607) 754-6661 Cramer/Rochester 3000 Winton Road South Rochester 14623 Tel: (716) 275-0300 Hamilton/Avnet Electronics 167 Clay Road Rochester 14623 Tel: (716) 442-7820 Cramer/Syracuse 6716 Joy Road East Syracuse 13057 Tel: (315) 437-6671 Hamilton/Avnet Electronics 6500 Joy Road E. Syracuse 13057 Tel: (315) 437-2642 Tel: (315) 437-2642 Cramer/Long Island 29 Oser Avenue Hauppauge, Ll. 11787 Tel: (516) 231-5600 TWX: 510-227-9863 Hamilton (Aunot Electric Hamilton/Avnet Electronics 70 State Street Westbury, L.I. 11590 Tel: (516) 333-5800 TWX: 510-222-8237

PENNSYLVANIA Sheridan Sales Co. 1717 Penn Avenue, Suite 5009 Pittsburgh 15221 Tel: (412) 244-1640 Cramer Electronics 616 Beatty Drive Monroeville 15146 Tel: (412) 242-7410

## SOUTHEAST

ALABAMA Cramer/EW Huntsville, Inc. 2310 Bob Wallace Avenue, S.W. Huntsville 35805 Tel: (205) 539-5722 Hamilton/Avnet Electronics 805 Oster Drive NW Huntsville 35805 Tel: (205) 533-1170

#### FLORIDA

Cramer/E.W. Hollywood 4035 No. 29th Avenue Hollywood 33020 Tel: (305) 923-8181 Hamilton/Avnet Electronics Hamilton/Avnet Electr 4020 No. 29th Ave. Hollywood 33021 Tel: (305) 925-5401 Cramer/E.W. Orlando 345 No. Graham Ave. Orlando 32814 Tel: (305) 894-1511

#### GEORGIA

Cramer/EW Atlanta 3923 Oakcliff Industrial Center Atlanta 30340 Tel: (404) 448-9050 Hamilton/Avnet Electronics 6700 I 85, Access Road, Suite 2B Norcross 30071 Tel: (404) 448-0800

NORTH CAROLINA Cramer Electronics 938 Burke Street Winston-Salem 27102 Tel: (919) 725-8711

#### CANADA

ALBERTA L.A. Varah Ltd. 4742 14th Street N.E. Calgary T2E 6LT Tel: (403) 276-8818 Telex: 13 825 89 77

BRITISH COLUMBIA L. A. Varah Ltd. 2077 Alberta Street Vancouver 10 Tel: (604) 873-3211

#### ONTARIO Cramer/Canada

920 Alness Avenue, Unit No. 9 Downsview Toronto 392 Tel: (416) 661-9222 TWX: 610-492-6210 Hamilton/Avnet Electronics 6291-16 Dorman Road Mississauga L4V 1H2 Tel: (416) 677-7432 TWX: 610-492-8867 Hamilton/Avnet Electronics 1735 Courtwood Cresc. Ottawa K2C 2B4 Tel: (613) 226-1700 TWX: 610-562-1906

#### QUEBEC

Hamilton/Avnet Electronics Amilion/Aviet Lice 2670 Paulus St. Laurent H45 1G2 Tel: (514) 331-6443 TWX: 610-421-3731